LITERATURE

In addition to the product line Handbooks listed below, the INTEL PRODUCT GUIDE (no charge, Order No. 210846) provides an overview of Intel’s complete product line and customer services.

Consult the INTEL LITERATURE GUIDE for a complete listing of Intel literature. TO ORDER literature in the United States, write or call the Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051, (800) 538-1876, or (800) 672-1833 (California only). TO ORDER literature from international locations, contact the nearest Intel sales office or distributor (see listings in the back of most any Intel literature).

1984 HANDBOOKS

<table>
<thead>
<tr>
<th>Handbook Description</th>
<th>U.S. PRICE*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Components Handbook (Order No. 210830)</td>
<td>$15.00</td>
</tr>
<tr>
<td>Contains all application notes, article reprints, data</td>
<td></td>
</tr>
<tr>
<td>sheets, and other design information on RAMs, DRAMs,</td>
<td></td>
</tr>
<tr>
<td>EPROMs, E2PROMs, Bubble Memories.</td>
<td></td>
</tr>
<tr>
<td>Telecommunication Products Handbook (Order No. 230730)</td>
<td>7.50</td>
</tr>
<tr>
<td>Contains all application notes, article reprints, and data</td>
<td></td>
</tr>
<tr>
<td>sheets for telecommunication products.</td>
<td></td>
</tr>
<tr>
<td>Microcontroller Handbook (Order No. 210918)</td>
<td>15.00</td>
</tr>
<tr>
<td>Contains all application notes, article reprints, data</td>
<td></td>
</tr>
<tr>
<td>sheets, and design information for the MCS-48, MCS-51 and</td>
<td></td>
</tr>
<tr>
<td>MCS-96 families.</td>
<td></td>
</tr>
<tr>
<td>Microsystem Components Handbook (Order No. 230843)</td>
<td>20.00</td>
</tr>
<tr>
<td>Contains application notes, article reprints, data sheets,</td>
<td></td>
</tr>
<tr>
<td>technical papers for microprocessors and peripherals. (2</td>
<td></td>
</tr>
<tr>
<td>Volumes) (Individual User Manuals are also available on the</td>
<td></td>
</tr>
<tr>
<td>8085, 8086, 8088, 186, 286, etc. Consult the Literature</td>
<td></td>
</tr>
<tr>
<td>Guide for prices and order numbers.)</td>
<td></td>
</tr>
<tr>
<td>Military Handbook (Order No. 210461)</td>
<td>10.00</td>
</tr>
<tr>
<td>Contains complete data sheets for all military products.</td>
<td></td>
</tr>
<tr>
<td>Information on Leadless Chip Carriers and on Quality</td>
<td></td>
</tr>
<tr>
<td>Assurance is also included.</td>
<td></td>
</tr>
<tr>
<td>Development Systems Handbook (Order No. 210940)</td>
<td>10.00</td>
</tr>
<tr>
<td>Contains data sheets on development systems and software,</td>
<td></td>
</tr>
<tr>
<td>support options, and design kits.</td>
<td></td>
</tr>
<tr>
<td>OEM Systems Handbook (Order No. 210941)</td>
<td>15.00</td>
</tr>
<tr>
<td>Contains all data sheets, application notes, and article</td>
<td></td>
</tr>
<tr>
<td>reprints for OEM boards and systems.</td>
<td></td>
</tr>
<tr>
<td>Software Handbook (Order No. 230786)</td>
<td>10.00</td>
</tr>
<tr>
<td>Contains all data sheets, applications notes, and article</td>
<td></td>
</tr>
<tr>
<td>reprints available directly from Intel, as well as 3rd</td>
<td></td>
</tr>
<tr>
<td>Party software.</td>
<td></td>
</tr>
</tbody>
</table>

* Prices are for the U.S. only.
Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

BITBUS, COMMputer, CREDIT, Data Pipeline, GENIUS, i, iCE, iCS, iDBP, iDIS, iICE, iLBX, iM, iMMX, Insite, Intel, intel, inteliBOS, Intelevision, intelligent Identifier, intelligent Programming, Intellec, Intellink, iOSP, iPDS, iSB, iSBX, iSDM, iSX, Library Manager, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, Plug-A-Bubble, PROMPT, Promware, QUEST, QUEX, Ripplemode, RMX/80, RUPI, Seamless, SOLO, SYSTEM 2000, and UPI, and the combination of ICE, iCS, iRMX, iSB, MCS, or UPI and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

* MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation
Literature Department
3065 Bowers Avenue
Santa Clara, CA 95051
Table of Contents

CHAPTER 1
OVERVIEW
Introduction .......................................................... 1-1

CHAPTER 2
MCS®-80/85 MICROPROCESSORS
DATA SHEETS
8080A/8080A-1/8080A02, 8-Bit N-Channel Microprocessor .................. 2-1
8085A/8085 AH-2/8085AH-1 8-Bit HMOS Microprocessors .................. 2-10
8085A/8085A-2 Single Chip 8-Bit N-Channel Microprocessors ............ 2-26
8155H/8155H-2/8155H-2, 2048-Bit Static HMOS RAM
with I/O Ports and Timer .............................................. 2-30
8155/8156/8155-2/8156-2, 2048-Bit Static MOS RAM with I/O Ports and Timer 2-42
8185/8185-2, 1024 x 8-Bit Static RAM for MCS-85 ....................... 2-45
8205 High Speed 1 Out of 8 Binary Decoder ................................ 2-50
8212 8-Bit Input/Output Port ......................................... 2-55
8216/8226, 4-Bit Parallel Bidirectional Bus Driver ....................... 2-63
8218/8219 Bipolar Microcomputer Bus Controllers for MCS-80 and MCS-85 Family 2-68
8224 Clock Generator and Driver for 8080A CPU ........................ 2-79
8228/8238 System Controller and Bus Driver for 8080A CPU ............. 2-84
8237A/8237A-4/8237A-5 High Performance Programmable DMA Controller 2-88
8257/8257-5 Programmable DMA Controller ................................ 2-103
8259A/8259A-2/8259A-8 Programmable Interrupt Controller ........... 2-120
8355/8355-2, 16,384-Bit ROM with I/O .................................. 2-138
8755A/8755A-2, 16,384-Bit EPROM with I/O ................................ 2-146

CHAPTER 3
iAPX 86, 88, 186, 188 MICROPROCESSORS
APPLICATION NOTES
AP-113 Getting Started with the Numeric Data Processor ................. 3-1
AP-122 Hard Disk Controller Design Using the Intel 8089 .................. 3-62
AP-123 Graphic CRT Design Using the iAPX 86/11 ......................... 3-123
AP-143 Using the iAPX 86/20 Numeric Data Processor in a Small Business Computer 3-194
AP-144 Three Dimensional Graphics Application of the iAPX 86/20 Numeric Data Processor 3-217
AP-186 Introduction to the 80186 ....................................... 3-256

DATA SHEETS
iAPX 86/10 16-Bit HMOS Microprocessor ................................ 3-334
iAPX 86 High Integration 16-Bit Microprocessor .......................... 3-360
iAPX 88/10 8-Bit HMOS Microprocessor .................................. 3-412
iAPX 188 High Integration 8-Bit Microprocessor ......................... 3-439
8089 8/16-Bit HMOS I/O Processor .................................... 3-494
8087 Numeric Data Coprocessor ........................................ 3-508
80130/80130-2 iAPX 86/30, 88/30 iRMX 86 Operating System Processors 3-529
80150/80150-2 iAPX 86/50, 88/50, 186/50 CP/M®-86 Operating System Processors 3-551
8282/8283 Octal Latch .............................................. 3-562
8284A Clock Generator and Driver for iAPX 86, 88 Processors ........ 3-567
8286/8287 Octal Bus Transceiver ..................................... 3-575
8288 Bus Controller for iAPX 86, 88 .................................. 3-580
8289 Bus Arbiter ..................................................... 3-587

CHAPTER 4
iAPX 286 MICROPROCESSORS
DATA SHEETS
iAPX 286/10 High Performance Microprocessor with Memory Management and Protection 4-1
80287 80-Bit HMOS Numeric Processor Extension ........................ 4-52
82284 Clock Generator and Ready Interface for iAPX 286 Processors 4-76
82288 Bus Controller for iAPX 286 Processors .......................... 4-83

*CP/M-86 is a Trademark of Digital Research, Inc,
CHAPTER 5
IAPX 432 MICROMAINFRAME™
DATA SHEETS
iAPX 43201/43202 General Data Processor .................................................. 5-1
iAPX 43203 VLSI Interface Processor ............................................................ 5-53
iAPX 43204/43205 ......................................................................................... 5-85

CHAPTER 6
MEMORY CONTROLLERS
APPLICATION NOTES
AP-97A Interfacing Dynamic RAM to iAPX 86/88 Using the 8202A & 8203 ........... 6-1
AP-141 8203/8206/2164A Memory Design ...................................................... 6-37
AP-167 Interfacing the 8207 Dynamic RAM Controller to the iAPX 186 .......... 6-43
AP-168 Interfacing the 8207 Advanced Dynamic RAM Controller to the iAPX 286 .. 6-48
ARTICLE REPRINTS
AR-231 Dynamic RAM Controller Orchestrates Memory Systems .................... 6-55
TECHNICAL PAPERS
System Oriented RAM Controller ....................................................................... 6-62
NMOS DRAM Controller .................................................................................. 6-73
DATA SHEETS
8202A Dynamic RAM Controller ....................................................................... 6-77
8203 64K Dynamic RAM Controller .................................................................. 6-91
82C03 CMOS 64K Dynamic RAM Controller .................................................... 6-106
8206/8206-2 Error Detection and Correction Unit ............................................. 6-119
8207 Advanced Dynamic RAM Controller ......................................................... 6-152
8208 Dynamic RAM Controller ......................................................................... 6-199
USERS MANUAL
Introduction .......................................................................................................... 6-218
Programming the 8207 ....................................................................................... 6-219
RAM Interface ..................................................................................................... 6-224
Microprocessor Interfaces .................................................................................... 6-233
8207 with ECC (8206) ......................................................................................... 6-241
Appendix .............................................................................................................. 6-244

— VOLUME 2 —

SUPPORT PERIPHERALS
APPLICATION NOTES
AP-153 Designing with the 8256 ......................................................................... 6-248
DATA SHEETS
8231A Arithmetic Processing Unit ....................................................................... 6-321
8253/8253-5 Programmable Interval Timer ....................................................... 6-331
8254 Programmable Interval Timer .................................................................... 6-342
8255A/8255A-5 Programmable Peripheral Interface ......................................... 6-358
8256AH Multifunctional Universal Asynchronous Receiver Transmitter (MUART) .. 6-379
8279/8279-5 Programmable Keyboard/Display Interface ................................... 6-402
82285 Clock Generator and Ready Interface for I/O Coprocessors ..................... 6-414

FLOPPY DISK CONTROLLERS
APPLICATION NOTES
AP-116 An Intelligent Data Base System Using the 8272 ..................................... 6-421
AP-121 Software Design and Implementation of Floppy Disk Systems ............... 6-455
DATA SHEETS
8271/8271-6 Programmable Floppy Disk Controller ......................................... 6-524
8272A Single/Double Density Floppy Disk Controller ....................................... 6-553

HARD DISK CONTROLLERS
DATA SHEETS
82062 Winchester Disk Controller .................................................................... 6-572
CHAPTER 7
DATA COMMUNICATIONS

INTRODUCTION
Intel Data Communications Family Overview .................................................. 7-1

GLOBAL COMMUNICATIONS
APPLICATION NOTES
AP-16 Using the 8251 Universal Synchronous/Asynchronous Receiver/Transmitter ... 7-3
AP-36 Using the 8273 SDLC/HDLC Protocol Controller ................................... 7-33
AP-134 Asynchronous Communications with the 8274 Multiple Protocol
Serial Controller ......................................................................................... 7-79
AP-145 Synchronous Communications with the 8274 Multiple Protocol
Serial Controller ......................................................................................... 7-116

DATA SHEETS
8251A Programmable Communication Interface ........................................... 7-155
8273/8273-4 Programmable HDLC/SDLC Protocol Controller ....................... 7-172
8274 Multi-Protocol Serial Controller (MPSC) ............................................. 7-200
82530/8253-6 Serial Communications Controller (SCC) .............................. 7-237

LOCAL AREA NETWORKS
ARTICLE REPRINTS
AR-186 LAN Proposed for Work Stations ....................................................... 7-266
AR-237 System Level Functions Enhance Controller ..................................... 7-272

DATA SHEETS
82501 Ethernet Serial Interface ........................................................................ 7-276
82586 Local Area Network Coprocessor ...................................................... 7-287

OTHER DATA COMMUNICATIONS
APPLICATION NOTES
AP-66 Using the 8292 GPIB Controller ......................................................... 7-322
AP-166 Using the 8291A GPIB Talker/Listener ............................................... 7-375

ARTICLE REPRINTS
AR-208 LSI Transceiver Chips Complete GPIB Interface ............................. 7-407
AR-113 LSI Chips Ease Standard 488 Bus Interfacing .................................. 7-414

TUTORIAL
Data Encryption Tutorial .................................................................................. 7-424

DATA SHEETS
8291A GPIB Talker/Listener ............................................................................. 7-425
8292 GPIB Controller ..................................................................................... 7-454
8293 GPIB Tranceiver .................................................................................... 7-469
8294A Data Encryption Unit ........................................................................... 7-481
CHAPTER 8
ALPHANUMERIC TERMINAL CONTROLLERS
APPLICATION NOTES
AP-62 A Low Cost CRT Terminal Using the 8275 ......................................... 8-1
ARTICLE REPRINTS
AR-178 A Low Cost CRT Terminal Does More with Less .............................. 8-43
DATA SHEETS
8275 Programmable CRT Controller ................................................................ 8-50
8276 Small System CRT Controller .................................................................. 8-74

GRAPHICS DISPLAY PRODUCTS
ARTICLE REPRINTS
AR-255 Dedicated VLSI Chip Lightens Graphic Display Design Load ................ 8-91
AR-298 Graphics Chip Makes Low Cost High Resolution, Color Displays Possible .... 8-99
DATA SHEETS
82720 Graphics Display Controller .................................................................. 8-106

TEXT PROCESSING PRODUCTS
ARTICLE REPRINTS
AR-305 Text Coprocessor Brings Quality to CRT Displays ............................... 8-143
AR-297 VLSI Coprocessor Delivers High Quality Displays ............................... 8-151
AR-296 Mighty Chips ...................................................................................... 8-156
DATA SHEETS
82730 Text Coprocessor .................................................................................. 8-159
82731 Video Interface Controller ..................................................................... 8-199

CHAPTER 9
PACKAGING .................................................................................................... 9-1
Peripherals
(continued)
Designing with the 8256

Charles T. Yeger
Applications Engineer
INTRODUCTION

The INTEL 8256 UART is a Multifunction Universal Asynchronous Receiver Transmitter designed to be used for serial asynchronous communication while also providing hardware support for parallel I/O, timing, counting and interrupt control. Its versatile design allows it to be directly connected to the MCS-85, iAPX-86, iAPX-88, iAPX-186, and iAPX-188 microcomputer systems plus the MCS-48 and MCS-51 family of single-chip microcomputers.

The four commonly used peripheral functions contained in the UART are:

1) Full-duplex, double-buffered serial asynchronous Receiver/Transmitter with an on-chip Baud Rate Generator
2) Two - 8-bit parallel I/O ports
3) Five - 8-bit counters/timers
4) 8-level priority interrupt controller

This manual can be divided into two parts. The first part describes the UART in detail, including its functions, registers and pins. This section also describes the interface between the UART and Intel CPUs plus a discussion on programming considerations. The second section provides an application example: a UART-based line printer multiplexer. The Appendix contains software listings for the line printer multiplexer and some useful reference information.

DESCRIPTION OF THE UART

The UART can be logically partitioned into seven sections: the microprocessor bus interface, the command and status registers, clocking circuitry, asynchronous serial communication, parallel I/O, timer/event counters, and the interrupt controller. This can be seen from the block diagram of the 8256 UART as shown in Figure 1. The UART's pin configuration can be seen in Figure 2.

Microprocessor Bus Interface

The microprocessor bus interface is the hardware section of the UART which allows a µP to communicate with the UART. It consists of tristate bi-directional data-bus buffers, an address latch, a chip select (CS) latch and bus control logic. In order to provide all of the UART's functions in a 40-pin DIP while retaining direct register addressing, a multiplexed address/data bus is used.

Address/Data Bus

The UART contains 16 internal directly addressable read/write registers. Four of the eight address/data lines are used to generate the address. When using 8-bit microprocessors such as MCS-85, MCS-48 and MCS-51, AD0 - AD3 are used to address the 16 internal registers while Address/Data line 4 (AD4) is not used for addressing. For 16-bit systems, AD1 - AD4 are used to generate the address for the internal data registers and AD0 is used as a second active low chip select.

RD, WR, CS

The 8256 bus interface uses the standard bus control signals which are compatible with all Intel peripherals and microprocessors. The chip select signal (CS), typically derived from an address decoder, is latched along with the address on the falling edge of ALE. As a result, chip select does not have to remain low for the entire bus cycle. However, the data bus buffers will remain tristated unless an RD or a WR signal becomes active while chip select has been latched in low.

INT, INTA

The INT and INTA signals are used to interrupt the CPU and receive the CPU's acknowledgment to the interrupt request. The UART can vector the CPU to the appropriate service routine depending on the source of the interrupt.

RESET

When a high level occurs on the RESET pin, the UART is placed in a known initial state. This initial state is described under "Hardware Reset."

Command and Status Register

There are three command registers and one status register as shown in Figure 1. The three command registers are read/write registers while the status register is a read only. The command registers configure the UART for its operating environment (i.e., 8 or 16 bits CPU, system clock frequency). In addition, they direct its higher level functions such as controlling the UART, selecting modes of operation for the interrupt controller, and choosing the fundamental frequency for the timers. Command Register 3 is the only register in the UART which is a bit set/reset register, allowing the programmer to simply perform one write to set or reset any of the bits.
The status register provides all of the information about the status of the UART's transmitter and receiver as well as the status of the interrupt pin. The status register is the only read only register in the MUART.

CLOCK CIRCUITRY

The clock for the five timers and baud rate generator is derived from the system clock. The system clock, pin 17 (CLK), is fed into a system clock prescaler which in turn feeds the five timers and the baud rate generator. The MUART's system clock can be asynchronous to the microprocessor's clock.

System Clock Prescaler

The system clock prescaler is a programmable divider which normalizes the internal clocking frequency for the timers and baud rate generator to 1.024MHz. It divides the system clock (CLK) by 1, 2, 3, or 5; allowing clock frequencies of 1.024MHz, 2.048MHz, 3.072MHz or 5.12MHz. (The commonly used 6.144MHz crystal frequency for the 8085 results in a 3.072MHz frequency from the 8085's CLK pin.) If the system clock is not one of the four frequencies mentioned above, then the frequency of the baud rate generator and the timers will be nonstandard;
however, the MUART will still run as long as the system clock meets the data sheet tcy spec.

**Timer Prescaler**

The timer prescaler permits the user to select one of two fundamental timing frequencies for all of the MUART's timers, either 1KHz or 16KHz. The frequency selection is made via Command Register 0.

**Asynchronous Serial Interface**

The asynchronous serial interface of the MUART is a full-duplex double-buffered transmitter and receiver with separate control registers. The standard asynchronous format is used as shown in Figure 3. The operation of the UART section of the MUUART is very similar to the operation of the 8251A USART.

**Receiver Section of the UART**

The serial asynchronous receiver section contains a serial shift register, a receiver buffer register and receiver control logic. The serial input data is clocked into the receive shift register from the RxD pin at the specified baud rate. The sampling actually takes place at the rising edge of RxC, assuming an external clock, or at the rising edge of the internal baud clock. When the receiver is enabled but inactive, the receive logic is sampling RxD at either 32 or 64 times the bit rate, looking for a change from the Mark (high) to the Space (low) state. This is commonly referred to as the start bit search mode. When this state change occurs, the receive logic waits one half of a bit time and then samples RxD again. If RxD is still in the Space state, the receive logic begins to clock in the receive data beginning one bit period later. If RxD has returned to the Mark state (i.e., false start bit), the receive logic will return to the start bit search mode.

Normally the received data is sampled in the center of each bit, however it is possible to adjust the location where the bit is sampled. This feature is controlled by the modification register.

The bit rate of the serial receive data is derived from either the internal baud rate generator or an external clock. When using an external clock, the programmer has a choice of three sampling rates: 1x, 32x, or 64x. Using the internal baud rate generator, the sampling rates are all 64x except for 19.2 Kbps which is 32x.

When the serial shift register clocks in the stop bit, an internal load pulse is generated which transfers the contents of the shift register into the receive buffer. This transfer takes place during the first half of the first stop bit. The load pulse also triggers several other signals relevant to the receive section including Receive Buffer Full (RBF), Parity Error (PE), Over-run Error (OE), and Framing Error (FE). These four status bits are updated after the middle of the first stop bit when the receive buffer has already been latched. Each one of these four status bits are latched. They are reset on the rising edge of the first read pulse (RD) addressed to the status register. A complete description of the status register is given in the section "Description of the Registers."

When the serial receiver is disabled (via bit 6 of Command Register 3) the load pulse is suppressed. The result is that the receive buffer is not loaded with the contents of the shift register, and the RBF, PE, OE, and FE bits in the status register are not updated. Even though the receiver is disabled, the serial shift register will still be clocking in the data from RxD, if any. This means that the receiver will still be synchronized with the start and stop bits. For example, if the receiver is enabled via Command Register 3 in the middle of receiving a serial character, the character will still be assembled correctly. When the receiver is disabled the last character received will remain in the receive buffer. On power-up the value in the receive buffer is undefined.

![Figure 3. Asynchronous Format](image-url)
Whenever a character length of fewer than 8 bits is programmed, the most significant bits of a received character will read as zero. Also, the receiver will only check the first stop bit of any character, regardless of how many stop bits are programmed into the device.

**Receive Break Detect**

A Receive Break occurs when RxD remains in the space state for one character time, including the parity bit (if any) and the first stop bit. The UART will set the Break Detect status bit (BD) when it receives a break. The Break Detect status bit is set after the middle of the first stop bit. If the UART detects a break, it will inhibit the receive buffer load pulse, thus the receive buffer will not be loaded with the null character, and none of the four status bits (PE, OE, FE, and RBF) will be updated. The last character received will remain in the receiver buffer. A break detect state has the same effect as disabling the receiver—they both inhibit the load pulse—therefore one can think of the break status as disabling the receiver.

The Break Detect status bit is latched. It is cleared by the rising edge of the read pulse addressed to the status register. If a break occurs, and then the RxD data line returns to the Mark state before the status register is read, the BD status bit will remain set until it is read. If RxD returns to the Mark state after the BD status bit has been read true, the BD status bit will be reset automatically without reading the status register.

The receive break detect logic of the UART is independent of whether the receiver is enabled or disabled; therefore even if the receiver is disabled the UART will recognize a break. When the RxD line returns to the Mark state after a break, the 8256 will be in the start bit search mode.

If the receiver interrupt level is enabled, break will generate an interrupt request regardless of whether the receiver is enabled. Another receive interrupt will not be generated until the RxD pin returns to the Mark state.

**Transmitter Section of the UART**

The serial asynchronous transmitter section of the UART consists of a transmit buffer, a transmit (shift) register, and the associated control logic. There are two bits in the status register which indicate the status of the transmit buffer and transmit register: TBE (transmit buffer empty) and TRE (transmit register empty).

To transmit a character, a byte is written to the transmit buffer. The transmit buffer should only be written to when TBE = 1. When the transmit register is empty and CTS = 0, the character will be automatically transferred from the transmit buffer into the transmit register. The data transfer from the transmit buffer to the transmit register takes place during the transmission of the start bit. After this transfer takes place, sometime at the beginning of the transmission of the first data bit, TBE is set to 1.

When the transmitter is idle, both TBE and TRE will be set to 1. After a character is written to the transmit buffer, TBE = 0 and TRE = 1. This state will remain for a short period of time, then the character will be transferred into the transmit register and the status bits will read TBE = 1 and TRE = 0. At this point a second character may be written to the transmit buffer after which TBE = 0 and TRE = 0. TBE will not be set to 1 again until the transmit register becomes empty and is reloaded with the byte in the transmit buffer.

The transmitter can be disabled only one way—using the CTS pin. When CTS = 0 the transmitter is enabled, and when CTS = 1 the transmitter is disabled. If the transmitter is idle and CTS goes from 0 to 1, disabling the transmitter, TBE and TRE will remain set to 1. Since TBE = 1 a character can be written into the transmit buffer. The character will be stored in the transmit buffer but it will not be transferred to the transmit register until CTS goes low.

If CTS goes from low to high during transmission of a character, the character in transmission will be completed and TxD will return to the Mark state. If the transmitter is full (i.e., TBE and TRE = 0), the transmit shift register will be emptied but the transmit buffer will not; therefore TBE = 0 and TRE = 1.

**Transmitter Break Features**

The UART has three transmit break features: Break-In Detect, Transmit Break (TBRK), and Single Character Break (SBRK).

Break-In Detect – A Break-In condition occurs when the UART is sending a serial message and the transmission line is forced to the space state by the receiving station. Break-In is usually used with half-duplex transmission so that the receiver can signal a break to the transmitter. Port 16 must be connected externally to the transmission line in order to detect a Break-In. If transmission voltage levels other than TTL are used, then proper buffering must be provided so that Port 16 on the UART will receive the correct polarity and voltage levels.
When Break-In Detect is enabled, Port 16 is polled internally during the transmission of the last or only stop bit of a character. If this pin is low during transmission of the stop bit, the Break Detect status bit (BD) will be set. Break-In Detect and receive Break Detect are OR-ed to set the BD status bit. (Either one can set this bit.) The distinction can be made through the interrupt controller. If the transmit and receive interrupts are enabled, a Break-In will generate an interrupt on level 5, the transmit interrupt, while Break will generate an interrupt on level 4, the receive interrupt. If RxC and TxC are used for the serial bit rates, Break-In cannot be detected.

Transmit Break - This causes the TxD pin to be forced low for as long as the TBRK bit in Command Register 3 is set. While Transmit Break is active, data transfers from the Transmit Buffer to the Transmit register will be inhibited.

If both the Transmit Buffer and the Transmit Register are full, and a Transmit Break command is issued (command register 3, TBRK = 1), the entire character in the Transmit register is sent including the stop bits. TxD is then driven low and the character in the Transmit Buffer remains there until Transmit Break is disabled (command register 3, TBRK = 0). At this time TxD will go high for one bit time and then send the character in the Transmit Buffer.

Single Character Break - This causes TxD to be set low for one character including start bit, data bits, parity bit, and stop bits. The user can send a specific number of Break characters using this feature.

If both the Transmit Buffer and the Transmit Register are full and a Send Break command is issued (command register 3, SBRK = 1) the entire character in the Transmit Register is sent including the stop bits. TxD is driven low for one complete character time followed by a high for two bit times after which the character in the Transmit Buffer is sent.

Modification Register

The modification register is used to alter two standard functions of the receiver (start bit check, and sampling time) and to enable a special indicator flag for half-duplex operation (transmitter status). Disabling start bit check means that the receiver will not return to the start bit search mode if RxD has returned to the Mark state in the center of the start bit. It will simply proceed to assemble a character from the RxD pin regardless of whether it received a false start bit or not. The modification register also allows the user to define where within the receive data bits the UART will sample.

Parallel I/O

The UART contains 16 parallel I/O pins which are divided into two 8-bit ports. These two parallel I/O ports (Port 1 and Port 2) can be used for basic digital I/O such as setting a bit high or low, or for byte transfers using a two-wire handshake. Port 1 is bit programmable for input or output, so any combination of the eight bits in Port 1 can be selected as either an input or an output. Port 2 is nibble programmable, which means that all four bits in the upper or lower nibble have to be selected as either inputs or outputs. For byte transfers using the two-wire handshake, Port 2 can either input or output the byte while two bits in Port 1 are used for the handshaking signals.

All of the bits in Port 1 have alternate functions other than I/O ports. As mentioned above, when using the byte handshake mode, two bits on Port 1 are used for the handshaking signals. As a result, these two bits cannot be used for general purpose I/O. The other six bits in Port 1 also have alternate functions if they are not used as I/O ports. Table 1 lists each bit from Port 1 and its corresponding alternate function.

The bits in the Port 1 Control Register select whether the pins on Port 1 are inputs or outputs. The pins on Port 1 are selected as control pins through the other programming registers which are relevant to the control signal. Configuring a bit in Port 1 as a control function overrides its definition in the Port 1 Control Register. If the pins on Port 1 are redefined as control signals, the definition of whether the pin is an input or an output in the Port 1 Control Register remains unchanged. If the pins on Port 1 are converted back to I/O pins, they assume the state which was defined in the Port 1 Control Register.

Each parallel I/O port has a latch and drivers. When the port is in the output mode, the data written to the port is latched and driven on the pins. The data which is latched in the I/O ports remains unchanged unless the port is written to again. Reading the ports, whether the port is an input or output, gates the state at the pins onto the data bus. Writing to an input port has no effect on the pin, but the data is stored in the latch and will be output if the direction on the pin is changed later. Writing to a control pin on Port 1 has the same effect as writing to an input pin. If pins 2, 3, 5, and 6 in Port 1 are used for control signals, the contents of the respective output latches will be read, not the state of the control signals. If pins 0, 1, and 7 on
Table 1. Port 1 Control Signals

<table>
<thead>
<tr>
<th>Pin Symbol</th>
<th>Pin Number</th>
<th>Control Function</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>P10</td>
<td>39</td>
<td>ACK Control signals for Port 2</td>
<td>Mode register</td>
</tr>
<tr>
<td>P11</td>
<td>38</td>
<td>OBF 8-bit handshake output</td>
<td>P2C2 = P2C0 = 101</td>
</tr>
<tr>
<td>P10</td>
<td>39</td>
<td>STB Control signals for Port 2</td>
<td>Mode register</td>
</tr>
<tr>
<td>P11</td>
<td>38</td>
<td>IBF 8-bit handshake input</td>
<td>P2C2 = P2C0 = 100</td>
</tr>
<tr>
<td>P12</td>
<td>37</td>
<td>Event counter 2 clock input</td>
<td>Mode register</td>
</tr>
<tr>
<td>P13</td>
<td>36</td>
<td>Event counter 3 clock input</td>
<td>Mode register</td>
</tr>
<tr>
<td>P14</td>
<td>35</td>
<td>Internal baud rate generator clock output</td>
<td>Mode word</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>P2C0 = P2C2 = 111</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Port 1 control word P14 = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Command Register 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>B3 – B0 ≥ 3H</td>
</tr>
<tr>
<td>P15</td>
<td>34</td>
<td>Timer 5 trigger input</td>
<td>Mode register</td>
</tr>
<tr>
<td>P16</td>
<td>33</td>
<td>Break-In detection input</td>
<td>Command Register 1</td>
</tr>
<tr>
<td>P17</td>
<td>32</td>
<td>External edge sensitive interrupt input</td>
<td>Command Register 1</td>
</tr>
</tbody>
</table>

Port 1 are used for control signals, the state of the control signals will be read. If pin 4 on Port 1 is used as a test output for the internal baud rate, this clock signal will be output through the output latch, thus the information in the output latch will be lost.

The Two-Wire Byte Handshake

The 8256 can be programmed, via the Mode Register, to implement an input or output two-wire byte handshake. When the Mode Register is programmed for the byte handshake, Port 2 is used to transmit or receive the byte, and pins P10 and P11 are used for the two handshake control signals. Figures 4 and 5 on pages 7 through 10 show a block diagram and timing signals for the two-wire handshake input and output.

To set up the two-wire handshake output using interrupts one must first program the Mode Register, and then enable the interrupt via the interrupt mask register. An interrupt will not occur immediately after the two-wire handshake interrupt is enabled. The interrupt is triggered by the rising edge of ACK. There are two ways to generate the first interrupt. Either the first data byte must be written to Port 2 and completely transferred before an interrupt will occur, or the two-wire handshake interrupt is enabled while ACK is low, and then ACK goes high.

Event Counters/Timers

The MUART's five 8-bit programmable counters/timers are binary presettable down counters. The distinction between timer and counter is determined by the clock source. A timer measures an absolute time interval, and its input clock frequency is derived from the MUART's system clock. A counter's input clock frequency is derived from a pulse applied to an external pin. The counter is decremented on the rising edge of this pulse.

When the counters/timers are configured as timers their clock source passes through two dividers: the system clock prescaler, and the timer prescaler. As mentioned before, the system clock prescaler normalizes the internal system clock to 1.024 MHz. The timer prescaler receives this normalized system clock and divides it down to either 1 kHz or 16 kHz, depending
on how Command Register 1 is programmed. If more timing resolution is needed the clock frequency can be input externally through the I/O ports.

By programming the Mode Register, four of the 8-bit counters/timers can be cascaded to form two 16-bit counters. Counters/timers 3 and 5 can be cascaded together, and counters/timers 2 and 4 can be cascaded together. Counters/timers 2 and 3 are the lower bytes, while counters/timers 4 and 5 are the upper bytes in the cascaded mode.

Each counter can be loaded with an arbitrary initial value. Timer 5 is the only timer which has a special save register which holds its initial value. Whenever Timer 5 is loaded with an initial value the special save register is also loaded with this value. Timer 5 can be reloaded to its initial value from the detection of a high-to-low transition on Port P15.

The counters are decremented on the first rising edge of the clock after the initial value has been loaded. The setup time for loading the counter when using an external clock is specified in the data sheet. When using internal clocks, the user has no way of knowing the phase relationship of the clock to the write pulse; therefore the timing accuracy is one clock period.

The timers are counting continuously, and an interrupt request is issued any time a single counter or pair of cascaded counters reaches zero. If the timers are going to be used with interrupts, then the programmer should first load the timer with the initial value, then enable the interrupt. If the programmer enables the interrupt first, it is possible that the interrupt will occur before the initial value is loaded. When an interrupt from any one of the timers occurs, the corresponding bit in the interrupt mask register is automatically reset, preventing further interrupt requests from occurring.

The event counters/timers can be used in the following modes of operation:

Timer 1
— Serves as an 8-bit timer.

Event Counter/Timer 2
— Serves as an 8-bit timer or event counter, or cascaded with Timer 4 as a 16-bit timer or event counter.

Event Counter/Timer 3
— Serves as an 8-bit timer or event counter, or cascaded with Timer 5 as a 16-bit timer or event counter, with the additional modes of operation selectable for Timer 5.

Timer 4
— Serves as an 8-bit timer, or cascaded with Event Counter/Timer 2 as a 16-bit timer or event counter.

Timer 5
1) Non-retriggerable 8-bit timer
2) Retriggerable 8-bit timer whose initial value is loaded from a save register which starts following the negative transition of an external signal. Subsequent transitions of this signal after the counting has started, reloads the initial value and restarts the counting.
3) Cascaded with Event Counter/Timer 3, non-retriggerable 16-bit timer, which can be loaded with an initial value by two write operations.
The 8256 signals with INT that the equipment has accepted the last character and that the output latches are empty again.

2. Thereupon, the microprocessor transfers the next data to the 8256.

3. The rising edge of WR latches the data into port 2 (P20...P27) and "Output Buffer Full" (OBF) is set which indicates that a new byte is available.

4. The equipment acknowledges with the falling edge of \( \overline{ACK} \) that it recognized OBF.

5. Thereupon, the 8256 releases OBF.

6. The equipment acknowledges the data transfer with a rising edge of \( \overline{ACK} \) which causes the 8256 to set INT.
Figure 5. Block Diagram of Handshake Input

4) Cascaded with event counter/timer 3, non-retrigge rable 16-bit event counter, which can be loaded with an initial value by two write operations.

5) Cascaded with Event Counter/Timer 3, retrigge rable 16-bit timer. The most significant byte (Timer 5) will be loaded with its initial value from the save register, while the least significant byte (Event Counter/Timer 3) will be set to 0FFH automatically. Loading, starting, and retrigging operations follow the same pattern as in 2).

6) Cascaded with Event Counter/Timer 3, retrigge rable 16-bit event counter. The most significant byte (Timer 5) will be loaded with its initial value from the save register, while the least significant byte (Event Counter/Timer 3) will be set to 0FFH automatically. Loading, starting, and retrigging operations follow the same pattern as in 2).

Interrupt Controller

In a microcomputer system there are several ways for the CPU to recognize that a peripheral device needs service. Two of the most common ways are the polling method and the interrupt service method.

In the polling method the CPU reads the status of each peripheral to determine whether it needs service. If the peripheral does not need service, the time the CPU spends polling is wasted; therefore this overhead results in increasing the execution time. Some systems must meet a specific request to response time such as a real time signal. In this case the programmer must guarantee that the peripheral is polled at a certain frequency. This polling frequency cannot always easily be met when the CPU must execute a main program as well as subroutines. Usually each peripheral has its own request to response time requirements; therefore the user must establish a priority scheme.

The interrupt method provides certain advantages over the polling method. When a peripheral device needs service it signals the CPU through hardware asynchronously, thus reducing the overhead of polling a device which does not need service. The CPU would typically finish the instruction it is executing, save the important registers, and acknowledge the peripheral's interrupt request. During the acknowledgment, the CPU reads a vector which directs the CPU to the starting location of the appropriate interrupt service routine. If several interrupt requests occur at the same time, special logic can prioritize the requests so that when the CPU acknowledges the interrupt, the highest priority request is vectored to the CPU.

An interrupt driven system requires additional hardware to control the interrupt request signal, priority, and vectoring. The 8256 integrates this additional hardware onto the chip. The interrupt controller on the MUART is directly compatible with the MCS-85, iAPX-86, iAPX-88, iAPX-186, iAPX-188 family of microcomputer systems, and it can also be used with other microprocessors as well. It contains eight priority levels, however, there are a total of 12 interruptable sources: 10 internal and 2 external. Since there are eight priority levels, only eight interrupts can be used at one time. The assignment of the interrupts used is selected by Command Register 1 and by the mode register. The MUART's interrupt sources have a fixed priority. Table 2 displays how the 12 interrupt sources are mapped into the 8 priority levels.
The equipment indicates with the falling edge of STB (Strobe) that a new character is available at port 2. The 8256 acknowledges the indication by activating IBF (Input Buffer Full).

Thereupon, the equipment releases STB and the 8256 latches the character.

The 8256 informs the microprocessor through INT that a new character is ready for transfer.

The microprocessor reads the character.

The rising edge of signal RD resets signal IBF.

This action signals to the equipment that the input latches of the 8256 are empty and the next character can be transferred.
Table 2. Mapping of Interrupt Sources to Priority Levels

<table>
<thead>
<tr>
<th>Priority</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highest</td>
<td>L0  Timer 1</td>
</tr>
<tr>
<td></td>
<td>L1  Timer 2 or Port Interrupt</td>
</tr>
<tr>
<td></td>
<td>L2  External Interrupt (EXTINT)</td>
</tr>
<tr>
<td></td>
<td>L3  Timer 3 or Timers 3 &amp; 5</td>
</tr>
<tr>
<td></td>
<td>L4  Receiver Interrupt</td>
</tr>
<tr>
<td></td>
<td>L5  Transmitter Interrupt</td>
</tr>
<tr>
<td></td>
<td>L6  Timer 4 or Timers 2 &amp; 4</td>
</tr>
<tr>
<td>Lowest</td>
<td>L7  Timer 5 or Port 2 Handshaking</td>
</tr>
</tbody>
</table>

MCS®-85/8256 Interrupt Operation

The 8256 is compatible with the 8085 interrupt vectoring method when the 8086 bit in Command Register 1 of the UART is set to 0. This is the default condition after a hardware reset. The 8085 has five hardware interrupt pins: INTR, RST 7.5, RST 6.5, RST 5.5, and TRAP. When the UART’s interrupt acknowledge feature is enabled (IAE bit 5 Command Register 3 = 1) the UART’s INT pin 15 should be tied to the 8085’s INTR, and both the 8085 and the UART’s INT pins should be tied together. All of the interrupt pins on the 8085 except INTR automatically vector the program counter to a specified location in memory. When the INTR pin becomes active (HIGH), assuming the 8085 has interrupts enabled, the 8085 fetches the next instruction from the data bus where it has been placed by the 8256 or some other interrupt controller. This instruction is usually a Call or an RST0 through RST7. Figure 6 shows the memory locations where the 8085 will vector to based on which type of interrupt occurred.

The 8085 can receive an interrupt request any time, since its INTR input is asynchronous. The 8085, however, doesn’t always acknowledge an interrupt request immediately. It can accept or disregard requests under software control using the EI (Enable Interrupt) or DI (Disable Interrupt) instructions.

At the end of each instruction cycle, the 8085 examines the state of its INTR pin. If an interrupt request is present and interrupts are enabled, the 8085 enters an interrupt machine cycle. During the interrupt machine cycle the 8085 automatically disables further interrupts until the EI instruction is executed. Unlike normal machine cycles, the interrupt machine cycle doesn’t increment the program counter. This ensures that the 8085 can return to the pre-interrupt program location after the interrupt service is completed. The 8085 issues an INTA pulse indicating that it is honoring the request and is ready to process the interrupt.

The 8256 can now vector program execution to the corresponding service routine. This is done during the first and only INTA pulse. Upon receiving the INTA pulse, the 8256 places the opcode RSTn on the data bus; where n equals 0 through 7 based on the level of the interrupt requested. The RSTn instruction causes the contents of the program counter to be pushed onto the stack, then transfers control to the instruction whose address is eight times n, as shown in Figure 6.

Note that because interrupts are disabled during the interrupt acknowledge sequence, the EI instruction must be executed in either the service routine or the main program before further interrupts can be processed.

For additional information on the 8085 interrupt operation and the RSTn instruction, refer to the MCS-85 User’s Manual.
IAPX-86/88 – 8256 Interrupt Operation

The MUART is compatible with the 8086/8088 method of interrupt vectoring when the 8086 bit in Command Register 1 is set to 1. The MUART’s INT pin is tied to the 8086/8088 INTR pin, and its INTA pin connected to the 8086/8088’s INTA pin. Like the 8085, the 8086/8088’s INT pin is also asynchronous so that an interrupt request can occur at any time. The 8086/8088 can accept or disregard requests on the INTR pin under software control instructions. These instructions set or clear the interrupt-enabled flag IF.

When the 8086/8088 is powered-on or reset, the IF flag is cleared, disabling external interrupts on INTR.

Although there are some basic similarities, the actual processing of interrupts with an 8086/8088 is different from the 8085. When an interrupt request is present and interrupts are enabled, the 8086/8088 enters its interrupt acknowledge machine cycle. The interrupt acknowledge machine cycle pushes the flag registers onto the stack (as in PUSHF instruction). It then clears the IF flag, which disables interrupts. Finally, the contents of both the code segment register and the instruction pointer are pushed onto the stack. Thus, the stack retains the pre-interrupt flag status and program location which are used to return from the service routine. The 8086/8088 then issues the first of two INTA pulses which signals the 8256 that the 8086/8088 has honored its interrupt request.

The 8256 is now ready to vector program execution to the appropriate service routine. Unlike the 8085 where the first INTA pulse is used to place an instruction on the data bus, the first INTA pulse from the 8086/8088 is used only to signal the 8256 of the honored request. The second INTA pulse causes the 8256 to place a single interrupt vector byte onto the data bus. The 8256 places the interrupt vector bytes 40H through 47H corresponding to the level of the interrupt to be serviced. Not used as a direct address, this interrupt vector byte pertains to one of 256 interrupt “types” supported by the 8086/8088 memory. Program execution is vectored to the corresponding service routine by the contents of a specified interrupt type.

All 256 interrupt types are located in absolute memory locations 0 through 3FFH which make up the 8086/8088’s interrupt vector table. Each type in the interrupt vector table requires 4 bytes of memory and stores a code segment address and an instruction pointer address. Figure 7 shows a block diagram of the interrupt vector table. When the 8086/8088 receives an interrupt vector byte, it multiplies its value by four to acquire the address of the interrupt type.

![Figure 7. 8086/8088 Interrupt Vector Table](image-url)
Once the service routine is completed the main program may be reentered by using an IRET (Interrupt Return) instruction. The IRET instruction will pop the pre-interrupt instruction pointer, code segment and flags off the stack. Thus the main program will resume where it was interrupted with the same flag status regardless of changes in the service routine. Note especially that this includes the state of the IF flag; thus interrupts are re-enabled automatically when returning from the service routine. For further information refer to the *iAPX 86,88 User's Manual*.

### Using the 8256's Interrupt Controller Without INTA

There are several configurations where the 8256 will not have an INTA signal connected to it. Some examples are when using the 8256 with an 8051 or 8048, or when connecting the INT pin on the 8256 to the 8085's RST 7.5, RST 6.5, or RST 5.5 inputs. In these configurations the IAE bit in Command Register 3 is set to 0, and the INTA pin on the 8256 is tied high. When the interrupt occurs the CPU should branch to a service routine which reads the interrupt address register to determine which interrupt request level occurred. The interrupt address register contains the level of the interrupt multiplied by four. Reading the interrupt address register is equivalent in effect to the INTA signal; it clears the INT pin and indicates to the UART that the interrupt request has been acknowledged. After the CPU reads the value in the interrupt address register, it can add an offset to this value and branch to an interrupt vector table which contains jump instructions to the appropriate interrupt service routines. An 8085 program which demonstrates this routine is given is Figure 8.

Table 3 summarizes the priority levels and the interrupt vectors which the 8256 sends back to the CPU. Note that when using Timer 1 there is a conflict present between RST0 in the 8085 mode and a hardware reset, because both expect instructions starting at address 0H. However, there is a way to distinguish between the two. After a hardware reset, all control registers are reset to a value of 0H; therefore when using Timer 1, Reset and RST0 can be distinguished by reading one of the control registers of the 8256 which has not been programmed with a value of 0H. The control registers will contain the previously programmed values if RST0 occurs.

### Interrupt Registers

The 8256's interrupt controller has several registers associated with it: an Interrupt Mask Register, an Interrupt Address Register, an Interrupt Request Register, an Interrupt Service Register, and a Priority Controller. Only the Interrupt Mask Registers and the Interrupt Address Register can be accessed by the user.

### Interrupt Mask Registers

The Interrupt Mask Registers consist of two write registers — the Set Interrupts Register and Reset Interrupts Register, and one read register — the Interrupt Enable Register. Each one of the eight levels of interrupts may be individually enabled or disabled through these registers. Writing a one to any of the bits in the Set Interrupts Register enables the corresponding interrupt level, while writing a one to a bit in the Reset Interrupts Register disables the corresponding interrupt level. Reading the Interrupt Enable Register allows the user to determine which interrupt levels are enabled. The bits which are set to one in the Interrupt Enable Register correspond to the levels which are enabled. All of the interrupt levels will remain enabled until disabled by the Reset Interrupts Register except the counter/timer interrupts which automatically disable themselves when they reach zero.

```
INTA: IN INTADD ;Read the Interrupt Address Register
MOV L, A ;Put the interrupt address in HL
XRA A
MOV H, A
LXI B, TABLE ;Load BE with the interrupt table offset
DAD B ;Add the offset to the interrupt address
PCHL ;Jump to the interrupt vector table
```

*Figure 8. Software Interrupt Acknowledge Routine*
# Table 3. Assignment of Interrupt Levels to Interrupt Sources

<table>
<thead>
<tr>
<th>Interrupt Level</th>
<th>Restart Command 8085 mode</th>
<th>Interrupt Vector 8086 mode</th>
<th>Interrupt Address</th>
<th>Trigger Mode</th>
<th>Sources (Only one source can be assigned at any time)</th>
<th>Selection by</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highest Priority 0</td>
<td>RST0</td>
<td>40H</td>
<td>0H</td>
<td>edge</td>
<td>Timer 1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>RST1</td>
<td>41H</td>
<td>4H</td>
<td>edge</td>
<td>Event Counter/Timer 2 or external interrupt request on Port 1 P17</td>
<td>Command word 1 BIT1 (bit 2)</td>
</tr>
<tr>
<td>2</td>
<td>RST2</td>
<td>42H</td>
<td>8H</td>
<td>level</td>
<td>Input EXTINT</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>RST3</td>
<td>43H</td>
<td>CH</td>
<td>edge</td>
<td>Event Counter/Timer 3 or cascaded event counters/timers 3 and 5</td>
<td>Mode word T35 (bit 7)</td>
</tr>
<tr>
<td>4</td>
<td>RST4</td>
<td>44H</td>
<td>10H</td>
<td>edge</td>
<td>Serial receiver</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>RST5</td>
<td>45H</td>
<td>14H</td>
<td>edge</td>
<td>Serial transmitter</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>RST6</td>
<td>46H</td>
<td>28H</td>
<td>edge</td>
<td>Timer 4 or cascaded event counters/timers 2 and 4</td>
<td>Mode word T24 (bit 6)</td>
</tr>
<tr>
<td>7 Lowest Priority</td>
<td>RST7</td>
<td>47H</td>
<td>1CH</td>
<td>edge</td>
<td>Timer 5 or Port 2 with handshaking interrupt request</td>
<td>Mode word P2C2 – P2C0 (bits 2…0)</td>
</tr>
</tbody>
</table>

**Note:**

If no interrupt requests are pending and INTA cycle occurs, interrupt level 2 will be the default value vectored to the CPU.

Interrupt requests occurring when the corresponding interrupt level is disabled are lost. An interrupt will only occur if the interrupt is enabled before the interrupt request occurs.

### Interrupt Address Register
The Interrupt Address Register contains an identifier for the currently requested interrupt level. The numerical value in this register is equal to the interrupt level multiplied by four. It can be used in lieu of an INTA signal to vector the CPU to the appropriate interrupt service routine. Reading this register has the same effect as the INTA pulse: it clears the INT pin and indicates an interrupt acknowledgement to the MUART. If the Interrupt Address Register is read while no interrupts are pending, the external interrupt EXTINT will be the default value, 08H.

### Interrupt Request Register
The Interrupt Request Register latches all pending interrupt requests unless they are masked off. The request is set whenever the associated event occurs.

### Interrupt Service Register
In the fully nested mode of operation, every interrupt request which is granted service is entered into this register. The appropriate bit will be set whenever the interrupt is acknowledged by INTA or by reading the Interrupt Address Register. At the same time, the corresponding bit in the Interrupt Request Register is reset. The Interrupt Service Register bit remains set until the microcomputer transfers the End Of Interrupt command (EOI) to the device by writing it into Command Register 3. In the normal mode the bits in the Interrupt Service Register are never set.
Priority Controller

The priority controller selects the highest priority request in the Interrupt Request Register from up to eight requests pending. If the INTA signal is enabled and becomes active, the priority controller will cause the highest priority level in the Interrupt Request Register to be vectored back to the CPU, regardless of whether the 8256 is in the normal mode or the nested mode. In the normal mode, if any bits are set in the Interrupt Request Register, the INT pin is activated. The highest priority level in the Interrupt Request register will be transferred to the Interrupt Address Register at the same time the interrupt request occurs. In the Fully Nested mode, the priorities of all pending requests are compared to the priorities in the Interrupt Service Register. If there is a higher priority in the Interrupt Request Register than in the Interrupt Service Register, the INT signal will be activated and the new interrupt level will be loaded into the Interrupt Address Register.

Interrupt Modes

There are two modes of operation for the interrupt controller: a normal mode and a fully nested mode. In the normal mode the CPU should only be a maximum of one interrupt level deep; therefore, the CPU can be interrupted only while in the main program and not while in an interrupt service routine. In the fully nested mode it is possible for the CPU to be nested up to eight interrupt levels deep. Using the fully nested mode, the UART will activate the INT pin only when a higher priority than the one in service is requested. The fully nested mode is used to protect high priority interrupt service routines from being interrupted by equal or lower priority requests.

Normal Mode

In the normal mode of operation the 8256 will activate the INT pin whenever any of the bits in the Interrupt Request Register are set. The bits in the Interrupt Request Register can be set only if the corresponding interrupts are enabled. If more than one interrupt request bit is set, the UART will always place the highest priority level in the Interrupt Address Register and vector this level to the CPU during an INTA cycle. When the CPU acknowledges the interrupt request, using either the INTA signal or by reading the Interrupt Address Register, the corresponding Interrupt Request Register bit is reset. Since the Interrupt Service Register bits are never set, there is no indication in the UART that an interrupt service routine is in progress. Therefore, the priority controller will interrupt the CPU again if any of the interrupt request bits are set, regardless of whether the next request is a higher, lower, or equal priority.

The implied way to design a program using the normal mode is to have the CPU's interrupt flag enabled during portions of the main program, but to leave the interrupt flag disabled while the CPU is executing code in an interrupt service routine. This way, the CPU can never be interrupted in an interrupt service routine. Upon completion of an interrupt service routine the program can enable the CPU's interrupt flag, then return to the main program.

A short time later, an interrupt request comes in on Level 4. Since the CPU's interrupt flag is enabled, the interrupt acknowledge signal is activated and the CPU branches off to Interrupt Service Routine 4. While the CPU is executing code in Interrupt Service Routine 4, an interrupt request comes in on Level 6 and then a short time later on Level 2. The 8256 activates the INT signal; however, the CPU ignores this because its interrupt flag is disabled. Upon returning to the main program the interrupt flag is enabled. When the interrupt acknowledge signal is activated, the UART places the highest priority interrupt request on the data bus regardless of the order in which the requests came in. Therefore, during the interrupt acknowledge the UART vectors the indirect address for Interrupt Level 2. The INT signal is not cleared after the acknowledge because there is still a pending interrupt.

The normal mode of operation is advantageous in that it simplifies programming and lowers code requirements within interrupt routines; however, there are also several disadvantages. One disadvantage is that the interrupt response time for higher priority interrupts may be excessive. For example, if the CPU is executing code in an interrupt service routine during a higher priority request, the CPU will not branch off to the higher priority service routine until the current interrupt service routine is completed. This delay time may not be acceptable for interrupts such as the serial receiver or a real time signal. For these cases the UART provides the nested mode.

Nested Mode

In the nested mode of operation, whenever a bit in the Interrupt Request Register is set, the Priority Con-
controller compares the Interrupt Request Register to the Interrupt Service Register. If the bit set in the Request Register is of a higher priority than the highest priority bit set in the Service Register, the MUART will activate the INT signal and update the Interrupt Address Register. If the bit in the Request Register is of equal or lower priority than the highest priority bit set in the Service Register, the INT signal will not be activated. When an INTA signal is activated or the Interrupt Address Register is read, the corresponding bit in the Request Register which caused the INT signal to be asserted is reset and set in the Service Register. When an EOI (End Of Interrupt) command is issued, the highest priority bit in the Service Register is reset.

Figure 10 shows an example of the program flow using the nested mode of interrupts. During the main program an interrupt request is generated from Level 4. Since the interrupt flag is enabled, the interrupt acknowledge signal is activated, and the microprocessor is vectored to Service Routine 4. During Service Routine 4, Level 2 requests an interrupt. Since Level 2 is a higher priority than Level 4, the 8256 activates its INT signal. An interrupt
acknowledge is not generated because the interrupt flag is disabled. This section of code in Service Routine 4 is protected and cannot be interrupted. A protected section of code may reinitialize a timer, take a sample, or update a global variable. When the interrupt flag is enabled, the microprocessor acknowledges the interrupt and vectors into Service Routine 2. Service Routine 2 immediately enables the interrupt flag because it does not have a protected section of code. During Service Routine 2, Interrupt Request 6 is generated. However, the UART will not interrupt the microprocessor until service routines 2 and 4 have issued the EOI command.

Edge Triggering

The UART has a maximum of two external interrupts—EXTINT and P17. EXTINT is a dedicated interrupt pin which is level triggered, where P17 is either an I/O port or an edge triggered interrupt. If P17 is selected as an interrupt through Command Register 1 and its interrupt level is enabled, it will generate an interrupt when the level on this pin changes from low to high. The edge triggered mode incorporates an edge lockout feature. This means that after the rising edge of an interrupt request and the acknowledgment of the request, the positive level on
P17 won't generate further interrupts. Before another interrupt can be generated P17 must return low.

External devices which generate a pulse for an interrupt request can use the edge triggered mode as long as the minimum high time specified in the data sheet is met.

**Level Triggering**

The external interrupt (EXTINT pin 16) is the only level triggered interrupt on the MUART. The 8256 will recognize any active (high) level on the EXTINT as an interrupt request. The EXTINT pin must stay high until a short time after the rising edge of the first INTA pulse. If the voltage level on the EXTINT pin is high then goes low, the bit in the interrupt request register corresponding to EXTINT will be reset.

In the normal mode of operation if EXTINT is still high after the INTA pulse has been activated, the INT signal will remain active. If the microprocessor's interrupt flag is immediately reenabled, another interrupt will occur. Unless repeated interrupt generation is desired, the programmer should not reenable the CPU's interrupt flag until EXTINT has gone low.

In the nested mode of operation, if EXTINT is still high after the INTA pulse has been activated, the INT signal will not be reactivated. This is because in the nested mode only a higher priority interrupt than the one being serviced can activate the INT signal. The EXTINT pin should go inactive (low) before the EOI command is issued if an immediate interrupt is not desired.

Depending upon the particular design and application, the EXTINT pin has a number of uses. For example, it can provide repeated interrupt generation in the normal mode. This is useful in cases when a service routine needs to be continually executed until the interrupt request goes inactive. Another use of the EXTINT pin is that a number of external interrupt requests can be wire-ORed. This can't be done using P17, for if a device makes an interrupt request while P17 is high (from another request), its transition will be shadowed. Note that when a wire-OR'ed scheme is used, the actual requesting device has to be determined by the software in the service routine.

**Cascading the MUART's Interrupt Controller**

Cascading the MUART's interrupt controller is necessary in an interrupt driven system which contains more than one interrupt controller, such as a system using more than one MUART, or using a MUART with another interrupt controller like the 8259A. For a system which uses several MUART's, one of them is tied directly to the microprocessor's INT and INTA pins, while the remaining MUARTs are daisy-chained using the EXTINT and INT pins. This is shown in Figure 11.

![Figure 11. Cascading the MUART's Interrupt Controller](image-url)
Using the configuration in Figure 11, when the microprocessor receives an interrupt, it generates an interrupt acknowledge and branches into an interrupt service routine. For the interrupt service routine of the external interrupt, EXTINT Level 2, the microprocessor will read the next MUART's interrupt address register and branch to the appropriate service routine. In effect, this would be a software interrupt acknowledge. An example of this type of interrupt acknowledge is given in Figure 8. If the last MUART in the chain indicated an external interrupt, the microprocessor would simply return to the main program; however, this would be an error condition caused by a spurious interrupt. A flow chart of the software to handle cascaded interrupts is given in Figure 12.

![Flow Chart to Resolve Interrupt Request When Cascading MUART Interrupt Controllers](image-url)
Some consideration should be given to the priority of the interrupts when cascading UARTs. If all of the UART's Level 0 and Level 1 interrupts are disabled, the highest priority interrupt is the EXTINT. In this case the last UART in the chain would have the highest priority; however, it would take the longest time to propagate back to the CPU. If, however, Level 0 or Level 1 interrupts were enabled, the closer to the microprocessor the UART is, the higher the priority these two levels would have.

When using the 8256 interrupt controller along with some other interrupt controller, such as the 8259A, the UART's INT signal would simply be tied to one of the interrupt controller's request inputs. The service routine for the UART's interrupt request would initially perform the software interrupt acknowledge before servicing the UART's interrupt request. A block diagram of this configuration is given in Figure 13.

Polling the UART

If interrupts are not used, the only other way to control the UART is to poll it. It is still possible to use the priority structure of the UART with polling. In this mode of operation the UART's INT signal (Pin 15) is not used, and the INTA pin is tied high. Since the INT pin's level is duplicated in the MSB of the Status Register, a program can poll this bit. When it becomes set, the program could read the Interrupt Address Register to determine the cause. Either the normal or nested mode of operation can be used. Note that the functions used with this polled method must have their interrupts enabled.

It is also possible to poll the counters/timers, parallel I/O, and UART separately. To control the UART, one could poll the Status Register. Byte handshakes with the parallel I/O can be controlled by polling Port 1. Finally, each counter/timer has its own register which can be polled.

---

Figure 13. Connecting the 8256 to the 8259A Interrupt Controller
## PIN DESCRIPTIONS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A4</td>
<td>1-5</td>
<td>I/O</td>
<td>Address/Data: Three-state address/data lines which interface to the lower 8 bits of the microprocessor's multiplexed address/data bus. The 5-bit address is latched on the falling edge of ALE. In the 8-bit mode, A0-A3 are used to select the proper register, while A1-A4 are used in the 16-bit mode. A4 in the 8-bit mode is ignored as an address, while A0 in the 16-bit mode is used as a second chip select, active low.</td>
</tr>
<tr>
<td>DB5-DB7</td>
<td>6-8</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALE</td>
<td>9</td>
<td>I</td>
<td>Address Latch Enable: Latches the 5 address lines on A0-A4 and CS on the falling edge.</td>
</tr>
<tr>
<td>RD</td>
<td>10</td>
<td>I</td>
<td>Read Control: When this signal is low, the selected register is gated onto the data bus.</td>
</tr>
<tr>
<td>WR</td>
<td>11</td>
<td>I</td>
<td>Write Control: When this signal is low, the value on the data bus is written into the selected register.</td>
</tr>
<tr>
<td>RESET</td>
<td>12</td>
<td>I</td>
<td>Reset: An active high pulse on this pin forces the chip into its initial state. The chip remains in this state until control information is written.</td>
</tr>
<tr>
<td>CS</td>
<td>13</td>
<td>I</td>
<td>Chip Select: A low on this signal enables the MUART. It is latched with the address on the falling edge of ALE, and RD and WR have no effect unless CS was latched low during the ALE cycle.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT</td>
<td>15</td>
<td>0</td>
<td>Interrupt Request: A high signals the microprocessor that the MUART needs service.</td>
</tr>
<tr>
<td>INTA</td>
<td>14</td>
<td>I</td>
<td>Interrupt Acknowledge: If the MUART has been enabled to respond to interrupts, this signal informs the MUART that its interrupt request is being acknowledged by the microprocessor. During this acknowledgement the MUART puts an RSTn instruction on the data bus for the 8-bit mode or a vector for the 16-bit mode.</td>
</tr>
<tr>
<td>EXTINT</td>
<td>16</td>
<td>I</td>
<td>External Interrupt: An external device can request interrupt service through this input. The input is level sensitive (high), therefore it must be held high until an INTA occurs or the interrupt address register is read.</td>
</tr>
<tr>
<td>CLK</td>
<td>17</td>
<td>I</td>
<td>System Clock: The reference clock for the baud rate generator and the timers.</td>
</tr>
</tbody>
</table>
| RxC    | 18      | I/O  | Receive Clock: If the baud rate bits in Command Register 2 are all 0, this pin is an input which clocks serial data into the RxD pin on the rising edge of RxC. If baud rate bits in Command Register 2 are programmed from 1-0FH, this pin outputs a square wave whose rising
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>edge indicates when the data on RxD is being sampled. This output remains high during start, stop, and parity bits.</td>
</tr>
<tr>
<td>RxD</td>
<td>19</td>
<td>I</td>
<td><strong>Receive Data:</strong> Serial data input.</td>
</tr>
<tr>
<td>CTS</td>
<td>21</td>
<td>I</td>
<td><strong>Clear To Send:</strong> This input enables the serial transmitter. If 1, 1.5, or 2 stop bits are selected, CTS is level sensitive. As long as CTS is low, any character loaded into the transmitter buffer register will be transmitted serially. A single negative going pulse causes the transmission of a single character previously loaded into the transmitter buffer register. If a baud rate from 1-0FH is selected, CTS must be low for at least 1/32 of a bit, or it will be ignored. If the transmitter buffer is empty, this pulse will be ignored. If this pulse occurs during the transmission of a character up to the time where 1/2 of the first (or only) stop bit is sent out, it will be ignored. If it occurs afterwards, but before the end of the stop bits, the next character will be transmitted immediately following the current one. If CTS is still high when the transmitter register is sending the last stop bit, the transmitter will enter its idle state until the next high-to-low transition on CTS occurs.</td>
</tr>
<tr>
<td>TxC</td>
<td>22</td>
<td>I/O</td>
<td><strong>Transmit Clock:</strong> If the baud rate bits in command register 2 are all set to 0, this input clocks data out of the transmitter on the falling edge. If baud rate bits are programmed for 1 or 2, this input permits the user to provide a 32x or 64x clock which is used for the receiver and transmitter. If the baud rate bits are programmed for 3-0FH, the internal transmitter clock is output. As an output it delivers the transmitter clock at the selected bit rate. If 1½ or 0.75 stop bits are selected, the transmitter divider will be asynchronously reset at the beginning of each</td>
</tr>
</tbody>
</table>
**PIN DESCRIPTIONS (CONTINUED)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>TxD</td>
<td>23</td>
<td>O</td>
<td>Transmit Data: Serial data output.</td>
</tr>
<tr>
<td>P27-P20</td>
<td>24-31</td>
<td>I/O</td>
<td>Parallel I/O Port 2: Eight bit general purpose I/O port. Each nibble (4 bits) of this port can be either an input or an output. The outputs are latched whereas the input signals are not. Also, this port can be used as an 8-bit input or output port when using the two-wire handshake. In the handshake mode both inputs and outputs are latched.</td>
</tr>
<tr>
<td>P17-P10</td>
<td>32-39</td>
<td>I/O</td>
<td>Parallel I/O Port 1: Each pin can be programmed as an input or an output to perform general purpose I/O. All outputs are latched whereas inputs are not. Alternatively these pins can serve as control pins which extend the functional spectrum of the chip.</td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td>PS</td>
<td>Ground: Power supply and logic ground reference.</td>
</tr>
<tr>
<td>Vcc</td>
<td>40</td>
<td>PS</td>
<td>Power: +5V power supply.</td>
</tr>
</tbody>
</table>

**DESCRIPTION OF THE REGISTERS**

The following section will provide a description of the registers and define the bits within the registers where appropriate. Table 4 lists the registers and their addresses.

**Command Register 1**

<table>
<thead>
<tr>
<th>L1</th>
<th>L0</th>
<th>S1</th>
<th>S0</th>
<th>BRKI</th>
<th>BITI</th>
<th>8086</th>
<th>FRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>(OR)</td>
<td>(0W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**FRQ — Timer Frequency Select**

This bit selects between two frequencies for the five timers. If FRQ = 0, the timer input frequency is 16KHz (62.5us). If FRQ = 1, the timer input frequency is 1 KHz (1ms). The selected clock frequency is shared by all the counter/timers enabled for timing; thus, all-timers must run with the same time base.

**8086 — 8086 Mode Enable**

This bit selects between 8085 mode and 8086/8088 mode. In 8085 mode (8086 = 0), A0 to A3 are used to address the internal registers, and an RSTn instruction is generated in response to the first INTA. In 8086 mode (8086 = 1), A1 to A4 are used to address the internal registers, and A0 is used as an extra chip select (A0 must equal zero to be enabled). The response to INTA is for 8086 interrupts where the first INTA is ignored, and an interrupt vector (40H to 47H) is placed on the bus in response to the second INTA.

**BITI — Interrupt on Bit Change**

This bit selects between one of two interrupt sources on Priority Level 1, either Counter/Timer 2 or Port 1 P17 interrupt. When this bit equals 0, Counter/Timer 2 will be mapped into Priority Level 1. If BITI equals 0 and Level 1 interrupt is enabled, a transition from 1 to 0 in Counter/Timer 2 will generate an interrupt request on Level 1. When BITI equals 1, Port 1 P17 external edge triggered interrupt source is mapped into Priority Level 1. In this case if Level 1 is enabled, a low-to-high transition on P17 generates an interrupt request on Level 1.

**BRKI — Break-In Detect Enable**

If this bit equals 0, Port 1 P16 is a general purpose I/O port. When BRKI equals 1, the Break-In Detect feature is enabled on Port 1 P16. A Break-In condition is present on the transmission line when it is forced to the start bit voltage level by the receiving station. Port 1 P16 must be connected externally to the transmission line in order to detect a Break-In. A
Figure 16. 8086 Min Mode/8256 Interface

<table>
<thead>
<tr>
<th>BHE</th>
<th>A10</th>
<th>CHARACTERISTICS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>WHOLE WORD</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>UPPER BYTE FROM/to ODD ADDRESS</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>LOWER BYTE FROM/to EVEN ADDRESS</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>NONE</td>
</tr>
</tbody>
</table>

Figure 16a. Technique for Generating the MUART's Chip Select
READING PORT 1 AND PORT 2

Reading the ports gates the state at the pins onto the data bus if they are defined as I/O pins. A read operation transfers the contents of the associated output latches of pins P12, P13, P15, and P16, which are defined as control function pins. Reading control pins P10, P11, and P17 delivers the state of these pins.

Operating the Event Counters/Timers

The event counters/timers can be loaded with an initial value at any time. Reading event counters/timers is possible without interfering with the counting process.

LOADING EVENT COUNTERS/TIMERS

Loading event counters/timers 1-5 under their respective addresses transfers the data present on the data bus as an initial value into the addressed event counter/timer. The event counter/timer counts from the new initial value immediately following the data transfer except: retrigerable mode of Timer 5, or 3 and 5)

Cascaded counters/timers can be loaded with an initial value using one of two procedures:
1) Only the event counter/timer representing the most significant byte will be loaded. The event counter/timer representing the least significant byte is set to OFFH automatically. Counting is started immediately after the data transfer.
2) The event counter/timer representing the most significant byte will be loaded, causing the least significant byte to be set to OFFH automatically. Counting is started immediately following the data transfer. Next, the counter representing the least significant byte will be loaded and counting is started.
again, but this time with a complete 16-bit initial value. The least significant byte of the initial value must be transferred before the counter representing the least significant byte exhibits its zero transition to prevent the most significant byte of the initial value from being decremented improperly.

In the case of an 8-bit initial value for Timer 5 or for cascaded Event Counter/Timer 3 and 5, the initial value for Timer 5 is loaded from a save register, if it is operated in retriggerable counting mode. Counting is started after an initial value has been transferred whenever a high-to-low transition occurs on Port P15.

Cascaded Event Counter/Timer 3 and 5 operating in retriggerable counting mode can be loaded directly with an initial value for Timer 5 representing the most significant byte; Event Counter/Timer 3 will be set to 0FFH automatically.

**READING EVENT COUNTERS/TIMERS**

Reading event counters/timers 1-5 from their respective addresses gates the counter contents onto the data bus. The counter contents gated onto the data bus remain stable during the read operation while the counter just being read continues to count. The minimum time between the two read operations from the same counter is 1 usec.

The procedure to be followed when reading cascaded event counters/timers is:

1) The event counter/timer representing the most significant byte will be read first. At this time, the least significant byte is latched into read latches.
2) When the event counter/timer representing the least significant byte is addressed, the byte stored in the read latches will be gated onto the data bus. The value stored in the read latches remains valid until it is read, the cascading condition is removed, or a write
operation affecting one of the two event counters/timers is executed.

The time between reading the most significant byte and the least significant byte must be at least 1 usec.

Note:
For cascaded event counters/timers the least significant counter/timer is latched after reading the most significant counter/timer. If the lower byte changes from 00H to 0FFH between the reading of the MSB and the latching of the LSB, the carry from the most significant event counter/timer to the least significant event counter/timer is lost.

Therefore, it is necessary to repeat the whole reading once if the value of the least significant event counter/timer is 0FFH. Doing this will avoid working with a wrong value (correct value + 255).

APPLICATION EXAMPLE

This section describes how the 8256 was designed into a Line Printer Multiplexer (LPM). This application example was chosen because it employs a majority of the MUART's features. The information in this section will be applicable to many other designs since it describes some common software and hardware aspects of using the MUART.

Description of the Line Printer Multiplexer (LPM)

The Line Printer Multiplexer allows up to eight workstations to share one printer. The workstations transmit serial asynchronous data to the LPM. The LPM receives the serial data, buffers it, then transmits
### Table 4. UART Registers

<table>
<thead>
<tr>
<th>Read Registers</th>
<th>Write Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>8085 Mode</strong>: AD3 AD2 AD1 AD0</td>
<td><strong>8086 Mode</strong>: AD3 AD2 AD1 AD0</td>
</tr>
<tr>
<td>Command 1</td>
<td>Command 1</td>
</tr>
<tr>
<td><strong>L1 L0 S1 S0 BRK1 BRK0 8086 FRQ</strong></td>
<td><strong>L1 L0 S1 S0 BRK1 BRK0 8086 FRQ</strong></td>
</tr>
<tr>
<td><strong>PEN EP C1 C0 B3 B2 B1 B0</strong></td>
<td><strong>PEN EP C1 C0 B3 B2 B1 B0</strong></td>
</tr>
<tr>
<td>Command 2</td>
<td>Command 2</td>
</tr>
<tr>
<td><strong>0 RxE IAE NIE 0 SBRK TBRK 0</strong></td>
<td><strong>SET RxE IAE NIE END SBRK TBRK RST</strong></td>
</tr>
<tr>
<td>Command 3</td>
<td>Command 3</td>
</tr>
<tr>
<td><strong>T35 T24 T5C CT3 CT2 P2C2 P2C1 P2C0</strong></td>
<td><strong>T35 T24 T5C CT3 CT2 P2C2 P2C1 P2C0</strong></td>
</tr>
<tr>
<td>Mode</td>
<td>Mode</td>
</tr>
<tr>
<td><strong>P17 P16 P15 P14 P13 P12 P11 P10</strong></td>
<td><strong>P17 P16 P15 P14 P13 P12 P11 P10</strong></td>
</tr>
<tr>
<td>Port 1 Control</td>
<td>Port 1 Control</td>
</tr>
<tr>
<td><strong>L7 L6 L5 L4 L3 L2 L1 L0</strong></td>
<td><strong>L7 L6 L5 L4 L3 L2 L1 L0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
<td><strong>D7 D6 D5 D4 D3 D2 D1 D0</strong></td>
</tr>
<tr>
<td><strong>INT RBF TBE TRE BD PE OE FE</strong></td>
<td><strong>0 RS4 RS3 RS2 RS1 RS0 TME DSC</strong></td>
</tr>
<tr>
<td>Status</td>
<td>Modification</td>
</tr>
</tbody>
</table>
Break-In is polled by the MUART during the transmission of the last or only stop bit of a character.

A Break-In Detect is OR-ed with Break Detect in Bit 3 of the Status Register. The distinction can be made through the interrupt controller. If the transmit and receive interrupts are enabled, a Break-In will generate an interrupt on Level 5, the transmit interrupt, while Break will generate an interrupt on Level 4, the receive interrupt.

### S0, S1 — Stop Bit Length

<table>
<thead>
<tr>
<th>S1</th>
<th>S0</th>
<th>Stop Bit Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1.5</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0.75</td>
</tr>
</tbody>
</table>

The relationship of the number of stop bits and the function of input CTS is discussed in the Pin Description section under "CTS".

### L0, L1 — Character Length

<table>
<thead>
<tr>
<th>L1</th>
<th>L0</th>
<th>Character Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>5</td>
</tr>
</tbody>
</table>

### Command Register 2

<table>
<thead>
<tr>
<th>PEN</th>
<th>EP</th>
<th>C1</th>
<th>C0</th>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>B0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(1R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(1W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Programming bits 0...3 with values from 3H to FH enables the internal baud rate generator as a common clock source for the transmitter and receiver and determines its divider ratio.

Programming bits 0...3 with values of 1H or 2H enables input TxC as a common clock source for the transmitter and receiver. The external clock must provide a frequency of either 32x or 64x the baud rate. The data transmission rates range from 0...32 Kbaud.

If bits 0...3 are set to 0, separate clocks must be input to pin RxC for the receiver and pin TxC for the transmitter. Thus, different baud rates can be used for transmission and reception. In this case, prescalers are disabled and the input serial clock frequency must match the baud rate. The input serial clock frequency can range from 0 to 1.024 MHz.

### B0, B1, B2, B3 — Baud Rate Select

These four bits select the bit clock's source, sampling rate, and serial bit rate for the internal baud rate generator.

<table>
<thead>
<tr>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>B0</th>
<th>Baud Rate</th>
<th>Sampling Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>TxC, RxC</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>TxC/64</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>TxC/32</td>
<td>32</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>19200</td>
<td>32</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>9600</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>4800</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>2400</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1200</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>300</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>200</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>150</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>110</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>100</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>75</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>50</td>
<td>64</td>
</tr>
</tbody>
</table>

The following table gives an overview of the function of pins TxC and RxC:

<table>
<thead>
<tr>
<th>Bits 3 to 0 (Hex.)</th>
<th>TxC</th>
<th>RxC</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Input: 1 x baud rate clock for the transmitter</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Output: receiver bit clock with a low-to-high transition at data bit sampling time. Otherwise: high level</td>
</tr>
<tr>
<td>3 to F</td>
<td>2</td>
<td>Input: 1 x baud rate clock of the transmitter</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output: as above</td>
</tr>
</tbody>
</table>

As an output, RxC outputs a low-to-high transition at sampling time of every data bit of a character. Thus, data can be loaded, e.g., into a shift register external-
ly. The transition occurs only if data bits of a character are present. It does not occur for start, parity, and stop bits (RxC = high).

As an output, TxC outputs the internal baud rate clock of the transmitter. There will be a high-to-low transition at every beginning of a bit.

C0, C1 — System Clock Prescaler (Bits 4, 5)

Bits 4 and 5 define the system clock prescaler divider ratio. The internal operating frequency of 1.024 MHz is derived from the system clock.

<table>
<thead>
<tr>
<th>C1</th>
<th>C0</th>
<th>Divider Ratio</th>
<th>Clock at Pin CLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>5</td>
<td>5.12 MHz</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>3</td>
<td>3.072 MHz</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
<td>2.048 MHz</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1.024 MHz</td>
</tr>
</tbody>
</table>

EP — Even Parity (Bit 6)

EP = 0: Odd parity
EP = 1: Even parity

PEN — Parity Enable (Bit 7)

Bit 7 enables parity generation and checking.

PEN = 0: No parity bit
PEN = 1: Enable parity bit

The parity bit according to Command Register 2 bit 6 (see above) is inserted between the last data bit of a character and the first or only stop bit. The parity bit is checked during reception. A false parity bit generates an error indication in the Status Register and an Interrupt Request on Level 4.

Command Register 3

<table>
<thead>
<tr>
<th>SET</th>
<th>RxE</th>
<th>IAE</th>
<th>NIE</th>
<th>END</th>
<th>SBRK</th>
<th>TBRK</th>
<th>RST</th>
</tr>
</thead>
<tbody>
<tr>
<td>(2R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(2W)</td>
</tr>
</tbody>
</table>

Command Register 3 is different from the first two registers because it has a bit set/reset capability.

Writing a byte with Bit 7 high sets any bits which were also high. Writing a byte with Bit 7 low resets any bits which were high. If any bit 0-6 is low, no change occurs to that bit. When Command Register 3 is read, bits 0, 3, and 7 will always be zero.

RST — Reset

If RST is set, the following events occur:

1) All bits in the Status Register except bits 4 and 5 are cleared, and bits 4 and 5 are set.

2) The Interrupt Enable, Interrupt Request, and Interrupt Service Registers are cleared. Pending requests and indications for interrupts in service will be cancelled. Interrupt signal INT will go low.

3) The receiver and transmitter are reset. The transmitter goes idle (TxD is high), and the receiver enters start bit search mode.

4) If Port 2 is programmed for handshake mode, IBF and OBF are reset high.

RST does not alter ports, data registers or command registers, but it halts any operation in progress. RST is automatically cleared.

RST = 0 has no effect. The reset operation triggered by Command Register 3 is a subset of the hardware reset.

TBRK — Transmit Break

The transmission data output TxD will be set low as soon as the transmission of the previous character has been finished. It stays low until TBRK is cleared. The state of CTS is of no significance for this operation. As long as break is active, data transfer from the Transmitter Buffer to the Transmitter Register will be inhibited. As soon as TBRK is reset, the break condition will be deactivated and the transmitter will be re-enabled.

SBRK — Single Character Break

This causes the transmitter data to be set low for one character including start bit, data bits, parity bit, and stop bits. SBRK is automatically cleared when time for the last data bit has passed. It will start after the character in progress completes, and will delay the next data transfer from the Transmitter Buffer to the Transmitter Register until TxD returns to an idle
(marking) state. If both TBRK and SBRK are set, break will be set as long as TBRK is set, but SBRK will be cleared after one character time of break. If SBRK is set again, it remains set for another character. The user can send a definite number of break characters in this manner by clearing TBRK after setting SBRK for the last character time.

END — End of Interrupt.

If fully nested interrupt mode is selected, this bit resets the currently served interrupt level in the Interrupt Service Register. This command must occur at the end of each interrupt service routine during fully nested interrupt mode. END is automatically cleared when the Interrupt Service Register (internal) is cleared. END is ignored if nested interrupts are not enabled.

NIE — Nested Interrupt Enable

When NIE equals 1, the interrupt controller will operate in the nested interrupt mode. When NIE equals 0, the interrupt controller will operate in the normal interrupt mode. Refer to the "Interrupt controller" section under "Normal Mode" and "Nested Mode" for a detailed description of these operations.

IAE — Interrupt Acknowledge Enable

This bit enables an automatic response to INTA. The particular response is determined by the 8086 bit in Command Register 1.

RxE — Receive Enable

This bit enables the serial receiver and its associated status bits in the status register. If this bit is reset, the serial receiver will be disabled and the receive status bits will not be updated.

Note that the detection of break characters remains enabled while the receiver is disabled; i.e., Status Register Bit 3 (BD) will be set while the receiver is disabled whenever a break character has been recognized at the receive data input RxD.

SET — Bit Set/Reset

If this bit is high during a write to Command Register 3, then any bit marked by a high will set. If this bit is low, then any bit marked by a high will be cleared.

Mode Register

<table>
<thead>
<tr>
<th>T35</th>
<th>T24</th>
<th>T5C</th>
<th>CT3</th>
<th>CT2</th>
<th>P2C2</th>
<th>P2C1</th>
<th>P2C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(3R)</td>
<td>(3W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

P2C2, P2C1, P2C0 — Port 2 Control

<table>
<thead>
<tr>
<th>P2C2</th>
<th>P2C1</th>
<th>P2C0</th>
<th>Mode</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>nibble</td>
<td>input</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>nibble</td>
<td>input</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>nibble</td>
<td>output</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>nibble</td>
<td>output</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>byte handshake</td>
<td>input</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>byte handshake</td>
<td>output</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td>DO NOT USE</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td>test</td>
</tr>
</tbody>
</table>

If test mode is selected, the output from the internal baud rate generator is placed on bit 4 of Port 1 (pin 35).

To achieve this, it is necessary to program bit 4 of Port 1 as an output (Port 1 Control Register Bit P14 = 1), and to program Command Register 2 bits B3 - B0 with a value ≥ 3H.

Note:

If Port 2 is operating in handshake mode, Interrupt Level 7 is not available for Timer 5. Instead it is assigned to Port 2 handshake.

CT2, CT3 — Counter/Timer Mode

Bit 3 and 4 defines the mode of operation of event counter/timers 2 and 3 regardless of its use as a single unit or as a cascaded one.

If CT2 or CT3 are high, then counter/timer 2 or 3 respectively is configured as an event counter on bit 2 or 3 respectively of Port 1 (pins 37 or 36). The event counter decrements the count by one on each low-to-high transition of the external input. If CT2 or CT3 is low, then the respective counter/timer is configured as a timer and the Port 1 pins are used for parallel I/O.

T5C — Timer 5 Control

If T5C is set, then Timer 5 can be preset and started by an external signal. Writing to the Timer 5 register loads the Timer 5 save register and stops the timer. A high-to-low transition on bit 5 of Port 1 (pin 34) loads the timer with the saved value and starts the timer. The next high-to-low transition on pin 34 retriggers the timer by reloading it with the initial value and continues timing.

Following a hardware reset, the save register is reset to 00H and both clock and trigger inputs are disabled. Transferring an instruction with T5C = 1 enables the trigger input; the save register can now be loaded with...
an initial value. The first trigger pulse causes the initial value to be loaded from the save register and enables the counter to count down to zero.

When the timer reaches zero it issues an interrupt request, disables its interrupt level and continues counting. A subsequent high-to-low transition on pin 5 resets Timer 5 to its initial value. For another timer interrupt, the Timer 5 interrupt enable bit must be set again.

**T35, T24 — Cascade Timers**

These two bits cascade Timers 3 and 5 or 2 and 4. Timers 2 and 3 are the lower bytes, while Timers 4 and 5 are the upper bytes. If T5C is set, then both Timers 3 and 5 can be preset and started by an external pulse.

When a high-to-low transition occurs, Timer 5 is preset to its saved value, but Timer 3 is always preset to all ones. If either CT2 or CT3 is set, then the corresponding timer pair is a 16-bit event counter.

A summary of the counter/timer control bits is given in Table 5.

**Note:**

Interrupt levels assigned to single counters are partly not occupied if event counters/timers are cascaded. Level 2 will be vacated if event counters/timers 2 and 4 are cascaded. Likewise, Level 7 will be vacated if event counters/timers 3 and 5 are cascaded.

Single event counters/timers generate an interrupt request on the transition from 01H to 00H, while cascaded ones generate it on the transition from 0001H to 0000H.

### Table 5. Event Counters/Timers Mode of Operation

<table>
<thead>
<tr>
<th>Event Counter/Timer</th>
<th>Function</th>
<th>Programming (Mode Word)</th>
<th>Clock Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8-bit timer</td>
<td>–</td>
<td>internal clock</td>
</tr>
<tr>
<td>2</td>
<td>8-bit timer</td>
<td>T24 = 0, CT2 = 0</td>
<td>internal clock</td>
</tr>
<tr>
<td></td>
<td>8-bit event counter</td>
<td>T24 = 0, CT2 = 1</td>
<td>P12 pin 37</td>
</tr>
<tr>
<td>3</td>
<td>8-bit timer</td>
<td>T35 = 0, CT3 = 0</td>
<td>internal clock</td>
</tr>
<tr>
<td></td>
<td>8-bit event counter</td>
<td>T35 = 0, CT3 = 1</td>
<td>P13 pin 36</td>
</tr>
<tr>
<td>4</td>
<td>8-bit timer</td>
<td>T24 = 0</td>
<td>internal clock</td>
</tr>
<tr>
<td>5</td>
<td>8-bit timer, normal mode</td>
<td>T35 = 0, T5C = 0</td>
<td>internal clock</td>
</tr>
<tr>
<td></td>
<td>8-bit timer, retriggerable mode</td>
<td>T35 = 0, T5C = 1</td>
<td>internal clock</td>
</tr>
<tr>
<td>2 and 4 cascaded</td>
<td>16-bit timer</td>
<td>T24 = 1, CT2 = 0</td>
<td>internal clock</td>
</tr>
<tr>
<td></td>
<td>16-bit event counter</td>
<td>T24 = 1, CT2 = 1</td>
<td>P12 pin 37</td>
</tr>
<tr>
<td>3 and 5 cascaded</td>
<td>16-bit timer, normal mode</td>
<td>T35 = 1, T5C = 0,</td>
<td>P13 pin 36</td>
</tr>
<tr>
<td></td>
<td>16-bit event counter, normal mode</td>
<td>T35 = 1, T5C = 0, CT3 = 0</td>
<td>internal clock</td>
</tr>
<tr>
<td></td>
<td>16-bit timer, Retriggerable mode</td>
<td>T35 = 1, T5C = 1, CT3 = 0</td>
<td>internal clock</td>
</tr>
<tr>
<td></td>
<td>16-bit event counter, Retriggerable mode</td>
<td>T35 = 1, T5C = 1, CT3 = 1</td>
<td>P13 pin 36</td>
</tr>
</tbody>
</table>
Port 1 Control Register

<table>
<thead>
<tr>
<th>P17</th>
<th>P16</th>
<th>P15</th>
<th>P14</th>
<th>P13</th>
<th>P12</th>
<th>P11</th>
<th>P10</th>
</tr>
</thead>
<tbody>
<tr>
<td>(4R)</td>
<td>(4W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Each bit in the Port 1 Control Register configures the direction of the corresponding pin. If the bit is high, the pin is an output, and if it is low the pin is an input. Every Port 1 pin has another function which is controlled by other registers. If that special function is disabled, the pin functions as a general I/O pin as specified by this register. The special functions for each pin are described below.

Port 10, 11 — Handshake Control

If byte handshake control is enabled for Port 2 by the Mode Register, then Port 10 is programmed as STBI/ACK handshake control input, and Port 11 is programmed as IBF/OBF handshake control output.

If byte handshake mode is enabled for output on Port 2, OBF indicates that a character has been loaded into the Port 2 output buffer. When an external device reads the data, it acknowledges this operation by driving ACK low. OBF is set low by writing to Port 2 and is reset high by ACK.

If byte handshake mode is enabled for input on Port 2, STB is an input. IBF is driven low after STI goes low. On the rising edge of STB the data from Port 2 is latched.

IBF is reset high when Port 2 is read.

Port 12, 13 — Counter 2, 3 Input

If Timer 2 or Timer 3 is programmed as an event counter by the Mode Register, then Port 12 or Port 13 is the counter input for Event Counter 2 or 3, respectively.

Port 14 — Baud Rate Generator Output Clock

If test mode is enabled by the Mode Register and Command Register 2 baud rate select is greater than 2, then Port 14 is an output from the internal baud rate generator.

P14 in Port 1 control register must be set to 1 for the baud rate generator clock to be output. The baud rate generator clock is 64 x the serial bit rate except at 19.2Kbps when it is 32 x the bit rate.

Port 15 — Timer 5 Trigger

If T5C is set in the Mode Register enabling a retriggerable timer, then Port 15 is the input which starts and reloads Timer 5.

A high-to-low transition on P15 (Pin 34) loads the timer with the save register and starts the timer.

Port 16 — Break-In Detect

If Break-In Detect is enabled by BRKI in Command Register 1, then this input is used to sense a Break-In. If Port 16 is low while the serial transmitter is sending the last stop bit, then a Break-In condition is signaled.

Port 17 — Port Interrupt Source

If BITI in Command Register 1 is set, then a low-to-high transition on Port 17 generates an interrupt request on Priority Level 1.

Port 17 is edge triggered.

Interrupt Enable Register

<table>
<thead>
<tr>
<th>L7</th>
<th>L6</th>
<th>L5</th>
<th>L4</th>
<th>L3</th>
<th>L2</th>
<th>L1</th>
<th>L0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(5R)</td>
<td>(5W = enable, 6W = disable)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Interrupts are enabled by writing to the Set Interrupts Register (5W). Interrupts are disabled by writing to the Reset Interrupts Register (6W). Each bit set by the Set Interrupts Register (5W) will enable that level interrupt, and each bit set in the Reset Interrupts Register (6W) will disable that level interrupt. The user can determine which interrupts are enabled by reading the Interrupt Enable Register (5R).

Priority Source

<table>
<thead>
<tr>
<th>Highest</th>
<th>L0</th>
<th>Timer 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>Timer 2 or Port Interrupt</td>
<td></td>
</tr>
<tr>
<td>L2</td>
<td>External Interrupt (EXTINT)</td>
<td></td>
</tr>
<tr>
<td>L3</td>
<td>Timer 3 or Timers 3 &amp; 5</td>
<td></td>
</tr>
<tr>
<td>L4</td>
<td>Receiver Interrupt</td>
<td></td>
</tr>
<tr>
<td>L5</td>
<td>Transmitter Interrupt</td>
<td></td>
</tr>
<tr>
<td>L6</td>
<td>Timer 4 or Timers 2 &amp; 4</td>
<td></td>
</tr>
<tr>
<td>Lowest</td>
<td>L7</td>
<td>Timer 5 or Port 2 Handshaking</td>
</tr>
</tbody>
</table>

Interrupt Address Register

<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
<th>0</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(6R)</td>
<td>Interrupt Level Indication</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6-281
Reading the interrupt address register transfers an identifier for the currently requested interrupt level on the system data bus. This identifier is the number of the interrupt level multiplied by 4. It can be used by the CPU as an offset address for interrupt handling. Reading the interrupt address register has the same effect as a hardware interrupt acknowledge INTA; it clears the interrupt request pin (INT) and indicates an interrupt acknowledgement to the interrupt controller.

Receiver and Transmitter Buffer

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(7R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Both the receiver and transmitter in the UART are double buffered. This means that the transmitter and receiver have a shift register and a buffer register. The buffer registers are directly addressable by reading or writing to register seven. After the receiver buffer is full, the RBF bit in the status register is set. Reading the receive buffer clears the RBF status bit. The transmit buffer should be written to only if the TBE bit in the status register is set. Bytes written to the transmit buffer are held there until the transmit shift register is empty, assuming CTS is low. If the transmit buffer and shift register are empty, writing to the transmit buffer immediately transfers the byte to the transmit shift register. If a serial character length is less than 8 bits, the unused most significant bits are set to zero when reading the receive buffer, and are ignored when writing to the transmit buffer.

Port 2

Writing to Port 2 sets the data in the Port 2 output latch. Writing to an input pin does not affect the pin, but it does store the data in the latch. Reading Port 2 puts the input pins onto the bus or the contents of the output latch for output pins.

Port 1

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(8R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Writing to Port 1 sets the data in the Port 1 output latch. Writing to an input pin does not affect the pin, but the data is stored and will be output if the direction of the pin is changed later. If the pin is used as a control signal, the pin will not be affected, but the data is stored. Reading Port 1 transfers the data in Port 1 onto the data bus.

Timer 1-5

Reading Timer N puts the contents of the timer onto the data bus. If the counter changes while RD is low, the value on the data bus will not change. If two timers are cascaded, reading the high-order byte will cause the low-order byte to be latched. Reading the low-order byte will unlatch them both. Writing to either timer or decascading them also clears the latch condition. Writing to a timer sets the starting value of that timer. If two timers are cascaded, writing to the high-order byte presets the low-order byte to all ones. Loading only the high-order byte with a value of X leads to a count of X 256 + 255. Timers count down continuously. If the interrupt is enabled, it occurs when the counter changes from 1 to 0.

The timer/counter interrupts are automatically disabled when the interrupt request is generated.

Status Register

<table>
<thead>
<tr>
<th>INT</th>
<th>RBF</th>
<th>TBE</th>
<th>TRE</th>
<th>BD</th>
<th>PE</th>
<th>OE</th>
<th>FE</th>
</tr>
</thead>
<tbody>
<tr>
<td>(OF16R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reading the status register gates its contents onto the data bus. It holds the operational status of the serial interface as well as the status of the interrupt pin INT. The status register can be read at any time. The flags are stable and well defined at all instants.

FE — Framing Error, Transmission Mode

Bit 0 can be used in two modes. Normally, FE indicates framing error which can be changed to transmission mode indication by setting the TME bit in the modification register.
If transmission mode is disabled (in Modification Register), then FE indicates a framing error. A framing error is detected during the first stop bit. The error is reset by reading the Status Register or by a chip reset. A framing error does not inhibit the loading of the Receiver Buffer. If RxD remains low, the receiver will assemble the next character. The false stop bit is treated as the next start bit, and no high-to-low transition on RxD is requied to synchronize the receiver.

When the TME bit in the Modification Register is set, FE is used to indicate that the transmitter was active during the reception of a character, thus indicating that the character received was transmitted by its own transmitter. FE is reset when the transmitter is not active during the reception of character. Reading the status register will not reset the FE bit in the transmission mode.

OE — Overrun Error
If the user does not read the character in the Receiver Buffer before the next character is received and transferred to this register, then the OE bit is set. The OE flag is set during the reception of the first stop bit and is cleared when the Status Register is read or when a hardware or software reset occurs. The first character received in this case will be lost.

PE — Parity Error
This bit indicates that a parity error has occurred during the reception of a character. A parity error is present if value of the parity bit in the received character is different from the one expected according to command word 2 bits 6 EP. The parity bit is expected and checked only if it is enabled by command word 2 bit 7 PEN.

A parity error is set during the first stop bit and is reset by reading the Status Register or by a chip reset.

BD — Break/Break-In
The BD bit flags whether a break character has been received, or a Break-In condition exists on the transmission line. Command Register 1 Bit 3 (BRKI) enables the Break-In Detect function.

Whenever a break character has been received, Status Register Bit 3 will be set and in addition an interrupt request on Level 4 is generated. The receiver will be idled. It will be started again with the next high-to-low transition at pin RxD.

The break character received will not be loaded into the receiver buffer register.

If Break-In Detection is enabled and a Break-In condition occurs, Status Register Bit 3 will be set and in addition an interrupt request on Level 5 is generated.

The BD status bit will be reset on reading the status register or on a hardware or software reset. For more information on Break/Break-In, refer to the “Serial Asynchronous Communication” section under “Receive Break Detect” and “Break-In Detect.”

TRE — Transmit Register Empty
When TRE is set the transmit register is empty and an interrupt request is generated on Level 5 if enabled. When TRE equals 0 the transmit register is in the process of sending data. TRE is set by a chip reset and when the last stop bit has left the transmitter. It is reset when a character is loaded into the Transmitter Register. If CTS is low, the Transmitter Register will be loaded during the transmission of the start bit. If CTS is high at the end of a character, TRE will remain high and no character will be loaded into the Transmitter Register until CTS goes low. If the transmitter was inactive before a character is loaded into the Transmitter Buffer, the Transmitter Register will be empty temporarily while the buffer is full. However, the data in the buffer will be transferred to the transmitter register immediately and TRE will be cleared while TBE is set.

TBE — Transmitter Buffer Empty
TBE indicates the Transmitter Buffer is empty and is ready to accept a character. TBE is set by a chip reset or the transfer of data to the Transmitter Register, and is cleared when a character is written to the transmitter buffer. When TBE is set, an interrupt request is generated on Level 5 if enabled.

RBF — Receiver Buffer Full
RBF is set when the Receiver Buffer has been loaded with a new character during the sampling of the first stop bit. RBF is cleared by reading the receiver buffer or by a chip reset.

INT — Interrupt Pending
The INT bit reflects the state of the INT Pin (Pin 15) and indicates an interrupt is pending. It is reset by INTA or by reading the Interrupt Address Register if only one interrupt is pending and by a chip reset.
FE, OE, PE, RBF, and Break Detect all generate a Level 4 interrupt when the receiver samples the first stop bit. TRE, TBE, and Break-In Detect generate a Level 5 interrupt. TRE generates an interrupt when TBE is set and the Transmitter Register finished transmitting. The Break-In Detect interrupt is issued at the same time as TBE or TRE.

**Modification Register**

<table>
<thead>
<tr>
<th>0</th>
<th>RS4</th>
<th>RS3</th>
<th>RS2</th>
<th>RS1</th>
<th>RS0</th>
<th>TME</th>
<th>DSC</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(0F16W)</td>
</tr>
</tbody>
</table>

**DSC — Disable Start Bit Check**

DSC disables the receiver's start bit check. In this state the receiver will not be reset if RxD is not low at the center of the start bit.

**TME — Transmission Mode Enable**

TME enables transmission mode and disables framing error detection. For information on transmission mode see the description of the framing error bit in the Status Register.

**RS0, RS1, RS2, RS3, RS4 — Receiver Sample Time**

The number in RSn alters when the receiver samples RxD. The receiver sample time can be modified only if the receiver is not clocked by RxC.

**Note:**

The modification register cannot be read. Reading from address 0FH, 8086: 1EH gates the contents of the status register onto the data bus.

- A hardware reset (reset, Pin 12) resets all modification register bits to 0, i.e.:
  - The start bit check is enabled.
  - Status Register Bit 0 (FE) indicates framing error.
  - The sampling time of the serial receiver is the bit center.

A software reset (Command Word 3, RST) does not affect the modification register.

**Hardware Reset**

A reset signal on pin RESET (HIGH level) forces the device 8256 into a well-defined initial state. This state is characterized as follows:

1) Command registers 1, 2 and 3, mode register, Port 1 control register, and modification register are reset. Thus, all bits of the parallel interface are set to be inputs and event counters/timers are configured as independent 8-bit timers.

2) Status register bits are reset with the exception of bits 4 and 5. Bits 4 and 5 are set indicating that both transmitter register and transmitter buffer register are empty.
3) The interrupt mask, interrupt request, and interrupt service register bits are reset and disable all requests. As a consequence, interrupt signal INT is inactive (LOW).

4) The transmit data output is set to the marking state (HIGH) and the receiver section is disabled until it is enabled by Command Register 3 Bit 6.

5) The start bit will be checked at sampling time. The receiver will return to start bit search mode if input RxD is not LOW at this time.

6) Status Register Bit 0 implies framing error.

7) The receiver samples input RxD at bit center.

Reset has no effect on the contents of receiver buffer register, transmitter buffer register, the intermediate latches of parallel ports, and event counters/timers, respectively.

INTERFACING

This section describes the hardware interface between the 8256 UART and the 8085, 8086, 8088, and 80186 microprocessors. Figures 14 through 19 display the block diagrams for these interfaces. The UART can be interfaced to many other microprocessors using these basic principles.

In all cases the 8256 will be connected directly to the CPU’s multiplexed address/data bus. If latches or data bus buffers are used in a system, the UART should be on the microprocessor side of the address/data bus. The UART latches the address internally on the falling edge of ALE. The address consists of Chip Select (CS) and four address lines. For 8-bit microprocessors, AD0-AD3 are the address lines. For 16-bit microprocessors, AD1-AD4 are the address lines; AD0 is used as a second chip select which is active low. Since chip select is internally latched along with the address, it does not have to remain active during the entire instruction cycle. As long as the chip select setup and hold times are met, it can be derived from multiplexed address/data lines or multiplexed address/status lines.

In Figure 15, the 8088 min mode, the 8205 chip select decoder is connected to the 8088’s address bus lines A8-A15. These address lines are stable throughout the entire instruction cycle. However, the UART’s chip select signal could have been derived from A16/S3-A19/S6.

Figure 16 shows the 8256 interfaced with an 8086 in the min mode. When the 8256 is in the 16-bit mode, A0 serves as a second chip select. As a result the UART’s internal registers will all have even addresses since A0 must be zero to select the device. Normally the UART will be placed on the lower data byte. If the UART is placed on the upper data byte the internal registers will be 512 address locations apart and the chip would occupy an 8 K word address space. Figure 16A shows a table and a diagram of how the 8256 may be selected in an 8086 system where the UART is I/O mapped and used on the lower byte of the address/data bus.

PROGRAMMING

Initialization

In general the UART’s functions are independent of each other and only the registers and bits associated with a particular function need to be initialized, not the entire chip. The command sequence is arbitrary since every register is directly addressable; however, Command Word 1 must be loaded first. To put the device into a fully operational condition, it is necessary to write the following commands:

Command byte 1
Command byte 2
Command byte 3
Mode byte
Port 1 control
Set Interrupts

The modification register may be loaded if required for special applications; normally this operation is not necessary. It is a good idea to reset the part before initialization. (Either a hardware or a software reset will do.)

Operating the Serial Interface

The microprocessor transfers data to the serial interface by writing bytes to the Transmit Buffer Register. Receive characters are transferred by reading the Receiver Buffer Register. The Status Register provides all of the necessary information to operate the serial I/O, including when to write to the Transmit Buffer, and when to read the Receive Buffer and error information.

Transmitting

The transmitter and the receiver may be operated by using either polling or interrupts. If polling is used then the software may poll the Status Register and write a byte to the Transmit Buffer whenever TBE = 1. Writing a byte to the Transmit Buffer clears the TBE.
status bit. If the CTS pin is low, then the Transmit Buffer will transfer the data to the Transmit Register when it becomes empty. When this transfer takes place the TRE bit is reset, and the TBE bit is set indicating the next byte may be written to the Transmit Buffer. If CTS is high, disabling the transmitter, the data byte will remain in the Transmit Buffer and TBE will remain low until CTS goes low. The transmitter can only buffer one byte if it is disabled.

There is no way of knowing that the transmitter is disabled unless the CTS signal is fed into one of the I/O ports. Using the transmitter interrupt will free up the CPU to perform other functions while the transmitter is disabled or while the Transmit Buffer is full.

To enable the transmit interrupt feature Bit L5 in the Set Interrupt Register must be set. An interrupt request will not occur immediately after this bit has been set. Before any transmit interrupt request will occur a byte must be written to the Transmit Buffer. After the first byte has been written to the Transmit Buffer, a transmit interrupt request will occur, providing the transmitter is enabled.

There are three sources of transmitter interrupt requests: TBE = 1, TRE = 1, and Break-In Detect. Assuming the Break-In Detect feature is disabled, after the transmit interrupt is enabled and the first byte is written, a transmit interrupt request will be generated by TBE going active. The microprocessor can immediately write a byte to the Transmit Buffer without reading any status. However if Break-In Detect is enabled, the Status Register must be read to determine whether the transmit interrupt request was generated by Break-In Detect or TBE.

The TRE interrupt request can be used to indicate when the transmitter has completely sent all of the data. For example, using half-duplex communica-
tions, all of the data written to the MUART must be transmitted before the line can be turned around. After the last byte is written, an interrupt request will be generated by TBE. If this interrupt is acknowledged without writing another byte, then the next transmitter interrupt request, TRE = 1, will indicate that the transmitter is empty and the line may be turned around.

RECEIVING

Valid data may be read from the Receive Buffer whenever the RBF bit in the Status Register is set. Reading the Receive Buffer resets the RBF status bit. The RBF bit in the Status Register can be used for polling. When the RBF bit is set, the three receive status bits, PE, OE, and FE are updated. These three status bits are reset when they are read. Therefore when the status register is read with RBF set, the three error status bit should be tested too.

If interrupts are used for serial receive data, the receiver must be enabled by setting the RxE bit in Command Register 3, and Bit L4 must be set in the Set Interrupt Register. When the receive interrupt request occurs the Receive Buffer may be read, but the status register should also be read since the receive interrupt could have been generated by the Break Detect. Also, reading the status register will indicate whether there were any errors in the received character.

Operating the Parallel Interface

Data can be transferred to or read from Port 1 and Port 2 by using the appropriate write and read operations.

LOADING PORT 1 and PORT 2

Writing to the ports transfers the data present on the data bus into the output latches. This operation is independent of the programmed I/O characteristics of the individual port pins. Writing to control or input ports has no effect on the state of the pins. Pins defined as outputs immediately assume the state which is associated with the transferred data. If inputs or control pins are reprogrammed into outputs, they assume the states stored in their output latches which were transferred by the most recent port write operation.
Figure 20. Using the Line Printer Multiplexer to Share a Line Printer

The buffer size on the LPM was chosen to complement the disk access time on the workstations. Figure 21 illustrates the buffer size calculation. The line printer can print up to 300 lines per minute, or approximately 660 characters per second. This corresponds to a serial transmission rate of 6,600bps (assuming ASCII character codes and a parity bit) as shown in equation 1.

\[
\text{Serial bit rate} = \frac{(300 \text{ lines/min}) \times (132 \text{ char/line}) \times (10 \text{ bits/char})}{(60 \text{ sec/min})} 
\]

The bottleneck in this data transfer is the line printer since the UART and the workstations can both transmit and receive at 19.2Kbps. To realize the maximum data transfer rate of this system the LPM must guarantee that the average transfer rate to the line printer is 660 characters per second. The maximum amount of dead time that the serial port on the workstation is not transmitting, multiplied by 660 is the number of bytes which the LPM should buffer. It was determined through experimentation that it takes about 3 seconds to load 40K bytes of data from the disk into the workstation's RAM. During these 3 seconds no serial data is being sent; therefore the buffer size on the LPM should be 2K bytes. (Note: even though only a 2K byte FIFO is required, this design used an 8 Kbyte FIFO.)

To keep the LPM's buffer full the serial data rate must be greater than 6.6Kbps. The two bit rates which the
workstations use 9.6Kbps and 19.2Kbps. The CTS signal is used to control the flow of the serial data so that the LPM buffer will not overflow.

Each serial port on the LPM can have a different bit rate, character length, and parity format. These parameters are programmable through the serial port. When the LPM powers up, or is reset, it expects a bit rate of 9600 bps, 7 bit characters, and odd parity. When a serial port receives an ASCII ESC character (1BH), it puts that port in the program mode. The next two bytes will program these three parameters. Only the lower nibbles of these two bytes are used, and the upper nibbles are discarded. The format of these programming words is given in Figure 22. If the word following the ESC is an ASCII NUL (0), the LPM will exit from the programming mode and not change any of its parameters.
Description of the Hardware

Figure 23 shows a block diagram of the LPM. In addition to the standard components of most microprocessor systems such as CPU, RAM, and ROM this particular design requires a UART, timers, parallel I/O and an interrupt controller. The MUART is the ideal choice for this design since it integrates these four functions onto one device.

The eight serial I/O ports use four signals: Transmit Data (TxD), Receive Data (RxD), Request To Send (RTS), and Clear To Send (CTS). These four signals, controlled by the MUART, are connected to one port at a time using TTL multiplexers. The TTL multiplexers are interfaced to RS-232 transceivers to be electrically compatible with the RS-232 spec. The serial port select address is derived from three bits of the MUART's parallel I/O port (Port 1). Two more bits from Port 1 control CTS and RTS, and another bit lights up an LED to indicate when the LPM's buffer is full. Parallel Port 2 and two bits from Port 1 are connected to the line printer implementing a two-wire byte handshake transfer. These signals are passed through a line driver so that they can reliably drive a long cable.

There are three timing functions needed for the LPM: a scan timer, a debounce timer, and a receive timeout. The Scan timer determines the amount of time spent sampling RTS on each port before the next port is addressed. By using one of the MUART’s timers to do this function, the CPU is free to perform other functions instead of implementing the timer in software. If RTS is recognized as true, the CPU branches into a debounce procedure. This procedure uses another one of the MUART’s timers to wait 10 msec then sample RTS again, thus preventing any glitches from registering as a false RTS. The receive timeout timer uses two 8-bit timers in the cascaded mode to measure an 18-second interval. After a valid RTS is recognized,

Figure 23. Functional Block Diagram of the Line Printer Multiplexer
the LPM sends back a CTS and initializes the receive timeout timer for 18 seconds. Each time a character is received by the LPM, this timer is reinitialized. If this timer times out, the LPM considers the transmission complete and returns to scanning.

The schematic diagram of the LPM is shown in Figure 24. The CPU is an 8088 used in the min mode. It is interfaced directly to the 8256. An 8282 latch is employed in the system so that nonmultiplexed bus memory can be used. A 2716 holds the entire program, and six 2016s (2K x 8 static RAMs) are used to store the buffer, temporary data, stack area, and interrupt vector table. The 2716 is located in the upper 2K of the 8088 address space (FF800-FFFFFH) so that the reset vectors can be stored starting at location FFFF0H. The RAM address space spans 0-2FFFH so that the interrupt vector table can be stored starting at location 0. The MUART is I/O mapped and its registers occupy even addresses from 0 to 1EH. Using an 8088 CPU the MUART must be placed in the 8086 mode since the INTA signal is used; hence the register addresses are all even numbers.

The line printer used provides a choice of two standard parallel interfaces: Centronics or Dataproducts. The Centronics interface uses a two-wire handshake pulsed strobe where the transmitter asserts a complete strobe pulse before an acknowledge is received. The Dataproducts interface is an interlocking two-wire handshake. The Dataproducts interface was chosen since it is directly compatible with the MUART's two-wire byte handshake. The MUART could also be connected to the Centronics interface; however, additional hardware would be necessary to generate the pulsed strobe for correct interrupt operation. Figure 25 shows the timing of the Dataproducts interface and Table 6 lists the connector pin configuration.

### Table 6. Dataprodacts Interface Line Functions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
<th>Connector Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Request</td>
<td>Sent by printer to synchronize data transmission. When true, requests a character. Remains true until Data strobe is received, then goes false within 100 nsec.</td>
<td>E(return C)</td>
</tr>
<tr>
<td>Data Strobe</td>
<td>Sent by user system to cause printer to accept information on data lines. Should remain true until printer drops Data Request line. Data lines must stabilize for at least 50 nsec before Data Strobe is sent.</td>
<td>j(return m)</td>
</tr>
<tr>
<td>Data Bit 1</td>
<td>Bit 8 controls optional character set Refer to Commands and Formats.</td>
<td>B(return D)</td>
</tr>
<tr>
<td>Data Bit 2</td>
<td></td>
<td>F(return J)</td>
</tr>
<tr>
<td>Data Bit 3</td>
<td></td>
<td>L(return N)</td>
</tr>
<tr>
<td>Data Bit 4</td>
<td></td>
<td>R(return T)</td>
</tr>
<tr>
<td>Data Bit 5</td>
<td></td>
<td>V(return X)</td>
</tr>
<tr>
<td>Data Bit 6</td>
<td></td>
<td>Z(return b)</td>
</tr>
<tr>
<td>Data Bit 7</td>
<td></td>
<td>n(return k)</td>
</tr>
<tr>
<td>Data Bit 8</td>
<td></td>
<td>h(return e)</td>
</tr>
<tr>
<td>VFU Control</td>
<td>Optional control from user system. Used for VFU control. Data Request/Strobe timing is same as for data lines.</td>
<td>p(return s)</td>
</tr>
<tr>
<td>(PI)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ready</td>
<td>Sent to user system by printer. True when no Check condition exists.</td>
<td>CC(return EE)</td>
</tr>
<tr>
<td>On Line</td>
<td>Sent to user system by printer. True when Ready line is true and operator has activated ON LINE Pushbutton. Enables interface activity.</td>
<td>y(return AA)</td>
</tr>
<tr>
<td>Interface Verify</td>
<td>Jumper in printer connector. Continuity informs user system that connector is properly seated.</td>
<td>x to v</td>
</tr>
<tr>
<td>+5V</td>
<td>Supply voltage for Exerciser only.</td>
<td>HH</td>
</tr>
</tbody>
</table>

The line printer used provides a choice of two standard parallel interfaces: Centronics or Dataprodacts. The Centronics interface uses a two-wire handshake pulsed strobe where the transmitter asserts a complete strobe pulse before an acknowledge is received. The Dataprodacts interface is an interlocking two-wire handshake. The Dataprodacts interface was chosen since it is directly compatible with the MUART's two-wire byte handshake. The MUART could also be connected to the Centronics interface; however, additional hardware would be necessary to generate the pulsed strobe for correct interrupt operation. Figure 25 shows the timing of the Dataprodacts interface and Table 6 lists the connector pin configuration.
Figure 24. Schematic of LPM
Figure 24. Schematic of LPM (Continued)
Only ten signals are used to interface the LPM to the line printer: Data Request, Data Strobe, and the eight data lines. The most significant data line is not used since the character code is 7-bit ASCII. Data Strobe connects to OBF on the MUART; however, for the Dataproducts interface this signal must be inverted. Data Request is connected to ACK on the MUART. When the line printer is ready to accept data, the Data Request signal goes high. The 8256 will not interrupt the CPU to transmit parallel data unless this signal is high.

The Dataproducts interface is slightly different from the MUART's two-wire handshake in that it latches the data on the leading edge of the strobe signal. When the MUART receives bytes it latches the data on the trailing edge. As a result the Dataproducts interface has a 50 nsec setup time for data stable to the leading edge of Data Strobe. In the LPM hardware a delay line was used to realize this setup time.

**Description of the Software**

The software is written in PL/M and is broken up into four separate modules, each containing several procedures. A block diagram of the software structure is given in Figure 26. The modules are identified by the dotted boxes, and the procedures are identified by the solid boxes. Two or more procedures connected by a solid line means the procedure above calls the procedure below. The procedures without any solid lines connected above are interrupt procedures. They are entered when the MUART interrupts the CPU and vectors an indirect address to it.

The LPM program uses nested interrupts; the priority of the interrupt procedures is given in Table 7.

**Table 7. Line Printer Multiplexers' Interrupt Priority**

<table>
<thead>
<tr>
<th>Priority</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highest</td>
<td>0 Debounce timer</td>
</tr>
<tr>
<td>1</td>
<td>Not Used</td>
</tr>
<tr>
<td>2</td>
<td>Not Used</td>
</tr>
<tr>
<td>3</td>
<td>Receive timer</td>
</tr>
<tr>
<td>4</td>
<td>RxD Interrupt</td>
</tr>
<tr>
<td>5</td>
<td>TxD Interrupt</td>
</tr>
<tr>
<td>6</td>
<td>Scan timer</td>
</tr>
<tr>
<td>7</td>
<td>LP Interrupt</td>
</tr>
</tbody>
</table>

The priority of the interrupts is not programmable but they are logically oriented so that for this application the priority is correct. In the steady state of the LPM's operation the UART will be receiving data, and the parallel port will be transmitting data. The serial receiver should be the highest priority since it can have overrun errors. This is the case because the debounce timer will be disabled, and the receive timeout interrupt will only occur when serial reception has ended. Therefore the RxD request can interrupt any other service routine, thus preventing any possibility of an overrun error.
On power-up the CPU branches from 0FFFF0H to the INITCODE routine which is included in the machine code by the MDS locator utility. INITCODE initializes the 8088's segment registers, stack pointer, and instruction pointer, then it disabled interrupts and jumps into MAIN_MOD. The first executable instruction in MAIN_MOD calls POWER$ON, which initializes the UART, flags, variables, and arrays. The MAIN_MOD calls LOAD$INT$TABLE, which initializes the interrupt vector table. The CPU's interrupt is then enabled and the program enters into a DO FOREVER loop which scans the eight serial ports for an RTS.

There are three software functions which employ the UART's timers and interrupt controller to measure time intervals: SCAN, debounce, and INIT$RECEIVER. DEBOUNCE and INIT$RECEIVER procedures, employ the UART's timers and interrupt controller to measure time intervals. The CPU remains in a loop for a specific amount of time before it proceeds with the next section of code. In this loop the CPU is waiting for a global status flag to change while servicing any interrupts which may occur. When the appropriate timer interrupt occurs, the interrupt service routine will set the global flag which causes the CPU to exit the loop and proceed to the next section of code. An example can be seen from the scan flow chart in Figure 27.

The first thing the program does before entering the loop is set the flag (in this case SCAN$DELAY) TRUE. The timer is initialized and the loop is entered. As long as SCAN$DELAY is TRUE the CPU will continue to sample RTS. If RTS remains false for more than 100 msec, the timer interrupts the CPU and the interrupt service routine sets SCAN$DELAY FALSE. This causes the CPU to exit the loop and address the next port. The process is then repeated. If RTS becomes true while it is being sampled, the DEBOUNCE procedure is called.

DEBOUNCE does nothing more than wait 10 msec and sample RTS again using the same technique discussed above. If RTS is still valid INIT$RECEIVER is called, otherwise the CPU returns to scan.
INIT$RECEIVER calls CONFIGURE which programs the MUART for the bit rate, number of bits in a character, and parity format. This information is stored in an array called SERIAL$FORMAT, which contains a byte for each port. The bytes in the SERIAL$FORMAT array have the same bit definition as the two nibbles in the programming words in Figure 22. Upon returning to INIT$RECEIVER the receiver is enabled, the receive timeout timer is initialized, and the timer and receiver interrupts are enabled. CTS on the serial port is then set true, and the CPU enters a loop which does nothing except wait for 18 seconds. If no characters are received within 18 seconds, the receive timeout interrupt occurs and the loop flag is set false, which causes the CPU to exit the loop. If a character is received, a receive interrupt occurs, and the CPU vectors into the RxD interrupt service routine.

Figure 28 shows a flow chart of the RxD interrupt service routine. This routine begins by reading the receive buffer and reinitializing the receive timeout timer. There are two conditions to check for before the character can be inserted into the FIFO. First, if there are any errors in the received character, an ERROR procedure is called which reports back to the serial port what the error condition was. The character in error is discarded and the routine returns. The other condition is that if the received character is an ASCII ESC, the PROGRAM procedure is called. If neither one of these conditions occurs, the character is placed in the FIFO by the BUFF$IN procedure.

The LP interrupt routine is entered when the byte handshake interrupt request is acknowledged. This routine simply calls the BUFF$OUT procedure, which extracts a byte out of the FIFO. BUFF$OUT returns the byte to the LP interrupt procedure, which then writes it to Port 2. One small problem with getting the handshake interrupt going is that the first byte has to be written to Port 2 before the first handshake interrupt will occur. The problem is that the line printer may not be ready for the first byte. This would be indicated by DATA REQUEST being low. If the byte was written to the LP while DATA REQUEST is low, it would be lost. Note that if the handshake interrupt is enabled while DATA REQUEST is low, then DATA REQUEST goes high, the interrupt will occur without

---

**Figure 27. Scan Flow Chart**

**Figure 28. RxD Interrupt Procedure Flow Chart**
writing the first byte. There are several ways to solve this problem. Port 1 can be read to find out what the state of the DATA REQUEST line is. If DATA REQUEST is low, the CPU can simply wait for the interrupt without writing the first byte. If DATA REQUEST is high, then the first data byte may be written. Another solution would be to write a NUL character as the first byte to Port 2. If DATA REQUEST is low, the CPU can simply wait for the interrupt without writing the first byte. If DATA REQUEST is high, then the first data byte may be written. Another solution would be to write a NUL character as the first byte to Port 2.

Another solution would be to write a NUL character as the first byte to Port 2. If DATA REQUEST is low, then a worthless character is lost. If DATA REQUEST is high, the NUL character would be sent to the line printer; however, it is not printed since NUL is a nonprintable character. The LPM program uses the NUL character solution.

BUFFER MANAGEMENT

The FIFO implementation uses an 8K byte array to store the characters. There are two pointers used as indexes in the array to address the characters: INSPOINTER and OUTSPONTER. INSPOINTER points to the location in the array which will store the next byte of data inserted. OUTSPONTER points to the next byte of data which will be removed from the array. Both INSPOINTER and OUTSPONTER are declared as words. Figure 29 illustrates the FIFO in a block diagram.

The BUFSIN procedure receives a byte from the RxD interrupt routine and stores it in the array location pointed to by INSPOINTER, then INSPOINTER is incremented. Similarly, when BUFSOUT is called by the LP interrupt routine, the byte in the array pointed to by OUTSPONTER is read. OUTSPONTER is incremented, and the byte which was read is passed back to the LP interrupt routine. Since INSPOINTER and OUTSPONTER are always incremented, they must be able to roll over when they hit the top of the 8K byte address space. This is done by clearing the upper three bits of each pointer after it is incremented.

INSPOINTER and OUTSPONTER not only point to the locations in the FIFO, they also indicate how many bytes are in the FIFO and whether the FIFO is full or empty. When a character is placed into the FIFO and INSPOINTER is incremented, the FIFO is full if INSPOINTER equals OUTSPONTER. When a character is read from the FIFO and OUTSPONTER is incremented, the FIFO is empty if OUTSPONTER equals INSPOINTER. If the buffer is neither full nor empty, then it is in use. A byte called BUFSSTATUS is used to indicate one of these three conditions.

The software uses the buffer status information to control the flow into and out of the FIFO. When the FIFO is empty the handshake interrupt must be turned off. When the FIFO is full, CTS must be sent false so that no more data will be received. If the buffer status is in use, CTS is true and the handshake interrupt is enabled.

Figure 30 shows the flow chart of the BUFSIN procedure. The BUFSIN procedure begins by checking the BUFSSTATUS. If it is empty and the character to be inserted into the FIFO is a CR or LF, the handshake interrupt is enabled, a NUL character is output, and the BUFSSTATUS is set to IN-USE. The character passed to BUFSIN from RxD is put into the FIFO. If the FIFO is now full, the BUFSSTATUS is set to FULL, CTS is set false, and the buffer full LED is turned on.

Figure 31 shows the flow chart of the BUFSOUT procedure. After the character is read from the FIFO, the FIFO is tested to determine if it is empty. If it is not empty, the BUFSSTATUS is FULL and there are 200 bytes available in the FIFO, serial data reception is reenabled, and the FIFO fills again. While data is being received from the workstation, CTS toggles high and low, filling up and emptying the last 200 bytes in the FIFO. Referring to the top of the flow chart (FIFO empty test) if it's empty, the BUFSSTATUS is set to EMPTY, and the handshake interrupt is disabled. During this time all interrupts
If the CPU interrupt was not disabled during this time, the following events could occur which would cause the LPM to crash. Assume that the RxD interrupt occurred where the asterisk is in the flow chart, after BUFFER$STATUS is set to EMPTY. The BUFF$IN procedure would set BUFFER$STATUS to INUSE and enable the handshake interrupt. When the RxD interrupt routine returned to BUFF$OUT, the handshake interrupt is disabled, but the BUFFER$STATUS is INUSE. The handshake interrupt could never be reenabled, and the FIFO would fill up.

This is known as a critical section of code. Suspicion should arise for a critical section of code when two or more nested interrupt routines can affect the same status. One solution is to disable the interrupt flag at the CPU while the status and conditional operations are being modified.

The flow chart for the TxD interrupt procedure is given in Figure 32. For this program five different messages can be transmitted, and they are stored in ROM. It is possible to download the messages into a dedicated RAM buffer; however, the RAM buffer would have to be as large as the largest message. A more efficient way to transmit the messages is to read them from ROM. In this case the address of the first byte of the message would have to be accessible by the transmit interrupt procedure. Since parameters cannot be passed to interrupt procedures, this message pointer is declared PUBLIC in one module and EXTERNAL in the other modules.

To get the transmit interrupt started, the first byte of the message must be written to the transmit buffer. When a section of code decides to transmit a message serially, it loads the global message pointer with the address of the first byte of the message, enables the transmit interrupt, and calls the TxD interrupt procedure. Calling the TxD interrupt procedure writes the first byte to the transmit buffer to initiate transmit interrupts. This can be done by calling PL/M's built-in procedure CAUSE$INTERRUPT.

The transmit interrupt routine checks each byte before it writes it to the transmit buffer. The last character in each message is a 0, so if the character fetched is 0, the transmit interrupt is disabled and the character is ignored.

**USING THE LPM WITH THE INTELLEC® MICROCOMPUTER DEVELOPMENT SYSTEM, SERIES II OR SERIES III**

A special driver program was written for the MDS to communicate to the LPM. This program, called WRITE, reads a specified file from the disk, expands any TAB characters, and transmits the data through Serial Channel 2 to the LPM. Serial Channel 2 was chosen because CTS and RTS are brought out to the RS-232 connector. The WRITE program is listed in appendix B. It was also necessary to modify the boot ROM of the development system so that Serial Channel 2 initializes with RTS false and a bit rate of 9600 bps.
Figure 31. Flow Chart of the BUFF$OUT Procedure

Figure 32. Flow Chart for TxD Interrupt Procedure
APPENDIX A
LISTING OF THE LINE PRINTER
MULTIPLEXER SOFTWARE
SERIES-III PL/M-86 V1.0 COMPILATION OF MODULE MAINMOD
OBJECT MODULE PLACED IN 'F1 MAIN OBJ'
COMPILER INVOKED BY PLMS6 86 F1 MAIN SRC

*******************************************************************************
* MAIN MODULE FOR THE LINE PRINTER MULTIPLEXER                             *
*******************************************************************************

$DEBUG
MAIN$MOD DO.

*******************************************************************************
* PORT 1 BIT CONFIGURATION                                                  *
*******************************************************************************
* BUFFER FULL  CTS  ADDRESS  RTS  TWO WIRE HANDSHAKE                         *
* B7  B6  B5  B4  B3  B2  B1  B0                                          *
*******************************************************************************

DECLARE LIT LITERALLY 'LITERALLY',
 TRUE LIT 'OFFH',
 FALSE LIT '0',
 FOREVER LIT 'WHILE 1',
 CMD$1 LIT '0',  /*$256 REGISTERS*/
 CMD$2 LIT '2',
 CMD$3 LIT '4',
 MODE LIT '6',
 PORT$1$CTRL LIT '8',
 SET$INT LIT '0AH',
 INT$EN LIT '0AH',
 RST$INT LIT '0CH',
 INT$ADDR LIT '0CH',
 TX$BUFF LIT '0EH',
 RX$BUFF LIT '0EH',
 PORT$1 LIT '10H',
 PORT$2 LIT '12H',
 DEBOUNCE$TIMER LIT '14H',
 SCAN$TIMER LIT '1AH',
 RECEIVE$TIMER LIT '1CH',
 STATUS$REG LIT '1EH',
 SCAN$INT LIT '40H',
 DEBOUNCE$INT LIT '01H',
 RECEIVER$INT LIT '10H',
 TIMEOUT$INT LIT '0BH',
 TRANSMIT$INT LIT '20H',
 EMPTY LIT '0',
 INUSE LIT '1',
 FULL LIT '2',
 RTS LIT '((INPUT(PORT$1) AND 04H))',

6-301
BEGIN LABEL PUBLIC.
TEMP BYTE
SCAN*DELAY BYTE PUBLIC.
DEBOUNCE*DELAY BYTE PUBLIC.
RECEIVE*DELAY BYTE PUBLIC.
PORT*PTR BYTE PUBLIC.
SERIAL*FORMAT(B)BYTE PUBLIC. /* PEN EP 10 L0 B3 B2 B1 B0 */
MESSAGE*PTR POINTER EXTERNAL.
J BYTE EXTERNAL.
OK(I) BYTE EXTERNAL.
BUFFER*STATUS BYTE EXTERNAL.

/*******************************************************************************/
* EXTERNAL PROCEDURE DECLARATIONS *
*******************************************************************************/

3 1 POWER*ON PROCEDURE EXTERNAL;
4 2 END POWER*ON;
5 1 LOAD*INT*TABLE PROCEDURE EXTERNAL.
6 2 END LOAD*INT*TABLE;

/*******************************************************************************/
* SET THE BIT RATE AND DATA FORMAT FOR THE SERIAL PORT *
*******************************************************************************/

7 1 CONFIGURE PROCEDURE ; /*Initialize bit rate and data format*/
8 2 TEMP=SERIAL*FORMAT(SHR(PORT*PTR, 3));
9 2 OUTPUT(CMD(1))=(SHL(TEMP, 2) AND 0COH) OR O3H),
10 2 OUTPUT(CMD(2))=(TEMP OR 30H);
11 2 END CONFIGURE,

/*******************************************************************************/
* INITIALIZE SERIAL RECEIVER *
*******************************************************************************/

12 1 INIT*RECEIVER PROCEDURE,
13 2 CALL CONFIGURE, /*Initialize 8256 serial port*/
14 2 RECEIVE*DELAY=TRUE;
15 2 OUTPUT(CMD(3))=O0H, /*Enable serial receiver*/
16 2 OUTPUT(RECEIVE*TIMER)=70, /*18 second TIME*OUT*/
17 2 OUTPUT(SET*INT)=10H, /*Enable RECEIVER and TIME*OUT interrupts*/
18 2 IF (BUFFER*STATUS<>FULL)
19 2 THEN
20 2 OUTPUT(PORT(1))=(INPUT(PORT(1)) AND OBFH), /*Send CTS TRUE*/
21 3 DO WHILE RECEIVE*DELAY=TRUE. /* Wait here while receiving serial data */
22 3 END,
/ After 18 seconds of not receiving a character, proceed */
23 2 OUTPUT(SET*INT)=TRANSMIT*INT, /* Send the terminating message */
24 3 J=O,
25 2 MESSAGE*PTR= OK(0);}
26 2 CAUSE*INTERRUPT (45H),

6-302
PL/M-86 COMPILER MAINMOD

26 2 OUTPUT(PORT#1)=(INPUT(PORT#1) OR 40H), /*Send CTS FALSE*/
27 2 OUTPUT(RTS#INT)=16H, /*Clear RECEIVER and TIMER Interrupts*/
28 2 OUTPUT(CMD#3)=40H, /*Disable serial receiver*/
29 2 END INIT#RECEIVER.

/***************************************************************************/
/* DEBOUNCE RTS */
/***************************************************************************/
30 1 DEBOUNCE PROCEDURE.
31 1 DEBOUNCE*DELAY=TRUE.
32 2 OUTPUT(DEBOUNCE*TIMER)=10, /* 10 msec debounce time delay */
33 2 OUTPUT(SET#INT)=DEBOUNCE#INT,
34 2 DO WHILE DEBOUNCE*DELAY=TRUE,
35 3 END,
36 2 IF RTS=0 THEN CALL INIT#RECEIVER,
37 2 END DEBOUNCE.

/***************************************************************************/
/* BEGIN MAIN PROGRAM */
/***************************************************************************/
39 1 BEGIN CALL POWER#ON.
40 1 CALL LOAD#INT#TABLE,
41 1 ENABLE.
42 1 DO FOREVER,
43 2 SCAN#DELAY=TRUE,
44 2 OUTPUT(SCAN#TIMER)=100, /*Spend 100 msec on each serial port sampling RTS*/
45 2 OUTPUT(SET#INT)=SCAN#INT,
46 2 DO WHILE SCAN#DELAY=TRUE, /*Sample RTS*/
47 3 IF RTS=0 THEN
48 3 CALL DEBOUNCE,
49 3 END,
50 2 TEMP=INPUT(PORT#1), /*Increment PORT#PTR*/
51 2 PORT#PTR=TEMP AND 38H,
52 2 TEMP=TEMP AND (NOT 38H),
53 2 PORT#PTR=(PORT#PTR#B) AND 38H,
54 2 OUTPUT(PORT#1)=TEMP OR PORT#PTR, /*Look at next serial port*/
55 2 END, /*DO FOREVER*/
56 1 END MAIN#MOD.

MODULE INFORMATION

CODE AREA SIZE = 011CH 204D

END OF PL/M-86 COMPILATION
AP·153

PL/M-86 COMPILER INTMOD

SERIES-III PL/M-86 V1.0 COMPILATION OF MODULE INTMOD
OBJECT MODULE PLACED IN F1 INT OBJ
COMPILED INVOKED BY PL/M-86 F1 INT SRC

/oct*********************************************************/

* INTERRUPT MODULE CONTAINS ALL INTERRUPT ROUTINES *
* PLUS LOAD INTERRUPT TABLE PROCEDURE *
*/***********************************************************/

@DEBOO
1 INT#MOD DO.
@NOLIST

3 1 DECLARE
ESC LIT '18H'.
SCAN#DELAY BYTE EXTERNAL.
DEBOUNCE#DELAY BYTE EXTERNAL.
RECEIVE#DELAY BYTE EXTERNAL.
MESSAGE#PTR POINTER EXTERNAL.
J BYTE EXTERNAL.

/oct*********************************************************/

* MESSAGES SENT TO SERIAL PORTS *
/oct***********************************************************/

OK (#) BYTE PUBLIC DATA ('TRANSMISSION COMPLETE', OAH,ODH,00).
BREAK (#) BYTE PUBLIC DATA ('BREAK DETECT ERROR', OAH,ODH,00).
PARITY (#) BYTE PUBLIC DATA ('PARITY ERROR DETECTED', OAH,ODH,00).
FRAME (#) BYTE PUBLIC DATA ('FRAMING ERROR DETECTED', OAH,ODH,00).
OVER#RUN(# BYTE PUBLIC DATA ('OVER RUN ERROR DETECTED', OAH,ODH,00).

/oct*********************************************************/

* EXTERNAL PROCEDURES CALLED BY THE INTERRUPT ROUTINES *
/oct***********************************************************/

4 1 ERROR PROCEDURE (STATUS) EXTERNAL.
5 2 DECLARE STATUS BYTE.
6 2 END ERROR.
7 1 PROGRAM PROCEDURE EXTERNAL.
8 2 END PROGRAM.
9 1 BUFF#IN PROCEDURE (CHAR) EXTERNAL.
10 2 DECLARE CHAR BYTE.
11 2 END BUFF#IN.
12 1 BUFF#OUT PROCEDURE BYTE EXTERNAL.
13 2 END BUFF#OUT.
14 1 LOAD#INT#TABLE PROCEDURE PUBLIC.
CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.

CALL SET$INTERRUPT (40H.DEBOUNCE$TIME).
CALL SET$INTERRUPT (43H.RECEIVE$TIME).
CALL SET$INTERRUPT (44H.RXD).
CALL SET$INTERRUPT (45H.TXD).
CALL SET$INTERRUPT (46H.SCAN$TIME).
CALL SET$INTERRUPT (47H.LP).
END LOAD$INT$TABLE.
IF STATUS<0
THEN
CALL ERROR (STATUS),
ELSE IF CHAR=ESC
THEN
CALL PROGRAM,
ELSE
CALL BUFF$IN (CHAR),
OUTPUT(CMD#3)=88H,
END RXD,

END LP:

TXD PROCEDURE INTERRUPT 45H,
DECLARE
MESSAGE BASED MESSAGE$PTR (1) BYTE,
1 BYTE,
I=MESSAGE(J),
IF I<>0
THEN OUTPUT(TX$BUFF)=I,
ELSE OUTPUT(RST$INT)=TRANSMIT$INT,
J=J+1,
OUTPUT(CMD#3)=88H,
END TXD,
END INT$MOD.

MODULE INFORMATION

CODE AREA SIZE  = 01BDH  445D
CONSTANT AREA SIZE  = 0078H  120D
VARIABLE AREA SIZE  = 0003H  3D
MAXIMUM STACK SIZE  = 0022H  34D
181 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

END OF PL/M-86 COMPI LER
PL/M-86 COMPILER BUFFMOD

SERIES-III PL/M-86 VI 0 COMPILATION OF MODULE BUFFMOD
OBJECT MODULE PLACED IN F1 BUFF OBJ
COMPILER INVOKED BY PLMSb B6: F1 BUFF SRC

ADB EWEU

//***************************************************************************************

* BUFFER MODULE: INSERTS AND REMOVES CHARACTERS FROM FIFO
* REPORTS SERIAL RECEIVE ERRORS AND
* RE-PROGRAMS SERIAL PORTS

***************************************************************************************

DEBUG
BUFFMOD DO.
NOLIST

3 1 DECLARE

MESSAGE$PTR POINTER PUBLIC,
J BYTE PUBLIC,
OK(I) BYTE EXTERNAL,
BREAK(I) BYTE EXTERNAL,
PARITY(I) BYTE EXTERNAL,
FRAME(I) BYTE EXTERNAL,
OVER$RUN(I) BYTE EXTERNAL,
SERIAL$FORMAT(I) BYTE EXTERNAL,
PORT$PTR BYTE EXTERNAL,
FIFO(S192) BYTE,
IN$POINTER WORD PUBLIC,
OUT$POINTER WORD PUBLIC,
BUFFER$STATUS BYTE PUBLIC,

//***************************************************************************************

* INSERT CHARACTER INTO FIFO
***************************************************************************************

4 1 BUFF$IN PROCEDURE (CHAR) PUBLIC,
5 2 DECLARE

CHAR BYTE.

6 2 IF ((BUFFER$STATUS=EMPTY) AND ((CHAR=LF) OR (CHAR=CR)))
7 2 THEN
8 3 OUTPUT(SET$INT)=HANDSHAKE$INT. /* Enable two-wire handshake interrupt */
9 3 BUFFER$STATUS=INUSE;
10 3 OUTPUT(PORT$2)=O. /* Output NULL character to get the interrupt started */
11 3 END.
12 2 FIFO(IN$POINTER)=CHAR. /* Put CHAR into FIFO and increment pointer */
13 2 IN$POINTER=((IN$POINTER+1) AND 1FFFH).
14 2 IF (((IN$POINTER+4) AND 1FFFH)=OUT$POINTER) /* If the buffer is full, stop reception */
15 2 THEN
16 2 DO. /* Send CTS FALSE, and light up buffer full LED */

6-307
BUFFMOD

16 3  OUTPUT(PORT$1)=((INPUT(PORT$1) OR 40H) AND 7FH),
17 3  BUFFER STATUS=FULL,
18 3  END,
19 2  END BUFF IN;

/***************************************************************************
 * REMOVE CHARACTER FROM FIFO
***************************************************************************/

20 1  BUFF OUT PROCEDURE BYTE PUBLIC,
21 2  DECLARE CHAR BYTE;
22 2  CHAR=FIFO(OUT$POINTER),
23 2  OUT$POINTER=((OUT$POINTER+1) AND 1FFFH),
24 2  IF OUT$POINTER=IN$POINTER, /* If the buffer is EMPTY disable the output to LP */
25 2  THEN
26 2  DISABLE.
27 3  BUFFER STATUS=EMPTY,
28 3  OUTPUT(RST$INT)=HANDSHAKE$INT,
29 3  ENABLE.
30 3  END,

/ * If the buffer is only to fill up again then send CTS TRUE */

31 2  ELSE IF ((BUFFER STATUS=FULL) AND ((OUT$POINTER-200) AND 1FFFH=IN$POINTER))
32 2  THEN
33 3  DO, /* Turn off buffer full LED and turn on CTS */
34 3  OUTPUT(PORT$1)=((INPUT(PORT$1) AND 08H) OR SOH),
35 3  BUFFER STATUS=IN USE,
36 3  END,
37 2  RETURN CHAR,
38 2  END BUFF OUT.

/***************************************************************************
 * SEND ERROR MESSAGE TO SERIAL PORT
***************************************************************************/

39 1  ERROR PROCEDURE (STATUS) PUBLIC,
40 2  DECLARE STATUS BYTE,
41 2  MESSAGE BASED MESSAGE$PTR BYTE,
42 2  IF (STATUS AND O2H)==0
43 2  THEN
44 2  STATUS=2,
45 2  ELSE IF (STATUS AND 04H)==0
46 2  THEN
47 2  STATUS=3,
48 2  ELSE IF (STATUS AND 08H)==0
49 2  THEN
50 2  STATUS=1,
51 3  DO CASE STATUS,
52 3  MESSAGE$PTR@=FRAME(0),
PL/M-B6 COMPILER  BUFF MOD

51 3  MESSAGE$PTR=OVER$RUN(O),
52 3  MESSAGE$PTR=PARITY(O),
53 3  MESSAGE$PTR=BREAK(O),
54 3  END.
55 2  J=1,  /* Point to second character in string */
56 2  OUTPUT(SET$INT)=TRANSMIT$INT,
57 2  OUTPUT(TX$BUFF)=MESSAGE(O),
58 2  .END ERROR.

******************************************************************************
*  RELOAD SERIAL PORT CONFIGURE BYTE
******************************************************************************

59 1  PROGRAM PROCEDURE PUBLIC,
60 2  DECLARE TEMP BYTE,
61 2  CHAR BYTE.
62 3  DD WHILE (INPUT(STATUS$REG) AND 40H)=0,  /* Wait for next byte */
63 2  END.
64 2  CHAR=INPUT(RX$BUFF);
65 2  IF CHAR=0  /* If second byte is 0, exit program mode */
66 3  THEN
67 3  OUTPUT(RECEIVE$TIMER)=70;
68 3  CALL BUFF$IN (CHAR).
69 3  RETURN.
70 3  END.
71 2  DD WHILE (INPUT(STATUS$REG) AND 40H)=0,
72 3  END.
73 2  TEMP=(INPUT(RX$BUFF) AND OFH) OR SHL(TEMP, 4),
74 2  SERIAL$FORMAT (SHR(PORT$PTR,3))=TEMP,
75 2  END PROGRAM.
76 1  END BUFF$MOD.

MODULE INFORMATION

CODE AREA SIZE = 01E4H  484D  
CONSTANT AREA SIZE = 0000H  0D  
VARIABLE AREA SIZE = 2008H  B203D  
MAXIMUM STACK SIZE = 000AH  10D
16P FUNCTION READ 0 PROGRAM WARNINGS
0 PROGRAM ERRORS

END OF PL/M-B6 COMPILATION
SERIES-III PL/M-86 V1.0 COMPILED OF MODULE PDN_MOD
OBJECT MODULE PLACED IN F1 PDN OBJ
COMPILER INVOKED BY PLMB6 86 F1 PDN SRC

*DEBUG

******************************************************************************
* POWER ON INITIALIZATION OF THE LINE PRINTER MULTIPLEXER                *
******************************************************************************

1 Pدني_MOD DO.

*NO LIST

3 1 DECLARE BUFFER$STATUS BYTE EXTERNAL,
    IN$POINTER WORD EXTERNAL,
    OUT$POINTER WORD EXTERNAL,
    PORT$PTR BYTE EXTERNAL,
    SERIAL$FORMAT(8)BYTE EXTERNAL,

4 1 POWER$ON PROCEDURE PUBLIC;

5 2 DECLARE I BYTE,

6 2 DISABLE;
   /* INITIALIZE THE UART */
7 2 OUTPUT(CMD$)=01000011B. /*8086 MODE, FREQ=1KHz, 1 STOP BIT, &
8 2 OUTPUT(CMD$)=10110100B. /*ODD PARITY, SYSTEM CLOCK=1 024 MHz, &
9 2 OUTPUT(CMD$)=11111111B. /*CLEAR CMD$ REGISTER*/
10 2 OUTPUT(CMD$)=10110001B. /*RESET, INTERRUPT ACKNOWLEDGE ENABLE, &
11 2 OUTPUT(MODE)=10000101B. /*CASCADE TIMERS 35 FOR THE
   RECEIVE$TIME$OUT TIMER, BYTE OUTPUT MODE*/
12 2 OUTPUT(PORT$1$CTRL)=11111000B. /*PORT 1 RTS=INPUT, THE REST ARE OUTPUTS*/
13 2 OUTPUT(PORT$1)=10000000B. /*POINT TO THE FIRST PORT, CTS IS FALSE,
   AND BUFFER IS NOT FULL*/
   /* INITIALIZE FLAGS, VARIABLES, AND ARRAYS */
14 2 BUFFER$STATUS=EMPTY,
15 2 IN$POINTER=0, OUT$POINTER=0,
16 2 PORT$PTR=0,
17 2 DO I=0 TO 7,
/* ON POWER-UP ALL EIGHT SERIAL PORTS DEFAULT TO 9600 bps, ODD PARITY, AND 7 BITS/CHARACTER*/

PROGRAM WARNINGS
PROGRAM ERRORS

END OF PL/M-86 COMPIATION
APPENDIX B
LISTING OF THE WRITE PROGRAM
**PL/M-B0 COMPILFD**

ISIS-II PL/M-80 V4.0 COMILATION OF MODULE WRITEMOD
OBJECT MODULE PLACED IN F1 WRITE OBJ
COMPILER INVOKED BY F2 PLM80 F1 WRITE SRC

```plaintext
*DEBUG
WRITE*MOD DO.

/*****************************************************************************************/
* WRITE PROGRAM READS A FILE FROM A DISK AND COPIES IT TO SERIAL CHANNEL 2 ON THE MDS
* SYNTAX OF WRITE WRITE .DEVICE NAME EXTENSION
* *****************************************************************************************/

2 1 DECLARE LIT LITERALLY 'LITERALLY'.
    USART$DATA LIT 'OF6H',
    USART$STATUS LIT 'OF7H',
    RTS LIT '20H',
    TXEN LIT '01H',
    RXE LIT '04H',
    CR LIT '00H',
    LF LIT '0AH',
    TAB LIT '09H',
    SP LIT '20H',
    ESC LIT '08H',
    FORM$FEED LIT '0CH'.

3 1 DECLARE AFT$IN ADDRESS,
    FILENAME(15) BYTE,
    STATUS ADDRESS,
    BUFFER(32000) BYTE,
    CHAR$COUNT ADDRESS,
    BYE(42) BYTE
    ('WROTE ',0,0,0,0,0,0,0,0,' TO THE LINE PRINTER',OAH,ODH),
    I ADDRESS,
    J BYTE.

/***************************************************************************************/
* EXTERNAL SYSTEM LIB PROCEDURES
***************************************************************************************/

4 1 OPEN PROCEDURE (AFTN,FILENAME,ACCESS,MODE,STATUS) EXTERNAL,
    DECLARE (AFTN,FILENAME,ACCESS,MODE,STATUS) ADDRESS.
6 2 END OPEN.

7 1 READ PROCEDURE (AFTN,BUFFER,COUNT,ACTUAL,STATUS) EXTERNAL,
    DECLARE (AFTN,BUFFER,COUNT,ACTUAL,STATUS) ADDRESS;
9 2 END READ.

10 1 WRITE.
```
PROCEDURE (AFTN.BUFFER,COUNT.STATUS) EXTERNAL;
DECLARE (AFTN.BUFFER,COUNT.STATUS) ADDRESS.
END WRITE;

PROCEDURE (AFTN.STATUS) EXTERNAL;
DECLARE (AFTN.STATUS) ADDRESS.
END.

ERROR
PROCEDURE (ERRNUM) EXTERNAL.
DECLARE (ERRNUM) ADDRESS.
END ERROR;

EXIT
PROCEDURE EXTERNAL;
END EXIT.

******************************************************************************
* WAIT UNTIL USART TRANSMITTER IS READY *
******************************************************************************

TXRDY
PROCEDURE;
DO WHILE ( (INPUT(USART.STATUS) AND 01H) = 0 );
END;
END TXRDY;

******************************************************************************
* BEGIN MAIN PROGRAM *
******************************************************************************

BEGIN.
STATUS=0;
CALL READ(1, FILENAME,15, ACTUAL, STATUS); /* Read in file and path name */
IF STATUS <> 0 THEN
  GO TO DONE;
CALL OPEN( AFTSIN •,FILENAME,1,0, STATUS); /* Open up the file */
IF STATUS <> 0 THEN
  GO TO DONE;
REPEAT:
CALL READ(AFTSIN, BUFFER,32000, ACTUAL, STATUS),
IF STATUS <> 0 THEN
  GO TO DONE,
CHAR$COUNT=0; /* CHAR$COUNT keeps track of the tab columns in each line */
OUTPUT(USART.STATUS)= RTS OR TXEN,
IF BUFFER(0)=FORMFEED /* If the first character is a form feed remove it. Form feeds are inserted at the end of a file */
THEN
  DO.
  BUFFER(0)=00H.
  CHAR$COUNT=-1.
  END.
DO I=0 TO (ACTUAL-1).
IF (BUFFER(I)=TAB) /* Replace TAB characters with the appropriate number of spaces */
THEN
  DO.
  CALL TXRDY.
  OUTPUT(USART$DATA)=SP.
  CHAR$COUNT=CHAR$COUNT+1.
  DO WHILE ((CHAR$COUNT AND 0007H)<0).
  CALL TXRDY.
  OUTPUT(USART$DATA)=SP.
  CHAR$COUNT=CHAR$COUNT+1.
  END.
ELSE
  END.
ELSE IF BUFFER(I)=ESC /* If outputting ESC, then output a 0 next so the LPM does not get re-programmed */
THEN
  DO J=0 TO 1.
  CALL TXRDY.
  OUTPUT(USART$DATA)=O.
  END.
ELSE /* If the character is not an ESC or TAB then output it */
DO.
CALL TXRDY.
OUTPUT(USART$DATA)=BUFFER(I).
IF (BUFFER(I)>1FH AND BUFFER(I)<7FH)
THEN /* Only increment CHAR$COUNT for printable characters */
  CHAR$COUNT=CHAR$COUNT+1.
ELSE IF (BUFFER(I)=CR) OR (BUFFER(I)=LF) /* Reset CHAR$COUNT for CR or LF */
  CHAR$COUNT=0.
END.
END.
IF ACTUAL=32000 /* If the file is more than 32K, get some more data */
THEN
  GO TO REPEAT.
CALL TXRDY. /* Terminate file with CR, LF, and FF */
OUTPUT(USART$DATA)=CR.
CALL TXRDY.
PL/M-80 COMPILER

73 1  OUTPUT(USART*DATA)=LF;
74 1  CALL TXRDY;
75 1  OUTPUT(USART*DATA)=FORM*FEED;
76 1  OUTPUT(USART*STATUS)=RXE OR TXEN; /* Shut off RTS */
77 1  CALL CLOSE (AFT*IN, STATUS);
78 2  DO I=0 TO 14;
79 2  /* Output sign off message */
80 2  IF FILENAME(I)=CR
81 2  THEN
82 2  GO TO SKIP;
83 2  BYE(I+5)=FILENAME(I),
84 2  END;
85 1  SKIP;
86 1  CALL WRITE(0,BYE,42, STATUS);
87 1  GO TO NEXT;
88 1  DONE:
89 1  CALL ERROR (STATUS),
90 1  CALL EXIT.
91 1  END WRITE*MOD;

MODULE INFORMATION:

CODE AREA SIZE     = 0209H  521D
VARIABLE AREA SIZE = 7D44H  32068D
MAXIMUM STACK SIZE = 0008H   8D
191 LINES READ
0 PROGRAM ERRORS

END OF PL/M-80 COMPILATION
APPENDIX C
MUART REGISTERS
8085 Mode: AD3 AD2 AD1 AD0
8086 Mode: AD4 AD3 AD2 AD1

**Command 1**
- Timer Frequency Select
- 8086 Mode Enable
- Interrupt on Bit Change
- Break-in Detect Enable
- Stop Bit Length
- Character Bit Length

**Command 2**
- Baud Rate Select
- System Clock Divider
- Even Parity
- Parity Enable

**Command 3**
- Software Reset
- Transmit Break
- Single Character Break
- End of Interrupt
- Nested Interrupt Enable
- Interrupt Acknowledge Enable
- Receiver Enable
- Bit Set/Reset

**Mode**
- Port 2 Control
- Counter/Timer 2
- Counter/Timer 3
- Timer 5 Retriggerable
- Cascade Counter/Timer 2 & 4
- Cascade Counter/Timer 3 & 5
Output/Input of Port 1 pins

(Write only)

Enable

Set Interrupts

(Write only)

Disable

Reset Interrupts

(Read only)

Interrupt Levels Enabled

Interrupt Enable

(Read only)

Interrupt Level in Service

(Write only)

Disable Start Bit Check
Transmit Mode Enable
Receiver Sampling Point
Status Register  (Read only)

<table>
<thead>
<tr>
<th>INT</th>
<th>RBF</th>
<th>TBE</th>
<th>TRE</th>
<th>BD</th>
<th>PE</th>
<th>OE</th>
<th>FE</th>
</tr>
</thead>
</table>

- Framing Error/Transmission Mode Indication
- Overrun Error
- Parity Error
- Break Detect or Break-in Detect
- Transmitter Register Empty
- Transmitter Buffer Empty
- Receiver Buffer Full
- Interrupt Pending

Response to INTA

8085-Mode (RST-instruction in response to INTA)

```
1 1 D5 D4 D3 1 1 1
```

- Interrupt Level

8086-Mode (Interrupt Vector in response to second INTA)

```
0 1 0 0 0 D2 D1 D0
```

- Interrupt Level
The Intel® 8231A Arithmetic Processing Unit (APU) is a monolithic HMOS LSI device that provides high performance fixed and floating point arithmetic and floating point trigonometric operations. It may be used to enhance the mathematical capability of a wide variety of processor-oriented systems. Chebyshev polynomials are used in the implementation of the APU algorithms.

All transfers, including operand, result, status and command information, take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack and commands are issued to perform operations on the data in the stack. Results are then available to be retrieved from the stack.

Transfers to and from the APU may be handled by the associated processor using conventional programmed I/O, or may be handled by a direct memory access controller for improved performance. Upon completion of each command, the APU issues an end of execution signal that may be used as an interrupt by the CPU to help coordinate program execution.

**Figure 1. Block Diagram**

**Figure 2. Pin Configuration**
Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>2</td>
<td></td>
<td>Power: +5 Volt power supply.</td>
</tr>
<tr>
<td>VDD</td>
<td>16</td>
<td></td>
<td>Power: +12 Volt power supply.</td>
</tr>
<tr>
<td>Vss</td>
<td>1</td>
<td></td>
<td>Ground.</td>
</tr>
<tr>
<td>CLK</td>
<td>23</td>
<td>I</td>
<td>Clock: An external, TTL compatible, timing source is applied to the CLK pin.</td>
</tr>
<tr>
<td>RESET</td>
<td>22</td>
<td>I</td>
<td>Reset: The active high reset signal provides initialization for the chip. RESET also terminates any operation in progress. RESET clears the status register and places the 8231A into the idle state. Stack contents and command registers are not affected (5 clock cycles).</td>
</tr>
<tr>
<td>CS</td>
<td>18</td>
<td>I</td>
<td>Chip Select: CS is an active low input signal which selects the 8231A and enables communication with the data bus.</td>
</tr>
<tr>
<td>Ao</td>
<td>21</td>
<td>I</td>
<td>Address: In conjunction with the RD and WR signals, the Ao control line establishes the type of communication that is to be performed with the 8231A as shown below:</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ao</th>
<th>RD</th>
<th>WR</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Enter data byte into stack</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Read data byte from stack</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Enter command</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Read status</td>
</tr>
<tr>
<td>RD</td>
<td>20</td>
<td>I</td>
<td>Read: This active low input indicates that data or status is to be read from the 8231A if CS is low.</td>
</tr>
<tr>
<td>WR</td>
<td>19</td>
<td>I</td>
<td>Write: This active low input indicates that data or a command is to be written into the 8231A if CS is low.</td>
</tr>
<tr>
<td>EACK</td>
<td>3</td>
<td>I</td>
<td>End of Execution: This active low input clears the end of execution output signal (END). If EACK is tied low, the END output will be a pulse that is one clock period wide.</td>
</tr>
<tr>
<td>SVACK</td>
<td>4</td>
<td>I</td>
<td>Service Request: This active low input clears the service request output (SVREQ).</td>
</tr>
<tr>
<td>END</td>
<td>24</td>
<td>O</td>
<td>End: This active low, open-drain output indicates that execution of the previously entered command is complete. It can be used as an interrupt request and is cleared by EACK, RESET or any read or write access to the 8231.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SVREQ</td>
<td>5</td>
<td>O</td>
<td>Service Request: This active high output signal indicates that command execution is complete and that post execution service was requested in the previous command byte. It is cleared by SVACK, the next command output to the device, or by RESET.</td>
</tr>
<tr>
<td>READY</td>
<td>17</td>
<td>O</td>
<td>Ready: This active high output indicates that the 8231A is able to accept communication with the data bus. When an attempt is made to read data, write data or to enter a new command while the 8231A is executing a command, READY goes low until execution of the current command is complete (See READY Operation, p. 5).</td>
</tr>
<tr>
<td>DB0-DB7</td>
<td>8-15</td>
<td>I/O</td>
<td>Data Bus: These eight bidirectional lines provide for transfer of commands, status and data between the 8231A and the CPU. The 8231A can drive the data bus only when CS and RD are low.</td>
</tr>
</tbody>
</table>

COMMAND STRUCTURE

Each command entered into the 8231A consists of a single 8-bit byte having the format illustrated below:

<table>
<thead>
<tr>
<th>SVREQ (R)</th>
<th>SINGLE</th>
<th>FIXED</th>
<th>OPERATION CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>7</td>
<td>6</td>
<td>5</td>
</tr>
</tbody>
</table>

Bits 0-4 select the operation to be performed as shown in the table. Bits 5-6 select the data format appropriate to the selected operation. If bit 5 is a 1, a fixed point data format is specified. If bit 5 is a 0, floating point format is specified. Bit 6 selects the precision of the data to be operated upon by fixed point commands only (if bit 5 = 0, bit 6 must be 0). If bit 6 is a 1, single-precision (16-bit) operands are assumed. If bit 6 is a 0, double-precision (32-bit) operands are indicated. Results are undefined for all illegal combinations of bits in the command byte. Bit 7 indicates whether a service request is to be issued after the command is executed. If bit 7 is a 1, the service request output (SVREQ) will go high at the conclusion of the command and will remain high until reset by a low level on the service acknowledge pin (SVACK) or until completion of execution of the succeeding command where service request (bit 7) is 0. Each command issued to the 8231A requests post execution service based upon the state of bit 7 in the command byte. When bit 7 is a 0, SVREQ remains low.
Table 2. 32-Bit Floating Point Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex(1) Code</th>
<th>Stack Contents(2) After Execution</th>
<th>Status Flags(4) Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACOS</td>
<td>Inverse Cosine of A</td>
<td>0 6</td>
<td>R U U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>ASIN</td>
<td>Inverse Sine of A</td>
<td>0 5</td>
<td>R U U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>ATAN</td>
<td>Inverse Tangent of A</td>
<td>0 7</td>
<td>R B U U</td>
<td>S, Z</td>
</tr>
<tr>
<td>CHSF</td>
<td>Sign Change of A</td>
<td>1 5</td>
<td>R B C D</td>
<td>S, Z</td>
</tr>
<tr>
<td>COS</td>
<td>Cosine of A (radians)</td>
<td>0 3</td>
<td>R B U U</td>
<td>S, Z</td>
</tr>
<tr>
<td>EXP</td>
<td>e^x Function</td>
<td>0 A</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FADD</td>
<td>Add A and B</td>
<td>1 0</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FDIV</td>
<td>Divide B by A</td>
<td>1 3</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FLTD</td>
<td>32-Bit Integer to Floating Point Conversion</td>
<td>1 C</td>
<td>R B C U</td>
<td>S, Z</td>
</tr>
<tr>
<td>FLT S</td>
<td>16-Bit Integer to Floating Point Conversion</td>
<td>1 D</td>
<td>R B C U</td>
<td>S, Z</td>
</tr>
<tr>
<td>FMUL</td>
<td>Multiply A and B</td>
<td>1 2</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FSUB</td>
<td>Subtract A from B</td>
<td>1 1</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>LOG</td>
<td>Common Logarithm (base 10) of A</td>
<td>0 8</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>LN</td>
<td>Natural Logarithm of A</td>
<td>0 9</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>POPF</td>
<td>Stack Pop</td>
<td>1 8</td>
<td>B C D A</td>
<td>S, Z</td>
</tr>
<tr>
<td>PTOF</td>
<td>Stack Push</td>
<td>1 7</td>
<td>A A B C</td>
<td>S, Z</td>
</tr>
<tr>
<td>PUI</td>
<td>Push π onto Stack</td>
<td>1 A</td>
<td>A A B C</td>
<td>S, Z</td>
</tr>
<tr>
<td>PWR</td>
<td>B^x Power Function</td>
<td>0 B</td>
<td>R C U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>SIN</td>
<td>Sine of A (radians)</td>
<td>0 2</td>
<td>R B U U</td>
<td>S, Z</td>
</tr>
<tr>
<td>SRT</td>
<td>Square Root of A</td>
<td>0 1</td>
<td>R B C U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>TAN</td>
<td>Tangent of A (radians)</td>
<td>0 4</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>XCHF</td>
<td>Exchange A and B</td>
<td>1 9</td>
<td>B A C D</td>
<td>S, Z</td>
</tr>
</tbody>
</table>

Table 3. 32-Bit Integer Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex(1) Code</th>
<th>Stack Contents(2) After Execution</th>
<th>Status Flags(4) Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHSD</td>
<td>Sign Change of A</td>
<td>3 4</td>
<td>R B C D</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>DADD</td>
<td>Add A and B</td>
<td>2 C</td>
<td>R C D A</td>
<td>S, Z, C, E</td>
</tr>
<tr>
<td>DDIV</td>
<td>Divide B by A</td>
<td>2 F</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>DMUL</td>
<td>Multiply A and B</td>
<td>2 E</td>
<td>R C D U</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>DMU U</td>
<td>Multiply A and B</td>
<td>3 6</td>
<td>R C D U</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>DSUB</td>
<td>Subtract A from B</td>
<td>2 D</td>
<td>R C D A</td>
<td>S, Z, C, O</td>
</tr>
<tr>
<td>FIXD</td>
<td>Floating Point to Integer Conversion</td>
<td>1 E</td>
<td>R B C U</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>POPD</td>
<td>Stack Pop</td>
<td>3 8</td>
<td>B C D A</td>
<td>S, Z</td>
</tr>
<tr>
<td>PTOD</td>
<td>Stack Push</td>
<td>3 7</td>
<td>A A B C</td>
<td>S, Z</td>
</tr>
<tr>
<td>XCHD</td>
<td>Exchange A and B</td>
<td>3 9</td>
<td>B A C D</td>
<td>S, Z</td>
</tr>
</tbody>
</table>

Table 4. 16-Bit Integer Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex(1) Code</th>
<th>Stack Contents(2) After Execution</th>
<th>Status Flags(4) Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHSS</td>
<td>Change Sign of A</td>
<td>7 4</td>
<td>R A U A L B U B L C U C L D U D L</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>FIXS</td>
<td>Floating Point to Integer Conversion</td>
<td>1 F</td>
<td>R B U B L C U C L U U U</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>POPS</td>
<td>Stack Pop</td>
<td>7 8</td>
<td>A U A L B U B L C U C L D U D L</td>
<td>S, Z</td>
</tr>
<tr>
<td>PTOS</td>
<td>Stack Push</td>
<td>7 7</td>
<td>A U A L B U B L C U C L D U D L</td>
<td>S, Z</td>
</tr>
<tr>
<td>SMUL</td>
<td>Multiply A L by A U (R = lower 16-bits)</td>
<td>6 E</td>
<td>R B U B L C U C L D U D L U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>SMU U</td>
<td>Multiply A L by A U (R = upper 16-bits)</td>
<td>7 6</td>
<td>R B U B L C U C L D U D L U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>SSUB</td>
<td>Subtract A U from A L</td>
<td>6 D</td>
<td>R B U B L C U C L D U D L A U</td>
<td>S, Z, C, E</td>
</tr>
<tr>
<td>XCHS</td>
<td>Exchange A U and A L</td>
<td>7 9</td>
<td>A U A L B U B L C U C L D U D L</td>
<td>S, Z</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td>0 0</td>
<td>A U A L B U B L C U C L D U D L</td>
<td>S, Z</td>
</tr>
</tbody>
</table>

Notes: 1. In the hex code column, SVREQ is a 0.
2. The stack initially is composed of four 32-bit numbers (A, B, C, D). A is equivalent to Top Of Stack (TOS) and B is Next On Stack (NOS). Upon completion of a command the stack is composed of: the result (R); undefined (U); or the initial contents (A, B, C, or D).
3. The stack initially is composed of eight 16-bit numbers (A U, A L, B U, B L, C U, C L, D U, D L). A U is the TOS and A L is NOS. Upon completion of a command the stack is composed of: the result (R); undefined (U); or the initial contents (A U, A L, B U, B L, ...
4. Nomenclature: Sign (S); Zero (Z); Overflow (O); Carry (C); Error Code Field (E).
DATA FORMATS

The 8231A arithmetic processing unit handles operands in both fixed point and floating point formats. Fixed point operands may be represented in either single (16-bit operands) or double precision (32-bit operands), and are always represented as binary, two's complement values.

The sign (positive or negative) of the operand is located in the most significant bit (MSB). Positive values are represented by a sign bit of zero (S = 0). Negative values are represented by the two's complement of the corresponding positive value with a sign bit equal to 1 (S = 1).

The range of values that may be accommodated by each of these formats is -32,768 to +32,767 for single precision and -2,147,483,648 to +2,147,483,647 for double precision.

Floating point binary values are represented in a format that permits arithmetic to be performed in a fashion analogous to operations with decimal values expressed in scientific notation.

\[(5.83 \times 10^5) \times (8.16 \times 10^1) = (4.75728 \times 10^6)\]

The 8231A is a binary arithmetic processor and requires that floating point data be represented by a fractional mantissa value between .5 and 1 multiplied by 2 raised to an appropriate power. This is expressed as follows:

\[\text{value} = \text{mantissa} \times 2^{\text{exponent}}\]

For example, the value 100.5 expressed in this form is \[0.1100 + 1001 \times 2^7\]. The decimal equivalent of this value may be computed by summing the components (powers of two) of the mantissa and then multiplying by the exponent as shown below:

\[\text{value} = (2^{-1} + 2^{-2} + 2^{-5} + 2^{-6}) \times 2^7 = 0.5 + 0.25 + 0.03125 + 0.00290625 \times 128 = 0.78515625 \times 128 = 100.5\]

FLOATING POINT FORMAT

The format for floating point values in the 8231A is given below. The mantissa is expressed as a 24-bit (fractional) value; the exponent is expressed as a two's complement 7-bit value having a range of -64 to +63. The most significant bit is the sign of the mantissa (0 = positive, 1 = negative), for a total of 32 bits. The binary point is assumed to be to the left of the most significant mantissa bit (bit 23). All floating point data values must be normalized. Bit 23 must be equal to 1, except for the value zero, which is represented by all zeros.

FUNCTIONAL DESCRIPTION

STACK CONTROL

The user interface to the 8231A includes access to an 8 level 16-bit wide data stack. Since single precision fixed point operands are 16-bits in length, eight such values may be maintained in the stack. When using double precision fixed point or floating point formats four values may be stored. The stack in these two configurations can be visualized as shown below:

Data are written onto the stack, eight bits at a time, in the order shown (A1, A2, A3, ...). Data are removed from the stack in reverse byte order (A4, A3, A2, ...). Data should be entered onto the stack in multiples of the number of bytes appropriate to the chosen data format.
DATA ENTRY
Data entry is accomplished by bringing the chip select (CS), the command/data line (Ao), and WR low, as shown in the timing diagram. The entry of each new data word "pushes down" the previously entered data and places the new byte on the top of stack (TOS). Data on the bottom of the stack prior to a stack entry are lost.

DATA REMOVAL
Data are removed from the stack in the 8231A by bringing chip select (CS), command/data (Ao), and RD low as shown in the timing diagram. The removal of each data word redefines TOS so that the next successive byte to be removed becomes TOS. Data removed from the stack rotates to the bottom of the stack.

COMMAND ENTRY
After the appropriate number of bytes of data have been entered onto the stack, a command may be issued to perform an operation on that data. Commands which require two operands for execution (e.g., add) operate on the TOS and NOS values. Single operand commands operate only on the TOS.

Commands are issued to the 8231A by bringing the chip select (CS) line low, command data (Ao) line high, and WR line low as indicated by the timing diagram. After a command is issued, the CPU can continue execution of its program concurrently with the 8231A command execution.

COMMAND COMPLETION
The 8231A signals the completion of each command execution by lowering the End Execution line (END). Simultaneously, the busy bit in the status register is cleared and the Service Request bit of the command register is checked. If it is a "1," the service request output level (SVREQ) is raised. END is cleared on receipt of an active low End Acknowledge (EACK) pulse. Similarly, the service request line is cleared by recognition of an active low Service Acknowledge (SVACK) pulse.

READY OPERATION
An active high ready (READY) is provided. This line is high in its quiescent state and is pulled low by the 8231A under the following conditions:

1. A previously initiated operation is in progress (device busy) and Command Entry has been attempted. In this case, the READY line will be pulled low and remain low until completion of the current command execution. It will then go high, permitting entry of the new command.

2. A previously initiated operation is in progress and stack access has been attempted. In this case, the READY line will be pulled low, will remain in that state until execution is complete, and will then be raised to permit completion of the stack access.

3. The 8231A is not busy, and data removal has been requested. READY will be pulled low for the length of time necessary to transfer the byte from the top of stack to the interface latch, and will then go high, indicating availability of the data.

4. The 8231A is not busy, and a data entry has been requested. READY will be pulled low for the length of time required to ascertain if the preceding data byte, if any, has been written to the stack. If READY will immediately go high. If not, READY will remain low until the interface latch is free and will then go high.

5. When a status read has been requested, READY will be pulled low for the length of time necessary to transfer the status to the interface latch, and will then be raised to permit completion of the status read. Status may be read whether or not the 8231A is busy.

When READY goes low, the APU expects the bus control signals present at the time to remain stable until READY goes high.

DEVICE STATUS
Device status is provided by means of an internal status register whose format is shown below:

<table>
<thead>
<tr>
<th>BUSY</th>
<th>SIGN</th>
<th>ZERO</th>
<th>ERROR CODE</th>
<th>CARRY</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

BUSY: Indicates that 8231A is currently executing a command (1 = Busy)
SIGN: Indicates that the value on the top of stack is negative (1 = Negative)
ZERO: Indicates that the value on the top of stack is zero (1 = Value is zero)
ERROR CODE: This field contains an indication of the validity of the result of the last operation. The error codes are:

- 0000 — No error
- 1000 — Divide by zero
- 0100 — Square root or log of negative number
- 1100 — Argument of inverse sine, cosine, or e^x too large
- XX10 — Underflow
- XX01 — Overflow

CARRY: Previous operation resulted in carry or borrow from most significant bit. (1 = Carry/Borrow, 0 = No Carry/No Borrow.)

If the BUSY bit in the status register is a one, the other status bits are not defined; if zero, indicating not busy, the operation is complete and the other status bits are defined as given above.

READ STATUS
The 8231A status register can be read by the CPU at any time (whether an operation is in progress or not) by bringing the chip select (CS) low, the command/data line (Ao) high, and lowering RD. The status register is then gated onto the data bus and may be input by the CPU.

EXECUTION TIMES
Timing for execution of the 8231A command set is contained below. All times are given in terms of clock cycles. Where substantial variation of execution times
is possible, the minimum and maximum values are quoted; otherwise, typical values are given. Variations are data dependent.

Total execution times may require allowances for operand transfer into the APU, command execution, and result retrieval from the APU. Except for command execution, these times will be heavily influenced by the nature of the data, the control interface used, the speed of memory, the CPU used, the priority allotted to DMA and Interrupt operations, the size and number of operands to be transferred, and the use of chained calculations, etc.

<table>
<thead>
<tr>
<th>Command Mnemonic</th>
<th>Clock Cycles</th>
<th>Command Mnemonic</th>
<th>Clock Cycles</th>
<th>Command Mnemonic</th>
<th>Clock Cycles</th>
<th>Command Mnemonic</th>
<th>Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>SADD</td>
<td>17</td>
<td>FADD</td>
<td>54-368</td>
<td>LN</td>
<td>4298-6956</td>
<td>POPF</td>
<td>12</td>
</tr>
<tr>
<td>SSUB</td>
<td>30</td>
<td>FSUB</td>
<td>70-370</td>
<td>EXP</td>
<td>3794-4878</td>
<td>XCHS</td>
<td>18</td>
</tr>
<tr>
<td>SMUL</td>
<td>84-94</td>
<td>FMUL</td>
<td>146-168</td>
<td>PWR</td>
<td>8290-12032</td>
<td>XCHD</td>
<td>26</td>
</tr>
<tr>
<td>SMUU</td>
<td>80-98</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIV</td>
<td>84-94</td>
<td>FDIV</td>
<td>154-184</td>
<td>NOP</td>
<td>4</td>
<td>XCHF</td>
<td>26</td>
</tr>
<tr>
<td>DADD</td>
<td>21</td>
<td>SORT</td>
<td>800</td>
<td>CHSS</td>
<td>23</td>
<td>PUI</td>
<td>16</td>
</tr>
<tr>
<td>DSUB</td>
<td>38</td>
<td>SIN</td>
<td>4464</td>
<td>CHSD</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMUL</td>
<td>194-210</td>
<td>COS</td>
<td>4118</td>
<td>CHSF</td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DMUU</td>
<td>182-218</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DDIV</td>
<td>208</td>
<td>TAN</td>
<td>5754</td>
<td>PTOS</td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIXS</td>
<td>92-216</td>
<td>ASIN</td>
<td>7668</td>
<td>PTOD</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIXD</td>
<td>100-346</td>
<td>ACOS</td>
<td>7734</td>
<td>PTOF</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLTS</td>
<td>98-186</td>
<td>ATAN</td>
<td>6006</td>
<td>POPS</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLTD</td>
<td>98-378</td>
<td>LOG</td>
<td>4474-7132</td>
<td>POPD</td>
<td>12</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**DERIVED FUNCTION DISCUSSION**

Computer approximations of transcendental functions are often based on some form of polynomial equation, such as:

\[
F(X) = A_0 + A_1X + A_2X^2 + A_3X^3 + A_4X^4 \ldots
\]

The primary shortcoming of an approximation in this form is that it typically exhibits very large errors when the magnitude of \(|X|\) is large, although the errors are small when \(|X|\) is small. With polynomials in this form, the error distribution is markedly uneven over any arbitrary interval.

A set of approximating functions exists that not only minimizes the maximum error but also provides an even distribution of errors within the selected data representation interval. These are known as Chebyshev Polynomials and are based upon cosine functions. These functions are defined as follows:

\[
T_n(X) = \cos n\theta; \text{ where } n = 0, 1, 2 \ldots
\]

The various terms of the Chebyshev series can be computed as shown below:

\[
T_0(X) = \cos (0 \cdot \theta) = \cos (0) = 1
\]

\[
T_1(X) = \cos (\cos^{-1}X) = X
\]

\[
T_2(X) = \cos 2\theta = 2\cos^2\theta - 1 = 2\cos^2(\cos^{-1}X) - 1 = 2X^2 - 1
\]

In general, the next term in the Chebyshev series can be recursively derived from the previous term as follows:

\[
T_n(X) = 2X[T_{n-1}(X)] - T_{n-2}(X); n \geq 2
\]

Common logarithms are computed by multiplication of the natural logarithm by the conversion factor 0.43429448 and the error function is therefore the same as that for natural logarithm. The power function is realized by combination of natural log and exponential functions according to the equation:

\[
X^Y = e^{Y\ln X}
\]

The error for the power function is a combination of that for the logarithm and exponential functions.

Each of the derived functions is an approximation of the true function. Thus the result of a derived function will have an error. The absolute error is the difference between the function's result and the true result. A more useful measure of the function's error is relative error (absolute error/true result). This gives a measurement of the significant digits of algorithm accuracy. For the derived functions except LN, LOG, and PWR the relative error is typically \(4 \times 10^{-7}\). For PWR the relative error is the summation of the EXP and LN errors, \(7 \times 10^{-7}\). For LN and LOG, the absolute error is \(2 \times 10^{-7}\).
APPLICATION INFORMATION

The diagram in Figure 4 shows the interface connections for the APU with operand transfers handled by an 8237 DMA controller, and CPU coordination handled by an Interrupt Controller. The APU interrupts the CPU to indicate that a command has been completed. When the performance enhancements provided by the DMA and Interrupt operations are not required, the APU interface can be simplified as shown in Figure 3. The 8231A APU is designed with a general purpose 8-bit data bus and interface control so that it can be conveniently used with any general 8-bit processor.

In many systems it will be convenient to use the microcomputer system clock to drive the APU clock input. In the case of 8080A systems it would be the \( \phi \)TTL signal. Its cycle time will usually fall in the range of 250 ns to 1000 ns, depending on the system speed.
ABSOLUTE MAXIMUM RATINGS*

Storage Temperature............. -65°C to +150°C
Ambient Temperature Under Bias ........ 0°C to 70°C
VDD with Respect to VSS ............ -0.5V to +15.0V
VCC with Respect to VSS ............ -0.5V to +7.0V
All Signal Voltages with Respect to VSS................. -0.5V to +7.0V
Power Dissipation..................... 2.0W

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS (TA = 0°C to 70°C, VSS = 0V, VCC = +5V ± 10%, VDD = +12V ± 10%)

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Description</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOH</td>
<td>Output HIGH Voltage</td>
<td>3.7</td>
<td></td>
<td></td>
<td>Volts</td>
<td>IOH = -200 μA</td>
</tr>
<tr>
<td>VOL</td>
<td>Output LOW Voltage</td>
<td>0.4</td>
<td></td>
<td></td>
<td>Volts</td>
<td>IOL = 3.2 mA</td>
</tr>
<tr>
<td>VIH</td>
<td>Input HIGH Voltage</td>
<td>2.0</td>
<td></td>
<td>VCC</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td>Input LOW Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td></td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>IIL</td>
<td>Input Load Current</td>
<td>± 10</td>
<td></td>
<td>μA</td>
<td></td>
<td>VSS ≤ VIN ≤ VCC</td>
</tr>
<tr>
<td>IOFL</td>
<td>Data Bus Leakage</td>
<td>± 10</td>
<td>μA</td>
<td></td>
<td></td>
<td>VSS +0.45 ≤ VOUT ≤ VCC</td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>50</td>
<td>95</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td>VDD Supply Current</td>
<td>50</td>
<td>95</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CO</td>
<td>Output Capacitance</td>
<td>8</td>
<td></td>
<td>pF</td>
<td></td>
<td>fc = 1.0 MHz, Inputs = 0V</td>
</tr>
<tr>
<td>CI</td>
<td>Input Capacitance</td>
<td>5</td>
<td></td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIO</td>
<td>I/O Capacitance</td>
<td>10</td>
<td></td>
<td>pF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

Ci = 150 pF

A.C. TESTING INPUTS ARE DRIVEN AT 3.7V FOR A LOGIC ‘1’ AND 0.4V FOR A LOGIC ‘0’. TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC ‘1’ AND 0.8V FOR A LOGIC ‘0’.
A.C. CHARACTERISTICS  \( (T_A = 0\, ^\circ C \text{ to } 70\, ^\circ C, V_{SS} = 0\, V, V_{CC} = +5V \pm 10\%, V_{DD} = +12V \pm 10\%) \)

### READ OPERATION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>8231A-8</th>
<th>8231A</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_\text{AR} )</td>
<td>( A_\text{D}, \text{CS} ) Setup to ( \text{RD} )</td>
<td>Min.</td>
<td>Max.</td>
<td>Min.</td>
</tr>
<tr>
<td>( t_\text{AK} )</td>
<td>( A_\text{D}, \text{CS} ) Hold from ( \text{RD} )</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>( t_\text{RV} )</td>
<td>READY ( \uparrow ) from ( \text{RD} ) ( \uparrow ) Delay (Note 2)</td>
<td>150</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>( t_\text{RY} )</td>
<td>READY ( \uparrow ) to ( \text{RD} ) ( \uparrow )</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

### WRITE OPERATION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>8231A-8</th>
<th>8231A</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_\text{AW} )</td>
<td>( A_\text{D}, \text{CS} ) Setup to ( \text{WR} )</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>( t_\text{WA} )</td>
<td>( A_\text{D}, \text{CS} ) Hold after ( \text{WR} )</td>
<td>60</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>( t_\text{WY} )</td>
<td>READY ( \uparrow ) from ( \text{WR} ) ( \uparrow ) Delay (Note 2)</td>
<td>150</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>( t_\text{YW} )</td>
<td>READY ( \uparrow ) to ( \text{WR} ) ( \uparrow )</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>( t_\text{RRW} )</td>
<td>READY Pulse Width (Note 3)</td>
<td>3.5 ( t_\text{CY} ) + 50</td>
<td>3.5 ( t_\text{CY} ) + 50</td>
<td></td>
</tr>
</tbody>
</table>

### OTHER TIMINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>8231A-8</th>
<th>8231A</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_\text{CH} )</td>
<td>Clock Period</td>
<td>480</td>
<td>5000</td>
<td>250</td>
</tr>
<tr>
<td>( t_\text{CLH} )</td>
<td>Clock Pulse High Width</td>
<td>200</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>( t_\text{CPL} )</td>
<td>Clock Pulse Low Width</td>
<td>240</td>
<td>120</td>
<td></td>
</tr>
<tr>
<td>( t_\text{EE} )</td>
<td>END Pulse Width (Note 5)</td>
<td>400</td>
<td>200</td>
<td></td>
</tr>
<tr>
<td>( t_\text{EAE} )</td>
<td>EACK ( \uparrow ) to END ( \uparrow ) Delay</td>
<td>200</td>
<td>150</td>
<td></td>
</tr>
<tr>
<td>( t_\text{EE} )</td>
<td>EACK Pulse Width</td>
<td>100</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>( t_\text{SS} )</td>
<td>SVACK ( \uparrow ) to SVREQ ( \uparrow ) Delay</td>
<td>300</td>
<td>150</td>
<td></td>
</tr>
</tbody>
</table>

NOTES:

1. Typical values are for \( T_A = 25\, ^\circ C \), nominal supply voltages and nominal processing parameters.
2. READY is pulled low for both command and data operations.
3. Minimum values shown assume no previously entered command is being executed for the data access. If a previously entered command is being executed, READY low pulse width is the time to complete execution plus the time shown. Status may be read at any time without exceeding the time shown.
4. READY low pulse width is less than 50 ns when writing into the data port or the control port as long as the duty cycle requirement (\( t_\text{WI} \)) is observed and no previous command is being executed. \( t_\text{WI} \) may be safely violated as long as the extended \( t_\text{RRW} \) that results is observed. If a previously entered command is being executed, READY low pulse width is the time to complete execution plus the time shown. These timings refer specifically to the 8231A.
5. END low pulse width is specified for EACK tied to VSS. Otherwise \( t_\text{EAE} \) applies.
WAVEFORMS

READ OPERATION

CLOCK

A₀, CS

RD

READY

DATA BUS

WRITE OPERATION

A₀, CS

WR

READY

DATA BUS

INTERRUPT OPERATION

END

EACR

SVREQ

SVACR
**8253/8253-5**

**PROGRAMMABLE INTERVAL TIMER**

- MCS-85™ Compatible 8253-5
- 3 Independent 16-Bit Counters
- DC to 2.6 MHz
- Programmable Counter Modes
- Count Binary or BCD
- Single +5V Supply
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8253 is a programmable counter/timer device designed for use as an Intel microcomputer peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as 3 independent 16-bit counters, each with a count rate of up to 2.6 MHz. All modes of operation are software programmable.

---

**Figure 1. Block Diagram**

**Figure 2. Pin Configuration**
FUNCTIONAL DESCRIPTION

General
The 8253 is a programmable interval timer/counter specifically designed for use with the Intel™ Microcomputer systems. It's function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.
- Programmable Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock
- Digital One-Shot
- Complex Motor Controller

Data Bus Buffer
This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTPut CPU instructions. The Data Bus Buffer has three basic functions.
1. Programming the MODES of the 8253.
2. Loading the count registers.
3. Reading the count values.

Read/Write Logic
The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

RD (Read)
A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

WR (Write)
A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

A0, A1
These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

CS (Chip Select)
A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The CS input has no effect upon the actual operation of the counters.

![Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions](image-url)
Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read “on the fly” without having to inhibit the clock input.

8253 SYSTEM INTERFACE

The 8253 is a component of the Intel™ Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The CS can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems.
OPERATIONAL DESCRIPTION

General
The complete functional definition of the 8253 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. Prior to initialization, the MODE, count, and output of all counters is undefined. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

Programming the 8253
All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register.

Control Word Format

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SC1</td>
<td>SC0</td>
<td>RL1</td>
<td>RL0</td>
<td>M2</td>
<td>M1</td>
<td>M0</td>
<td>BCD</td>
</tr>
</tbody>
</table>

Definition of Control

SC — Select Counter:

<table>
<thead>
<tr>
<th>SC1</th>
<th>SC0</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Select Counter 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Select Counter 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Select Counter 2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Illegal</td>
</tr>
</tbody>
</table>

RL — Read/Load:

<table>
<thead>
<tr>
<th>RL1</th>
<th>RL0</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Counter Latching operation (see READ/WRITE Procedure Section)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Read/Load most significant byte only.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Read/Load least significant byte only.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Read/Load least significant byte first, then most significant byte.</td>
</tr>
</tbody>
</table>

M — MODE:

<table>
<thead>
<tr>
<th>M2</th>
<th>M1</th>
<th>M0</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Mode 0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Mode 1</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>0</td>
<td>Mode 2</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>1</td>
<td>Mode 3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Mode 4</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Mode 5</td>
</tr>
</tbody>
</table>

BCD:

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Binary Counter 16-bits</td>
</tr>
<tr>
<td>1</td>
<td>Binary Coded Decimal (BCD) Counter (4 Decades)</td>
</tr>
</tbody>
</table>

Counter Loading

The count register is not loaded until the count value is written (one or two bytes, depending on the mode selected by the RL bits), followed by a rising edge and a falling edge of the clock. Any read of the counter prior to that falling clock edge may yield invalid data.

MODE Definition

MODE 0: Interrupt on Terminal Count. The output will be initially low after the mode set operation. After the count is loaded into the selected count register, the output will remain low and the counter will count. When terminal count is reached the output will go high and remain high until the selected count register is reloaded with the mode or a new count is loaded. The counter continues to decrement after terminal count has been reached.

Rewriting a counter register during counting results in the following:

1. Write 1st byte stops the current counting.
2. Write 2nd byte starts the new count.

MODE 1: Programmable One-Shot. The output will go low on the count following the rising edge of the gate input.

The output will go high on the terminal count. If a new count value is loaded while the output is low it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input.
MODE 2: Rate Generator. Divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter.

When this mode is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator. Similar to MODE 2 except that the output will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. This is accomplished by decrementing the counter by two on the falling edge of each clock pulse. When the counter reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated.

If the count is odd and the output is high, the first clock pulse (after the count is loaded) decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the counter by 3. Subsequent clock pulses decrement the count by 2 until timeout. Then the whole process is repeated. In this way, if the count is odd, the output will be high for \((N + 1)/2\) counts and low for \((N - 1)/2\) counts.

In Modes 2 and 3, if a CLK source other than the system clock is used, GATE should be pulsed immediately following WR of a new count value.

MODE 4: Software Triggered Strobe. After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.

If the count register is reloaded during counting, the new count will be loaded on the next CLK pulse. The count will be inhibited while the GATE input is low.

MODE 5: Hardware Triggered Strobe. The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.

<table>
<thead>
<tr>
<th>Modes</th>
<th>Signal Status</th>
<th>Low Or Going Low</th>
<th>Rising</th>
<th>High</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Disables counting</td>
<td>---</td>
<td>---</td>
<td>Enables counting</td>
</tr>
<tr>
<td>1</td>
<td>1) Initiates counting 2) Resets output after next clock</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>2</td>
<td>1) Enables counting 2) Sets output immediately high</td>
<td>1) Reloads counter 2) Initiates counting</td>
<td>Enables counting</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1) Enables counting 2) Sets output immediately high</td>
<td>1) Reloads counter 2) Initiates counting</td>
<td>Enables counting</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Disables counting</td>
<td>---</td>
<td>Initiates counting</td>
<td>---</td>
</tr>
<tr>
<td>5</td>
<td>---</td>
<td>---</td>
<td>Enables counting</td>
<td>---</td>
</tr>
</tbody>
</table>

Figure 6. Gate Pin Operations Summary
Figure 7. 8253 Timing Diagrams
8253 READ/WRITE PROCEDURE

Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it must be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count ($2^n$ for Binary or $10^n$ for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RL0, RL1) are programmed. Then proceed with the restart operation.

### Figure 8. Programming Format

<table>
<thead>
<tr>
<th>MODE Control Word Counter n</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. 1 MODE Control Word Counter 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. 2 MODE Control Word Counter 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. 3 MODE Control Word Counter 2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. 4 LSB Count Register Byte Counter 1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>No. 5 MSB Count Register Byte Counter 1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>No. 6 LSB Count Register Byte Counter 2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>No. 7 MSB Count Register Byte Counter 2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>No. 8 LSB Count Register Byte Counter 0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>No. 9 MSB Count Register Byte Counter 0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

### Figure 9. Alternate Programming Formats

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.
Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter must be inhibited either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the selected counter will be available as follows:

1. First I/O Read contains the least significant byte (LSB).
2. Second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes must be read before any loading WR command can be sent to the same counter.

Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count

A0, A1 = 11

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SC1</td>
<td>SC0</td>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

SC1,SC0 — specify counter to be latched
D5,D4 — 00 designates counter latching operation.
X — don’t care

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed. This command has no effect on the counter’s mode.

```
*If an 8085 clock output is to drive an 8253-5 clock input, it must be reduced to 2 MHz or less.
```

Figure 10. MCS-85™ Clock Interface
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ............. 0° C to 70° C
Storage Temperature .................. -65° C to +150° C
Voltage On Any Pin With Respect to Ground .............. -0.5 V to +7 V
Power Dissipation ....................... 1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (TA = 0° C to 70° C, VCC = 5V ±10%) *

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td>VCC+.5V</td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.2</td>
<td>VCC+5V</td>
<td>V</td>
<td>Note 1</td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>IL</td>
<td>Input Load Current</td>
<td>±10</td>
<td>µA</td>
<td></td>
<td>VIN = VCC to 0V</td>
</tr>
<tr>
<td>IOFL</td>
<td>Output Float Leakage</td>
<td>±10</td>
<td>µA</td>
<td></td>
<td>VOUT = VCC to .45V</td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>140</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE (TA = 25°C, VCC = GND = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td></td>
<td>fc = 1 MHz</td>
</tr>
<tr>
<td>CII/O</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td></td>
<td>Unmeasured pins returned to VSS</td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS (TA = 0° C to 70° C, VCC = 5.0V ± 10%, GND = 0V) *

Bus Parameters (Note 3)

READ CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8253</th>
<th>8253-5</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
</tr>
<tr>
<td>AR</td>
<td>Address Stable Before READ</td>
<td>50</td>
<td>30</td>
</tr>
<tr>
<td>RA</td>
<td>Address Hold Time for READ</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>RR</td>
<td>READ Pulse Width</td>
<td>400</td>
<td>300</td>
</tr>
<tr>
<td>RD</td>
<td>Data Delay From READ[4]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DF</td>
<td>READ to Data Floating</td>
<td>25</td>
<td>125</td>
</tr>
<tr>
<td>RV</td>
<td>Recovery Time Between READ and Any Other Control Signal</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
A.C. CHARACTERISTICS (Continued)

WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8253</th>
<th>8253-5</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAW</td>
<td>Address Stable Before WRITE</td>
<td>50</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>tWA</td>
<td>Address Hold Time for WRITE</td>
<td>30</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>tWW</td>
<td>WRITE Pulse Width</td>
<td>400</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>tDW</td>
<td>Data Set Up Time for WRITE</td>
<td>300</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>tWD</td>
<td>Data Hold Time for WRITE</td>
<td>40</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>tRV</td>
<td>Recovery Time Between WRITE and Any Other Control Signal</td>
<td>1</td>
<td>1</td>
<td>μs</td>
</tr>
</tbody>
</table>

CLOCK AND GATE TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8253</th>
<th>8253-5</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCLK</td>
<td>Clock Period</td>
<td>380</td>
<td>dc</td>
<td>ns</td>
</tr>
<tr>
<td>tPWH</td>
<td>High Pulse Width</td>
<td>230</td>
<td>230</td>
<td>ns</td>
</tr>
<tr>
<td>tPWL</td>
<td>Low Pulse Width</td>
<td>150</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>tGW</td>
<td>Gate Width High</td>
<td>150</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>tGL</td>
<td>Gate Width Low</td>
<td>100</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>tGS</td>
<td>Gate Set Up Time to CLK↑</td>
<td>100</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>tGH</td>
<td>Gate Hold Time After CLK↑</td>
<td>50</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>tOD</td>
<td>Output Delay From CLK↑[4]</td>
<td>400</td>
<td>400</td>
<td>ns</td>
</tr>
<tr>
<td>tODG</td>
<td>Output Delay From Gate↓[4]</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
</tbody>
</table>

NOTES:
1. IOL = 2.2 mA.
2. IOH = -400 μA.
3. AC timings measured at VOH 2.2, VOL = 0.8.
4. C_L = 150pF.
* For Extended Temperature EXPRESS, use M8253 electrical parameters.

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

C_L INCLUDES JIG CAPACITANCE

DEVICE UNDER TEST

C_0 = 150 pF
WAVEFORMS

WRITE TIMING

READ TIMING

CLOCK AND GATE TIMING
8254
PROGRAMMABLE INTERVAL TIMER

- Compatible with Most Microprocessors Including 8080A, 8085A, iAPX 88 and iAPX 86
- Handles Inputs from DC to 8 MHz (10 MHz for 8254-2)
- Three Independent 16-bit Counters
- Six Programmable Counter Modes
- Status Read-Back Command
- Binary or BCD Counting
- Single +5V Supply
- Available in EXPRESS — Standard Temperature Range

The Intel® 8254 is a counter/timer device designed to solve the common timing control problems in microcomputer system design. It provides three independent 16-bit counters, each capable of handling clock inputs up to 10 MHz. All modes are software programmable. The 8254 is a superset of the 8253. The 8254 uses HMOS technology and comes in a 24-pin plastic or CERDIP package.

Figure 1. 8254 Block Diagram

Figure 2. Pin Configuration
FUNCTIONAL DESCRIPTION

General

The 8254 is a programmable interval timer/counter designed for use with Intel microcomputer systems. It is a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8254 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in software, the programmer configures the 8254 to match his requirements and programs one of the counters for the desired delay. After the desired delay, the 8254 will interrupt the CPU. Software overhead is minimal and variable length delays can easily be accommodated.

Some of the other counter/timer functions common to microcomputers which can be implemented with the 8254 are:

- Real time clock
- Event counter
- Digital one-shot
- Programmable rate generator
- Square wave generator
- Binary rate multiplier
- Complex waveform generator
- Complex motor controller

DATA BUS BUFFER

This 3-state, bi-directional, 8-bit buffer is used to interface the 8254 to the system bus (see Figure 3).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1, A0</td>
<td>20-19</td>
<td>I</td>
<td>Address: Used to select one of the three Counters or the Control Word Register for read or write operations. Normally connected to the system address bus.</td>
</tr>
<tr>
<td>CLK 2</td>
<td>18</td>
<td>I</td>
<td>Clock: Clock input of Counter 2.</td>
</tr>
<tr>
<td>OUT 2</td>
<td>17</td>
<td>O</td>
<td>Out: Output of Counter 2.</td>
</tr>
<tr>
<td>GATE 2</td>
<td>16</td>
<td>I</td>
<td>Gate: Gate input of Counter 2.</td>
</tr>
<tr>
<td>CLK 1</td>
<td>15</td>
<td>I</td>
<td>Clock: Clock input of Counter 1.</td>
</tr>
<tr>
<td>GATE 1</td>
<td>14</td>
<td>I</td>
<td>Gate: Gate input of Counter 1.</td>
</tr>
<tr>
<td>OUT 1</td>
<td>13</td>
<td>O</td>
<td>Out: Output of Counter 1.</td>
</tr>
</tbody>
</table>

Figure 3. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions
READ/WRITE LOGIC

The Read/Write Logic accepts inputs from the system bus and generates control signals for the other functional blocks of the 8254. \( A_1 \) and \( A_0 \) select one of the three counters or the Control Word Register to be read from/written into. A "low" on the RD input tells the 8254 that the CPU is reading one of the counters. A "low" on the WR input tells the 8254 that the CPU is writing either a Control Word or an initial count. Both RD and WR are qualified by CS; RD and WR are ignored unless the 8254 has been selected by holding CS low.

CONTROL WORD REGISTER

The Control Word Register (see Figure 4) is selected by the Read/Write Logic when \( A_1A_0 = 11 \). If the CPU then does a write operation to the 8254, the data is stored in the Control Word Register and is interpreted as a Control Word used to define the operation of the Counters. The Control Word Register can only be written to; status information is available with the Read-Back Command.

COUNTER 0, COUNTER 1, COUNTER 2

These three functional blocks are identical in operation, so only a single Counter will be described. The internal block diagram of a single counter is shown in Figure 5.

The Counters are fully independent. Each Counter may operate in a different Mode.

The Control Word Register is shown in the figure; it is not part of the Counter itself, but its contents determine how the Counter operates.

The status register, shown in the figure, when latched, contains the current contents of the Control Word Register and status of the output and null count flag. (See detailed explanation of the Read-Back command)

The actual counter is labelled CE (for “Counting Element”). It is a 16-bit presettable synchronous down counter. OL_M and OL_L are two 8-bit latches. OL stands for “Output Latch”; the subscripts M and L stand for “Most significant byte” and “Least significant byte” respectively. Both are normally referred to as one unit and called just OL. These latches normally “follow” the CE, but if a suitable Counter Latch Command is sent to the 8254, the latches “latch” the present count until read by the CPU and then return to “following” the CE. One latch at a time is enabled by the counter’s Control Logic to drive the internal bus. This is how the 16-bit Counter communicates over the 8-bit internal bus. Note that CE itself cannot be read; whenever you read the count, it is the OL that is being read.

Similarly, there are two 8-bit registers called CR_M and CR_L (for “Count Register”). Both are normally referred to as one unit and called just CR. When a new count is written to the Counter, the count is stored in the CR and later transferred to the CE. The Control Logic allows one register at a time to be loaded from the internal bus. Both bytes are transferred to the CE simultaneously. CR_M and CR_L are cleared when the Counter is programmed. In this way, if the Counter has been programmed for one byte counts (either most significant byte only or least significant byte only) the other byte will be zero. Note that the CE cannot be written into; whenever a count is written, it is written into the CR.

The Control Logic is also shown in the diagram. CLK_n, GATE_n, and OUT_n are all connected to the outside world through the Control Logic.
8254 SYSTEM INTERFACE

The 8254 is a component of the Intel Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The CS can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel 8205 for larger systems.

OPERATIONAL DESCRIPTION

General

After power-up, the state of the 8254 is undefined. The Mode, count value, and output of all Counters are undefined.

How each Counter operates is determined when it is programmed. Each Counter must be programmed before it can be used. Unused counters need not be programmed.

Programming the 8254

Counters are programmed by writing a Control Word and then an Initial count.

All Control Words are written into the Control Word Register, which is selected when A1,A0 = 11. The Control Word itself specifies which Counter is being programmed.

By contrast, initial counts are written into the Counters, not the Control Word Register. The A1,A0 Inputs are used to select the Counter to be written into. The format of the initial count is determined by the Control Word used.

Control Word Format

A1,A0 = 11 CS = 0 RD = 1 WR = 0

Figure 6. 8254 System Interface

Figure 7. Control Word Format

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SC1</td>
<td>SC0</td>
<td>RW1</td>
<td>RW0</td>
<td>M2</td>
<td>M1</td>
<td>M0</td>
<td>BCD</td>
</tr>
</tbody>
</table>

SC — Select Counter:

<table>
<thead>
<tr>
<th>SC1</th>
<th>SC0</th>
<th>SC — Select</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Select Counter 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Select Counter 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Select Counter 2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Read-Back Command (See Read Operations)</td>
</tr>
</tbody>
</table>

RW — Read/Write:

<table>
<thead>
<tr>
<th>RW1</th>
<th>RW0</th>
<th>RW — Read/Write</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Counter Latch Command (see Read Operations)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Read/Write least significant byte only</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Read/Write most significant byte only</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Read/Write least significant byte first, then most significant byte</td>
</tr>
</tbody>
</table>

NOTE: DON'T CARE BITS (X) SHOULD BE 0 TO INSURE COMPATIBILITY WITH FUTURE INTEL PRODUCTS.

M — MODE:

<table>
<thead>
<tr>
<th>M2</th>
<th>M1</th>
<th>M0</th>
<th>M — MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Mode 0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Mode 1</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>0</td>
<td>Mode 2</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>1</td>
<td>Mode 3</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Mode 4</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Mode 5</td>
</tr>
</tbody>
</table>

BCD:

<table>
<thead>
<tr>
<th>BCD</th>
<th>BCD</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Binary Counter 16-bits</td>
</tr>
<tr>
<td>1</td>
<td>Binary Coded Decimal (BCD) Counter (4 Decades)</td>
</tr>
</tbody>
</table>
Write Operations

The programming procedure for the 8254 is very flexible. Only two conventions need to be remembered:

1) For each Counter, the Control Word must be written before the initial count is written.
2) The initial count must follow the count format specified in the Control Word (least significant byte only, most significant byte only, or least significant byte and then most significant byte).

Since the Control Word Register and the three Counters have separate addresses (selected by the A1,A0 inputs), and each Control Word specifies the Counter it applies to (SC0,SC1 bits), no special instruction sequence is required. Any programming sequence that follows the conventions above is acceptable.

A new initial count may be written to a Counter at any time without affecting the Counter's programmed Mode in any way. Counting will be affected as described in the Mode definitions. The new count must follow the programmed count format.

If a Counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between writing the first and second byte to another routine which also writes into that same Counter. Otherwise, the Counter will be loaded with an incorrect count.

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control Word — Counter 0</td>
<td>1 1</td>
<td>Control Word — Counter 2</td>
<td>1 1</td>
</tr>
<tr>
<td>LSB of count — Counter 0</td>
<td>0 0</td>
<td>Control Word — Counter 1</td>
<td>1 1</td>
</tr>
<tr>
<td>MSB of count — Counter 0</td>
<td>0 0</td>
<td>Control Word — Counter 0</td>
<td>1 1</td>
</tr>
<tr>
<td>Control Word — Counter 1</td>
<td>1 1</td>
<td>LSB of count — Counter 2</td>
<td>1 0</td>
</tr>
<tr>
<td>LSB of count — Counter 1</td>
<td>0 1</td>
<td>MSB of count — Counter 2</td>
<td>1 0</td>
</tr>
<tr>
<td>MSB of count — Counter 1</td>
<td>0 1</td>
<td>LSB of count — Counter 1</td>
<td>0 1</td>
</tr>
<tr>
<td>Control Word — Counter 2</td>
<td>1 1</td>
<td>MSB of count — Counter 1</td>
<td>0 1</td>
</tr>
<tr>
<td>LSB of count — Counter 2</td>
<td>1 0</td>
<td>LSB of count — Counter 0</td>
<td>0 0</td>
</tr>
<tr>
<td>MSB of count — Counter 2</td>
<td>1 0</td>
<td>MSB of count — Counter 0</td>
<td>0 0</td>
</tr>
</tbody>
</table>

A1 A0
Control Word — Counter 0 1 1
Control Word — Counter 1 1 1
Control Word — Counter 2 1 1
Control Word — Counter 0 1 1
Control Word — Counter 1 1 1
Control Word — Counter 2 1 1
LSB of count — Counter 2 1 0
LSB of count — Counter 1 0 1
LSB of count — Counter 0 0 0
LSB of count — Counter 2 1 0
MSB of count — Counter 0 0 0
MSB of count — Counter 1 0 0
MSB of count — Counter 2 1 0

NOTE: IN ALL FOUR EXAMPLES, ALL COUNTERS ARE PROGRAMMED TO READWRITE TWO-BYTE COUNTS. THESE ARE ONLY FOUR OF MANY POSSIBLE PROGRAMMING SEQUENCES.

Figure 8. A Few Possible Programming Sequences

Read Operations

It is often desirable to read the value of a Counter without disturbing the count in progress. This is easily done in the 8254.

Two methods are possible: The first is through the Read-Back command. The second is a simple read operation of the Counter, which is selected with the A1,A0 inputs. The only requirement is that 1) the CLK input of the selected Counter must be inhibited by using either the GATE input or external logic; or 2) the count must first be latched. Otherwise, the count may be in process of changing when it is read, giving an undefined result.
COUNTER LATCH COMMAND

The other method involves a special software command called the "Counter Latch Command". Like a Control Word, this command is written to the Control Word Register, which is selected when \( A_1, A_0 = 11 \). Also like a Control Word, the SCO,SC1 bits select one of the three Counters, but two other bits, D5 and D4, distinguish this command from a Control Word.

\[
\begin{array}{ccccccc}
D_7 & D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0 \\
\hline
SC1 & SC0 & 0 & 0 & X & X & X & X \\
\end{array}
\]

**SC1,SC0** — specify counter to be latched

<table>
<thead>
<tr>
<th>SC1</th>
<th>SC0</th>
<th>Counter</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Read-Back Command</td>
</tr>
</tbody>
</table>

D5,D4 — 00 designates Counter Latch Command

X — don’t care

**NOTE:** DON’T CARE BITS (X) SHOULD BE 0 TO INSURE COMPATIBILITY WITH FUTURE INTEL PRODUCTS.

Figure 9. Counter Latching Command Format

The selected Counter’s output latch (OL) latches the count at the time the Counter Latch Command is received. This count is held in the latch until it is read by the CPU (or until the Counter is reprogrammed). The count is then unlatched automatically and the OL returns to “following” the counting element (CE). This allows reading the contents of the Counters “on the fly” without affecting counting in progress. Multiple Counter Latch Commands may be used to latch more than one Counter. Each latched Counter’s OL holds its count until it is read. Counter Latch Commands do not affect the programmed Mode of the Counter in any way.

If a Counter is latched and then, some time later, latched again before the count is read, the second Counter Latch Command is ignored. The count read will be the count at the time the first Counter Latch Command was issued.

With either method, the count must be read according to the programmed format; specifically, if the Counter is programmed for two byte counts, two bytes must be read. The two bytes do not have to be read one right after the other; read or write or programming operations of other Counters may be inserted between them.

Another feature of the 8254 is that reads and writes of the same Counter may be interleaved; for example, if the Counter is programmed for two byte counts, the following sequence is valid.

1. Read least significant byte.
2. Write new least significant byte.
3. Read most significant byte.
4. Write new most significant byte.

If a Counter is programmed to read/write two-byte counts, the following precaution applies: A program must not transfer control between reading the first and second byte to another routine which also reads from that same Counter. Otherwise, an incorrect count will be read.

READ-BACK COMMAND

The read-back command allows the user to check the count value, programmed Mode, and current state of the OUT pin and Null Count flag of the selected counter(s).

The command is written into the Control Word Register and has the format shown in Figure 10. The command applies to the counters selected by setting their corresponding bits D3,D2,D1=1.

\[
\begin{array}{cccccccc}
A_0, A_1 = 11 & CS = 0 & RD = 1 & WR = 0 \\
D_7 & D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0 \\
\hline
1 & 1 & COUNT STATUS & CNT2 & CNT1 & CNT0 & 0 \\
\end{array}
\]

**D3:** 0 = LATCH COUNT OF SELECTED COUNTER(S)

**D2:** 0 = LATCH STATUS OF SELECTED COUNTER(S)

**D2:** 1 = SELECT COUNTER 2

**D2:** 1 = SELECT COUNTER 1

**D2:** 1 = SELECT COUNTER 0

**D0:** RESERVED FOR FUTURE EXPANSION; MUST BE 0

Figure 10. Read-Back Command Format

The read-back command may be used to latch multiple counter output latches (OL) by setting the COUNT bit D5=0 and selecting the desired counter(s). This single command is functionally equivalent to several counter latch commands, one for each counter latched. Each counter’s latched count is held until it is read (or the counter is reprogrammed). That counter is automatically unlatched when read, but other counters remain latched until they are read. If multiple count read-back commands are issued to the same counter without reading the count, all but the first are ignored; i.e., the count which will be read is the count at the time the first read-back command was issued.

The read-back command may also be used to latch status information of selected counter(s) by setting STATUS bit D4=0. Status must be latched to be read; status of a counter is accessed by a read from that counter.
The counter status format is shown in Figure 11. Bits D5 through D0 contain the counter’s programmed Mode exactly as written in the last Mode Control Word. OUTPUT bit D7 contains the current state of the OUT pin. This allows the user to monitor the counter’s output via software, possibly eliminating some hardware from a system.

**Figure 11. Status Byte**

NULL COUNT bit D6 indicates when the last count written to the counter register (CR) has been loaded into the counting element (CE). The exact time this happens depends on the Mode of the counter and is described in the Mode Definitions, but until the count is loaded into the counting element (CE), it can’t be read from the counter. If the count is latched or read before this time, the count value will not reflect the new count just written. The operation of Null Count is shown in Figure 12.

If multiple status latch operations of the counter(s) are performed without reading the status, all but the first are ignored; i.e., the status that will be read is the status of the counter at the time the first status read-back command was issued.

Both count and status of the selected counter(s) may be latched simultaneously by setting both COUNT and STATUS bits D5,D4=0. This is functionally the same as issuing two separate read-back commands at once, and the above discussions apply here also. Specifically, if multiple count and/or status read-back commands are issued to the same counter(s) without any intervening reads, all but the first are ignored. This is illustrated in Figure 13.

**Figure 12. Null Count Operation**

If multiple status latch operations of the counter(s) are performed without reading the status, all but the first are ignored; i.e., the status that will be read is the status of the counter at the time the first status read-back command was issued.

Both count and status of the selected counter(s) may be latched simultaneously by setting both COUNT and STATUS bits D5,D4=0. This is functionally the same as issuing two separate read-back commands at once, and the above discussions apply here also. Specifically, if multiple count and/or status read-back commands are issued to the same counter(s) without any intervening reads, all but the first are ignored. This is illustrated in Figure 13.

**Figure 13. Read-Back Command Example**
If both count and status of a counter are latched, the first read operation of that counter will return latched status, regardless of which was latched first. The next one or two reads (depending on whether the counter is programmed for one or two type counts) return latched count. Subsequent reads return unlatched count.

<table>
<thead>
<tr>
<th>CS</th>
<th>RD</th>
<th>WR</th>
<th>A1</th>
<th>A0</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Write into Counter 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Write into Counter 1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Write into Counter 2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Write Control Word</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Read from Counter 0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Read from Counter 1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Read from Counter 2</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>No-Operation (3-State)</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>No-Operation (3-State)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>No-Operation (3-State)</td>
</tr>
</tbody>
</table>

![Figure 14. Read/Write Operations Summary](image)

**Mode Definitions**

The following are defined for use in describing the operation of the 8254.

- **CLK pulse**: a rising edge, then a falling edge, in that order, of a Counter's CLK input.
- **Trigger**: a rising edge of a Counter's GATE input.
- **Counter loading**: the transfer of a count from the CR to the CE (refer to the "Functional Description")

**MODE 0: INTERRUPT ON TERMINAL COUNT**

Mode 0 is typically used for event counting. After the Control Word is written, OUT is initially low, and will remain low until the Counter reaches zero. OUT then goes high and remains high until a new count or a new Mode 0 Control Word is written into the Counter.

*GATE = 1* enables counting; *GATE = 0* disables counting. GATE has no effect on OUT.

After the Control Word and initial count are written to a Counter, the initial count will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not go high until N + 1 CLK pulses after the initial count is written.

If a new count is written to the Counter, it will be loaded on the next CLK pulse and counting will continue from the new count. If a two-byte count is written, the following happens:

1) Writing the first byte disables counting. OUT is set low immediately (no clock pulse required).
2) Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the counting sequence to be synchronized by software. Again, OUT does not go high until N + 1 CLK pulses after the new count of N is written.

If an initial count is written while GATE = 0, it will still be loaded on the next CLK pulse. When GATE goes high, OUT will go high N CLK pulses later; no CLK pulse is needed to load the Counter as this has already been done.

![Figure 15. Mode 0](image)
MODE 1: HARDWARE RETRIGGERABLE ONE-SHOT

OUT will be initially high. OUT will go low on the CLK pulse following a trigger to begin the one-shot pulse, and will remain low until the Counter reaches zero. OUT will then go high and remain high until the CLK pulse after the next trigger.

After writing the Control Word and initial count, the Counter is armed. A trigger results in loading the Counter and setting OUT low on the next CLK pulse, thus starting the one-shot pulse. An initial count of N will result in a one-shot pulse N CLK cycles in duration. The one-shot is retriggerable, hence OUT will remain low for N CLK pulses after any trigger. The one-shot pulse can be repeated without rewriting the same count into the counter. GATE has no effect on OUT.

If a new count is written to the Counter during a one-shot pulse, the current one-shot is not affected unless the Counter is retriggered. In that case, the Counter is loaded with the new count and the one-shot pulse continues until the new count expires.

MODE 2: RATE GENERATOR

This Mode functions like a divide-by-N counter. It is typically used to generate a Real Time Clock interrupt. OUT will initially be high. When the initial count has decremented to 1, OUT goes low for one CLK pulse. OUT then goes high again, the Counter reloads the initial count and the process is repeated. Mode 2 is periodic; the same sequence is repeated indefinitely. For an initial count of N, the sequence repeats every N CLK cycles.

GATE = 1 enables counting; GATE = 0 disables counting. If GATE goes low during an output pulse, OUT is set high immediately. A trigger reloads the Counter with the initial count on the next CLK pulse; OUT goes low N CLK pulses after the trigger. Thus the GATE input can be used to synchronize the Counter.

After writing a Control Word and initial count, the Counter will be loaded on the next CLK pulse. OUT goes low N CLK pulses after the initial count is written. This allows the Counter to be synchronized by software also.

Figure 16. Mode 1

Figure 17. Mode 2
Writing a new count while counting does not affect the current counting sequence. If a trigger is received after writing a new count but before the end of the current period, the Counter will be loaded with the new count on the next CLK pulse and counting will continue from the new count. Otherwise, the new count will be loaded at the end of the current counting cycle. In mode 2, a COUNT of 1 is illegal.

**MODE 3: SQUARE WAVE MODE**

Mode 3 is typically used for Baud rate generation. Mode 3 is similar to Mode 2 except for the duty cycle of OUT. OUT will initially be high. When half the initial count has expired, OUT goes low for the remainder of the count. Mode 3 is periodic; the sequence above is repeated indefinitely. An initial count of N results in a square wave with a period of N CLK cycles.

GATE = 1 enables counting; GATE = 0 disables counting. If GATE goes low while OUT is low, OUT is set high immediately; no CLK pulse is required. A trigger reloads the Counter with the initial count on the next CLK pulse. Thus the GATE input can be used to synchronize the Counter.

After writing a Control Word and initial count, the Counter will be loaded on the next CLK pulse. This allows the Counter to be synchronized by software also.

Writing a new count while counting does not affect the current counting sequence. If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the Counter will be loaded with the new count on the next CLK pulse and counting will continue from the new count. Otherwise, the new count will be loaded at the end of the current half-cycle. Mode 3 is implemented as follows:

Even counts: OUT is initially high. The initial count is loaded on one CLK pulse and then is decremented by two on succeeding CLK pulses. When the count expires OUT changes value and the Counter is reloaded with the initial count. The above process is repeated indefinitely.

Odd counts: OUT is initially high. The initial count minus one (an even number) is loaded on one CLK pulse and then is decremented by two on succeeding CLK pulses. One CLK pulse after the count expires, OUT goes low and the Counter is reloaded with the initial count minus one. Succeeding CLK pulses decrement the count by two. When the count expires, OUT goes high again and the Counter is reloaded with the initial count minus one. The above process is repeated indefinitely. So for even counts, OUT will be high for (N + 1)/2 counts and low for (N - 1)/2 counts.

**MODE 4: SOFTWARE TRIGGERED STROBE**

OUT will be initially high. When the initial count expires, OUT will go low for one CLK pulse and then go high again. The counting sequence is "triggered" by writing the initial count.

GATE = 1 enables counting; GATE = 0 disables counting. GATE has no effect on OUT.

After writing a Control Word and initial count, the Counter will be loaded on the next CLK pulse. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not strobe low until N + 1 CLK pulses after the initial count is written.

If a new count is written during counting, it will be loaded on the next CLK pulse and counting will continue from the new count. If a two-byte count is written, the following happens:

1) Writing the first byte has no effect on counting.
2) Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the sequence to be "retriggered" by software. OUT strobes low N + 1 CLK pulses after the new count of N is written.
MODE 5: HARDWARE TRIGGERED STROBE (RETRIGGERABLE)

OUT will initially be high. Counting is triggered by a rising edge of GATE. When the initial count has expired, OUT will go low for one CLK pulse and then go high again.

After writing the Control Word and initial count, the counter will not be loaded until the CLK pulse after a trigger. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not strobe low until N + 1 CLK pulses after a trigger.

A trigger results in the Counter being loaded with the initial count on the next CLK pulse. The counting sequence is retriggerable. OUT will not strobe low for N + 1 CLK pulses after any trigger. GATE has no effect on OUT.

If a new count is written during counting, the current counting sequence will not be affected. If a trigger occurs after the new count is written but before the current count expires, the Counter will be loaded with the new count on the next CLK pulse and counting will continue from there.

### Signal Status Modes

<table>
<thead>
<tr>
<th>Signal Status</th>
<th>Low or Going Low</th>
<th>Rising</th>
<th>High</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Disables counting</td>
<td>——</td>
<td>Enables counting</td>
</tr>
<tr>
<td>1</td>
<td>——</td>
<td>1) Initiates counting 2) Resets output after next clock</td>
<td>——</td>
</tr>
<tr>
<td>2</td>
<td>1) Disables counting 2) Sets output immediately high</td>
<td>Initiates counting</td>
<td>Enables counting</td>
</tr>
<tr>
<td>3</td>
<td>1) Disables counting 2) Sets output immediately high</td>
<td>Initiates counting</td>
<td>Enables counting</td>
</tr>
<tr>
<td>4</td>
<td>Disables counting</td>
<td>——</td>
<td>Enables counting</td>
</tr>
<tr>
<td>5</td>
<td>——</td>
<td>Initiates counting</td>
<td>——</td>
</tr>
</tbody>
</table>

**Figure 21. Gate Pin Operations Summary**
**GATE**

The GATE input is always sampled on the rising edge of CLK. In Modes 0, 2, 3, and 4 the GATE input is level sensitive, and the logic level is sampled on the rising edge of CLK. In Modes 1, 2, 3, and 5 the GATE input is rising-edge sensitive. In these Modes, a rising edge of GATE (trigger) sets an edge-sensitive flip-flop in the Counter. This flip-flop is then sampled on the next rising edge of CLK; the flip-flop is reset immediately after it is sampled. In this way, a trigger will be detected no matter when it occurs—a high logic level does not have to be maintained until the next rising edge of CLK. Note that in Modes 2 and 3, the GATE input is both edge- and level-sensitive. In Modes 2 and 3, if a CLK source other than the system clock is used, GATE should be pulsed immediately following WR of a new count value.

**COUNTER**

New counts are loaded and Counters are decremented on the falling edge of CLK.

The largest possible initial count is 0; this is equivalent to $2^{16}$ for binary counting and $10^4$ for BCD counting.

The Counter does not stop when it reaches zero. In Modes 0, 1, 4, and 5 the Counter “wraps around” to the highest count, either FFFF hex for binary counting or 9999 for BCD counting, and continues counting. Modes 2 and 3 are periodic; the Counter reloads itself with the initial count and continues counting from there.

---

**Figure 22. Minimum and Maximum Initial Counts**

<table>
<thead>
<tr>
<th>Mode</th>
<th>Min Count</th>
<th>Max Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**NOTE:** 0 IS EQUIVALENT TO $2^{16}$ FOR BINARY COUNTING AND $10^4$ FOR BCD COUNTING.

**Operation Common to All Modes**

**PROGRAMMING**

When a Control Word is written to a Counter, all Control Logic is immediately reset and OUT goes to a known initial state; no CLK pulses are required for this.
**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias .............. -40°C to 70°C

Storage Temperature .................. -65°C to +150°C

Voltage on Any Pin with Respect to Ground .......... -0.5V to +7V

Power Dissipation ..................... 1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS (TA=0°C to 70°C, VCC = 5V ± 10%)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>VCC + 0.5V</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td></td>
<td>V</td>
<td>IOL = 2.0 mA</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td></td>
<td>V</td>
<td>IOH = -400μA</td>
</tr>
<tr>
<td>IIL</td>
<td>Input Load Current</td>
<td>±10</td>
<td>μA</td>
<td></td>
<td>VIN = VCC to 0V</td>
</tr>
<tr>
<td>IOFL</td>
<td>Output Float Leakage</td>
<td>±10</td>
<td>μA</td>
<td></td>
<td>VOUT = VCC to 0.45V</td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>170</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CAPACITANCE (TA=25°C, VCC=GND=0V)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>10</td>
<td></td>
<td>pF</td>
<td>f = 1 MHz</td>
</tr>
<tr>
<td>CJO</td>
<td>I/O Capacitance</td>
<td>20</td>
<td></td>
<td>pF</td>
<td>Unmeasured pins returned to VSS</td>
</tr>
</tbody>
</table>

**A.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5V ± 10%, GND = 0V)**

**Bus Parameters (Note 1)**

**READ CYCLE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th></th>
<th>8254</th>
<th>8254-2</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAR</td>
<td>Address Stable Before RD↓</td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td>Min.</td>
</tr>
<tr>
<td>tSR</td>
<td>CS Stable Before RD↓</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>tRA</td>
<td>Address Hold Time After RD↑</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>tRR</td>
<td>RD Pulse Width</td>
<td></td>
<td>150</td>
<td></td>
<td>95</td>
</tr>
<tr>
<td>tRD</td>
<td>Data Delay from RD↓</td>
<td></td>
<td>120</td>
<td></td>
<td>85</td>
</tr>
<tr>
<td>tAD</td>
<td>Data Delay from Address</td>
<td></td>
<td>220</td>
<td></td>
<td>185</td>
</tr>
<tr>
<td>tDF</td>
<td>RD↑ to Data Floating</td>
<td></td>
<td>5</td>
<td>90</td>
<td>5</td>
</tr>
<tr>
<td>tRV</td>
<td>Command Recovery Time</td>
<td></td>
<td>200</td>
<td></td>
<td>165</td>
</tr>
</tbody>
</table>

**Note 1:** AC timings measured at VOH = 2.0V, VOL = 0.8V.
A.C. CHARACTERISTICS (Continued)

### WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8254 Min.</th>
<th>8254 Max.</th>
<th>8254-2 Min.</th>
<th>8254-2 Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAW</td>
<td>Address Stable Before WR↓</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>tSW</td>
<td>CS Stable Before WR↓</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>tWA</td>
<td>Address Hold Time WR↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>tWW</td>
<td>WR Pulse Width</td>
<td>150</td>
<td>95</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWD</td>
<td>Data Setup Time Before WR↑</td>
<td>120</td>
<td>95</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWD</td>
<td>Data Hold Time After WR↑</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>tRV</td>
<td>Command Recovery Time</td>
<td>200</td>
<td>165</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

### CLOCK AND GATE ($T_A = 0^\circ C$ to $70^\circ C, V_{CC} = 5V \pm 10\%, GND = 0V$)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8254 Min.</th>
<th>8254 Max.</th>
<th>8254-2 Min.</th>
<th>8254-2 Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCLK</td>
<td>Clock Period</td>
<td>125 DC</td>
<td>100 DC</td>
<td>125 DC</td>
<td>100 DC</td>
<td>ns</td>
</tr>
<tr>
<td>tPWH</td>
<td>High Pulse Width</td>
<td>60 $^{[3]}$ DC</td>
<td>30 $^{[3]}$ DC</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tPWL</td>
<td>Low Pulse Width</td>
<td>60 $^{[3]}$ DC</td>
<td>50 $^{[3]}$ DC</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tR</td>
<td>Clock Rise Time</td>
<td>25</td>
<td>25</td>
<td>25</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>tF</td>
<td>Clock Fall Time</td>
<td>25</td>
<td>25</td>
<td>25</td>
<td>25</td>
<td>ns</td>
</tr>
<tr>
<td>tGW</td>
<td>Gate Width High</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>tGL</td>
<td>Gate Width Low</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>tGS</td>
<td>Gate Setup Time to CLK↑</td>
<td>50</td>
<td>40</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tGH</td>
<td>Gate Hold Time After CLK↑</td>
<td>50 $^{[2]}$</td>
<td>50 $^{[2]}$</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tOD</td>
<td>Output Delay from CLK↓</td>
<td>150</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tODG</td>
<td>Output Delay from Gate↓</td>
<td>120</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWC</td>
<td>CLK Delay for Loading</td>
<td>0</td>
<td>55</td>
<td>0</td>
<td>55</td>
<td>ns</td>
</tr>
<tr>
<td>tWG</td>
<td>Gate Delay for Sampling</td>
<td>−5</td>
<td>50</td>
<td>−5</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>tWO</td>
<td>OUT Delay from Mode Write</td>
<td>260</td>
<td>240</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCL</td>
<td>CLK Set Up for Count Latch</td>
<td>−40</td>
<td>45</td>
<td>−40</td>
<td>40</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Note 2:** In Modes 1 and 5 triggers are sampled on each rising clock edge. A second trigger within 120 ns (70 ns for the 8254-2) of the rising clock edge may not be detected.

**Note 3:** Low-going glitches that violate $t_{PWH}$, $t_{PWL}$ may cause errors requiring counter reprogramming.
A.C. TESTING INPUT, OUTPUT WAVEFORM

INPUT/OUTPUT

2.4
2.0
0.8

0.45

A.C. TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0". TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC "1" AND 0.8V FOR A LOGIC "0".

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

\[ C_L = 150 \text{ pF} \]

C L INCLUDES JIG CAPACITANCE
The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.
8255A FUNCTIONAL DESCRIPTION

General
The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel® microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer
This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

Read/Write and Control Logic
The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

(CS)
Chip Select. A "low" on this input pin enables the communication between the 8255A and the CPU.

(RD)
Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

(WR)
Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

(A₀ and A₁)
Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus (A₀ and A₁).

8255A BASIC OPERATION

<table>
<thead>
<tr>
<th>A₁</th>
<th>A₀</th>
<th>RD</th>
<th>WR</th>
<th>CS</th>
<th>INPUT OPERATION (READ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>PORT A Æ DATA BUS</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>PORT B Æ DATA BUS</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>PORT C Æ DATA BUS</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A₁</th>
<th>A₀</th>
<th>RD</th>
<th>WR</th>
<th>CS</th>
<th>OUTPUT OPERATION (WRITE)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>DATA BUS Æ PORT A</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>DATA BUS Æ PORT B</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>DATA BUS Æ PORT C</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>DATA BUS Æ CONTROL</td>
</tr>
</tbody>
</table>

DISABLE FUNCTION

X X X X 1  DATA BUS Æ 3-STATE

1 1 0 1 0  ILLEGAL CONDITION

X X 1 1 0  DATA BUS Æ 3-STATE

---

Figure 3. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions
(RESET)
Reset. A "high" on this input clears the control register and all ports (A, B, C) are set to the input mode.

Group A and Group B Controls
The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255A.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A — Port A and Port C upper (C7-C4)
Control Group B — Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C
The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.
Port B. One 8-bit data input/output latch/buffer and one 8-bit data input buffer.
Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.

---

**Figure 4. 8225A Block Diagram Showing Group A and Group B Control Functions**

**PIN CONFIGURATION**

<table>
<thead>
<tr>
<th>PA3</th>
<th>1</th>
<th>PA4</th>
</tr>
</thead>
<tbody>
<tr>
<td>PA2</td>
<td>2</td>
<td>PA5</td>
</tr>
<tr>
<td>PA1</td>
<td>3</td>
<td>PA6</td>
</tr>
<tr>
<td>PA0</td>
<td>4</td>
<td>PA7</td>
</tr>
<tr>
<td>RB5</td>
<td>5</td>
<td>RB6</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>CS</td>
</tr>
<tr>
<td>GND</td>
<td>7</td>
<td>GND</td>
</tr>
<tr>
<td>A1</td>
<td>8</td>
<td>A1</td>
</tr>
<tr>
<td>A0</td>
<td>9</td>
<td>A0</td>
</tr>
<tr>
<td>PC11</td>
<td>10</td>
<td>PC11</td>
</tr>
<tr>
<td>PC10</td>
<td>11</td>
<td>PC10</td>
</tr>
<tr>
<td>PC9</td>
<td>12</td>
<td>PC9</td>
</tr>
<tr>
<td>PC8</td>
<td>13</td>
<td>PC8</td>
</tr>
<tr>
<td>PC7</td>
<td>14</td>
<td>PC7</td>
</tr>
<tr>
<td>PC6</td>
<td>15</td>
<td>PC6</td>
</tr>
<tr>
<td>PC5</td>
<td>16</td>
<td>PC5</td>
</tr>
<tr>
<td>PB7</td>
<td>17</td>
<td>PB7</td>
</tr>
<tr>
<td>PB6</td>
<td>18</td>
<td>PB6</td>
</tr>
<tr>
<td>PB5</td>
<td>19</td>
<td>PB5</td>
</tr>
<tr>
<td>PB4</td>
<td>20</td>
<td>PB4</td>
</tr>
<tr>
<td>PB3</td>
<td>21</td>
<td>PB3</td>
</tr>
</tbody>
</table>

**PIN NAMES**

<table>
<thead>
<tr>
<th>D2, D3</th>
<th>DATA BUS (B DIRECTIONAL)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>DATA BUS (B DIRECTIONAL)</td>
</tr>
<tr>
<td>CS</td>
<td>CHIP SELECT</td>
</tr>
<tr>
<td>RD</td>
<td>READ INPUT</td>
</tr>
<tr>
<td>WR</td>
<td>WRITE INPUT</td>
</tr>
<tr>
<td>AD, AT</td>
<td>PORT ADDRESS</td>
</tr>
<tr>
<td>PA7-PA0</td>
<td>PORT A (BIT)</td>
</tr>
<tr>
<td>PB7-PB0</td>
<td>PORT B (BIT)</td>
</tr>
<tr>
<td>PC7-PC0</td>
<td>PORT C (BIT)</td>
</tr>
<tr>
<td>Vcc</td>
<td>+5 VOLTS</td>
</tr>
<tr>
<td>GND</td>
<td>0 VOLTS</td>
</tr>
</tbody>
</table>
8255A OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

- Mode 0 — Basic Input/Output
- Mode 1 — Strobed Input/Output
- Mode 2 — Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.
When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

**Interrupt Control Functions**

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

**INTE flip-flop definition:**

- (BIT-SET) – INTE is SET – Interrupt enable
- (BIT-RESET) – INTE is RESET – Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

**Operating Modes**

**MODE 0 (Basic Input/Output).** This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.

**MODE 0 Basic Functional Definitions:**
- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.
MODE 0 Port Definition

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>GROUP A</th>
<th>GROUP B</th>
</tr>
</thead>
<tbody>
<tr>
<td>D4</td>
<td>D3</td>
<td>D1</td>
<td>D0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

MODE 0 Configurations

CONTROL WORD = 0

CONTROL WORD = #2

CONTROL WORD = #1

CONTROL WORD = #3
Operating Modes

**MODE 1 (Strobed Input/Output).** This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and Port B use the lines on port C to generate or accept these "handshaking" signals.

**Mode 1 Basic Functional Definitions:**
- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.
Input Control Signal Definition

**STB** (Strobe Input). A “low” on this input loads data into the input latch.

**IBF** (Input Buffer Full F/F)

A “high” on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

**INTR** (Interrupt Request)

A “high” on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a “one”, IBF is a “one” and INTE is a “one”. It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

- **INTE A**
  Controlled by bit set/reset of PC₄.

- **INTE B**
  Controlled by bit set/reset of PC₂.

---

**Figure 8. MODE 1 Input**

**Figure 9. MODE 1 (Strobed Input)**
Output Control Signal Definition

OBF (Output Buffer Full F/F). The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK Input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of WR.

INTE A
Controlled by bit set/reset of PC6.

INTE B
Controlled by bit set/reset of PC2.

Figure 10. MODE 1 Output

Figure 11. Mode 1 (Strobed Output)
Combinations of MODE 1
Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.

![Figure 12. Combinations of MODE 1](image)

Operating Modes

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:
- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bidirectional Bus I/O Control Signal Definition

INTR (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBF (Output Buffer Full). The OBF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.


Input Operations

STB (Strobe Input)

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

Figure 13. MODE Control Word

Figure 14. MODE 2

Figure 15. MODE 2 (Bidirectional)

NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible.
(INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR)

6-369
Figure 16. MODE ¼ Combinations
Mode Definition Summary

<table>
<thead>
<tr>
<th>MODE 0</th>
<th>MODE 1</th>
<th>MODE 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>PA0 IN OUT</td>
<td>IN OUT</td>
<td>GROUP A ONLY</td>
</tr>
<tr>
<td>PA1 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PA2 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PA3 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PA4 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PA5 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PA6 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PA7 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB0 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB1 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB2 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB3 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB4 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB5 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB6 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PB7 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC0 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC1 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC2 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC3 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC4 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC5 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC6 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
<tr>
<td>PC7 IN OUT</td>
<td>IN OUT</td>
<td></td>
</tr>
</tbody>
</table>

Special Mode Combination Considerations
There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

- If Programmed as Inputs —
  All input lines can be accessed during a normal Port C read.
- If Programmed as Outputs —
  Bits in C upper (PC7-PC4) must be individually accessed using the bit set/reset function.
  Bits in C lower (PC3-PC0) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

Source Current Capability on Port B and Port C
Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status
In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly. There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.
APPLICATIONS OF THE 8255A

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application. Figures 19 through 25 present a few examples of typical applications of the 8255A.
**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias ........... 0°C to 70°C
Storage Temperature .................... -65°C to +150°C

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS** \( (T_A = 0°C \text{ to } 70°C, \ V_{CC} = +5V \pm 10\%, \ \text{GND} = 0V) \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IL} )</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH} )</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>( V_{CC} )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Output Low Voltage (Data Bus)</td>
<td>0.45</td>
<td>( V )</td>
<td>( I_{OL} = 2.5mA )</td>
<td></td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>Output High Voltage (Peripheral Port)</td>
<td>2.4</td>
<td>( V )</td>
<td>( I_{OH} = -400\mu A )</td>
<td></td>
</tr>
<tr>
<td>( I_{DAR} )</td>
<td>Darlington Drive Current</td>
<td>-1.0</td>
<td>-4.0</td>
<td>mA</td>
<td>( R_{EXT} = 750\Omega; \ V_{EXT} = 1.5V )</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Power Supply Current</td>
<td>120</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Input Load Current</td>
<td>±10</td>
<td>( \mu A )</td>
<td>( V_{IN} = V_{CC} \text{ to } 0V )</td>
<td></td>
</tr>
<tr>
<td>( I_{OF} )</td>
<td>Output Float Leakage</td>
<td>±10</td>
<td>( \mu A )</td>
<td>( V_{OUT} = V_{CC} \text{ to } 0.45V )</td>
<td></td>
</tr>
</tbody>
</table>

**CAPACITANCE** \( (T_A = 25°C, \ V_{CC} = \text{GND} = 0V) \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( C_{IN} )</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td>fc = 1MHz</td>
<td></td>
</tr>
<tr>
<td>( C_{I/O} )</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td>Unmeasured pins returned to GND</td>
<td></td>
</tr>
</tbody>
</table>

**A.C. CHARACTERISTICS** \( (T_A = 0°C \text{ to } 70°C, \ V_{CC} = +5V \pm 10\%, \ \text{GND} = 0V) \)

**Bus Parameters**

**READ**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>( 8255A )</th>
<th>( 8255A-5 )</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AR} )</td>
<td>Address Stable Before READ</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RA} )</td>
<td>Address Stable After READ</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RR} )</td>
<td>READ Pulse Width</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RD} )</td>
<td>Data Valid From READ(^{[1]} )</td>
<td>250</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{DF} )</td>
<td>Data Float After READ</td>
<td>10</td>
<td>150</td>
<td>10</td>
</tr>
<tr>
<td>( t_{RV} )</td>
<td>Time Between READs and/or WRITEs</td>
<td>850</td>
<td>850</td>
<td></td>
</tr>
</tbody>
</table>
### A.C. CHARACTERISTICS (Continued)

#### WRITE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8255A Min.</th>
<th>8255A Max.</th>
<th>8255A-5 Min.</th>
<th>8255A-5 Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AW} )</td>
<td>Address Stable Before WRITE</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WA} )</td>
<td>Address Stable After WRITE</td>
<td>20</td>
<td>20</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WW} )</td>
<td>WRITE Pulse Width</td>
<td>400</td>
<td>300</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{DW} )</td>
<td>Data Valid to WRITE (T.E.)</td>
<td>100</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WD} )</td>
<td>Data Valid After WRITE</td>
<td>30</td>
<td>30</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

#### OTHER TIMINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8255A Min.</th>
<th>8255A Max.</th>
<th>8255A-5 Min.</th>
<th>8255A-5 Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{WB} )</td>
<td>( WR = 1 ) to Output(^1)</td>
<td>350</td>
<td>350</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{IR} )</td>
<td>Peripheral Data Before RD</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{HR} )</td>
<td>Peripheral Data After RD</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{AK} )</td>
<td>ACK Pulse Width</td>
<td>300</td>
<td>300</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{ST} )</td>
<td>STB Pulse Width</td>
<td>500</td>
<td>500</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{PS} )</td>
<td>Per. Data Before T.E. of STB</td>
<td>180</td>
<td>180</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{PH} )</td>
<td>Per. Data After T.E. of STB</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{AD} )</td>
<td>ACK = 0 to Output(^1)</td>
<td>300</td>
<td>300</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{KD} )</td>
<td>ACK = 1 to Output Float</td>
<td>20</td>
<td>250</td>
<td>20</td>
<td>250</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WOB} )</td>
<td>( WR = 1 ) to ( OB = 1 )(^1)</td>
<td>650</td>
<td>650</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{AOB} )</td>
<td>ACK = 0 to ( OB = 0 )(^1)</td>
<td>350</td>
<td>350</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{SIB} )</td>
<td>STB = 0 to IBF = 1(^1)</td>
<td>300</td>
<td>300</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RIB} )</td>
<td>RD = 1 to IBF = 0(^1)</td>
<td>300</td>
<td>300</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RIT} )</td>
<td>RD = 0 to INTR = 0(^1)</td>
<td>400</td>
<td>400</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{SIT} )</td>
<td>STB = 1 to INTR = 1(^1)</td>
<td>300</td>
<td>300</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{AIT} )</td>
<td>ACK = 1 to INTR = 1(^1)</td>
<td>350</td>
<td>350</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WIT} )</td>
<td>( WR = 0 ) to INTR = 0(^{1,3})</td>
<td>450</td>
<td>450</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Test Conditions: \( C_L = 150 \) pF.
2. Period of Reset pulse must be at least 50 \( \mu \)s during or after power on. Subsequent Reset pulse can be 500 ns min.
3. INTR\(^\dagger\) may occur as early as \( WR\).\(^\dagger\)
   * For Extended Temperature EXPRESS, use M8255A electrical parameters.

### A.C. TESTING INPUT, OUTPUT WAVEFORM

![Input/Output Waveform Diagram](image)

**Input/Output Waveform Diagram Notes:**
- A.C. Testing inputs are driven at 2.4 V for a logic 1 and 0.45 V for a logic 0. Timing measurements are made at 2.0 V for a logic 1 and 0.8 V for a logic 0.

### A.C. TESTING LOAD CIRCUIT

![Load Circuit Diagram](image)

**Load Circuit Diagram Notes:**
- \( V_{EXT} \) is set at various voltages during testing to guarantee the specification. \( C_L \) includes jig capacitance.
WAVEFORMS

MODE 0 (BASIC INPUT)

MODE 0 (BASIC OUTPUT)
WAVEFORMS (Continued)

**MODE 1 (STROBED INPUT)**

- STB
- IBF
- INTR
- RD

INPUT FROM PERIPHERAL

**MODE 1 (STROBED OUTPUT)**

- WR
- OB
- INTR
- ACK

OUTPUT
WAVEFORMS (Continued)

MODE 2 (BIDIRECTIONAL)

NOTE: Any sequence where WR occurs before ACK and STB occurs before RD is permissible. (INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR )

WRITE TIMING

READ TIMING
The Intel® 8256AH Multifunction Universal Asynchronous Receiver-Transmitter (MUART) combines five commonly used functions into a single 40-pin device. It is designed to interface to the 8086/88, iAPX 186/188, and 8051 to perform serial communications, parallel I/O, timing, event counting, and priority interrupt functions. All of these functions are fully programmable through nine internal registers. In addition, the five timers/counters and two parallel I/O ports can be accessed directly by the microprocessor.
Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD0-AD4</td>
<td>1-5</td>
<td>I/O</td>
<td>ADDRESS/DATA: Three-state address/data lines which interface to the lower 8 bits of the microprocessor's multiplexed address/data bus. The 5-bit address is latched on the falling edge of ALE. In the 8-bit mode, AD0-AD3 are used to select the proper register, while AD1-AD4 are used in the 16-bit mode. AD4 in the 8-bit mode is ignored as an address, while AD0 in the 16-bit mode is used as a second chip select, active low.</td>
</tr>
<tr>
<td>DB5-DB7</td>
<td>6-8</td>
<td>I/O</td>
<td>ADDRESS/DATA: Three-state address/data lines which interface to the lower 8 bits of the microprocessor's multiplexed address/data bus. The 5-bit address is latched on the falling edge of ALE. In the 8-bit mode, AD0-AD3 are used to select the proper register, while AD1-AD4 are used in the 16-bit mode. AD4 in the 8-bit mode is ignored as an address, while AD0 in the 16-bit mode is used as a second chip select, active low.</td>
</tr>
<tr>
<td>ALE</td>
<td>9</td>
<td>I</td>
<td>ADDRESS LATCH ENABLE: Latches the 5 address lines on AD0-AD4 and CS on the falling edge.</td>
</tr>
<tr>
<td>RD</td>
<td>10</td>
<td>I</td>
<td>READ CONTROL: When this signal is low, the selected register is gated onto the data bus.</td>
</tr>
<tr>
<td>WR</td>
<td>11</td>
<td>I</td>
<td>WRITE CONTROL: When this signal is low, the value on the data bus is written into the selected register.</td>
</tr>
<tr>
<td>RESET</td>
<td>12</td>
<td>I</td>
<td>RESET: An active high pulse on this pin forces the chip into its initial state. The chip remains in this state until control information is written.</td>
</tr>
<tr>
<td>CS</td>
<td>13</td>
<td>I</td>
<td>CHIP SELECT: A low on this signal enables the µUART. It is latched with the address on the falling edge of ALE, and RD and WR have no effect unless CS was latched low during the ALE cycle.</td>
</tr>
<tr>
<td>INTA</td>
<td>14</td>
<td>I</td>
<td>INTERRUPT ACKNOWLEDGE: If the µUART has been enabled to respond to interrupts, this signal informs the µUART that its interrupt request is being acknowledged by the microprocessor. During this acknowledgement the µUART puts an RSTn instruction on the data bus for the 8-bit mode or a vector for the 16-bit mode.</td>
</tr>
<tr>
<td>INT</td>
<td>15</td>
<td>O</td>
<td>INTERRUPT REQUEST: A high signals the microprocessor that the µUART needs service.</td>
</tr>
<tr>
<td>EXTINT</td>
<td>16</td>
<td>I</td>
<td>EXTERNAL INTERRUPT: An external device can request interrupt service through this input. The input is level sensitive (high), therefore it must be held high until an INTA occurs or the interrupt address register is read.</td>
</tr>
<tr>
<td>CLK</td>
<td>17</td>
<td>I</td>
<td>SYSTEM CLOCK: The reference clock for the baud rate generator and the timers.</td>
</tr>
<tr>
<td>RxC</td>
<td>18</td>
<td>I/O</td>
<td>RECEIVE CLOCK: If the baud rate bits in the Command Register 2 are all 0, this pin is an input which clocks serial data into the RxC pin on the rising edge of RxC. If baud rate bits in Command Register 2 are programmed from 1-0FH, this pin outputs a square wave whose rising edge indicates when the data on RxD is being sampled. This output remains high during start, stop, and parity bits.</td>
</tr>
<tr>
<td>RxD</td>
<td>19</td>
<td>I</td>
<td>RECEIVE DATA: Serial data input.</td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td>PS</td>
<td>GROUND: Power supply and logic ground reference.</td>
</tr>
<tr>
<td>Symbol</td>
<td>Pin</td>
<td>Type</td>
<td>Name and Function</td>
</tr>
<tr>
<td>--------</td>
<td>-----</td>
<td>------</td>
<td>-------------------</td>
</tr>
<tr>
<td>CTS</td>
<td>21</td>
<td>I</td>
<td>CLEAR TO SEND: This input enables the serial transmitter. If 1, 1.5, or 2 stop bits are selected CTS is level sensitive. As long as CTS is low, any character loaded into the transmitter buffer register will be transmitter serially. A single negative going pulse causes the transmission of a single character previously loaded into the transmitter buffer register. If a baud rate from 1-OFH is selected, CTS must be low for at least 1/32 of a bit, or it will be ignored. If the transmitter buffer is empty, this pulse will be ignored. If this pulse occurs during the transmission of a character up to the time where ½ the first (or only) stop bit is sent out, it will be ignored. If it occurs afterwards, but before the end of the stop bits, the next character will be transmitted immediately following the current one. If CTS is still high when the transmitter register is sending the last stop bit, the transmitter will enter its idle state until the next high-to-low transition on CTS occurs. If 0.75 stop bits is chosen, the CTS input is edge sensitive. A negative edge on CTS results in the immediate transmission of the next character. The length of the stop bits is determined by the time interval between the beginning of the first stop bit and the next negative edge on CTS. A high-to-low transition has no effect if the transmitter buffer is empty or if the time interval between the beginning of the stop bit and next negative edge is less than 0.75 bits. A high or a low level or a low-to-high transition has no effect on the transmitter for the 0.75 stop bit mode.</td>
</tr>
<tr>
<td>TxC</td>
<td>22</td>
<td>I/O</td>
<td>TRANSMIT CLOCK: If the baud rate bits in command register 2 are all set to 0, this input clocks data out of the transmitter on the falling edge. If baud rate bits are programmed for 1 or 2, this input permits the user to provide a 32x or 64x clock which is used for the receiver and transmitter. If the baud rate bits are programmed for 3-OFH, the internal transmitter clock is output. As an output it delivers the transmitter clock at the selected bit rate. If 1 ½ or 0.75 stop bits are selected, the transmitter divider will be asynchronously reset at the beginning of each start bit, immediately causing a high-to-low transition on TxC. TxC makes a high-to-low transition at the beginning of each serial bit, and a low-to-high transition at the center of each bit.</td>
</tr>
<tr>
<td>Txd</td>
<td>23</td>
<td>O</td>
<td>TRANSMIT DATA: Serial data output.</td>
</tr>
<tr>
<td>P27-P20</td>
<td>24-31</td>
<td>I/O</td>
<td>PARALLEL I/O PORT 2: Eight bit general purpose I/O port. Each nibble (4 bits) of this port can be either an input or an output. The outputs are latched whereas the input signals are not. Also, this port can be used as an 8-bit input or output port when using the two-wire handshake. In the handshake mode both inputs and outputs are latched.</td>
</tr>
<tr>
<td>P17-P10</td>
<td>32-39</td>
<td>I/O</td>
<td>PARALLEL I/O PORT 1: Each pin can be programmed as an input or an output to perform general purpose I/O. All outputs are latched whereas inputs are not. Alternatively these pins can serve as control pins which extend the functional spectrum of the chip.</td>
</tr>
<tr>
<td>Vcc</td>
<td>40</td>
<td>PS</td>
<td>POWER: +5V power supply.</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION

The 8256AH Multi-Function Universal Asynchronous Receiver-Transmitter (MUART) combines five commonly used functions into a single 40-pin device. The MUART performs asynchronous serial communications, parallel I/O, timing, event counting, and interrupt control. For detailed application information, see Intel Ap Note #153, Designing with the 8256.

Serial Communications

The serial communications portion of the MUART contains a full-duplex asynchronous receiver-transmitter (UART). A programmable baud rate generator is included on the MUART to permit a variety of operating speeds without external components. The UART can be programmed by the CPU for a variety of character sizes, parity generation and detection, error detection, and start/stop bit handling. The receiver checks the start and stop bits in the center of the bit, and a break halts the reception of data. The transmitter can send breaks and can be controlled by an external enable pin.

Parallel I/O

The MUART includes 16 bits of general purpose parallel I/O. Eight bits (Port 1) can be individually changed from input to output or used for special I/O functions. The other eight bits (Port 2) can be used as nibbles (4 bits) or as bytes. These eight bits also include a handshaking capability using two pins on Port 1.

Counter/Timers

There are five 8-bit counter/timers on the MUART. The timers can be programmed to use either a 1 kHz or 16 kHz clock generated from the system clock. Four of the 8-bit counter/timers can be cascaded to two 16-bit counter/timers, and one of the 8-bit counter/timers can be reset to its initial value by an external signal.

Interrupts

An eight-level priority interrupt controller can be configured for fully nested or normal interrupt priority. Seven of the eight interrupts service functions on the MUART (counter/timers, UART), and one external interrupt is provided which can be used for a particular function or for chaining interrupt controllers or more MUARTs. The MUART will support 8086 and 8086/88 systems with direct interrupt vectoring, or the MUART can be polled to determine the cause of the interrupt. If additional interrupt control capability is needed, the MUART’s interrupt controller can be cascaded into another MUART, into an Intel 8259A Programmable Interrupt Controller, or into the interrupt controller of the iAPX 186/188 High-Integration Microprocessor.

INITIALIZATION

In general the MUART’s functions are independent of each other and only the registers and bits associated with a particular function need to be initialized, not the entire chip. The command sequence is arbitrary since every register is directly addressable; however, Command Byte 1 must be loaded first. To put the device into a fully operational condition, it is necessary to write the following commands:

- Command byte 1
- Command byte 2
- Command byte 3
- Mode byte
- Port 1 control
- Set Interrupts

The modification register may be loaded if required for special applications; normally this operation is not necessary. The MUART should be reset before initialization. (Either a hardware or a software reset will do.)

INTERFACING

This section describes the hardware interface between the 8256 MUART and the 80186 microprocessor. Figure 3 displays the block diagram for this interface. The MUART can be interfaced to many other microprocessors using these basic principles.

In all cases the 8256 will be connected directly to the CPU’s multiplexed address/data bus. If latches or data bus buffers are used in a system, the MUART should be on the microprocessor side of the address/data bus. The MUART latches the address internally on the falling edge of ALE. The address consists of Chip Select (CS) and four address lines. For 8-bit microprocessors, AD0-AD3 are the address lines. For 16-bit microprocessors, AD1-AD4 are the address lines; AD0 is used as a second chip select which is active low. Since chip select is internally latched along with the address, it does not have to remain active during the entire instruction cycle. As long as the chip select setup and hold times are met, it can be derived from multiplexed address/data lines or multiplexed address/status lines. When the 8256 is in the 16-bit mode, A0 serves as a second chip select. As a result the MUART’s internal registers will all have even addresses since A0 must be zero to select the device. Normally the MUART will be placed on the lower data byte. If the MUART is placed on the upper data byte.
the internal registers will be 512 address locations apart and the chip would occupy an 8 K word address space.

**DESCRIPTION OF THE REGISTERS**

The following section will provide a description of the registers and define the bits within the registers where appropriate. Table 2 lists the registers and their addresses.

**Command Register 1**

<table>
<thead>
<tr>
<th>L1</th>
<th>L0</th>
<th>S1</th>
<th>S0</th>
<th>BRKI</th>
<th>BITI</th>
<th>8086</th>
<th>FRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>(0R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**FRQ — Timer Frequency Select**

This bit selects between two frequencies for the five timers. If FRQ = 0, the timer input frequency is 16 kHz (62.5 μs). If FRQ = 1, the timer input frequency is 1 KHz (1 ms). The selected clock frequency is shared by all the counter/timers enabled for timing; thus, all timers must run with the same time base.

**8086 — 8086 Mode Enable**

This bit selects between 8085 mode and 8086/8088 mode. In 8085 mode (8086 = 0), A0 to A3 are used to address the internal registers, and an RSTn instruction is generated in response to the first INTA. In 8086 mode (8086 = 1), A1 to A4 are used to address the internal registers, and A0 is used as an extra chip select (A0 must equal zero to be enabled). The response to INTA is for 8086 interrupts where the first INTA is ignored, and an interrupt vector (40H to 47H) is placed on the bus in response to the second INTA.

**BITI — Interrupt on Bit Change**

This bit selects between one of two interrupt sources on Priority Level 1, either Counter/Timer 2 or Port 1 P17 interrupt. When this bit equals 0, Counter/Timer 2 will be mapped into Priority Level 1. If BITI equals 0 and Level 1 interrupt is enabled, a transition from 1 to 0 in Counter/Timer 2 will generate an interrupt request on Level 1. When BITI equals 1, Port 1 P17 external edge triggered interrupt source is mapped into Priority Level 1. In this case if Level 1 is enabled, a low-to-high transition on P17 generates an interrupt request on Level 1.
<table>
<thead>
<tr>
<th>Table 2. MUART Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Read Registers</strong></td>
</tr>
<tr>
<td><strong>8085 Mode:</strong> AD3 AD2 AD1 AD0</td>
</tr>
<tr>
<td>L1 L0 S1 S0 BRK1 BIT1 8086 FRQ</td>
</tr>
<tr>
<td>Command 1</td>
</tr>
<tr>
<td>PEN EP C1 C0 B3 B2 B1 B0</td>
</tr>
<tr>
<td>Command 2</td>
</tr>
<tr>
<td>0 RxE IAE NIE 0 SBRK TBRK 0</td>
</tr>
<tr>
<td>Command 3</td>
</tr>
<tr>
<td>T35 T24 T5C CT3 CT2 P2C2 P2C1 P2C0</td>
</tr>
<tr>
<td>Port 1 Control</td>
</tr>
<tr>
<td>L7 L6 L5 L4 L3 L2 L1 L0</td>
</tr>
<tr>
<td>Interrupt Enable</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Receiver Buffer</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Port 1</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Port 2</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 1</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 2</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 3</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 4</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 5</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td><strong>Write Registers</strong></td>
</tr>
<tr>
<td><strong>8085 Mode:</strong> AD3 AD2 AD1 AD0</td>
</tr>
<tr>
<td>L1 L0 S1 S0 BRK1 BIT1 8086 FRQ</td>
</tr>
<tr>
<td>Command 1</td>
</tr>
<tr>
<td>PEN EP C1 C0 B3 B2 B1 B0</td>
</tr>
<tr>
<td>Command 2</td>
</tr>
<tr>
<td>0 RxE IAE NIE 0 SBRK TBRK</td>
</tr>
<tr>
<td>Command 3</td>
</tr>
<tr>
<td>T35 T24 T5C CT3 CT2 P2C2 P2C1 P2C0</td>
</tr>
<tr>
<td>Port 1 Control</td>
</tr>
<tr>
<td>L7 L6 L5 L4 L3 L2 L1 L0</td>
</tr>
<tr>
<td>Set interrupts</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Reset Interrupts</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Transmitter Buffer</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Port 1</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Port 2</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 1</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 2</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 3</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 4</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
<tr>
<td>Timer 5</td>
</tr>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
</tr>
</tbody>
</table>

**Status**
- INT RBF TBE TRE BD PE OE FE
- 1 1 1 1

**Modification**
- 0 RS4 RS3 RS2 RS1 RS0 TME DSC

---

6-384

---

230759-001
BRKI — Break-In Detect Enable

If this bit equals 0, Port 1 P16 is a general purpose I/O port. When BRKI equals 1, the Break-In Detect feature is enabled on Port 1 P16. A Break-In condition is present on the transmission line when it is forced to the start bit voltage level by the receiving station. Port 1 P16 must be connected externally to the transmission line in order to detect a Break-In. A Break-In is polled by the MUART during the transmission of the last or only stop bit of a character.

A Break-In Detect is OR-ed with Break Detect in Bit 3 of the Status Register. The distinction can be made through the interrupt controller. If the transmit and receive interrupts are enabled, a Break-In will generate an interrupt on Level 5, the transmit interrupt, while Break will generate an interrupt on Level 4, the receive interrupt.

S0, S1 — Stop Bit Length

<table>
<thead>
<tr>
<th>S1</th>
<th>S0</th>
<th>Stop Bit Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1.5</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0.75</td>
</tr>
</tbody>
</table>

The relationship of the number of stop bits and the function of input CTS is discussed in the Pin Description section under “CTS”.

L0, L1 — Character Length

<table>
<thead>
<tr>
<th>L1</th>
<th>L0</th>
<th>Character Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>5</td>
</tr>
</tbody>
</table>

Command Register 2

<table>
<thead>
<tr>
<th>PEN</th>
<th>EP</th>
<th>C1</th>
<th>C0</th>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>B0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(1R)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Programming bits 0..3 with values from 3H to FH enables the internal baud rate generator as a common clock source for the transmitter and receiver and determines its divider ratio.

Programming bits 0..3 with values of 1H or 2H enables input TxC as a common clock source for the transmitter and receiver. The external clock must provide a frequency of either 32x or 64x the baud rate. The data transmission rates range from 0..32 Kbaud.

If bits 0..3 are set to 0, separate clocks must be input to pin RxC for the receiver and pin TxC for the transmitter. Thus, different baud rates can be used for transmission and reception. In this case, prescalers are disabled and the input serial clock frequency must match the baud rate. The input serial clock frequency can range from 0 to 1.024 MHz.

B0, B1, B2, B3 — Baud Rate Select

These four bits select the bit clock's source, sampling rate, and serial bit rate for the internal baud rate generator.

<table>
<thead>
<tr>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>B0</th>
<th>Baud Rate</th>
<th>Sampling Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>TxC, RxC</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>TxC/64</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>TxC/32</td>
<td>32</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>19200</td>
<td>32</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>9600</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>4800</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>2400</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1200</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>600</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>300</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>200</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>150</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>110</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>100</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>75</td>
<td>64</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>50</td>
<td>64</td>
</tr>
</tbody>
</table>

The following table gives an overview of the function of pins TxC and RxC:

<table>
<thead>
<tr>
<th>Bits 3 to 0 (Hex.)</th>
<th>TxC</th>
<th>RxC</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Input: 1 x baud rate clock for the transmitter</td>
<td>Input: 1 x baud rate clock for the receiver</td>
</tr>
<tr>
<td>1, 2</td>
<td>Input: 32 x or 64 x baud rate for transmitter and receiver</td>
<td>Output: receiver bit clock with a low-to-high transition at data bit sampling time. Otherwise: high level</td>
</tr>
<tr>
<td>3 to F</td>
<td>Output: baud rate clock of the transmitter</td>
<td>Output: as above</td>
</tr>
</tbody>
</table>
As an output, RxC outputs a low-to-high transition at sampling time of every data bit of a character. Thus, data can be loaded, e.g., into a shift register externally. The transition occurs only if data bits of a character are present. It does not occur for start, parity, and stop bits (RxC = high).

As an output, TxC outputs the internal baud rate clock of the transmitter. There will be a high-to-low transition at every beginning of a bit.

**C0, C1 — System Clock Prescaler (Bits 4, 5)**

Bits 4 and 5 define the system clock prescaler divider ratio. The internal operating frequency of 1.024 MHz is derived from the system clock.

<table>
<thead>
<tr>
<th>C1</th>
<th>C0</th>
<th>Divider Ratio</th>
<th>Clock at Pin CLK</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>5</td>
<td>5.12 MHz</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>3</td>
<td>3.072 MHz</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
<td>2.048 MHz</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1.024 MHz</td>
</tr>
</tbody>
</table>

**EP — Even Parity (Bit 6)**

EP = 0: Odd parity
EP = 1: Even parity

**PEN — Parity Enable (Bit 7)**

Bit 7 enables parity generation and checking.

PEN = 0: No parity bit
PEN = 1: Enable parity bit

The parity bit according to Command Register 2 bit 6 (see above) is inserted between the last data bit of a character and the first or only stop bit. The parity bit is checked during reception. A false parity bit generates an error indication in the Status Register and an Interrupt Request on Level 4.

**Command Register 3**

<table>
<thead>
<tr>
<th>SET</th>
<th>RxE</th>
<th>IAE</th>
<th>NIW</th>
<th>END</th>
<th>SBRK</th>
<th>TBRK</th>
<th>RST</th>
</tr>
</thead>
<tbody>
<tr>
<td>(2R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(2W)</td>
</tr>
</tbody>
</table>

Command Register 3 is different from the first two registers because it has a bit set/reset capability. Writing a byte with Bit 7 high sets any bits which were also high. Writing a byte with Bit 7 low resets any bits which were high. If any bit 0-6 is low, no change occurs to that bit. When Command Register 3 is read, bits 0, 3, and 7 will always be zero.

**RST — Reset**

If RST is set, the following events occur:

1. All bits in the Status Register except bits 4 and 5 are cleared, and bits 4 and 5 are set.
2. The Interrupt Enable, Interrupt Request, and Interrupt Service Registers are cleared. Pending requests and indications for interrupts in service will be cancelled. Interrupt signal INT will go low.
3. The receiver and transmitter are reset. The transmitter goes idle (TxD is high), and the receiver enters start bit search mode.
4. If Port 2 is programmed for handshake mode, IBF and OBF are reset high.

RST does not alter ports, data registers or command registers, but it halts any operation in progress. RST is automatically cleared.

RST = 0 has no effect. The reset operation triggered by Command Register 3 is a subset of the hardware reset.

**TBRK — Transmit Break**

The transmission data output TxD will be set low as soon as the transmission of the previous character has been finished. It stays low until TBRK is cleared. The state of CTS is of no significance for this operation. As long as break is active, data transfer from the Transmitter Buffer to the Transmitter Register will be inhibited. As soon as TBRK is reset, the break condition will be deactivated and the transmitter will be re-enabled.

**SBRK — Single Character Break**

This causes the transmitter data to be set low for one character including start bit, data bits, parity bit, and stop bits. SBRK is automatically cleared when time for the last data bit has passed. It will start after the character in progress completes, and will delay the next data transfer from the Transmitter Buffer to the Transmitter Register until TxD returns to an idle (marking) state. If both TBRK and SBRK are set, break will be set as long as TBRK is set, but SBRK will be cleared after one character time of break. If SBRK is set again, it remains set for another character. The user can send a definite number of break characters in this manner by clearing TBRK after setting SBRK for the last character time.

---

6-386
END — End of Interrupt

If fully nested interrupt mode is selected, this bit reset the currently served interrupt level in the Interrupt Service Register. This command must occur at the end of each interrupt service routine during fully nested interrupt mode. END is automatically cleared when the interrupt Service Register (internal) is cleared. END is ignored if nested interrupts are not enabled.

NIE — Nested Interrupt Enable

When NIE equals 1, the interrupt controller will operate in the nested interrupt mode. When NIE equals 0, the interrupt controller will operate in the normal interrupt mode. Refer to the “Interrupt controller” section of AP-153 under “Normal Mode” and “Nested Mode” for a detailed description of these operations.

IAE — Interrupt Acknowledge Enable

This bit enables an automatic response to INTA. The particular response is determined by the 8086 bit in Command Register 1.

RxE — Receive Enable

This bit enables the serial receiver and its associated status bits in the status register. If this bit is reset, the serial receiver will be disabled and the receive status bits will not be updated.

Note that the detection of break characters remains enabled while the receiver is disabled; i.e., Status Register Bit 3 (BD) will be set while the receiver is disabled whenever a break character has been recognized at the receive data input RxD.

SET — Bit Set/Reset

If this bit is high during a write to Command Register 3, then any bit marked by a high will set. If this bit is low, then any bit marked by a high will be cleared.

Mode Register

<table>
<thead>
<tr>
<th>T35</th>
<th>T24</th>
<th>T5C</th>
<th>CT3</th>
<th>CT2</th>
<th>P2C2</th>
<th>P2C1</th>
<th>P2C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(3R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

If test mode is selected, the output from the internal baud rate generator is placed on bit 4 of Port 1 (pin 35).

To achieve this, it is necessary to program bit 4 of Port 1 as an output (Port 1 Control Register Bit P14 = 1), and to program Command Register 2 bits B3 - B0 with a value $\geq 3H$.

P2C2, P2C1, P2C0 — Port 2 Control

<table>
<thead>
<tr>
<th>P2C2</th>
<th>P2C1</th>
<th>P2C0</th>
<th>Mode</th>
<th>Direction Up/Down</th>
<th>Upper</th>
<th>Lower</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Nibble</td>
<td>Input</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Nibble</td>
<td>Input</td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Nibble</td>
<td>Output</td>
<td>Input</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Nibble</td>
<td>Output</td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Byte Handshake</td>
<td>Input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Byte Handshake</td>
<td>Output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>DO NOT USE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Test</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE:

If Port 2 is operating in handshake mode, Interrupt Level 7 is not available for Timer 5. Instead it is assigned to Port 2 handshaking.

CT2, CT3 — Counter/Timer Mode

Bit 3 and 4 defines the mode of operation of event counter/timers 2 and 3 regardless of its use as a single unit or as a cascaded one.

If CT2 or CT3 are high, then counter/timer 2 or 3 respectively is configured as an event counter on bit 2 or 3 respectively of Port 1 (pins 37 or 36). The event counter decrements the count by one on each low-to-high transition of the external input. If CT2 or CT3 is low, then the respective counter/timer is configured as a timer and the Port 1 pins are used for parallel I/O.

T5C — Timer 5 Control

If T5C is set, then Timer 5 can be preset and started by an external signal. Writing to the Timer 5 register loads the Timer 5 save register and stops the timer. A high-to-low transition on pin 5 of Port 1 (pin 34) loads the timer with the saved value and starts the timer. The next high-to-low transition on pin 34 retriggers the timer by reloading it with the initial value and continues timing.

Following a hardware reset, the save register is reset to 00H and both clock and trigger inputs are disabled. Transferring an instruction with T5C = 1 enables the trigger input; the save register can now be loaded with an initial value. The first trigger pulse causes the initial value to be loaded from the save register and enables the counter to count down to zero.

When the timer reaches zero it issues an interrupt request, disables its interrupt level and continues counting. A subsequent high-to-low transition on pin 5 resets Timer 5 to its initial value. For another timer interrupt, the Timer 5 interrupt enable bit must be set again.
T35, T24 — Cascade Timers

These two bits cascade Timers 3 and 5 or 2 and 4. Timers 2 and 3 are the lower bytes, while Timers 4 and 5 are the upper bytes. If T5C is set, then both Timers 3 and 5 can be preset and started by an external pulse.

When a high-to-low transition occurs, Timer 5 is preset to its saved value, but Timer 3 is always preset to all ones. If either CT2 or CT3 is set, then the corresponding timer pair is a 16-bit event counter.

A summary of the counter/timer control bits is given in Table 3.

NOTE:
Interrupt levels assigned to single counters are partly not occupied if event counters/timers are cascaded. Level 2 will be vacated if event counters/timers 2 and 4 are cascaded. Likewise, Level 7 will be vacated if event counters/timers 3 and 5 are cascaded.

Single event counters/timers generate an interrupt request on the transition from 01H to 00H, while cascaded ones generate it on the transition from 0001H to 0000H.

Table 3. Event Counters/Timers Mode of Operation

<table>
<thead>
<tr>
<th>Event Counter/Timer</th>
<th>Function</th>
<th>Programming (Mode Word)</th>
<th>Clock Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8-bit timer</td>
<td>—</td>
<td>Internal clock</td>
</tr>
<tr>
<td>2</td>
<td>8-bit timer</td>
<td>T24=0, CT2=0</td>
<td>Internal clock</td>
</tr>
<tr>
<td></td>
<td>8-bit event counter</td>
<td>T24=0, CT2=1</td>
<td>P12 pin 37</td>
</tr>
<tr>
<td>2</td>
<td>8-bit timer</td>
<td>T35=0, CT3=1</td>
<td>Internal clock</td>
</tr>
<tr>
<td></td>
<td>8-bit event counter</td>
<td>T35=0, CT3=1</td>
<td>P13 pin 36</td>
</tr>
<tr>
<td>4</td>
<td>8-bit timer</td>
<td>T24=0</td>
<td>Internal clock</td>
</tr>
<tr>
<td>5</td>
<td>8-bit timer, normal mode</td>
<td>T35=0, T5C=0</td>
<td>Internal clock</td>
</tr>
<tr>
<td></td>
<td>8-bit timer, retriggerable mode</td>
<td>T35=0, T5C=1</td>
<td>Internal clock</td>
</tr>
<tr>
<td>2 and 4</td>
<td>cascaded</td>
<td>16-bit timer</td>
<td>Internal clock</td>
</tr>
<tr>
<td></td>
<td>16-bit event counter</td>
<td>T24=1, CT2=0</td>
<td>P12 pin 37</td>
</tr>
<tr>
<td></td>
<td>16-bit timer, normal mode</td>
<td>T24=1, CT2=1</td>
<td>P12 pin 37</td>
</tr>
<tr>
<td></td>
<td>16-bit event counter, normal mode</td>
<td>T35=1, T5C=0, CT3=0</td>
<td>Internal clock</td>
</tr>
<tr>
<td></td>
<td>16-bit timer, retriggerable mode</td>
<td>T35=1, T5C=0, CT3=1</td>
<td>P13 pin 36</td>
</tr>
<tr>
<td></td>
<td>16-bit event counter, normal mode</td>
<td>T35=1, T5C=1, CT3=1</td>
<td>Internal clock</td>
</tr>
<tr>
<td>3 and 5</td>
<td>cascaded</td>
<td>16-bit event counter, retriggerable mode</td>
<td>T35=1, T5C=1, CT3=1</td>
</tr>
</tbody>
</table>

Port 1 Control Register

<table>
<thead>
<tr>
<th>P17</th>
<th>P16</th>
<th>P15</th>
<th>P14</th>
<th>P13</th>
<th>P12</th>
<th>P11</th>
<th>P10</th>
</tr>
</thead>
<tbody>
<tr>
<td>(4W)</td>
<td>(4W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Each bit in the Port 1 Control Register configures the direction of the corresponding pin. If the bit is high, the pin is an output, and if it low the pin is an input. Every Port 1 pin has another function which is controlled by other registers. If that special function is disabled, the pin functions as a general I/O pin as specified by this register. The special functions for each pin are described below.

Port 10, 11 — Handshake Control

If byte handshake control is enabled for Port 2 by the Mode Register, then Port 10 is programmed as STB/ACK handshake control input, and Port 11 is programmed as IBF/OFB handshake control output.

If byte handshake mode is enabled for output on Port 2 OFB indicates that a character has been loaded...
into the Port 2 output buffer. When an external device reads the data, it acknowledges this operation by driving ACK low. OBF is set low by writing to Port 2 and is reset by ACK.

If byte handshake mode is enabled for input on Port 2, STB is an input. IBF is driven low after STB goes low. On the rising edge of STB the data from Port 2 is latched.

IBF is reset high when Port 2 is read.

**Port 12, 13 — Counter 2, 3 Input**

If Timer 2 or Timer 3 is programmed as an event counter by the Mode Register, then Port 12 or Port 13 is the counter input for Event Counter 2 or 3, respectively.

**Port 14 — Baud Rate Generator Output Clock**

If test mode is enabled by the Mode Register and Command Register 2 baud rate select is greater than 2, then Port 14 is an output from the internal baud rate generator.

P14 in Port 1 control register must be set to 1 for the baud rate generator clock to be output. The baud rate generator clock is 64 x the serial bit rate except at 19.2Kbps when it is 32 x the bit rate.

**Port 15 — Timer 5 Trigger**

If T5C is set in the Mode Register enabling a retriggerable timer, then Port 15 is the input which starts and reloads Timer 5.

A high-to-low transition on P15 (Pin 34) loads the timer with the save register and starts the timer.

**Port 16 — Break-In Detect**

If Break-In Detect is enabled by BRKI in Command Register 1, then this input is used to sense a Break-In. If Port 16 is low while the serial transmitter is sending the last stop bit, then a Break-In condition is signaled.

**Port 17 — Port Interrupt Source**

If BITI in Command Register 1 is set, then a low-to-high transition on Port 17 generates an interrupt request on Priority Level 1.

Port 17 is edge triggered.

---

**Interrupt Enable Register**

<table>
<thead>
<tr>
<th>L7</th>
<th>L6</th>
<th>L5</th>
<th>L4</th>
<th>L3</th>
<th>L2</th>
<th>L1</th>
<th>L0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(5R)</td>
<td>(5W = enable, (6W = disable)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Interrupts are enabled by writing to the Set Interrupts Register (5W). Interrupts are disabled by writing to the Reset Interrupts Register (6W). Each bit set by the Set Interrupts Register (5W) will enable that level interrupt, and each bit set in the Reset Interrupts Register (6W) will disable that level interrupt. The user can determine which interrupts are enabled by reading the Interrupt enable Register (5R).

**Priority Source**

<table>
<thead>
<tr>
<th>Priority</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highest</td>
<td>L0 Timer 1</td>
</tr>
<tr>
<td></td>
<td>L1 Timer 2 or Port Interrupt</td>
</tr>
<tr>
<td></td>
<td>L2 External Interrupt (EXTINT)</td>
</tr>
<tr>
<td></td>
<td>L3 Timer 3 or Timers 3 &amp; 5</td>
</tr>
<tr>
<td></td>
<td>L4 Receiver Interrupt</td>
</tr>
<tr>
<td></td>
<td>L5 Transmitter Interrupt</td>
</tr>
<tr>
<td></td>
<td>L6 Timer 4 or Timers 2 &amp; 4</td>
</tr>
<tr>
<td>Lowest</td>
<td>L7 Timer 5 or Port 2 Handshaking</td>
</tr>
</tbody>
</table>

**Interrupt Address Register**

<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
<th>0</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(6R) Interrupt Level Indication</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reading the interrupt address register transfers an identifier for the currently requested interrupt level on the system data bus. This identifier is the number of the interrupt level multiplied by 4. It can be used by the CPU as an offset address for interrupt handling. Reading the interrupt address register has the same effect as a hardware interrupt acknowledge INTA; it clears the interrupt request pin (INT) and indicates an interrupt acknowledgement to the interrupt controller.

**Receiver and Transmitter Buffer**

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(7R)</td>
<td>(7W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Both the receiver and transmitter in the UART are double buffered. This means that the transmitter and receiver have a shift register and a buffer register. The buffer registers are directly addressable by reading or writing to register seven. After the receiver buffer is full, the RBF bit in the status register is set.
Reading the receive buffer clears the RBF status bit. The transmit buffer should be written to only if the TBE bit in the status register is set. Bytes written to the transmit buffer are held there until the transmit shift register is empty, assuming CTS is low. If the transmit buffer and shift register are empty, writing to the transmit buffer immediately transfers the byte to the transmit shift register. If a serial character length is less than 8 bits, the unused most significant bits are set to zero when reading the receive buffer, and are ignored when writing to the transmit buffer.

Port 1

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(8R)</td>
<td>(8W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Writing to Port 1 sets the data in the Port 1 output latch. Writing to an input pin does not affect the pin, but the data is stored and will be output if the direction of the pin is changed later. If the pin is used as a control signal, the pin will not be affected, but the data is stored. Reading Port 1 transfers the data in Port 1 onto the data bus.

Port 2

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(9R)</td>
<td>(9W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Writing to Port 2 sets the data in the Port 2 output latch. Writing to an input pin does not affect the pin, but it does store the data in the latch. Reading Port 2 puts the input pins onto the bus or the contents of the output latch for output pins.

Timer 1-5

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>(0A&lt;sub&gt;16&lt;/sub&gt;-OE&lt;sub&gt;16&lt;/sub&gt;,R)</td>
<td>(0A&lt;sub&gt;16&lt;/sub&gt;-OE&lt;sub&gt;16&lt;/sub&gt;,W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reading Timer N puts the contents of the timer onto the data bus. If the counter changes while RD is low, the value on the data bus will not change. If two timers are cascaded, reading the high-order byte will cause the low-order byte to be latched. Reading the low-order byte will unlatch them both. Writing to either timer or decascading them also clears the latch condition. Writing to a timer sets the starting value of that timer. If two timers are cascaded, writing to the high-order byte presets the low-order byte to all ones. Loading only the high-order byte with a value of X leads to a count of X * 256 + 255. Timers count down continuously. If the interrupt is enabled, it occurs when the counter changes from 1 to 0.

The timer/counter interrupts are automatically disabled when the interrupt request is generated.

**Status Register**

<table>
<thead>
<tr>
<th>INT</th>
<th>RBF</th>
<th>TBE</th>
<th>TRE</th>
<th>BD</th>
<th>PE</th>
<th>OE</th>
<th>FE</th>
</tr>
</thead>
<tbody>
<tr>
<td>(OF&lt;sub&gt;16&lt;/sub&gt;,R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Reading the status register gates its contents onto the data bus. It holds the operational status of the serial interface as well as the status of the interrupt pin INT. The status register can be read at any time. The flags are stable and well defined at all instants.

**FE — Framing Error, Transmission Mode**

Bit 0 can be used in two modes. Normally, FE indicates framing error which can be changed to transmission mode indication by setting the TME bit in the modification register.

If transmission mode is disabled (in Modification Register), then FE indicates a framing error. A framing error is detected during the first stop bit. The error is reset by reading the Status Register or by a chip reset. A framing error does not inhibit the loading of the Receiver Buffer. If RxD remains low, the receiver will assemble the next character. The false stop bit is treated as the next start bit, and no high-to-low transition on RxD is required to synchronize the receiver.

When the TME bit in the Modification Register is set, FE is used to indicate that the transmitter was active during the reception of a character, thus indicating that the character received was transmitted by its own transmitter. FE is reset when the transmitter is not active during the reception of character. Reading the status register will not reset the FE bit in the transmission mode.

**OE — Overrun Error**

If the user does not read the character in the Receiver Buffer before the next character is received and transferred to this register, then the OE bit is set. The OE flag is set during the reception of the first stop bit and is cleared when the Status Register is read or when a hardware or software reset occurs. The first character received in this case will be lost.
PE — Parity Error

This bit indicates that a parity error has occurred during the reception of a character. A parity error is present if value of the parity bit in the received character is different from the one expected according to command word 2 bits 6 EP. The parity bit is expected and checked only if it is enabled by command word 2 bit 7 PEN.

A parity error is set during the first stop bit and is reset by reading the Status Register or by a chip reset.

BD — Break/Break-In

The BD bit flags whether a break character has been received, or a Break-In condition exists on the transmission line. Command Register 1 Bit 3 (BRKI) enables the Break-In Detect function.

Whenever a break character has been received, Status Register Bit 3 will be set and in addition an interrupt request on Level 4 is generated. The receiver will be idled. It will be started again with the next high-to-low transition at pin RxD.

The break character received will not be loaded into the receiver buffer register.

If Break-In Detection is enabled and a Break-In condition occurs, Status Register Bit 3 will be set and in addition an interrupt request on Level 5 is generated.

The BD status bit will be reset on reading the status register or on a hardware or software reset. For more information on Break/Break-In, refer to the "Serial Asynchronous Communication" section of AP-153 under "Receive Break Detect" and "Break-In Detect."

TRE — Transmit Register Empty

When TRE is set the transmit register is empty and an interrupt request is generated on Level 5 if enabled. When TRE equals 0 the transmit register is in the process of sending data. TRE is set by a chip reset and when the last stop bit has left the transmitter. It is reset when a character is loaded into the Transmitter Register. If CTS is low, the Transmitter Register will be loaded during the transmission of the start bit. If CTS is high at the end of a character, TRE will remain high and no character will be loaded into the Transmitter Register until CTS goes low. If the transmitter was inactive before a character is loaded into the Transmitter Buffer, the Transmitter Register will be empty temporarily while the buffer is full. However, the data in the buffer will be transferred to the transmitter register immediately and TRE will be cleared while TBE is set.

TBE — Transmitter Buffer Empty

TBE indicates the Transmitter Buffer is empty and is ready to accept a character. TBE is set by a chip reset or the transfer of data to the Transmitter Register, and is cleared when a character is written to the transmitter buffer. When TBE is set, an interrupt request is generated on Level 5 if enabled.

RBF — Receiver Buffer Full

RBF is set when the Receiver Buffer has been loaded with a new character during the sampling of the first stop bit. RBF is cleared by reading the receiver buffer or by a chip reset.

INT — Interrupt Pending

The INT bit reflects the state of the INT Pin (Pin 15) and indicates an interrupt is pending. It is reset by INTA or by reading the Interrupt Address Register if only one interrupt is pending and by a chip reset.

FE, OE, PE, RBF, and Break Detect all generate a Level 4 interrupt when the receiver samples the first stop bit. TRE, TBE, and Break-In Detect generate a Level 5 interrupt. TRE generates an interrupt when TBE is set and the Transmitter Register finished transmitting. The Break-In Detect interrupt is issued at the same time as TBE or TRE.

Modification Register

<table>
<thead>
<tr>
<th>0</th>
<th>RS4</th>
<th>RS3</th>
<th>RS2</th>
<th>RS1</th>
<th>RS0</th>
<th>TME</th>
<th>DSC</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(OF, W)</td>
</tr>
</tbody>
</table>

DSC — Disable Start Bit Check

DSC disables the receiver's start bit check. In this state the receiver will not be reset if RxD is not low at the center of the start bit.

TME — Transmission Mode Enable

TME enables transmission mode and disables framing error detection. For information on transmission mode see the description of the framing error bit in the Status Register.

RS0, RS1, RS2, RS3, RS4 — Receiver Sample Time

The number in RSn alters when the receiver samples RxD. The receiver sample time can be modified only if the receiver is not clocked by RxC.
NOTE:
The modification register cannot be read. Reading from address 0FH, 0808: 1EH gates the contents of the status register onto the data bus.

A hardware reset (reset, Pin 12) resets all modification register bits to 0, i.e.:
• The start bit check is enabled.
• Status Register Bit 0 (FE) indicates framing error.
• The sampling time of the serial receiver is the bit center.

A software reset (Command Word 3, RST) does not affect the modification register.

**Hardware Reset**

A reset signal on pin RESET (HIGH level) forces the device 8256 into a well-defined initial state. This state is characterized as follows:

1. Command registers 1, 2 and 3, mode register, Port 1 control register, and modification register are reset. Thus, all bits of the parallel interface are set to be inputs and event counters/timers are configured as independent 8-bit timers.

2. Status register bits are reset with the exception of bits 4 and 5. Bits 4 and 5 are set indicating that both transmitter register and transmitter buffer register are empty.

3. The interrupt mask, interrupt request, and interrupt service register bits are reset and disable all requests. As a consequence, interrupt signal INT IS INACTIVE (LOW).

4. The transmit data output is set to the marking state (HIGH) and the receiver section is disabled until it is enabled by Command Register 3 Bit 6.

5. The start bit will be checked at sampling time. The receiver will return to start bit search mode if input RxD is not LOW at this time.

6. Status Register Bit 0 implies framing error.

7. The receiver samples input RxD at bit center.

Reset has no effect on the contents of receiver buffer register, transmitter buffer register, the intermediate latches of parallel ports, and event counters/timers, respectively.

<table>
<thead>
<tr>
<th>RS4</th>
<th>RS3</th>
<th>RS2</th>
<th>RS1</th>
<th>RS0</th>
<th>Point of time between start of bit and end of bit measured in steps of 1/32 bit length</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 (Start of Bit)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>13</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>14</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>15</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>16 (Bit center)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>17</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>18</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>19</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>20</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>21</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>22</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>23</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>24</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>25</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>26</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>27</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>28</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>29</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>30</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>31</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>32 (End of Bit)</td>
</tr>
</tbody>
</table>
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature −65°C to −150°C
Voltage On Any Pin With Respect to ground −0.5V to −7V
Power Dissipation 1 Watt

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_CC= +5.0V ± 10%)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>−0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>V_CC+0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td></td>
<td>I_OH= 2.5 mA</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td></td>
<td>I_OH= −400 μA</td>
</tr>
<tr>
<td>IL</td>
<td>Input Leakage</td>
<td>10</td>
<td>μA</td>
<td>V_IN=V_CC</td>
<td></td>
</tr>
<tr>
<td>ILO</td>
<td>Output Leakage</td>
<td>10</td>
<td>μA</td>
<td>V_OUT=V_CC</td>
<td></td>
</tr>
<tr>
<td>ICC</td>
<td>V_CC Supply Current</td>
<td>160</td>
<td>mA</td>
<td>V_OUT=0.45V</td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE (T_A = 25°C, V_CC= GND = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cin</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td>f_c = 1 MHz</td>
</tr>
<tr>
<td>CIO</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td>Unmeasured pins returned to VSS</td>
</tr>
</tbody>
</table>
### A.C. CHARACTERISTICS

\(T_A = 0\,^\circ\text{C} \text{ to } 70\,^\circ\text{C}, \ V_{cc} = +5.0\,\text{V} \pm 10\%, \ \text{GND} = 0\,\text{V}\)

**BUS PARAMETERS**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8256AH</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
</tr>
<tr>
<td>tLL</td>
<td>ALE Pulse Width</td>
<td>70</td>
</tr>
<tr>
<td>tCSL</td>
<td>CS to ALE Setup Time</td>
<td>0</td>
</tr>
<tr>
<td>tAL</td>
<td>Address to ALE Setup Time</td>
<td>20</td>
</tr>
<tr>
<td>tLA</td>
<td>Address Hold Time After ALE</td>
<td>30</td>
</tr>
<tr>
<td>tLC</td>
<td>ALE to RD/WR</td>
<td>20</td>
</tr>
<tr>
<td>tCC</td>
<td>RD, WR, INTA Pulse Width</td>
<td>200</td>
</tr>
<tr>
<td>tRD</td>
<td>Data Valid from RD (1)</td>
<td>150</td>
</tr>
<tr>
<td>tDF</td>
<td>Data Float After RD (2)</td>
<td>70</td>
</tr>
<tr>
<td>tDW</td>
<td>Data Valid to WR</td>
<td>200</td>
</tr>
<tr>
<td>tWD</td>
<td>Data Valid After WR</td>
<td>50</td>
</tr>
<tr>
<td>tCL</td>
<td>RD/WR Control to Latch Enable</td>
<td>25</td>
</tr>
<tr>
<td>tLDR</td>
<td>ALE to Data Valid</td>
<td>180</td>
</tr>
<tr>
<td>tRST</td>
<td>Reset Pulse Width</td>
<td>500</td>
</tr>
<tr>
<td>tRV</td>
<td>Recovery Time Between RD/WR</td>
<td>500</td>
</tr>
</tbody>
</table>

**TIMER/COUNTER PARAMETERS**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>825AH</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
</tr>
<tr>
<td>tCPI</td>
<td>Counter Input Cycle Time (P12, P13)</td>
<td>2.2</td>
</tr>
<tr>
<td>tCPWH</td>
<td>Counter Input Pulse Width High</td>
<td>1.1</td>
</tr>
<tr>
<td>tCPWL</td>
<td>Counter Input Pulse Width Low</td>
<td>1.1</td>
</tr>
<tr>
<td>tTPI</td>
<td>Counter Input† to INT† at Terminal Count</td>
<td>2.5</td>
</tr>
<tr>
<td>tTHI</td>
<td>LOAD Pulse High Time Counter 5</td>
<td>1.1</td>
</tr>
<tr>
<td>tTIL</td>
<td>LOAD Pulse Low Time Counter 5</td>
<td>1.1</td>
</tr>
<tr>
<td>tPP</td>
<td>Counter 5 Load Before Next Clock Pulse on P13</td>
<td>1.1</td>
</tr>
<tr>
<td>tCR</td>
<td>External Count Clock† to RD† to Ensure Clock is Reflected in Count</td>
<td>2.2</td>
</tr>
<tr>
<td>tRC</td>
<td>RD† to External Count Clock† to Ensure Clock is not Reflected in Count</td>
<td>0</td>
</tr>
<tr>
<td>tCW</td>
<td>External Count Clock† to WR† to Ensure Count Written is Not Decremented</td>
<td>2.2</td>
</tr>
<tr>
<td>tWC</td>
<td>WR† to External Count Clock to Ensure Count Written is Decremented</td>
<td>0</td>
</tr>
</tbody>
</table>

**INTERRUPT PARAMETERS**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>825AH</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
</tr>
<tr>
<td>tDEX</td>
<td>EXTINT† to INT†</td>
<td>200</td>
</tr>
<tr>
<td>tDPI</td>
<td>Interrupt request on P17† to INT†</td>
<td>2tCY + 500</td>
</tr>
<tr>
<td>tPI</td>
<td>Pulse Width of Interrupt Request on P17</td>
<td>tCY + 100</td>
</tr>
<tr>
<td>tHEA</td>
<td>INT† or RD† to EXTINT†</td>
<td>30</td>
</tr>
<tr>
<td>tHIA</td>
<td>INT† or RD† to INT†</td>
<td>300</td>
</tr>
</tbody>
</table>
# A.C. CHARACTERISTICS (continued)

## SERIAL INTERFACE AND CLOCK PARAMETERS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8256AH</th>
<th></th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td></td>
</tr>
<tr>
<td>tCY</td>
<td>Clock Period</td>
<td>195</td>
<td>10,000</td>
<td>ns</td>
</tr>
<tr>
<td>tCLKH</td>
<td>Clock High Pulse Width</td>
<td>65</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tCLKL</td>
<td>Clock Low Pulse Width</td>
<td>65</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tR</td>
<td>Clock Rise Time</td>
<td></td>
<td>30</td>
<td>µs</td>
</tr>
<tr>
<td>tF</td>
<td>Clock Fall Time</td>
<td></td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>tSCY</td>
<td>Serial Clock Period (4)</td>
<td>975</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tSPD</td>
<td>Serial Clock High (4)</td>
<td>350</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tSPW</td>
<td>Serial Clock Low (4)</td>
<td>350</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tSTD</td>
<td>Internal Status Update Delay From Center of</td>
<td></td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>Stop Bit (5)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDTX</td>
<td>TxC to TxD Data Valid</td>
<td></td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>tRBF</td>
<td>INT Delay From Center of First Stop Bit</td>
<td></td>
<td>2tCY +500</td>
<td>ns</td>
</tr>
<tr>
<td>tTBE</td>
<td>INT Delay From Falling Edge of Transmit Clock</td>
<td></td>
<td>2tCY +500</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>at end of Start Bit</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tCTS</td>
<td>Pulse Width for Single Character Transmission</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## PARALLEL I/O PORT PARAMETERS

| tWP    | WR † to P1/P2 Data Valid                      |        | 0      | ns    |
| tPR    | P1/P2 Data Stable Before RD † (7)             |        | 300    | ns    |
| tRP    | P1/P2 Data Hold Time                          |        | 50     | ns    |
| tAK    | ACK Pulse Width                               |        | 150    | ns    |
| tST    | Strobe Pulse Width                            |        | tSIB   | ns    |
| tPS    | Data Setup to STB †                           |        | 50     | ns    |
| tPH    | Data Hold After STB †                         |        | 50     | ns    |
| tWOB   | WR † to OBF †                                 |        | 250    | ns    |
| tAOB   | ACK † to OBF †                                |        | 250    | ns    |
| tSIB   | STB † to IBF †                                |        | 250    | ns    |
| tRI    | RD † to IBF †                                 |        | 250    | ns    |
| tSIT   | STB † to INT †                                |        | 2tCY + 500 | ns |
| tAIT   | ACK † to INT †                                |        | 2tCY + 500 | ns |
| tAED   | OBF † to ACK † Delay                         |        | 0      | ns    |

## NOTES:

1. $C_L = pF$ all outputs.
2. Measured from logic "one" or "zero" to 1.5V at $C_L = 150$ pF.
3. P12, P13 are external clock inputs.
4. Note that RxC may be used as an input only in 1X mode, otherwise it will be an output.
5. The center of the Stop Bit will be the receiver sample time, as programmed by the modification register.
6. 1/16th bit length for 32X, 64X; 100 ns for 1X.
7. To ensure tRD spec is met.
WAVEFORMS

A.C. TESTING INPUT, OUTPUT WAVEFORM

INPUT/OUTPUT

2.4

2.0

TEST POINTS

2.0

0.8

0.8

NOTES:

A.C. testing: inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0".

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

\[ C_L = 150 \text{ pF} \]

NOTES:

\[ C_L = 150 \text{ pF} \]

\[ C_L \] includes jig capacitance

SYSTEM CLOCK

WRITE CYCLE

READ CYCLE

DATA

WR

A_0-3

CS

ALE

DB_0-7

ADDRESS

ADDRESS

\[ \text{t}_{\text{AL}} \]

\[ \text{t}_{\text{LA}} \]

\[ \text{t}_{\text{CSL}} \]

\[ \text{t}_{\text{L}_1} \]

\[ \text{t}_{\text{CL}} \]

\[ \text{t}_{\text{LD}} \]

\[ \text{t}_{\text{RD}} \]

\[ \text{t}_{\text{DF}} \]
WAVEFORMS (Continued)

PARALLEL PORT HANDSHAKING - INPUT MODE

PARALLEL PORT HANDSHAKING - OUTPUT MODE
COUNT PULSE TIMINGS

P12 - P13 (COUNTER INPUT)

INT

LOADING TIMER (OR CASCADED COUNTER/TIMER 3 AND 5)

P13 (COUNTER INPUT)
P15 (COUNTER INPUT)

INT

TRIGGER PULSE FOR TIMER 5 (CASCADED EVENT COUNTER/TIMER 3 AND 5)

P15 (TRIGGER INPUT)

COUNTER TIMER TIMING

EXTERNAL CLOCK (P12, P13)

RD

WR

OUTPUT FROM PORT 1 AND PORT 2

DB0-7

A0-3

WR

OUTPUT P10-17, P20-27
INPUT FROM PORT 1 AND PORT 2

INPUT
P10-17, P20-27

RD

DB0-7
A0-3

DATA VALID

INTERRUPT TIMING

INTERRUPT FROM
P17

EXTINT

INT

INTA OR RD

DB0-7
A0-3

DATA

CTS FOR SINGLE CHARACTER TRANSMISSION

CTS

RESET TIMING

RESET

EXTERNAL BAUD RATE CLOCK FOR SERIAL INTERFACE

TxC
(64X AND 32 BAUD RATE INPUT)

6-399
TRANSMITTER AND RECEIVER CLOCK FROM INTERNAL CLOCK SOURCE

\[ \overline{TXC}, \overline{RXC} \]
(OUTPUT)

\[ T_{\text{CCY}} = \frac{1}{\text{BAUD RATE}} \]

TRANSMISSION OF CHARACTERS ON SERIAL INTERFACE

NOTES:
1. Load transmitter buffer register.
2. Transmitter buffer register is empty.
3. Transmitter register is empty.
4. Character format for this example: 7 Data Bits with Parity Bit and 2 Stop Bits.
5. Loading of transmitter buffer register must be complete before CTS goes low.
6. Interrupt due to transmitter buffer register empty.
7. Interrupt due to transmitter register empty.

No Status bits are altered when RD is active.

DATA BIT OUTPUT ON SERIAL INTERFACE

\[ T_{\text{CCY}} = \frac{1}{\text{BAUD RATE INPUT}} \]

\[ T_{\text{DTX}} \]

\[ T_{\text{DTX}} \]

\[ \overline{TxD} \]
CONTINUOUS RECEPTION OF CHARACTERS ON SERIAL INTERFACE WITHOUT ERROR CONDITION

NOTES:
1. Character format for this example: 6 data bits with parity bit and one stop bit.
2. Set or reset bit 6 of command register 3 (enable receiver).
3. Receiver buffer located.
4. Read receiver buffer register.

ERROR CONDITIONS DURING RECEPTION OF CHARACTERS ON THE SERIAL INTERFACE

NOTES:
1. Character format for this example: 6 data bits without parity and one stop bit.
2. Receiver buffer register loaded.
3. Overrun error.
4. Framing error.
5. Interrupt from receiver buffer register loading.
6. Interrupt from overrun error.
7. Interrupt from framing error and loading receiver buffer register.

No status bits are altered when RD is active.
8279/8279-5
PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE

- Simultaneous Keyboard Display Operations
- Scanned Keyboard Mode
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with Contact Debounce
- Dual 8- or 16-Numerical Display

- Single 16-Character Display
- Right or Left Entry 16-Byte Display RAM
- Mode Programmable from CPU
- Programmable Scan Timing
- Interrupt Output on Key Entry
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with Intel® microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU.

The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has 16x8 display RAM which can be organized into dual 16x4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator, and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.

---

**Figure 1. Logic Symbol**

**Figure 2. Pin Configuration**
HARDWARE DESCRIPTION
The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Table 1. Pin Descriptions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DB0-DB7</td>
<td>8</td>
<td>Bi-directional data bus: All data and commands between the CPU and the 8279 are transmitted on these lines.</td>
</tr>
<tr>
<td>CLK</td>
<td>1</td>
<td>Clock: Clock from system used to generate internal timing.</td>
</tr>
<tr>
<td>RESET</td>
<td>1</td>
<td>Reset: A high signal on this pin resets the 8279. After being reset the 8279 is placed in the following mode: 1) 16 8-bit character display — left entry. 2) Encoded scan keyboard— 2 key lockout. Along with this the program clock prescaler is set to 31.</td>
</tr>
<tr>
<td>CS</td>
<td>1</td>
<td>Chip Select: A low on this pin enables the interface functions to receive or transmit.</td>
</tr>
<tr>
<td>A0</td>
<td>1</td>
<td>Buffer Address: A high on this line indicates the signals in or out are interpreted as a command or status. A low indicates that they are data.</td>
</tr>
<tr>
<td>RD, WR</td>
<td>2</td>
<td>Input/Output Read and Write: These signals enable the data buffers to either send data to the external bus or receive it from the external bus.</td>
</tr>
<tr>
<td>IRQ</td>
<td>1</td>
<td>Interrupt Request: In a keyboard mode, the interrupt line is high when there is data in the FIFO/Sensor RAM. The interrupt line goes low with each FIFO/Sensor RAM read and returns high if there is still information in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a sensor is detected.</td>
</tr>
<tr>
<td>VSS, VCC</td>
<td>2</td>
<td>Ground and power supply pins.</td>
</tr>
<tr>
<td>SL0-SL3</td>
<td>4</td>
<td>Scan Lines: Scan lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either encoded (1 of 16) or decoded (1 of 4).</td>
</tr>
<tr>
<td>RL0-RL7</td>
<td>8</td>
<td>Return Line: Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.</td>
</tr>
</tbody>
</table>

FUNCTIONAL DESCRIPTION

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8-bit microprocessors.

The 8279 has two sections: keyboard and display. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.

The 8279 is designed to directly connect to the microprocessor bus. The CPU can program all operating modes for the 8279. These modes include:

SHIFT 1 Shift: The shift input status is stored along with the key position on key closure in the Scanned Keyboard modes. It has an active internal pullup to keep it high until a switch closure pulls it low.

CNTL/STB 1 Control/Strobed Input Mode: For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode. (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low.

OUT A0–OUT A3 4 Outputs: These two ports are the outputs for the 16 x 4 display refresh registers. The data from these outputs is synchronized to the scan lines (SL0–SL3) for multiplexed digit displays. The two 4 bit ports may be blanked independently. These two ports may also be considered as one 8-bit port.

BD 1 Blank Display: This output is used to blank the display during digit switching or by a display blanking command.
Input Modes

- Scanned Keyboard — with encoded (8 x 8 key keyboard) or decoded (4 x 8 key keyboard) scan lines. A key depression generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key lockout or N-key rollover.
- Scanned Sensor Matrix — with encoded (8 x 8 matrix switches) or decoded (4 x 8 matrix switches) scan lines. Key status (open or closed) stored in RAM addressable by CPU.
- Strobed Input — Data on return lines during control line strobe is transferred to FIFO.

Output Modes

- 8 or 16 character multiplexed displays that can be organized as dual 4-bit or single 8-bit (B0 = D0, A3 = D7).
- Right entry or left entry display formats.

Other features of the 8279 include:
- Mode programming from the CPU.
- Clock Prescaler
- Interrupt output to signal CPU when there is keyboard or sensor data available.
- An 8 byte FIFO to store keyboard information
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU

PRINCIPLES OF OPERATION

The following is a description of the major elements of the 8279 Programmable Keyboard/Display Interface device. Refer to the block diagram in Figure 3.

I/O Control and Data Buffers

The I/O control section uses the CS, A0, RD and WR lines to control data flow to and from the various internal registers and buffers. All data flow to and from the 8279 is enabled by CS. The character of the information, given or desired by the CPU, is identified by A0. A logic one means the information is a command or status. A logic zero means the information is data. RD and WR determine the direction of data flow through the Data Buffers. The Data Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected (CS = 1), the devices are in a high impedance state. The drivers input during WR • CS and output during RD • CS.

Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with A0 = 1 and then sending a WR. The command is latched on the rising edge of WR.
The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a \( N \) prescaler that can be programmed to yield an internal frequency of 100 kHz which gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

**Scan Counter**

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the keyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan, is the display. This means that only the first 4 characters in the Display RAM are displayed.

In the encoded mode, the scan lines are active high outputs. In the decoded mode, the scan lines are active low outputs.

**Return Buffers and Keyboard Debounce and Control**

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix mode, the contents of the return lines are directly transferred to the display. In the decoded mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB pulse.

**FIFO/Sensor RAM and Status**

This block is a dual function 8 x 8 RAM in Keyboard or Strobed Input modes. It is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an RD with CS low and \( A_0 \) high. The status logic also provides an IRQ signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of the Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, IRQ is high if a change in a sensor is detected.

**Display Address Registers and Display RAM**

The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display RAM can be directly read by the CPU after the correct mode and address is set. The addresses for the A and B nibbles are automatically updated by the 8279 to match data entry by the CPU. The A and B nibbles can be entered independently or as one word, according to the mode that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

**SOFTWARE OPERATION**

**8279 commands**

The following commands program the 8279 operating modes. The commands are sent on the Data Bus with \( A_0 \) low and \( A_0 \) high and are loaded to the 8279 on the rising edge of WR.

**Keyboard/Display Mode Set**

<table>
<thead>
<tr>
<th>Code</th>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>000D</td>
<td>KKK</td>
<td></td>
</tr>
</tbody>
</table>

Where DD is the Display Mode and KKK is the Keyboard Mode.

**DD**

- 0 0 8 8-bit character display — Left entry
- 0 1 16 8-bit character display — Left entry
- 1 0 8 8-bit character display — Right entry
- 1 1 16 8-bit character display — Right entry

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

**K KK**

- 0 0 0 Encoded Scan Keyboard — 2 Key Lockout
- 0 0 1 Decoded Scan Keyboard — 2-Key Lockout
- 0 1 0 Encoded Scan Keyboard — N-Key Rollover
- 0 1 1 Decoded Scan Keyboard — N-Key Rollover
- 1 0 0 Encoded Scan Sensor Matrix
- 1 0 1 Decoded Scan Sensor Matrix
- 1 1 0 Strobed Input, Encoded Display Scan
- 1 1 1 Strobed Input, Decoded Display Scan

**Program Clock**

<table>
<thead>
<tr>
<th>Code</th>
<th>PPPPP</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>P</td>
</tr>
</tbody>
</table>

All timing and multiplexing signals for the 8279 are generated by an internal prescaler. This prescaler divides the external clock (pin 3) by a programmable integer. Bits PPPPP determine the value of this integer which ranges from 2 to 31. Choosing a divisor that yields 100 kHz will give the specified scan and debounce times. For instance, if Pin 3 of the 8279 is being clocked by a 2 MHz signal, PPPPP should be set to 10100 to divide the clock by 20 to yield the proper 100 kHz operating frequency.

**Read FIFO/Sensor RAM**

<table>
<thead>
<tr>
<th>Code</th>
<th>X</th>
</tr>
</thead>
<tbody>
<tr>
<td>010</td>
<td>A</td>
</tr>
</tbody>
</table>

The CPU sets up the 8279 for a read of the FIFO/Sensor RAM by first writing this command. In the Scan Key-
board Mode, the Auto-Increment flag (AI) and the RAM address bits (AAA) are irrelevant. The 8279 will automatically drive the data bus for each subsequent read (Ao = 0) in the same sequence in which the data first entered the FIFO. All subsequent reads will be from the FIFO until another command is issued.

In the Sensor Matrix Mode, the RAM address bits AAA select one of the 8 rows of the Sensor RAM. If the AI flag is set (AI = 1), each successive read will be from the subsequent row of the sensor RAM.

**Read Display RAM**

Code: \[ 011AIAAAA \]

The CPU sets up the 8279 for a read of the Display RAM by first writing this command. The address bits AAAA select one of the 16 rows of the Display RAM. If the AI flag is set (AI = 1), this row address will be incremented after each following read or write to the Display RAM. Since the same counter is used for both reading and writing, this command sets the next read or write address and the sense of the Auto-Increment mode for both operations.

**Write Display RAM**

Code: \[ 100AIAAAA \]

The CPU sets up the 8279 for a write to the Display RAM by first writing this command. After writing the command with Ao = 1, all subsequent writes with Ao = 0 will be to the Display RAM. The addressing and Auto-Increment functions are identical to those for the Read Display RAM. However, this command does not affect the source of subsequent Data Reads; the CPU will read from whichever RAM (Display or FIFO/Sensor) which was last specified. If, indeed, the Display RAM was last specified, the Write Display RAM will, nevertheless, change the next Read location.

**Display Write Inhibit/Blanking**

Code: \[ 101X11W1WBBL \]

The IW Bits can be used to mask nibble A and nibble B in applications requiring separate 4-bit display ports. By setting the IW flag (IW = 1) for one of the ports, the port becomes marked so that entries to the Display RAM from the CPU do not affect that port. Thus, if each nibble is input to a BCD decoder, the CPU may write a digit to the Display RAM without affecting the other digit being displayed. It is important to note that bit B0 corresponds to bit D0 on the CPU bus, and that bit A3 corresponds to bit D7.

If the user wishes to blank the display, the BL flags are available for each nibble. The last Clear command issued determines the code to be used as a “blank.” This code defaults to all zeros after a reset. Note that both BL flags must be set to blank a display formatted with a single 8-bit port.

**Clear**

Code: \[ 110CD\underline{CD}C\underline{CD}CFCA \]

The CD bits are available in this command to clear all rows of the Display RAM to a selectable blanking code as follows:

\[
\begin{array}{c|c}
0 X & \text{All Zeros (X = Don’t Care)} \\
1 0 & \text{AB = Hex 20 (0010 0000)} \\
1 1 & \text{All Ones} \\
\end{array}
\]

Enable clear display when = 1 (or by CA = 1)

During the time the Display RAM is being cleared (~160 μs), it may not be written to. The most significant bit of the FIFO status word is set during this time. When the Display RAM becomes available again, it automatically resets.

If the CF bit is asserted (CF = 1), the FIFO status is cleared and the interrupt output line is reset. Also, the Sensor RAM pointer is set to row 0.

CFA, the Clear All bit, has the combined effect of CD and CF; it uses the CD clearing code on the Display RAM and also clears FIFO status. Furthermore, it resynchronizes the internal timing chain.

**End Interrupt/Error Mode Set**

Code: \[ 111EXXX \]

X = Don’t care.

For the sensor matrix modes this command lowers the IRQ line and enables further writing into RAM. (The IRQ line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset.)

For the N-key rollover mode — if the E bit is programmed to “1” the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

**Status Word**

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when Ao is high and CS and RD are low. See Interface Considerations for more detail on status word.

**Data Read**

Data is read when Ao, CS and RD are all low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of RD will cause the address of the RAM being read to be incremented if the Auto-Increment flag is set. FIFO reads always increment (if no error occurs) independent of AI.

**Data Write**

Data that is written with Ao, CS and WR low is always written to the Display RAM. The address is specified by the latest Read Display or Write Display command. Auto-Incrementing on the rising edge of WR occurs if AI set by the latest display command.
INTERFACE CONSIDERATIONS

Scanned Keyboard Mode, 2-Key Lockout

There are three possible combinations of conditions that can occur during debounce scanning. When a key is depressed, the debounce logic is set. Other depressed keys are looked for during the next two scans. If none are encountered, it is a single key depression and the key position is entered into the FIFO along with the status of CNTL and SHIFT lines. If the FIFO was empty, IRQ will be set to signal the CPU that there is an entry in the FIFO. If the FIFO was full, the key will not be entered and the error flag will be set. If another closed switch is encountered, no entry to the FIFO can occur. If all other keys are released before this one, then it will be entered to the FIFO. If this key is released before any other, it will be entirely ignored. A key is entered to the FIFO only once per depression, no matter how many keys were pressed along with it or in what order they were released. If two keys are depressed within the debounce cycle, it is a simultaneous depression. Neither key will be recognized until one key remains depressed alone. The last key will be treated as a single key depression.

Scanned Keyboard Mode, N-Key Rollover

With N-key Rollover each key depression is treated independently from all others. When a key is depressed, the debounce circuit waits 2 keyboard scans and then checks to see if the key is still down. If it is, the key is entered into the FIFO. Any number of keys can be depressed and another can be recognized and entered into the FIFO. If a simultaneous depression occurs, the keys are recognized and entered according to the order the keyboard scan found them.

Scanned Keyboard — Special Error Modes

For N-key rollover mode the user can program a special error mode. This is done by the "End Interrupt/Error Mode Set" command. The debounce cycle and key-validity check are as in normal N-key mode. If during a single debounce cycle, two keys are found depressed, this is considered a simultaneous multiple depression, and sets an error flag. This flag will prevent any further writing into the FIFO and will set interrupt (if not yet set). The error flag could be read in this mode by reading the FIFO STATUS word. (See "FIFO STATUS" for further details.) The error flag is reset by sending the normal CLEAR command with CF = 1.

Sensor Matrix Mode

In Sensor Matrix mode, the debounce logic is inhibited. The status of the sensor switch is inputted directly to the Sensor RAM. In this way the Sensor RAM keeps an image of the state of the switches in the sensor matrix. Although debouncing is not provided, this mode has the advantage that the CPU knows how long the sensor was closed and when it was released. A keyboard mode can only indicate a validated closure. To make the software easier, the designer should functionally group the sensors by row since this is the format in which the CPU will read them. The IRQ line goes high if any sensor value change is detected at the end of a sensor matrix scan. The IRQ line is cleared by the first data read operation if the Auto-Increment flag is set to zero, or by the End Interrupt command if the Auto-Increment flag is set to one.

Note: Multiple changes in the matrix Addressed by (SLo-3 = 0) may cause multiple interrupts. (SLo = 0 in the Decoded Mode). Reset may cause the 8279 to see multiple changes.

Data Format

In the Scanned Keyboard mode, the character entered into the FIFO corresponds to the position of the switch in the keyboard plus the status of the CNTL and SHIFT lines (non-inverted). CNTL is the MSB of the character and SHIFT is the next most significant bit. The next three bits are from the scan counter and indicate the row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.

### SCANNED KEYBOARD DATA FORMAT

<table>
<thead>
<tr>
<th>MSB</th>
<th>CNTL</th>
<th>SHIFT</th>
<th>SCAN</th>
<th>LSB</th>
</tr>
</thead>
</table>

In Sensor Matrix mode, the data on the return lines is entered directly in the row of the Sensor RAM that corresponds to the row in the matrix being scanned. Therefore, each switch position maps directly to a Sensor RAM position. The SHIFT and CNTL inputs are ignored in this mode. Note that switches are not necessarily the only thing that can be connected to the return lines in this mode. Any logic that can be triggered by the scan lines can enter data to the return line inputs. Eight multiplexed input ports could be tied to the return lines and scanned by the 8279.

### SENSOR MATRIX DATA FORMAT

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>RL7</td>
<td>RL6</td>
</tr>
</tbody>
</table>

In Strobed Input mode, the data is also entered to the FIFO from the return lines. The data is entered by the rising edge of a CNTL/STB line pulse. Data can come from another encoded keyboard or simple switch matrix. The return lines can also be used as a general purpose strobed input.

### DISPLAY

#### Left Entry

Left Entry mode is the simplest display format in that each display position directly corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 (or address 7 in 8 character display) is the right most display character. Entering characters from position zero causes the display to fill from the left. The 17th (9th) character is entered back in the left most position and filling again proceeds from there.
### Right Entry

Right entry is the method used by most electronic calculators. The first entry is placed in the right most display character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.

<table>
<thead>
<tr>
<th>Entry</th>
<th>Address</th>
<th>Display</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st</td>
<td>1 14 15</td>
<td></td>
</tr>
<tr>
<td>2nd</td>
<td>1 2</td>
<td></td>
</tr>
<tr>
<td>16th</td>
<td>1 2</td>
<td></td>
</tr>
<tr>
<td>17th</td>
<td>17 2</td>
<td></td>
</tr>
<tr>
<td>18th</td>
<td>17 18</td>
<td></td>
</tr>
</tbody>
</table>

**LEFT ENTRY MODE (AUTO INCREMENT)**

In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Left Entry except if the address sequence is interrupted:

<table>
<thead>
<tr>
<th>Entry</th>
<th>Address</th>
<th>Display</th>
</tr>
</thead>
<tbody>
<tr>
<td>1st</td>
<td>1 14 15</td>
<td></td>
</tr>
<tr>
<td>2nd</td>
<td>1 2</td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>10010101</td>
<td></td>
</tr>
<tr>
<td>3rd</td>
<td>1 2 3</td>
<td></td>
</tr>
<tr>
<td>4th</td>
<td>1 2 3</td>
<td></td>
</tr>
</tbody>
</table>

**RIGHT ENTRY MODE (AUTO INCREMENT)**

Starting at an arbitrary location operates as shown below:

<table>
<thead>
<tr>
<th>Entry</th>
<th>Address</th>
<th>Display</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 2 3 4 5 6 7</td>
<td>0 1 2 3 4 5 6 7</td>
<td>Display</td>
</tr>
</tbody>
</table>

Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended.

### Auto Increment

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Auto Increment mode has no undesirable side effects and the result is predictable:
Entry appears to be from the initial entry point.

8/16 Character Display Format

If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms scan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).

G. FIFO Status

FIFO status is used in the Keyboard and Strobed input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO.

The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation.

In a Sensor Matrix mode, a bit is set in the FIFO status word to indicate that at least one sensor closure indication is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error flag and serves as an indication to whether a simultaneous multiple closure error has occurred.

---

Figure 4. System Block Diagram

*Do not drive the keyboard decoder with the MSB of the scan lines.
**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature .......................... 0°C to 70°C
Storage Temperature .......................... -65°C to 125°C
Voltage on any Pin with Respect to Ground .............. -0.5V to +7V
Power Dissipation .................................. 1 Watt

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS**  \([T_A = 0°C to 70°C, V_{SS} = 0V, (NOTE 3)]\)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter ..................................................</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{IL1})</td>
<td>Input Low Voltage for Return Lines .........................</td>
<td>-0.5</td>
<td>1.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{IL2})</td>
<td>Input Low Voltage for All Others ........................</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{IH1})</td>
<td>Input High Voltage for Return Lines ........................</td>
<td>2.2</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{IH2})</td>
<td>Input High Voltage for All Others ........................</td>
<td>2.0</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{OL})</td>
<td>Output Low Voltage .........................................</td>
<td></td>
<td>0.45</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{OH1})</td>
<td>Output High Voltage on Interrupt Line ........................</td>
<td>3.5</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{OH2})</td>
<td>Other Outputs ..............................................</td>
<td>2.4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_{IL1})</td>
<td>Input Current on Shift, Control and Return Lines .............</td>
<td>+10</td>
<td></td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>(I_{IL2})</td>
<td>Input Leakage Current on All Others ........................</td>
<td>±10</td>
<td></td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>(I_{OFL})</td>
<td>Output Float Leakage ........................................</td>
<td>±10</td>
<td></td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>(I_{CC})</td>
<td>Power Supply Current .......................................</td>
<td>120</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

**CAPACITANCE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(C_{IN})</td>
<td>Input Capacitance</td>
<td>5</td>
<td>10</td>
<td>pF</td>
<td>(f_C = 1 \text{ MHz Unmeasured pins returned to } V_{SS})</td>
</tr>
<tr>
<td>(C_{OUT})</td>
<td>Output Capacitance</td>
<td>10</td>
<td>20</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>

**A.C. CHARACTERISTICS**  \([T_A = 0°C to 70°C, V_{SS} = 0V, (Note 3)]\)*

**Bus Parameters**

**READ CYCLE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter ..................................................</th>
<th>(8279) Min.</th>
<th>Max.</th>
<th>(8279-5) Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AR})</td>
<td>Address Stable Before READ ..................................</td>
<td>50</td>
<td>0</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(t_{RA})</td>
<td>Address Hold Time for READ ..................................</td>
<td>5</td>
<td>0</td>
<td>0</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(t_{RR})</td>
<td>READ Pulse Width ............................................</td>
<td>420</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(t_{RD}[4])</td>
<td>Data Delay from READ .......................................</td>
<td>300</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(t_{AD}[4])</td>
<td>Address to Data Valid ......................................</td>
<td>450</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(t_{DF})</td>
<td>READ to Data Floating .....................................</td>
<td>10</td>
<td>100</td>
<td>10</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>(t_{RCY})</td>
<td>Read Cycle Time ............................................</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
</tbody>
</table>

6-410
A.C. CHARACTERISTICS (Continued)

WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8279 Min.</th>
<th>8279 Max.</th>
<th>8279-5 Min.</th>
<th>8279-5 Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAW</td>
<td>Address Stable Before WRITE</td>
<td>50</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWA</td>
<td>Address Hold Time for WRITE</td>
<td>20</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWW</td>
<td>WRITE Pulse Width</td>
<td>400</td>
<td>250</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tDW</td>
<td>Data Set Up Time for WRITE</td>
<td>300</td>
<td>250</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWD</td>
<td>Data Hold Time for WRITE</td>
<td>40</td>
<td>150</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tWCY</td>
<td>Write Cycle Time</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td>(\mu)s</td>
</tr>
</tbody>
</table>

OTHER TIMINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8279 Min.</th>
<th>8279 Max.</th>
<th>8279-5 Min.</th>
<th>8279-5 Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>t(_\phi)W</td>
<td>Clock Pulse Width</td>
<td>230</td>
<td>120</td>
<td></td>
<td></td>
<td>nsec</td>
</tr>
<tr>
<td>t(_\phi)V</td>
<td>Clock Period</td>
<td>500</td>
<td>320</td>
<td></td>
<td></td>
<td>nsec</td>
</tr>
</tbody>
</table>

Keyboard Scan Time .......................... 5.1 msec
Keyboard Debounce Time ....................... 10.3 msec
Key Scan Time .............................. 80 \(\mu\)sec
Display Scan Time .......................... 10.3 msec

Digit-on Time ............................... 480 \(\mu\)sec
Blanking Time ............................... 160 \(\mu\)sec
Internal Clock Cycle\(^4\) .................. 10 \(\mu\)sec

NOTES:
1. 8279, \(I_{OL} = 1.6\)mA; 8279-5, \(I_{OL} = 2.2\)mA.
2. \(I_{OH} = -100\ \mu\)A.
3. 8279, \(V_{CC} = +5\)V \(\pm5\%\); 8279-5, \(V_{CC} = +5\)V \(\pm10\%\).
4. 8279, \(C_L = 100\)pF; 8279-5, \(C_L = 150\)pF.
5. The Prescaler should be programmed to provide a 10 \(\mu\)s internal clock cycle.
   \(^*\) For Extended Temperature EXPRESS, use M8279A electrical parameters.

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

A C TESTING INPUTS ARE Driven AT 2.4V FOR A LOGIC '1' AND 0.45V FOR A LOGIC '0': TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC '1' AND 0.8V FOR A LOGIC '0'.

DEVICE UNDER TEST

\(C_L = 120\) pF

\(C_L\) INCLUDES JIG CAPACITANCE

6-411

AFN-007428
WAVEFORMS

READ OPERATION

WRITE OPERATION

CLOCK INPUT
WAVEFORMS (Continued)

SCAN

ENCODED SCAN

S₀

S₁

S₂

S₃

DECODED SCAN

S₀

S₁

S₂

S₃

DISPLAY

PRESCALER PROGRAMMED FOR INTERNAL FREQUENCY = 100 kHz SO $t_{CY} = 10\mu s$

A₀ – A₂ ACTIVE HIGH

BLANK CODE* A₀(0) BLANK CODE* A₀(1) BLANK CODE* A₀(0) BLANK CODE*

B₀ – B₂ ACTIVE HIGH

BLANK CODE* A₁(0) BLANK CODE* A₁(0) BLANK CODE* A₁(0) BLANK CODE*

C₀

BLANK CODE* A₁(0) BLANK CODE* A₁(0) BLANK CODE* A₁(0) BLANK CODE*

BLANK CODE* B₀(0) BLANK CODE* B₀(0) BLANK CODE* B₀(0) BLANK CODE*

BLANK CODE* B₁(0) BLANK CODE* B₁(0) BLANK CODE* B₁(0) BLANK CODE*

BLANK CODE* B₀(0) BLANK CODE* B₀(0) BLANK CODE* B₀(0) BLANK CODE*

BLANK CODE* B₁(0) BLANK CODE* B₁(0) BLANK CODE* B₁(0) BLANK CODE*

Rₑ₀ – Rₑ₇

RL₀ RL₁ RL₂ RL₃ RL₄ RL₅ RL₆ RL₇ RL₀ RL₁ RL₂ RL₃ RL₄ RL₅ RL₆ RL₇

60 μs — Conditional write to FIFO

40 μs — RL₀ selected, latched

RETURN LINES ARE SAMPLED ONE AT A TIME AS SHOWN.

NOTE: SHOWN IS ENCODED SCAN LEFT ENTRY

S₉ – S₁₀ ARE NOT SHOWN BUT THEY ARE SIMPLY S₉, DIVIDED BY 2 AND 4
82285 is an 18 pin bipolar clock generator/driver designed to provide clock signals for the 82730, 82586, or other master peripherals. It also contains READY multiplexing logic to provide the required RDYO and READY timing and synchronization for the peripheral chips. RESET logic with hysteresis and synchronization is also provided.

- Uses crystal or TTL signal for Frequency Source.
- Generates system reset output from Schmitt Trigger input.
- Provides a 50% duty cycle peripheral clock output with MOS drive characteristics.
- Provides READY multiplexing logic for the required RDYO and READY timing and synchronization for the peripheral chips.
- Provides synchronous READY for peripherals from synchronous and/or asynchronous sources.
- Capable of clock synchronization with other 82285's.

Figure 1. 82285 Block Diagram
FUNCTIONAL DESCRIPTION

Clock Generator

The CLK and PCLK clock outputs may be generated either by an external crystal or by an external TTL frequency input. If the frequency/crystal select input (F/C) is high, the EFI input is used. If F/C is low, a crystal attached to X₁ and X₂ pins is used. CLK is a TTL output at the crystal or EFI frequency. PCLK is a MOS-level output which has a 50% duty cycle, operates at 1/2 the CLK frequency, and can be used to drive the clock inputs of the 82586, 82730, or other devices.

Reset Logic

The reset logic provides a Schmitt Trigger input (RES) and two synchronization flip-flops to synchronize the reset timing. The reset signal is synchronized at the falling edge of PCLK IN. A simple RC network can be used to provide power-on reset of proper duration.

Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin Number</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES</td>
<td>11</td>
<td>I</td>
<td>RESET IN: RES is an active low signal which is used to generate RESET. A Schmitt trigger input is provided so that a RC connection can be used to establish the power up reset of proper duration.</td>
</tr>
<tr>
<td>RESET</td>
<td>12</td>
<td>O</td>
<td>RESET: RESET is an active high signal which is the synchronized version of the RES input.</td>
</tr>
<tr>
<td>X₁, X₂</td>
<td>7,8</td>
<td>I</td>
<td>CRYSTAL INPUT: X₁ and X₂ are attached to a parallel resonant, fundamental mode crystal. If F/C is strapped low to select the internal oscillator as the clock source, CLK will be the same frequency as the crystal, PCLK will be 1/2 that frequency.</td>
</tr>
<tr>
<td>CLK</td>
<td>13</td>
<td>O</td>
<td>CLOCK: CLK is a TTL output and has the same frequency as either the crystal or the external frequency input (EFI), dependent upon the state of F/C.</td>
</tr>
<tr>
<td>PCLK</td>
<td>10</td>
<td>O</td>
<td>PERIPHERAL CLOCK: PCLK is a clock output at half the frequency of the crystal input or EFI, depending on F/C input. It provides MOS levels to drive the system CLK inputs of 82586 or 82730 or other device. PCLK has a 50% duty cycle.</td>
</tr>
<tr>
<td>PCLK IN</td>
<td>15</td>
<td>I</td>
<td>PERIPHERAL CLOCK IN: PCLK IN is a clock input which is used for clocking the RESET flip-flops and the ARDY synchronizing flip-flop. It can be driven by the PCLK output or some other system clock.</td>
</tr>
<tr>
<td>F/C</td>
<td>6</td>
<td>I</td>
<td>FREQUENCY/CRYSTAL SELECT: F/C is a strapping option. When low, CLK and PCLK are generated from an external crystal. When high, CLK and PCLK are generated from the EFI input.</td>
</tr>
</tbody>
</table>
### Table 1. Pin Description (Cont.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin Number</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>EFI</td>
<td>5</td>
<td>I</td>
<td>EXTERNAL FREQUENCY IN: When F/C is strapped high, CLK and PCLK are generated from the EFI input. CLK will be the same frequency as EFI; PCLK will be half that frequency.</td>
</tr>
<tr>
<td>ARDYEN</td>
<td>17</td>
<td>I</td>
<td>ASYNCHRONOUS READY ENABLE: ARDYEN is an asynchronous active low input which qualifies ARDY. Set up and hold times are given only to guarantee recognition on that clock edge.</td>
</tr>
<tr>
<td>ARDY</td>
<td>1</td>
<td>I</td>
<td>ASYNCHRONOUS READY: ARDY is an asynchronous active low input which will be synchronized to provide the RDYO output at the falling edge of PCLK IN. Setup and hold times are given only to guarantee recognition on that falling edge of PCLK IN. The RDYO output will also be a function of the SRDY input.</td>
</tr>
<tr>
<td>SRDYEN</td>
<td>3</td>
<td>I</td>
<td>SYNCHRONOUS READY ENABLE: SRDYEN is a synchronous active low input which qualifies SRDY.</td>
</tr>
<tr>
<td>SRDY</td>
<td>2</td>
<td>I</td>
<td>SYNCHRONOUS READY: SRDY is a synchronous active low input. The RDYO outputs will also be a function of the ARDY input.</td>
</tr>
<tr>
<td>RDYO</td>
<td>4</td>
<td>O</td>
<td>SYNCHRONOUS READY OUT: RDYO is an active high output which is either the SRDY input delayed, or the ARDY input synchronized. RDYO will be inactive (low) if the ready inputs are inactive (high).</td>
</tr>
<tr>
<td>READY</td>
<td>14</td>
<td>O</td>
<td>READY: READY is an active high output which is the RDYO signal synchronized with the falling edge of PCLK output.</td>
</tr>
<tr>
<td>CSYNC</td>
<td>16</td>
<td>I</td>
<td>CLOCK SYNCHRONIZATION: CSYNC is used to provide synchronization of PCLK's among multiple 82285's. The source of CSYNC come from the PCLK output of the reference 82285. When synchronization is not used, CSYNC should be connected to VCC.</td>
</tr>
<tr>
<td>GND</td>
<td>9</td>
<td>-</td>
<td>Ground.</td>
</tr>
<tr>
<td>VCC</td>
<td>18</td>
<td>-</td>
<td>+5V supply.</td>
</tr>
</tbody>
</table>

### RDYO and READY Logic

RDYO is determined by synchronous ready input SRDY qualified by SRDYEN or asynchronous ready input ARDY qualified by ARDYEN. For the asynchronous input ARDY, it will be clocked in at the falling edge of PCLK IN; and the RDYO output will become valid at the same falling edge of PCLK IN, provided ARDY is stable. The ARDY flip-flop is used as the first step in a two flip-flop synchronization method for RDYO. For the synchronous input SRDY, the RDYO output will become valid when SRDY is stable.

The READY output is the RDYO output latched at the falling edge of PCLK out. It provides an additional ready signal in order to optimize the operation of systems using the 82730, 82586, and 8086.

**WARNING:**

The RDYO output is not fully synchronized when the asynchronous mode (ARDY) is used.

### Clock Synchronization Logic

The clock synchronization logic allows the PCLK signal of the device to be synchronized with the PCLK from other 82285's. A typical application of this synchronization logic is shown in Diagram 5. Diagram 3 and 4 illustrates typical functional sequences of 82285.
Figure 3. Reset Sequence

Figure 4. Ready Operation
Figure 5. Typical Applications of Clock Synchronization Among Multiple 82285's

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias .......... 0°C to 70°C
Storage Temperature .................. -65°C to 150°C
Voltage on any Pin with Respect to Ground ............ -0.5V to +7V
Power Dissipation ......................... 1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics and Waveforms

D.C. Characteristics for 82285
Conditions: \( T_A = 0^\circ C \) to \( 70^\circ C \); \( V_{CC} = 5V \pm 10\% \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_F )</td>
<td>Forward Input Current</td>
<td></td>
<td></td>
<td>mA</td>
<td>( V_F = 0.45V )</td>
</tr>
<tr>
<td></td>
<td>For PCLK IN</td>
<td>( -0.5 )</td>
<td>( -0.6 )</td>
<td>mA</td>
<td>( V_F = 0.45V )</td>
</tr>
<tr>
<td></td>
<td>For SRDYEN, SRDY</td>
<td>( -0.85 )</td>
<td>mA</td>
<td>( V_F = 0.45V )</td>
<td></td>
</tr>
<tr>
<td>( I_R )</td>
<td>Reverse Input Current</td>
<td>50</td>
<td>( \mu A )</td>
<td>( V_R = V_{CC} )</td>
<td></td>
</tr>
<tr>
<td>( V_C )</td>
<td>Input Forward Clamp voltage</td>
<td>( -1.0 )</td>
<td>V</td>
<td>( I_C = -5 \text{ mA} )</td>
<td></td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Power Supply Current</td>
<td>145</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{IL} )</td>
<td>Input “low” voltage</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{IH} )</td>
<td>Input “high” voltage</td>
<td>2.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{IH_R} )</td>
<td>Reset input “high” voltage</td>
<td>2.6</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Output “low” voltage</td>
<td>0.45</td>
<td>V</td>
<td>( I_{OL} = 5.25 \text{ mA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>Output “high” voltage PCLK</td>
<td>4.0</td>
<td>V</td>
<td>( -105 \text{ mA} )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Other outputs</td>
<td>2.4</td>
<td>V</td>
<td>( -105 \text{ mA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{H_R} - V_{IL_R} )</td>
<td>RES Input Hysteresis</td>
<td>0.25</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( C_I )</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**82285 A.C. Characteristics (Cont.)**

Condition:  $T_A = 0^\circ C$ to $70^\circ C$; $V_{CC} = \%V \pm 10\%$ (Note 1)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_R$</td>
<td>CLK and PCLK rise time</td>
<td>10 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_F$</td>
<td>CLK and PCLK fall time</td>
<td>10 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_L$</td>
<td>PCLK IN and EFI low time</td>
<td>30 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_H$</td>
<td>PCLK IN and EFI high time</td>
<td>30 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_1$</td>
<td>CLK low time</td>
<td>$1/2 t_{3-15}$ ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_2$</td>
<td>CLK high time</td>
<td>$1/2 t_{3-15}$ ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_3$</td>
<td>CLK cycle time</td>
<td>56 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_4$</td>
<td>PCLK low time @ 0.6V</td>
<td>$t_3-12.5$ ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_5$</td>
<td>PCLK low time @ 1.5V</td>
<td>$t_3-10$ ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_6$</td>
<td>PCLK high time @ 3.8V</td>
<td>$t_3-17.5$ ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_7$</td>
<td>PCLK high time @ 1.5V</td>
<td>$t_3-10$ ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_8$</td>
<td>PCLK low cycle time</td>
<td>$2t_3$ ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_9$</td>
<td>RES setup time to PCLK IN</td>
<td>15 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{10}$</td>
<td>RES hold time from PCLK IN</td>
<td>10 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{11}$</td>
<td>PCLK delay from CLK low</td>
<td>0 ns</td>
<td>40 ns</td>
<td></td>
</tr>
<tr>
<td>$t_{12}$</td>
<td>RESET delay from PCLK low</td>
<td>0 ns</td>
<td>50 ns</td>
<td></td>
</tr>
<tr>
<td>$t_{13}$</td>
<td>ARDYEN setup time to ARDY</td>
<td>0 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{14}$</td>
<td>ARDYEN hold time from ARDY</td>
<td>0 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{15}$</td>
<td>ARDY setup time to PCLK IN</td>
<td>0 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{16}$</td>
<td>ARDY hold time from PCLK IN</td>
<td>0 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{17}$</td>
<td>SRDYEN setup time to SRDY</td>
<td>0 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{18}$</td>
<td>SRDYEN hold time from SRDY</td>
<td>0 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{19}$</td>
<td>SRDY setup time to PCLKI</td>
<td>50 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{20}$</td>
<td>RDYO delay from PCLK IN</td>
<td>55 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{21}$</td>
<td>RDYO delay from ARDY</td>
<td>30 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{22}$</td>
<td>RDYO delay from SRDY</td>
<td>30 ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{23}$</td>
<td>READYI delay from PCLKI</td>
<td>$-20$ ns</td>
<td>0 ns</td>
<td></td>
</tr>
<tr>
<td>$t_{24}$</td>
<td>READYI delay from ARDY</td>
<td>$-20$ ns</td>
<td>8 ns</td>
<td></td>
</tr>
<tr>
<td>$t_{25}$</td>
<td>READYI delay from SRDY</td>
<td>$-20$ ns</td>
<td>8 ns</td>
<td></td>
</tr>
<tr>
<td>$t_{26}$</td>
<td>Crystal frequency</td>
<td>17.6 MHz</td>
<td>4 MHz</td>
<td></td>
</tr>
<tr>
<td>$t_{27}$</td>
<td>EFI frequency</td>
<td>D.C.</td>
<td>17.6 MHz</td>
<td></td>
</tr>
</tbody>
</table>

(see notes next page)
NOTE

1. All times are measured at the 1.5V level unless specified otherwise.
2. The rise and fall times for CLK are measured between 0.8V and 2.0V (TTL level drive characteristics). The rise and fall times for PCLK are measured between 1.0V and 3.5V (MOS level drive characteristics).
3. These are asynchronous inputs.
4. The setup and hold times are measured at the 0.8V and 2.0V levels for the inputs and at 1.5V from the PCLK signal.
5. To assure proper operation, the rise time or fall time of EFI cannot exceed 100 ns.
6. The specified timings are given in accordance with the maximum operating frequency of 17.6 MHz. However, the device will be designed to operate to 24 MHz with all timing specs to be determined.

Loading:
For READY OUTPUT:
\[ C_L = 30 \text{ pF}, I_{OL} = 5.25 \text{ mA}, I_{OH} = -1.05 \text{ mA} \]

For the CLK output:
\[ C_L = 75 \text{ pF}, I_{OL} = 5.25 \text{ mA}, I_{OH} = -1.05 \text{ mA} \]

For the RDYO output:
\[ C_L = 75 \text{ pF}, I_{OL} = 5.25 \text{ mA}, I_{OH} = -1.05 \text{ mA} \]

All input capacitance will be:
\[ C_i = 10 \text{ pF} \]

WAVEFORMS.
An Intelligent Data Base System Using the 8272

Contents

INTRODUCTION
The Floppy Disk
The Floppy Disk Drive

SUBSYSTEM OVERVIEW
Controller Electronics
Drive Electronics
Controller/Drive Interface
Processor/Memory Interface

DISK FORMAT
Data Recording Techniques
Sectors
Tracks
Sector Interleaving

THE 8272 FLEXIBLE DISKETTE CONTROLLER
Floppy Disk Commands
Interface Registers
Command/Result Phases
Execution Phase
Multi-sector and Multi-track Transfers
Drive Status Polling
Command Details

THE DATA SEPARATOR
Single Density
Double Density
Phase-Locked Loop Design
Initialization
Floppy Disk Data
Startup
PLL Synchronization

AN INTELLIGENT DISKETTE DATA BASE SYSTEM
Processor and Memory
Serial I/O
DMA
Disk Drive Interface

SPECIAL CONSIDERATIONS

APPENDIX
Schematics
Power Distribution
1. INTRODUCTION

Most microcomputer systems in use today require low-cost, high-density removable magnetic media for information storage. In the area of removable media, a designer's choice is limited to magnetic tapes and floppy disks (flexible diskettes), both of which offer non-volatile data storage. The choice between these two technologies is relatively straight-forward for a given application. Since disk drives are designed to permit random access to stored information, they are significantly faster than tape units. For example, locating information on a disk requires less than a second, while tape movement (even at the fastest rewind or fast-forward speed) often requires several minutes. This random access ability permits the use of floppy disks in on-line storage applications (where information must be located, read, and modified/updated in real-time under program or operator control). Tapes, on the other hand, are ideally suited to archival or back-up storage due to their large storage capacities (more than 10 million bytes of data can be archived on a cartridge tape).

A sophisticated controller is required to capitalize on the abilities of the disk storage unit. In the past, disk controller designs have required upwards of 150 ICs. Today, the single-chip 8272 Floppy Disk Controller (FDC) plus approximately 30 support devices can handle up to four million bytes of on-line data storage on four floppy disk drives.

The Floppy Disk

A floppy disk is a circular piece of thin plastic material covered with a magnetic coating and enclosed in a protective jacket (Figure 1). The circular piece of plastic revolves at a fixed speed (approximately 360 rpm) within its jacket in much the same manner that a record revolves at a fixed speed on a stereo turntable. Disks are manufactured in a variety of configurations for various storage capacities. Two standard physical disk sizes are commonly used. The 8-inch disk (8 inches square) is the larger of the two sizes; the smaller-size (5-1/4 inches square) is often referred to as a mini-floppy. Single-sided disks can record information on only one side of the disk, while double-sided disks increase the storage capacity by recording on both sides. Two standard physical disk sizes are commonly used. The 8-inch disk (8 inches square) is the larger of the two sizes; the smaller-size (5-1/4 inches square) is often referred to as a mini-floppy. Single-sided disks can record information on only one side of the disk, while double-sided disks increase the storage capacity by recording on both sides. In addition, disks are classified as single-density or double-density. Double-density disks use a modified recording method to store twice as much information in the same disk area as can be stored on a single-density disk. Table 1 lists storage capacities for standard floppy disk media.

A magnetic head assembly (in contact with the disk) writes information onto the disk surface and subsequently reads the data back. This head assembly can move from the outside edge of the disk toward the center in fixed increments. Once the head assembly is positioned at one of these fixed positions, the head can read or write information in a circular path as the disk revolves beneath the head assembly. This method divides the surface into a fixed number of cylinders (as shown in Figure 2). There are normally 77 cylinders on a standard disk. Once the head assembly is positioned at a given cylinder, data may be read or written on either side of the disk. The appropriate side of the disk is selected by the read/write head address (zero or one). Of course, a single-sided disk can only use head zero. The combination of cylinder address and head address uniquely specifies a single circular track on the disk. The physical beginning of a track is located by means of a small hole (physical index mark) punched through the plastic near the center of the disk. This hole is optically sensed by the drive on every revolution of the disk.

<table>
<thead>
<tr>
<th>Table 1. Formatted Disk Capacities</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Single-Density Format</strong></td>
</tr>
<tr>
<td>Byte/sector</td>
</tr>
<tr>
<td>Sectors/track</td>
</tr>
<tr>
<td>Tracks/disk</td>
</tr>
<tr>
<td>Bytes/disk</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Double-Density Format</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte/sector</td>
</tr>
<tr>
<td>Sectors/track</td>
</tr>
<tr>
<td>Tracks/disk</td>
</tr>
<tr>
<td>Bytes/disk</td>
</tr>
</tbody>
</table>
Each track is subdivided into a number of sectors (see detailed discussion in section 3). Sectors are generally 128, 256, 512, or 1024 data bytes in length. This track sectoring may be accomplished by one of two techniques: hard sectoring or soft sectoring. Hard sectored disks divide each track into a maximum of 32 sectors. The beginning of each sector is indicated by a sector hole punched in the disk plastic. Soft sectoring, the IBM standard method, allows software selection of sector sizes. With this technique, each data sector is preceded by a unique sector identifier that is read/written by the disk controller.

A floppy disk may also contain a write protect notch punched at the edge of the outer jacket of the disk. This notch is detected by the drive and passed to the controller as a write protect signal.

The Floppy Disk Drive

The floppy disk drive is an electromechanical device that records data on, or reads data from, the surface of a floppy disk. The disk drive contains head control electronics that move the head assembly one increment (step) forward (toward the center of the disk) or backward (toward the edge of the disk). Since the recording head must be in contact with the disk material in order to read or write information, the disk drive also contains head-load electronics. Normally the read/write head is unloaded until it is necessary to read or write information on the floppy disk. Once the head assembly has been positioned over the correct track on the disk, the head is loaded (brought into contact with the disk). This sequence prevents excessive disk wear. A small time penalty is paid when the head is loaded. Approximately thirty to fifty milliseconds are needed before data may be reliably read from, or written to, the disk. This time is known as the head load time. If desired, the head may be moved from cylinder to cylinder while loaded. In this manner, only a small time interval (head settling time) is required before data may be read from the new cylinder. The head settling time is often shorter than the head load time. Typically, disk drives also contain drive select logic that allows more than one physical drive to be connected to the same interface cable (from the controller). By means of a jumper on the drive, the drive number may be selected by the OEM or end user. The drive is enabled only when selected; when not selected, all control signals on the cable are ignored.

Finally, the drive provides additional signals to the system controller regarding the status of the drive and disk. These signals include:

Drive Ready — Signals the system that the drive door is closed and that a floppy disk is inserted into the drive.

Track Zero — Indicates that the head assembly is located over the outermost track of the disk. This signal may be used for calibration of the disk drive at system initialization and after an error condition.

Write Protect — Indicates that the floppy disk loaded into the drive is write protected.

Dual Sided — Indicates that the floppy disk in the drive is dual-sided.

Write Fault — Indicates that an error occurred during a recording operation.

Index — Informs the system that the physical index mark of the floppy disk (signifying the start of a data track) has been sensed.

![Figure 2. Concentric Cylinders on a Floppy Diskette](image-url)
2. SUBSYSTEM OVERVIEW

A disk subsystem consists of the following functional electronic units:

1. Disk Controller Electronics
2. Disk Drive Electronics
3. Controller/Disk Interface (cables, drivers, terminators)
4. Controller/Microprocessor System Interface

The operation of these functional units is discussed in the following paragraphs.

Controller Electronics

The disk controller is responsible for converting high-level disk commands (normally issued by software executing on the system processor) into disk drive commands. This function includes:

1. Disk Drive Selection — Disk controllers typically manage the operations of multiple floppy disk drives. This controller function permits the system processor to specify which drive is to be used in a particular operation.
2. Track Selection — The controller issues a timed sequence of step pulses to move the head from its current location to the proper disk cylinder from which data is to be read or to which data is to be written. The controller stores the current cylinder number and computes the stepping distance from the current cylinder to the specified cylinder. The controller also manages the head select signal to select the correct side of the floppy disk.
3. Sector Selection — The controller monitors the data on a track until the requested sector is sensed.
4. Head Loading — The disk controller determines the times at which the head assembly is to be brought in contact with the disk surface in order to read or write data. The controller is also responsible for waiting until the head has settled before reading or writing information. Often the controller maintains the head loaded condition for up to 16 disk revolutions (approximately 2 seconds) after a read or write operation has been completed. This feature eliminates the head load time during periods of heavy disk I/O activity.
5. Data Separation — The actual signal recorded on a floppy disk is a combination of timing information (clock) and data. The serial READ DATA input (from the disk drive) must be converted into two signal streams: clock and data. (The READ DATA input operates at 250K bits/second for single-density disks and 500K bits/second for double-density disks.) The serial data must also be assembled into 8-bit bytes for transfer to system memory. A byte must be assembled and transferred every 32 microseconds for single-density disks and every 16 microseconds for double-density.
6. Error Checking — Information recorded on a floppy disk is subject to both hard and soft errors. Hard (permanent) errors are caused by media defects. Soft errors, on the other hand, are temporary errors caused by electromagnetic noise or mechanical interference. Disk controllers use a standard error checking technique known as a Cyclic Redundancy Check (CRC). As data is written to a disk, a 16-bit CRC character is computed and also stored on the disk. When the data is subsequently read, the CRC character allows the controller to detect data errors. Typically, when CRC errors are detected, the controlling software retries the failed operation (attempting to recover from a soft error). If data cannot reliably be read or written after a number of retries, the system software normally reports the error to the operator. Multiple CRC errors normally indicate unrecoverable media error on the current disk track. Subsequent recovery attempts must be defined by the system designers and tailored to meet system interfacing requirements.

Today, single-chip digital LSI floppy disk controllers such as the 8272 perform all the above functions with the exception of data separation. A data separation circuit (a combination of digital and analog electronics) synchronizes itself to the actual data rate of the disk drive. This data rate varies from drive to drive due to mechanical factors such as motor tolerances and varies from disk to disk due to temperature effects. In order to operate reliably with both single- and double-density storage, the data separation circuit must be based on phase-locked loop (PLL) technology. The phase-locked loop data separation logic is described in section 5. The separation logic, after synchronizing with the data stream, supplies a data window to the LSI disk controller. This window differentiates data information from clock information within the serial stream. The controller uses this window to reconstruct the data previously recorded on the floppy disk.

Drive Electronics

Each floppy disk drive contains digital electronic circuits that translate TTL-compatible command signals into electromechanical operations (such as drive selection and head movement/loading) and that sense and report disk or drive status to the controller (e.g., drive ready, write fault, and write protect). In addition, the drive electronics contain analog components to sense, amplify, and shape data pulses read from, or written to, the floppy disk surface by the read/write head.
Controller/Drive Interface

The controller/drive interface consists of high-current line drivers, Schmitt triggered input gates, and flat or twisted pair cable(s) to connect the disk drive electronics to the controller electronics. Each interface signal line is resistively terminated at the end of the cable farthest from the line drivers. Eight-inch drives may be directly interfaced by means of 50-conductor flat cable. Generally, cable lengths should be less than ten feet in order to maintain noise immunity.

Normally, provisions are made for up to four disk drives to share the same interface cable. The controller may operate as many cable assemblies as practical. LSI floppy disk controllers typically operate one to four drives on a single cable.

Processor/Memory Interface

The disk controller must interface to the system processor and memory for two distinct purposes. First, the processor must specify disk control and command parameters to the controller. These parameters include the selection of the recording density and specification of disk formatting information (discussed in section 3). In addition to disk parameter specification, the processor must also send commands (e.g., read, write, seek, and scan) to the controller. These commands require the specification of the command code, drive number, cylinder address, sector address, and head address. Most LSI controllers receive commands and parameters by means of processor I/O instructions.

In addition to this I/O interface, the controller must also be designed for high-speed data transfer between memory and the disk drive. Two implementation methods may be used to coordinate this data transfer. The lowest-cost method requires direct processor intervention in the transfer. With this method, the controller issues an interrupt to the processor for each data transfer. (An equivalent method allows the processor to poll an interrupt flag in the controller status word.) In the case of a disk write operation, the processor writes a data byte (to be encoded into the serial output stream) to the disk controller following the receipt of each controller interrupt. During a disk read operation, the processor reads a data byte (previously assembled from the input data stream) from the controller after each interrupt. The processor must transfer a data byte from the controller to memory or transfer a data byte from memory to the disk controller within 16 or 32 microseconds after each interrupt (double-density and single-density response times, respectively).

If the system processor must service a variety of other interrupt sources, this interrupt method may not be practical, especially in double-density systems. In this case, the disk controller may be interfaced to a Direct Memory Access (DMA) controller. When the disk controller requires the transfer of a data byte, it simply activates the DMA request line. The DMA controller interfaces to the processor and, in response to the disk controller’s request, gains control of the memory interface for a short period of time—long enough to transfer the requested data byte to/from memory. See section 6 for a detailed DMA interface description.

3. DISK FORMAT

New floppy disks must be written with a fixed format by the controller before these disks may be used to store data. Formatting is a method of taking raw media and adding the necessary information to permit the controller to read and write data without error. All formatting is performed by the disk controller on a track-by-track basis under the direction of the system processor. Generally, a track may be formatted at any time. However, since formatting "initializes" a complete disk track, all previously written data is lost (after a format operation). A format operation is normally used only when initializing new floppy disks. Since soft-sectoring is such a predominant formatting technique (due to IBM’s influence), the following discussion will limit itself to soft-sectored formats.

Data Recording Techniques

Two standard data recording techniques are used to combine clock and data information for storage on a floppy disk. The single-density technique is referred to as FM encoding. In FM encoding (see Figure 3), a double frequency encoding technique is used that inserts a data bit between two adjacent clock bits. (The presence of a data bit represents a binary "one" while the absence of a data bit represents a binary "zero.") The two adjacent clock bits are referred to as a bit cell, and except for unique field identifiers, all clock bits written on the disk are binary "ones." In FM encoding, each data bit is written at the center of the bit cell and the clock bits are written at the leading edge of the bit cell.

The encoding used for double-density recording is termed MFM encoding (for "Modified FM"). In MFM encoding (Figure 3) the data bits are again written at the center of the bit cell. However, a clock bit is written at the leading edge of the bit cell only if no data bit was written in the previous bit cell and no data bit will be written in the present bit cell.

Sectors

Soft-sectored floppy disks divide each track into a number of data sectors. Typically, sector sizes of 128, 256, 512, or 1024 data bytes are permitted. The sector size is specified when the track is initially formatted by the controller. Table 1 lists the single- and double-
density data storage capacities for each of the four sector sizes. Each sector within a track is composed of the following four fields (illustrated in Figure 4):

1. Sector ID Field — This field, consisting of seven bytes, is written only when the track is formatted. The ID field provides the sector identification that is used by the controller when a sector must be read or written. The first byte of the field is the ID address mark, a unique coding that specifies the beginning of the ID field. The second, third, and fourth bytes are the cylinder, head, and sector addresses, respectively, and the fifth byte is the sector length code. The last two bytes are the 16-bit CRC character for the ID field. During formatting, the controller supplies the address mark. The cylinder, head, and sector addresses and the sector length code are supplied to the controller by the processor software. The CRC character is derived by the controller from the data in the first five bytes.

2. Post ID Field Gap — The post ID field gap (gap 2) is written initially when the track is formatted. During subsequent write operations, the drive’s write circuitry is enabled within the gap and the trailing bytes of the gap are rewritten each time the sector is updated (written). During subsequent read operations, the trailing bytes of the gap are used to synchronize the data separator logic with the upcoming data field.

3. Data Field — The length (number of data bytes) of the data field is determined by software when the track is formatted. The first byte of the data field is the data address mark, a unique coding that specifies the beginning of the data field. When a sector is to be deleted, (e.g., a hard error on the disk), a deleted data address mark is written in place of the data address mark. The last two bytes of the data field comprise the CRC character.

4. Post Data Field Gap — The post data field gap (gap 3) is written when the track is formatted and separates the preceding data field from the next physical ID field on the track. Note that a post data field gap is not written following the last physical sector on a track. The gap itself contains a program-selectable number of bytes. Following a sector update (write) operation, the drive’s write logic is disabled during the gap. The actual size of gap 3 is determined by the maximum number of data bits that can be recorded on a track, the number of sectors per track and the total sector size (data plus overhead information). The gap size must be adjusted so that it is large enough to contain the discontinuity generated on the floppy disk when the write current is turned on or off (at the start or completion of a disk write operation) and to contain a synchronization field for the upcoming ID field (of the next sector). On the other hand, the gaps must be small enough so that the total number of data bits required on the track (sectors plus gaps) is less than the maximum number of data bits that can be recorded on the track. The gap size must be specified for all read, write, and format operations. The gap size used during disk reads and writes must be smaller than the size used to format the disk to avoid the splice points between contiguous physical sectors. Suggested gap sizes are listed in Table 9.

| DATA | 1 1 1 0 1 0 0 0 1 1 0 0 0 0 1 1 |
| FM  | BIT CELL (4 μs)               |
| MFM | DATA CLOCK                    |
|     | BIT CELL (2 μs)               |

NOTE THAT THE FM BIT CELL IS TWICE THE SIZE OF THE MFM BIT CELL. THUS, THE FM TIME SCALE IN THIS FIGURE IS 4 μs/BIT WHILE THE MFM TIME SCALE IS 2 μs/BIT

Figure 3. FM and MFM Encoding
APPLICATIONS

Tracks
The overall format for a track is illustrated in Figure 4. Each track consists of the following fields:

1. Pre-Index Gap — The pre-index gap (gap 5) is written only when the track is formatted.
2. Index Address Mark — The index address mark consists of a unique code that indicates the beginning of a data track. One index mark is written on each track when the track is formatted.
3. Post Index Gap — The post index gap (gap 1) is used during disk read and write operations to synchronize the data separator logic with the data to be read from the ID field (of the first sector). The post index gap is written only when the disk is formatted.
4. Sectors — The sector information (discussed above) is repeated once for each sector on the track.
5. Final Gap — The final gap (gap 4) is written when the track is formatted and extends from the last physical data field on the track to the physical index mark. The length of this gap is dependent on the number of bytes per sector specified, the lengths of the program-selectable gaps specified, and the drive speed.

Figure 4. Standard Floppy Diskette Track Format (From SBC 204 Manual)
**APPLICATIONS**

**Sector Interleaving**

The initial formatting of a floppy disk determines where sectors are located within a track. It is not necessary to allocate sectors sequentially around the track (i.e., 1, 2, 3,..., 26). In fact, it is often advantageous to place the sectors on the track in a non-sequential order. Sequential sector ordering optimizes sector access times during multi-sector transfers (e.g., when a program is loaded) by permitting the number of sectors specified (up to an entire track) to be transferred within a single revolution of the disk. A technique known as sector interleaving optimizes access times when, although sectors are accessed sequentially, a small amount of processing must be performed between sector reads/writes. For example, an editing program performing a text search reads sectors sequentially, and after each sector is read, performs a software search. If a match is not found, the software issues a read request for the next sector. Since the floppy disk continues to rotate during the time that the software executes, the next physical sector is already passing under the read/write head when the read request is issued, and the processor must wait for another complete revolution of the disk (approximately 166 milliseconds) before the data may actually be input. With interleaving, the sectors are not stored sequentially on a track; rather, each sector is physically removed from the previous sector by some number (known as the interleave factor) of physical sectors as shown in Figure 5. This method of sector allocation provides the processor additional execution time between sectors on the disk. For example, with a 26 sector/track format, an interleave factor of 2 provides 6.4 milliseconds of processing time between sequential 128 byte sector accesses.

To calculate the correct interleave factor, the maximum processor time between sector operations must be divided by the time required for a complete sector to pass under the disk read/write head. After determining the interleave factor, the correct sector numbers are passed to the disk controller (in the exact order that they are to physically appear on the track) during the execution of a format operation.

**4. THE 8272 FLEXIBLE DISKETTE CONTROLLER**

The 8272 is a single-chip LSI Floppy Disk Controller (FDC) that contains the circuitry necessary to implement both single- and double-density floppy disk storage subsystems (with up to four dual-sided disk drives per FDC). The 8272 supports the IBM 3740 single-density recording format (FM) and the IBM System 34 double-density recording format (MFM). With the 8272, less than 30 ICs are needed to implement a complete disk subsystem. The 8272 accepts and executes high-level disk commands such as format track, seek, read sector, write sector, and read track. All data synchronization and error checking is automatically performed by the FDC to ensure reliable data storage and subsequent retrieval. External logic is required only for the generation of the FDC master clock and write clock (see Section 6) and for data separation (Section 5). The FDC provides signals that control the startup and base frequency selection of the data separator. These signals greatly ease the design of a phase-locked loop data separator.

In addition to the data separator interface signals, the 8272 also provides the necessary signals to interface to microprocessor systems with or without Direct Memory Access (DMA) capabilities. In order to interface to a large number of commercially available floppy disk drives, the FDC permits software specification of the track stepping rate, the head load time, and the head unload time.

The pin configuration and internal block diagram of the 8272 is shown in Figure 6. Table 2 contains a description for each FDC interface pin.

**Floppy Disk Commands**

The 8272 executes fifteen high-level disk interface commands:

- Specify
- Sense Drive Status
- Sense Interrupt Status
- Seek
- Recalibrate
- Format Track
- Read Data
- Read Deleted Data
- Write Data
- Write Deleted Data
- Read Track
- Read 1D
- Scan Equal
- Scan High or Equal
- Scan Low or Equal

---

Figure 5. Interleaved Sector Allocation Within a Track
Each command is initiated by a multi-byte transfer from the processor to the FDC (the transferred bytes contain command and parameter information). After complete command specification, the FDC automatically executes the command. The command result data (after execution of the command) may require a multi-byte transfer of status information back to the processor. It is convenient to consider each FDC command as consisting of the following three phases:

**COMMAND PHASE:** The executing program transfers to the FDC all the information required to perform a particular disk operation. The 8272 automatically enters the command phase after RESET and following the completion of the result phase (if any) of a previous command.

**EXECUTION PHASE:** The FDC performs the operation as instructed. The execution phase is entered immediately after the last command parameter is written to the FDC in the preceding command phase. The execution phase normally ends when the last data byte is transferred to/from the disk (signalled by the TC input to the FDC) or when an error occurs.

**RESULT PHASE:** After completion of the disk operation, status and other housekeeping information are made available to the processor. After the processor reads this information, the FDC reenters the command phase and is ready to accept another command.

---

Figure 6. 8272 Pin Configuration and Internal Block Diagram
<table>
<thead>
<tr>
<th>Number</th>
<th>Pin Symbol</th>
<th>I/O</th>
<th>To/From</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RST</td>
<td>I</td>
<td>uP</td>
<td>Reset. Active-high signal that places the FDC in the &quot;idle&quot; state and all disk drive output signals are forced inactive (low). This input must be held active during power on reset while the RD and WR inputs are active.</td>
</tr>
<tr>
<td>2</td>
<td>RD</td>
<td>I*</td>
<td>uP</td>
<td>Read. Active-low control signal that enables data transfer from the FDC to the data bus.</td>
</tr>
<tr>
<td>3</td>
<td>WR</td>
<td>I*</td>
<td>uP</td>
<td>Write. Active-low control signal that enables data transfer from the data bus into the FDC.</td>
</tr>
<tr>
<td>4</td>
<td>CS</td>
<td>I</td>
<td>uP</td>
<td>Chip Select. Active-low control signal that selects the FDC. No reading or writing will occur unless the FDC is selected.</td>
</tr>
<tr>
<td>5</td>
<td>A0</td>
<td>I*</td>
<td>uP</td>
<td>Address. Selects the Data Register or Main Status Register for input/output in conjunction with the RD and WR inputs. (See Table 3.)</td>
</tr>
<tr>
<td>6-13</td>
<td>DB0-DB7</td>
<td>I/O*</td>
<td>uP</td>
<td>Data Bus. Bidirectional three-state 8-bit data bus.</td>
</tr>
<tr>
<td>14</td>
<td>DRQ</td>
<td>O</td>
<td>DMA</td>
<td>DMA Request. Active-high output that indicates an FDC request for DMA services.</td>
</tr>
<tr>
<td>15</td>
<td>DACK</td>
<td>I</td>
<td>DMA</td>
<td>DMA Acknowledge. Active-low control signal indicating that the requested DMA transfer is in progress.</td>
</tr>
<tr>
<td>16</td>
<td>TC</td>
<td>I</td>
<td>DMA</td>
<td>Terminal Count. Active-high signal that causes the termination of a command. Normally, the terminal count input is directly connected to the TC/EOP output from the DMA controller, signalling that the DMA transfer has been completed. In a non-DMA environment, the processor must count data transfers and supply a TC signal to the FDC.</td>
</tr>
<tr>
<td>17</td>
<td>IDX</td>
<td>I</td>
<td>Drive</td>
<td>Index. Indicates detection of the physical index mark (the beginning of a track) on the selected disk drive.</td>
</tr>
<tr>
<td>18</td>
<td>INT</td>
<td>O</td>
<td>uP</td>
<td>Interrupt Request. Active-high signal indicating an 8272 interrupt service request.</td>
</tr>
<tr>
<td>19</td>
<td>CLK</td>
<td>I</td>
<td></td>
<td>Clock. Signal phase 8 MHz clock (50% duty cycle).</td>
</tr>
<tr>
<td>20</td>
<td>GND</td>
<td>I</td>
<td></td>
<td>Ground. DC power return.</td>
</tr>
<tr>
<td>21</td>
<td>WR CLK</td>
<td>I</td>
<td></td>
<td>Write Clock. 500 kHz (FM) or 1 MHz (MFM) write clock with a constant pulse width of 250 ns (for both FM and MFM recording). The write clock must be present at all times.</td>
</tr>
<tr>
<td>22</td>
<td>DW</td>
<td>I</td>
<td>PLL</td>
<td>Data Window. Data sample signal from the phase-locked loop indicating that the FDC should sample input data from the disk drive.</td>
</tr>
<tr>
<td>23</td>
<td>RD DATA</td>
<td>I</td>
<td>Drive</td>
<td>Read Data. FDC input data from the selected disk drive.</td>
</tr>
<tr>
<td>24</td>
<td>VCO</td>
<td>O</td>
<td>PLL</td>
<td>VCO Sync. Active-high output that enables the phase-locked loop to synchronize with the input data from the disk drive.</td>
</tr>
<tr>
<td>25</td>
<td>WE</td>
<td>O</td>
<td>Drive</td>
<td>Write Enable. Active-high output that enables the disk drive write gate.</td>
</tr>
<tr>
<td>26</td>
<td>MFM</td>
<td>O</td>
<td>PLL</td>
<td>MFM Mode. Active-high output used by external logic to enable the MFM double-density recording mode. When the MFM output is low, single-density FM recording is indicated.</td>
</tr>
<tr>
<td>27</td>
<td>HDSEL</td>
<td>O</td>
<td>Drive</td>
<td>Head Select. Selects head 0 or head 1 on a dual-sided disk.</td>
</tr>
<tr>
<td>28,29</td>
<td>DS0,DS1</td>
<td>O</td>
<td>Drive</td>
<td>Drive Select. Selects one of four disk drives.</td>
</tr>
<tr>
<td>30</td>
<td>WR DATA</td>
<td>O</td>
<td>Drive</td>
<td>Write Data. Serial data stream (combination of clock and data bits) to be written on the disk.</td>
</tr>
<tr>
<td>31,32</td>
<td>PS0,PS1</td>
<td>O</td>
<td>Drive</td>
<td>Precompensation (pre-shift) Control. Write precompensation output control during MFM mode. Specifies early, late, and normal timing signals. See the discussion in Section 5.</td>
</tr>
</tbody>
</table>
Table 2. 8272 FDC Pin Description (continued)

<table>
<thead>
<tr>
<th>Number</th>
<th>Symbol</th>
<th>I/O</th>
<th>To/From</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>33</td>
<td>FLT/TRKO</td>
<td>I</td>
<td>Drive</td>
<td>Fault/Track 0. Senses the disk drive fault condition in the Read/Write mode and the Track 0 condition in the Seek mode.</td>
</tr>
<tr>
<td>34</td>
<td>WP/TS</td>
<td>I</td>
<td>Drive</td>
<td>Write Protect/Two-Sided. Senses the disk write protect status in the Read/Write mode and the dual-sided media status in the Seek mode.</td>
</tr>
<tr>
<td>35</td>
<td>RDY</td>
<td>I</td>
<td>Drive</td>
<td>Ready. Senses the disk drive ready status.</td>
</tr>
<tr>
<td>36</td>
<td>HDL</td>
<td>O</td>
<td>Drive</td>
<td>Head Load. Loads the disk drive read/write head. (The head is placed in contact with the disk.)</td>
</tr>
<tr>
<td>37</td>
<td>FR/STP</td>
<td>O</td>
<td>Drive</td>
<td>Fault Reset/Step. Resets the fault flip-flop in the disk drive when operating in the Read/Write mode. Provides head step pulses (to move the head from one cylinder to another cylinder) in the Seek mode.</td>
</tr>
<tr>
<td>38</td>
<td>LCT/DIR</td>
<td>O</td>
<td>Drive</td>
<td>Low Current/Direction. Signals that the recording head has been positioned over the inner cylinders (44-77) of the floppy disk in the Read/Write mode. (The write current must be lowered when recording on the physically shorter inner cylinders of the disk. Most drives do not track the actual head position and require that the FDC supply this signal.) Determines the head step direction in the Seek mode. In the Seek mode, a high level on this pin steps the read/write head toward the spindle (step-in); a low level steps the head away from the spindle (step-out).</td>
</tr>
<tr>
<td>39</td>
<td>RW/SEEK</td>
<td>O</td>
<td>Drive</td>
<td>Read, Write/Seek Mode Selector. A high level selects the Seek mode; a low level selects the Read/Write mode.</td>
</tr>
<tr>
<td>40</td>
<td>VCC</td>
<td></td>
<td></td>
<td>+5V DC Power.</td>
</tr>
</tbody>
</table>

*Disabled when CS is high.

**Interface Registers**

To support information transfer between the FDC and the system processor, the 8272 contains two 8-bit registers: the Main Status Register and the Data Register. The Main Status Register (read only) contains FDC status information and may be accessed at any time. The Main Status Register (Table 4) provides the system processor with the status of each disk drive, the status of the FDC, and the status of the processor interface. The Data Register (read/write) stores data, commands, parameters, and disk drive status information. The Data Register is used to program the FDC during the command phase and to obtain result information after completion of FDC operations. Data is read from, or written to, the FDC registers by the combination of the A0, RD, WR, and CS signals, as described in Table 3.

In addition to the Main Status Register, the FDC contains four additional status registers (ST0, ST1, ST2, and ST3). These registers are only available during the result phase of a command.

Table 3. FDC Read/Write Interface

<table>
<thead>
<tr>
<th>CS</th>
<th>A0</th>
<th>RD</th>
<th>WR</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Read Main Status Register</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Illegal</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Illegal</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Illegal</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Read from Data Register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Write into Data Register</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Data Bus is three-stated</td>
</tr>
</tbody>
</table>
Table 4. Main Status Register Bit Definitions

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>D0B</td>
<td>Disk Drive 0 Busy. Disk Drive 0 is in the Seek mode.</td>
</tr>
<tr>
<td>1</td>
<td>D1B</td>
<td>Disk Drive 1 Busy. Disk Drive 1 is in the Seek mode.</td>
</tr>
<tr>
<td>2</td>
<td>D2B</td>
<td>Disk Drive 2 Busy. Disk Drive 2 is in the Seek mode.</td>
</tr>
<tr>
<td>3</td>
<td>D3B</td>
<td>Disk Drive 3 Busy. Disk Drive 3 is in the Seek mode.</td>
</tr>
<tr>
<td>4</td>
<td>CB</td>
<td>FDC Busy. A read or write command is in process.</td>
</tr>
<tr>
<td>5</td>
<td>NDM</td>
<td>Non-DMA Mode. The FDC is in the non-DMA mode when this bit is high. This bit is set only during the execution phase of commands in the non-DMA mode. Transition to a low level indicates that the execution phase has ended.</td>
</tr>
<tr>
<td>6</td>
<td>DIO</td>
<td>Data Input/Output. Indicates the direction of a data transfer between the FDC and the Data Register. When DIO is high, data is read from the Data Register by the processor; when DIO is low, data is written from the processor to the Data Register.</td>
</tr>
<tr>
<td>7</td>
<td>RQM</td>
<td>Request for Master. Indicates that the Data Register is ready to send data to, or receive data from, the processor.</td>
</tr>
</tbody>
</table>

Command/Result Phases

Table 5 lists the 8272 command set. For each of the fifteen commands, command and result phase data transfers are listed. A list of abbreviations used in the table is given in Table 6, and the contents of the result status registers (ST0-ST3) are illustrated in Table 7.

The bytes of data which are sent to the 8272 during the command phase, and are read out of the 8272 in the result phase, must occur in the order shown in Table 5. That is, the command code must be sent first and the other bytes sent in the prescribed sequence. All bytes of the command and result phases must be read/written as described. After the last byte of data in the command phase is sent to the 8272 the execution phase automatically starts. In a similar fashion, when the last byte of data is read from the 8272 in the result phase, the command is automatically ended and the 8272 is ready for a new command. A command may be aborted by simply raising the terminal count signal (pin 16). This is a convenient means of ensuring that the processor may always gain control of the 8272 (even if the disk system hangs up in an abnormal manner).

It is important to note that during the result phase all bytes shown in Table 5 must be read. The Read Data command, for example, has seven bytes of data in the result phase. All seven bytes must be read in order to successfully complete the Read Data command. The 8272 will not accept a new command until all seven bytes have been read. The number of command and result bytes varies from command-to-command.

In order to read data from, or write data to, the Data Register during the command and result phases, the system processor must examine the Main Status Register to determine if the Data Register is available. The DIO (bit 6) and RQM (bit 7) flags in the Main Status Register must be low and high, respectively, before each byte of the command word may be written into the 8272. Many of the commands require multiple bytes, and as a result, the Main Status Register must be read prior to each byte transfer to the 8272. To read status bytes during the result phase, DIO and RQM in the Main Status Register must both be high. Note, checking the Main Status Register in this manner before each byte transfer to/from the 8272 is required only in the command and result phases, and is NOT required during the execution phase.

Execution Phase

All data transfers to (or from) the floppy drive occur during the execution phase. The 8272 has two primary modes of operation for data transfers (selected by the specify command):

1. DMA mode
2. non-DMA mode

In the DMA mode, DRQ (DMA Request) is activated for each transfer request. The DMA controller responds to DRQ with DACK (DMA Acknowledge) and RD (for read commands) or WR (for write commands). DRQ is reset by the FDC during the transfer. INT is activated after the last data transfer, indicating the completion of the execution phase, and the beginning of the result phase. In the DMA mode, the terminal count (TC/EOP) output of the DMA controller should be connected to the 8272 TC input to properly terminate disk data transfer commands.
## APPLICATIONS

### Table 5. 8272 Command Set

<table>
<thead>
<tr>
<th>PHASE</th>
<th>RW</th>
<th>DATA BUS</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ DATA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 0 0 1 1 0</td>
<td>Command Codes</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D51 D50</td>
<td>Sector ID information prior to Command execution</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EOT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>DTL</td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
<td>Data transfer between the FDD and the main-system</td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td></td>
<td></td>
</tr>
<tr>
<td>READ DELETED DATA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 0 0 1 1 0</td>
<td>Command Codes</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D51 D50</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EC 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>DTL</td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
<td>Data transfer between the FDD and the main-system</td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td></td>
<td></td>
</tr>
<tr>
<td>WRITE DATA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM 0 0 0 1 0 1</td>
<td>Command Codes</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D51 D50</td>
<td>Sector ID information prior to Command execution</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EOT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>DTL</td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
<td>Data transfer between the main-system and the FDD</td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td></td>
<td></td>
</tr>
<tr>
<td>WRITE DELETED DATA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM 0 0 0 1 0 1</td>
<td>Command Codes</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D51 D50</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EOT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>DTL</td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
<td>Data transfer between the FDD and the main-system</td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PHASE</th>
<th>RW</th>
<th>DATA BUS</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ A TRACK</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 0 0 1 1 0</td>
<td>Command Codes</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D51 D50</td>
<td>Sector ID information prior to Command execution</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EOT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>DTL</td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
<td>Data transfer between the FDD and the main-system</td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FORMAT A TRACK</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM 0 0 0 1 1 0</td>
<td>Command Codes</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D51 D50</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EC 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>DTL</td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
<td>Data transfer between the FDD and the main-system</td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCAN EQUAL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 1 0 0 0 1</td>
<td>Command Codes</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D51 D50</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EOT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>DTL</td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
<td>Data compared between the FDD and the main-system</td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>ST 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>R</td>
<td></td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note:** A = 1 for all operations.
Table 5. Command Set (Continued)

<table>
<thead>
<tr>
<th>PHASE</th>
<th>R/W</th>
<th>D7 D6 D5 D4 D3 D2 D1 D0</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCAN LOW OR EQUAL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 1 1 0 0 0 0 1</td>
<td>Command Codes: Sector ID information prior Command execution</td>
</tr>
<tr>
<td>Execution</td>
<td></td>
<td></td>
<td>Data compared between the FDD and the main-system</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 0</td>
<td>Status information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 1</td>
<td>C</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 2</td>
<td>H</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>C</td>
<td>H</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 0</td>
<td>Status information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 1</td>
<td>C</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 2</td>
<td>H</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 0</td>
<td>Status information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 1</td>
<td>C</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 2</td>
<td>H</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>SCAN HIGH OR EQUAL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 1 1 1 0 0 1</td>
<td>Command Codes: Sector ID information prior Command execution</td>
</tr>
<tr>
<td>Execution</td>
<td></td>
<td></td>
<td>Data compared between the FDD and the main-system</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 0</td>
<td>Status information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 1</td>
<td>C</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 2</td>
<td>H</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 0</td>
<td>Status information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 1</td>
<td>C</td>
<td>Sector ID information after Command execution</td>
</tr>
<tr>
<td>R</td>
<td>ST 2</td>
<td>H</td>
<td>Sector ID information after Command execution</td>
</tr>
</tbody>
</table>

Table 6. Command/Result Parameter Abbreviations

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Cylinder Address. The currently selected cylinder address (0 to 76) on the disk.</td>
</tr>
<tr>
<td>D</td>
<td>Data Pattern. The pattern to be written in each sector data field during formatting.</td>
</tr>
<tr>
<td>DSO,DS1</td>
<td>Disk Drive Select.</td>
</tr>
<tr>
<td></td>
<td>DSI DSO</td>
</tr>
<tr>
<td></td>
<td>0 0 Drive 0</td>
</tr>
<tr>
<td></td>
<td>0 1 Drive 1</td>
</tr>
<tr>
<td></td>
<td>1 0 Drive 2</td>
</tr>
<tr>
<td></td>
<td>1 1 Drive 3</td>
</tr>
<tr>
<td>DTL</td>
<td>Special Sector Size. During the execution of disk read/write commands, this parameter is used to temporarily alter the effective disk sector size. By setting N to zero, DTL may be used to specify a sector size from 1 to 256 bytes in length. If the actual sector (on the diskette) is larger than DTL specifies, the remainder of the actual sector is not passed to the system during read commands; during write commands, the remainder of the actual sector is written with all-zeroes bytes. DTL should be set to FF hexadecimal when N is not zero.</td>
</tr>
<tr>
<td>EOT</td>
<td>End of Track. The final sector number of the current track.</td>
</tr>
<tr>
<td>GPL</td>
<td>Gap Length. The gap 3 size. (Gap 3 is the space between sectors excluding the VCO synchronization field as defined in section 3.)</td>
</tr>
<tr>
<td>H</td>
<td>Head Address. Selected head: 0 or 1 (disk side 0 or 1, respectively) as encoded in the sector ID field.</td>
</tr>
<tr>
<td>HLT</td>
<td>Head Load Time. Defines the time interval that the FDC waits after loading the head before initiating a read or write operation. Programmable from 2 to 254 milliseconds (in increments of 2 ms).</td>
</tr>
<tr>
<td>HUT</td>
<td>Head Unload Time. Defines the time interval from the end of the execution phase (of a read or write command) until the head is unloaded. Programmable from 16 to 240 milliseconds (in increments of 16 ms).</td>
</tr>
<tr>
<td>MFM</td>
<td>MFM/FM Mode Selector. Selects MFM double-density recording mode when high, FM single-density mode when low.</td>
</tr>
</tbody>
</table>
## APPLICATIONS

### Table 6. Command/Result Parameter Abbreviations (continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MT</td>
<td>Multi-Track Selector. When set, this flag selects the multi-track operating mode. In this mode (used only with dual-sided disks), the FDC treats a complete cylinder (under both read/write head 0 and read/write head 1) as a single track. The FDC operates as if this expanded track started at the first sector under head 0 and ended at the last sector under head 1. With this flag set (high), a multi-sector read operation will automatically continue to the first sector under head 1 when the FDC finishes operating on the last sector under head 0.</td>
<td>SK</td>
<td>Skip Flag. When this flag is set, sectors containing deleted data address marks will automatically be skipped during the execution of multi-sector Read Data or Scan commands. In the same manner, a sector containing a data address mark will automatically be skipped during the execution of a multi-sector Read Deleted Data command.</td>
</tr>
<tr>
<td>ND</td>
<td>Non-DMA Mode Flag. When set (high), this flag indicates that the FDC is to operate in the non-DMA mode. In this mode, the processor is interrupted for each data transfer. When low, the FDC interfaces to a DMA controller by means of the DRQ and DACK signals.</td>
<td>SRT</td>
<td>Step Rate Interval. Defines the time interval between step pulses issued by the FDC (track-to-track access time). Programmable from 1 to 16 milliseconds (in increments of 1 ms).</td>
</tr>
<tr>
<td>N</td>
<td>Sector Size. The number of data bytes within a sector. (See Table 9.)</td>
<td>ST0</td>
<td>Status Register 0-3. Registers within the FDC that store status information after a command has been executed. This status information is available to the processor during the Result Phase after command execution. These registers may only be read after a command has been executed (in the exact order shown in Table 5 for each command). These registers should not be confused with the Main Status Register.</td>
</tr>
<tr>
<td>ND</td>
<td>Non-DMA Mode Flag. When set (high), this flag indicates that the FDC is to operate in the non-DMA mode. In this mode, the processor is interrupted for each data transfer. When low, the FDC interfaces to a DMA controller by means of the DRQ and DACK signals.</td>
<td>ST1</td>
<td>Scan Sector Increment. During Scan operations, this parameter is added to the current sector number in order to determine the next sector to be scanned.</td>
</tr>
<tr>
<td>R</td>
<td>Sector Address. Specifies the sector number to be read or written. In multi-sector transfers, this parameter specifies the sector number of the first sector to be read or written.</td>
<td>ST2</td>
<td></td>
</tr>
<tr>
<td>SC</td>
<td>Number of Sectors per Track. Specifies the number of sectors per track to be initialized by the Format Track command.</td>
<td>ST3</td>
<td></td>
</tr>
</tbody>
</table>

### Table 7. Status Register Definitions

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status Register 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7,6</td>
<td>IC</td>
<td>Interrupt Code. 00 — Normal termination of command. The specified command was properly executed and completed without error. 01 — Abnormal termination of command. Command execution was started but could not be successfully completed. 10 — Invalid command. The requested command could not be executed. 11 — Abnormal termination. During command execution, the disk drive ready signal changed state.</td>
</tr>
<tr>
<td>5</td>
<td>SE</td>
<td>Seek End. This flag is set (high) when the FDC has completed the Seek command and the read/write head is positioned over the correct cylinder.</td>
</tr>
<tr>
<td>4</td>
<td>EC</td>
<td>Equipment Check Error. This flag is set (high) if a fault signal is received from the disk drive or if the track 0 signal fails to become active after 77 step pulses (Recalibrate command).</td>
</tr>
<tr>
<td>3</td>
<td>NR</td>
<td>Not Ready Error. This flag is set if a read or write command is issued and either the drive is not ready or the command specifies side 1 (head 1) of a single-sided disk.</td>
</tr>
<tr>
<td>2</td>
<td>H</td>
<td>Head Address. The head address at the time of the interrupt.</td>
</tr>
<tr>
<td>1,0</td>
<td>DS1,DS0</td>
<td>Drive Select. The number of the drive selected at the time of the interrupt.</td>
</tr>
</tbody>
</table>
Table 7. Status Register Definitions (continued)

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status Register 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>EN</td>
<td>End of Track Error. This flag is set if the FDC attempts to access a sector beyond the final sector of the track.</td>
</tr>
<tr>
<td>6</td>
<td>DE</td>
<td>Data Error. Set when the FDC detects a CRC error in either the ID field or the data field of a sector.</td>
</tr>
<tr>
<td>5</td>
<td>OR</td>
<td>Overrun Error. Set (during data transfers) if the FDC does not receive DMA or processor service within the specified time interval.</td>
</tr>
<tr>
<td>4</td>
<td>ND</td>
<td>Sector Not Found Error. This flag is set by any of the following conditions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a) The FDC cannot locate the sector specified in the Read Data, Read Deleted Data, or Scan command.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b) The FDC cannot locate the starting sector specified in the Read Track command.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>c) The FDC cannot read the ID field without error during a Read ID command.</td>
</tr>
<tr>
<td>1</td>
<td>NW</td>
<td>Write Protect Error. This flag is set if the FDC detects a write protect signal from the disk drive during the execution of a Write Data, Write Deleted Data, or Format Track command.</td>
</tr>
<tr>
<td>0</td>
<td>MA</td>
<td>Missing Address Mark Error. This flag is set by any of the following conditions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a) The FDC cannot detect the ID address mark on the specified track (after two occurrences of the physical index mark).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b) The FDC cannot detect the data address mark or deleted data address mark on the specified track. (See also the MD bit of Status Register 2.)</td>
</tr>
<tr>
<td>Status Register 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>CM</td>
<td>Not used. This bit is always low.</td>
</tr>
<tr>
<td>6</td>
<td>DD</td>
<td>Control Mark. This flag is set when the FDC encounters one of the following conditions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a) A deleted data address mark during the execution of a Read Data or Scan command.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b) A data address mark during the execution of a Read Deleted Data command.</td>
</tr>
<tr>
<td>5</td>
<td>WC</td>
<td>Data Error. Set (high) when the FDC detects a CRC error in a sector data field. This flag is not set when a CRC error is detected in the ID field.</td>
</tr>
<tr>
<td>4</td>
<td>SH</td>
<td>Cylinder Address Error. Set when the cylinder address from the disk sector ID field is different from the current cylinder address maintained within the FDC.</td>
</tr>
<tr>
<td>3</td>
<td>SN</td>
<td>Scan Hit. Set during the execution of the Scan command if the scan condition is satisfied.</td>
</tr>
<tr>
<td>2</td>
<td>BC</td>
<td>Scan Not Satisfied. Set during execution of the Scan command if the FDC cannot locate a sector on the specified cylinder that satisfies the scan condition.</td>
</tr>
<tr>
<td>1</td>
<td>MD</td>
<td>Bad Track Error. Set when the cylinder address from the disk sector ID field is FF hexadecimal and this cylinder address is different from the current cylinder address maintained within the FDC. This all &quot;ones&quot; cylinder number indicates a bad track (one containing hard errors) according to the IBM soft-sectored format specifications.</td>
</tr>
<tr>
<td>0</td>
<td>MA</td>
<td>Missing Data Address Mark Error. Set if the FDC cannot detect a data address mark or deleted data address mark on the specified track.</td>
</tr>
</tbody>
</table>
In the non-DMA mode, transfer requests are indicated by activation of both the INT output signal and the RQM flag (bit 7) in the Main Status Register. INT can be used for interrupt-driven systems and RQM can be used for polled systems. The system processor must respond to the transfer request by reading data from (activating RD), or writing data to (activating WR), the FDC. This response removes the transfer request (INT and RQM are set inactive). After completing the last transfer, the 8272 activates the INT output to indicate the beginning of the result phase. In the non-DMA mode, the processor must activate the TC signal to the FDC (normally by means of an I/O port) after the transfer request for the last data byte has been received (by the processor) and before the appropriate data byte has been read from (or written to) the FDC.

In either mode of operation (DMA or non-DMA), the execution phase ends when a terminal count signal is sensed or when the last sector on a track (the EOT parameter—Table 5) has been read or written. In addition, if the disk drive is in a “not ready” state at the beginning of the execution phase, the “not ready” flag (bit 3 in Status Register 0) is set (high) and the command is terminated.

If a fault signal is received from the disk drive at the end of a write operation (Write Data, Write Deleted Data, or Format), the FDC sets the “equipment check” flag (bit 4 in Status Register 0), and terminates the command after setting the interrupt code (bits 7 and 6 of Status Register 0) to “01” (bit 7 low, bit 6 high).

**Multi-sector and Multi-track Transfers**

During disk read/write transfers (Read Data, Write Data, Read Deleted Data, and Write Deleted Data), the FDC will continue to transfer data from sequential sectors until the TC input is sensed. In the DMA mode, the TC input is normally connected to the TC/EOP (terminal count) output of the DMA controller. In the non-DMA mode, the processor directly controls the FDC TC input as previously described. Once the TC input is received, the FDC stops requesting data transfers (from the system processor or DMA controller). The FDC, however, continues to read data from, or write data to, the floppy disk until the end of the current disk sector. During a disk read operation, the data read from the disk (after reception of the TC input) is discarded, but the data CRC is checked for errors; during a disk write operation, the remainder of the sector is filled with all-zero bytes.

If the TC signal is not received before the last byte of the current sector has been transferred to/from the system, the FDC increments the sector number by one and initiates a read or write command for this new disk sector.

The FDC is also designed to operate in a multi-track mode for dual-sided disks. In the multi-track mode (specified by means of the MT flag in the command byte—Table 5) the FDC will automatically increment the head address (from 0 to 1) when the last sector (on the track under head 0) has been read or written. Reading or writing is then continued on the first sector (sector 1) of head 1.

**Drive Status Polling**

After the power-on reset, the 8272 automatically enters a drive status polling mode. If a change in drive status is detected (all drives are assumed to be “not ready” at power-on), an interrupt is generated. The 8272 continues this status polling between command executions (and between step pulses in the Seek command). In this manner, the 8272 automatically notifies the system processor when a floppy disk is inserted, removed, or changed by the operator.

**Table 7. Status Register Definitions (continued)**

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>FT</td>
<td>Fault. This flag indicates the status of the fault signal from the selected disk drive.</td>
</tr>
<tr>
<td>6</td>
<td>WP</td>
<td>Write Protected. This flag indicates the status of the write protect signal from the selected disk drive.</td>
</tr>
<tr>
<td>5</td>
<td>RDY</td>
<td>Ready. This flag indicates the status of the ready signal from the selected disk drive.</td>
</tr>
<tr>
<td>4</td>
<td>TO</td>
<td>Track 0. This flag indicates the status of the track 0 signal from the selected disk drive.</td>
</tr>
<tr>
<td>3</td>
<td>TS</td>
<td>Two-Sided. This flag indicates the status of the two-sided signal from the selected disk drive.</td>
</tr>
<tr>
<td>2</td>
<td>H</td>
<td>Head Address. This flag indicates the status of the side select signal for the currently selected disk drive.</td>
</tr>
<tr>
<td>1,0</td>
<td>DS1,DS0</td>
<td>Drive Select. Indicates the currently selected disk drive number.</td>
</tr>
</tbody>
</table>
Command Details

During the command phase, the Main Status Register must be polled by the CPU before each byte is written into the Data Register. The DI0 (bit 6) and RQM (bit 7) flags in the Main Status Register must be low and high, respectively, before each byte of the command may be written into the 8272. The beginning of the execution phase for any of these commands will cause DI0 to be set high and RQM to be set low.

The following paragraphs describe the fifteen FDC commands in detail.

Specify

The Specify command is used prior to performing any disk operations (including the formatting of a new disk) to define drive/FDC operating characteristics. The Specify command parameters set the values for three internal timers:

1. Head Load Time (HLT) — This seven-bit value defines the time interval that the FDC waits after loading the head before initiating a read or write operation. This timer is programmable from 2 to 254 milliseconds in increments of 2 ms.

2. Head Unload Time (HUT) — This four-bit value defines the time from the end of the execution phase (of a read or write command) until the head is unloaded. This timer is programmable from 16 to 240 milliseconds in increments of 16 ms. If the processor issues another command before the head unloads, the head will remain loaded and the head load wait will be eliminated.

3. Step Rate Time (SRT) — This four-bit value defines the time interval between step pulses issued by the FDC (track-to-track access time). This timer is programmable from 1 to 16 milliseconds in increments of 1 ms.

The time intervals mentioned above are a direct function of the FDC clock (CLK on pin 19). Times indicated above are for an 8 MHz clock.

The Specify command also indicates the choice of DMA or non-DMA operation (by means of the ND bit). When this bit is high the non-DMA mode is selected; when ND is low, the DMA mode is selected.

Sense Drive Status

This command may be used by the processor whenever it wishes to obtain the status of the disk drives. Status Register 3 (returned during the result phase) contains the drive status information as described in Table 7.

Sense Interrupt Status

An interrupt signal is generated by the FDC when one or more of the following events occurs:

1. The FDC enters the result phase for:
   a. Read Data command
   b. Read Track command
   c. Read ID command
   d. Read Deleted Data command
   e. Write Data command
   f. Format Track command
   g. Write Deleted Data command
   h. Scan commands

2. The ready signal from one of the disk drives changes state.

3. A Seek or Recalibrate command completes operation.

4. The FDC requires a data transfer during the execution phase of a command in the non-DMA mode.

Interrupts caused by reasons (1) and (4) above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons (2) and (3) above are uniquely identified with the aid of the Sense Interrupt Status command. This command, when issued, resets the interrupt signal and by means of bits 5, 6, and 7 of Status Register 0 (returned during the result phase) identifies the cause of the interrupt (see Table 8).

<table>
<thead>
<tr>
<th>Table 8. Interrupt Codes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Seek End</strong></td>
</tr>
<tr>
<td>Bit 5</td>
</tr>
<tr>
<td>-------------</td>
</tr>
<tr>
<td>0</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>1</td>
</tr>
</tbody>
</table>

Neither the Seek nor the Recalibrate command has a result phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of the disk head position.
When an interrupt is received by the processor, the FDC busy flag (bit 4) and the non-DMA flag (bit 5) may be used to distinguish the above interrupt causes:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Asynchronous event-(2) or (3) above</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Result phase-(1) above</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Data transfer required-(4) above</td>
</tr>
</tbody>
</table>

A single interrupt request to the processor may, in fact, be caused by more than one of the above events. The processor should continue to issue Sense Interrupt Status commands (and service the resulting conditions) until an invalid command code is received. In this manner, all “hidden” interrupts are serviced.

Seek

The Seek command causes the drive’s read/write head to be positioned over the specified cylinder. The FDC determines the difference between the current cylinder address and the desired (specified) address, and issues the appropriate number of step pulses. If the desired cylinder address is larger than the current address, the direction signal (LCT/DIR, pin 38) is set high (step-in); the direction signal is set low (step-out) if the desired cylinder address is less than the current address. No head movement occurs (no step pulses are issued) if the desired cylinder is the same as the current cylinder.

The rate at which step pulses are issued is controlled by the step rate time (SRT) in the Specify command. After each step pulse is issued, the desired cylinder address is compared against the current cylinder address. When the cylinder addresses are equal, the “seek end” flag (bit 5 in Status Register 0) is set (high) and the command is terminated. If the disk drive becomes “not ready” during the seek operation, the “not ready” flag (in Status Register 0) is set (high) and the command is terminated.

During the command phase of the Seek operation the FDC is in the FDC busy state, but during the execution phase it is in the non-busy state. While the FDC is in the non-busy state, another Seek command may be issued. In this manner parallel seek operations may be in operation on up to four floppy disk drives at once. The Main Status Register contains a flag for each drive (Table 4) that indicates whether the associated drive is currently operating in the seek mode. When a drive has completed a seek operation, the FDC generates an interrupt. In response to this interrupt, the system software must issue a Sense Interrupt Status command. During the result phase of this command, Status Register 0 (containing the drive number in bits 0 and 1) is read by the processor.

Recalibrate

This command causes the read/write head of the disk drive to retract to the track 0 position. The FDC clears the contents of its internal cylinder counter, and checks the status of the track 0 signal from the disk drive. As long as the track 0 signal is low, the direction signal remains high and step pulses are issued. When the track 0 signal goes high, the seek end flag (in Status Register 0) is set (high) and the command is terminated. If the track 0 signal is still low after 77 step pulses have been issued, the seek end and equipment check flags (in Status Register 0) are both set and the Recalibrate command is terminated.

Recalibrate commands for multiple drives can be overlapped in the same manner that Seek commands are overlapped.

Format Track

The Format Track command formats or “initializes” a track on a floppy disk by writing the ID field, gaps, and address marks for each sector. Before issuing the Format command, the Seek command must be used to position the read/write head over the correct cylinder. In addition, a table of ID field values (cylinder, head, and sector addresses and sector length code) must be prepared before the command is executed. During command execution, the FDC accesses the table and, using the values supplied, writes each sector on the track. The ID field address mark originates from the FDC and is written automatically as the first byte of each sector’s ID field. The cylinder, head, and sector addresses are taken, in order, from the table. The ID field CRC character (derived from the data written in the first five bytes) is written as the last two bytes of the ID field. Gaps are written automatically by the FDC, with the length of the variable gap determined by one of the Format command parameters.

The data field address mark is generated by the FDC and is written automatically as the first byte of the data field. The data pattern specified in the command phase is written into each data byte of each sector. A CRC character is derived from the data address mark and the data written in the sector’s data field. The two CRC bytes are appended to the last data byte.

The formatting of a track begins at the physical index mark. As previously mentioned, the order of sector assignment is taken directly from the formatting table. Four entries are required for each sector: a cylinder address, a head address, a sector address, and a sector length code. The cylinder address in the ID field should be equal to the cylinder address of the track currently being formatted.
The sector addresses must be unique (no two equal). The order of the sector entries in the table is the sequence in which sector numbers appear on the track when it is formatted. The number of entry sets (cylinder, head, and sector address and sector length code) must equal the number of sectors allocated to the track (specified in the command phase).

Since the sector address is supplied, in order, for each sector, tracks can be formatted sequentially (the first sector following the index mark is assigned sector address 1, the adjacent sector is assigned sector address 2, and so on) or sector numbers can be interleaved (see section 3) on a track.

Table 9 lists recommended gap sizes and sectors/track for various sector sizes.

**Read Data**

Nine (9) bytes are required to complete the command phase specification for the Read Data command. During the execution phase, the FDC loads the head (if it is in the unloaded state), waits the specified head load time (defined in the Specify command), and begins reading ID address marks and ID fields. When the requested sector address compares with the sector address read from the disk, the FDC outputs data (from the data field) byte-by-byte to the system. The Read Data command automatically operates in the multi-sector mode described earlier. In addition, multi-track operation may be specified by means of the MT command flag (see section 3) on a track.

During the execution of read and write commands, the special sector size parameter (DTL) is used to temporarily alter the effective disk sector size. By setting the sector size code (N) to zero, DTL may be used to specify a sector size from 1 to 256 bytes in length. If the actual sector (on the disk) is larger than DTL specifies, only the number of bytes specified by the DTL parameter are passed to the system; the remainder of the actual disk sector is not transferred (although the data is checked for CRC errors). Multi-sector read operations are performed in the same manner as they are when the sector size code is non-zero. (The N and DTL parameters are always present in the command sequence. DTL should be set to FF hexadecimal when N is not zero.)

If the FDC detects the physical index mark twice without finding the requested sector, the FDC sets the "sector not found error" flag (bit 2 in Status Register 1) and terminates the Read Data command. The interrupt code (bits 7 and 6 of Status Register 0) is set to "01." Note that the FDC searches for each sector in a multi-sector operation. Therefore, a "sector not found" error may occur after successful transfer of one or more preceding sectors. This error could occur if a particular sector number was not included when the track was first formatted or if a hard error on the disk has invalidated a sector ID field.

After reading the ID field and data field in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in the ID field), the FDC sets the "data error" flag in Status Register 1; if a CRC error occurs in the data field, the FDC sets the "data error" flag in Status Register 2. In either error condition, the FDC terminates the Read Data command. The interrupt code (bits 7 and 6 in Status Register 0) is set to "01."

If the FDC reads a deleted data address mark from the disk, and the skip flag (specified during the command phase) is not set, the FDC sets the "control mark" flag (bit 6 in Status Register 2) and terminates the Read Data command (after reading all the data in the sector). If the skip flag is set, the FDC skips the sector with the deleted data address mark and reads the next sector. Thus, the skip flag may be used to cause the FDC to ignore deleted data sectors during a multi-sector read operation.

During disk data transfers between the FDC and the system, the FDC must be serviced by the system (processor or DMA controller) every 27 μs in the FM mode, and every 13 μs in the MFM mode. If the FDC is not

<table>
<thead>
<tr>
<th>Format</th>
<th>Sector Size</th>
<th>N Sector Size Code</th>
<th>SC Sectors/Track</th>
<th>GPL¹ Gap 3 Length</th>
<th>GPL² Gap 3 Length</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM Mode</td>
<td>128 bytes/Sector</td>
<td>00</td>
<td>1A₁₆(F₁₆)</td>
<td>07₁₆(E₁₆)</td>
<td>1B₁₆(A₁₆)</td>
<td>IBM Diskette 1 IBM Diskette 2</td>
</tr>
<tr>
<td></td>
<td>256</td>
<td>01</td>
<td>0F₁₆</td>
<td>0E₁₆</td>
<td>0A₁₆</td>
<td></td>
</tr>
<tr>
<td></td>
<td>512</td>
<td>02</td>
<td>08</td>
<td>1B₁₆</td>
<td>2A₁₆</td>
<td></td>
</tr>
<tr>
<td>MFM Mode</td>
<td>256</td>
<td>01</td>
<td>1A₁₆</td>
<td>0E₁₆</td>
<td>36₁₆</td>
<td>IBM Diskette 2D</td>
</tr>
<tr>
<td></td>
<td>512</td>
<td>02</td>
<td>0F₁₆</td>
<td>1B₁₆</td>
<td>54₁₆</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1024</td>
<td>03</td>
<td>08</td>
<td>35₁₆</td>
<td>74₁₆</td>
<td>IBM Diskette 2D</td>
</tr>
</tbody>
</table>

Notes: 1. Suggested values of GPL in Read or Write commands to avoid splice point between data field and ID field of contiguous sectors.
2. Suggested values of GPL in Format command.
If the processor terminates a read (or write) operation in the FDC, the ID information in the result phase is dependent upon the state of the multi-sector flag and end of track byte. Table 11 shows the values for C, H, R, and N, when the processor terminates the command.

**Write Data**

Nine (9) bytes are required to complete the command phase specification for the Write Data command. During the execution phase the FDC loads the head (if it is in the unloaded state), waits the specified head load time (defined by the Specify command), and begins reading sector ID fields. When the requested sector address compares with the sector address read from the disk, the FDC reads data from the processor one byte at a time via the data bus and outputs the data to the data field of that sector. The CRC is computed on this data and two CRC bytes are written at the end of the data field.

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID fields, it sets the “data error” flag (bit 5 in Status Register 1) and terminates the Write Data command. The interrupt code (bits 7 and 6 in Status Register 0) is set to “01.”

The Write Data command operates in much the same manner as the Read Data command. The following items are the same; refer to the Read Data command for details:
- Multi-sector and Multi-track operation
- Data transfer capacity
- “End of track error” flag
- “Sector not found error” flag
- “Data error” flag
- Head unload time interval
- ID information when the processor terminates the command (see Table 11)
- Definition of DTL when N=0 and when N≠0

During the Write Data execution phase, data transfers between the processor and FDC must occur every 31 μs in the FM mode, and every 15 μs in the MFM mode. If the time interval between data transfers is longer than this, the FDC sets the “overrun error” flag (bit 4 in Status Register 1) and terminates the Write Data command.

**Read Deleted Data**

This command operates in almost the same manner as the Read Data command operates. The only difference involves the treatment of the data address mark and the skip flag. When the FDC detects a data address mark at the beginning of a data field (and the skip flag is not set), the FDC reads all the data in the sector, sets the “control mark” flag (bit 6 in Status Register 2), and terminates the command. If the skip flag is set, the FDC skips the sector with the data address mark and continues reading at the next sector. Thus, the skip flag may be used to cause the FDC to read only deleted data sectors during a multi-sector read operation.

**Write Deleted Data**

This command operates in the same manner as the Write Data command except that a deleted data address mark is written at the beginning of the data field instead of the normal data address mark. This command is used to mark a bad sector (containing a hard error) on the floppy disk.

**Read Track**

The Read Track command is similar to the Read Data command except that the entire data field is read continuously from each of the sectors of a track. Immediately after encountering the physical index mark, the FDC starts reading all data fields on the track as continuous blocks of data. If the FDC finds an error in the ID field or data field CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the values specified during the command phase. If the specified ID field information is not found on the track, the “sector not found error” flag (in Status Register 1) is set. Multi-track and skip operations are not allowed with this command.

This command terminates when the last sector on the track has been read. (The number of sectors on the track is specified by the end of track parameter byte during the command phase.) If the FDC does not find an ID address mark on the disk after it encounters the physical index mark for the second time, it sets the “missing address mark error” flag (bit 0 in Status Register 1) and terminates the command. The interrupt code (bits 7 and 6 of Status Register 0) is set to “01.”

**Read ID**

The Read ID command transfers (reads) the first correct ID field from the current disk track (following the physical index mark) to the processor. If no correct ID address mark is found on the track, the “missing address mark error” flag is set (bit 0 in Status Register 1). If no data mark is found on the track, the “sector not found error” flag is also set (bit 2 in Status Register 1). Either error condition causes the command to be terminated.
Scan Commands

The Scan commands allow the data being read from the disk to be compared against data supplied by the system (by the processor in non-DMA mode, and by the DMA controller in DMA mode). The FDC compares the data on a byte-by-byte basis, and searches for a sector of data that meets the conditions of "disk data equal to system data", "disk data less than or equal to system data", or "disk data greater than or equal to system data". Simple binary (ones complement) arithmetic is used for comparison (FF = largest number, 00 = smallest number). If, after a complete sector of data is compared, the conditions are not met, the sector number is incremented by the scan sector increment (specified in the command phase), and the scan operation is continued. The scan operation continues until one of the following conditions occurs: the conditions for scan are met (equal, low, or high), the last sector on the track is reached, or the terminal count signal is received.

If the conditions for scan are met, the FDC sets the "scan hit" flag (bit 3 in Status Register 2) and terminates the Scan command. If the conditions for scan are not met between the starting sector and the last sector on the track (specified in the command phase), the FDC sets the "scan not satisfied" flag (bit 2 in Status Register 2) and terminates the Scan command. The receipt of a terminal count signal from the processor or DMA controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and to terminate the command. Table 10 shows the status of the "scan hit" and "scan

<table>
<thead>
<tr>
<th>Command</th>
<th>Status Register 2</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit 2 = SN</td>
<td>Bit 3 = SH</td>
<td></td>
</tr>
<tr>
<td>Scan Equal</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Scan Low or Equal</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Scan High or Equal</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 10. Scan Status Codes

<table>
<thead>
<tr>
<th>MT</th>
<th>EOT</th>
<th>Final Sector Transferred to Processor</th>
<th>ID Information at Result Phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1A</td>
<td>Sector 1 to 25 at Side 0</td>
<td>(C), (NC), (R + 1), (NC)</td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>Sector 1 to 14 at Side 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>08</td>
<td>Sector 1 to 7 at Side 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1A</td>
<td>Sector 26 at Side 0</td>
<td>(C + 1), (NC), (R = 01), (NC)</td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>Sector 15 at Side 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>08</td>
<td>Sector 8 at Side 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1A</td>
<td>Sector 1 to 25 at Side 1</td>
<td>(NC), (NC), (R + 1), (NC)</td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>Sector 1 to 14 at Side 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>08</td>
<td>Sector 1 to 7 at Side 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1A</td>
<td>Sector 26 at Side 1</td>
<td>(C + 1), (NC), (R = 01), (NC)</td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>Sector 15 at Side 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>08</td>
<td>Sector 8 at Side 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1A</td>
<td>Sector 1 to 25 at Side 0</td>
<td>(NC), (LSB), (R = 01), (NC)</td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>Sector 1 to 14 at Side 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>08</td>
<td>Sector 1 to 7 at Side 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1A</td>
<td>Sector 26 at Side 1</td>
<td>(NC), (NC), (R + 1), (NC)</td>
</tr>
<tr>
<td></td>
<td>0F</td>
<td>Sector 15 at Side 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>08</td>
<td>Sector 8 at Side 1</td>
<td></td>
</tr>
</tbody>
</table>

Table 11. ID Information When Processor Terminates Command

Notes: 1. NC (No Change): The same value as the one at the beginning of command execution.

2. LSB (Least Significant Bit): The least significant bit of H is complemented.
not satisfied" flags under various scan termination conditions.

If the FDC encounters a deleted data address mark in one of the sectors and the skip flag is low, it regards the sector as the last sector on the cylinder, sets the "control mark" flag (bit 6 in Status Register 2) and terminates the command. If the skip flag is high, the FDC skips the sector with the deleted address mark, and reads the next sector. In this case, the FDC also sets the "control mark" flag (bit 6 in Status Register 2) in order to show that a deleted sector had been encountered.

NOTE: During scan command execution, the last sector on the track must be read for the command to terminate properly. For example, if the scan sector increment is set to 2, the end of track parameter is set to 26, and the scan begins at sector 21, sectors 21, 23, and 25 will be scanned. The next sector, 27 will not be found on the track and an abnormal command termination will occur. The command would be completed in a normal manner if either a) the scan had started at sector 20 or b) the end of track parameter had been set to 25.

During the Scan command, data is supplied by the processor or DMA controller for comparison against the data read from the disk. In order to avoid having the "overrun error" flag set (bit 4 in Status Register 1), it is necessary to have the data available in less than 27 $\mu$s (FM Mode) or 13 $\mu$s (MFM Mode). If an overrun error occurs, the FDC terminates the command.

Invalid Commands

If an invalid (undefined) command is sent to the FDC, the FDC will terminate the command. No interrupt is generated by the 8272 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both set indicating to the processor that the 8272 is in the result phase and the contents of Status Register 0 must be read. When the processor reads Status Register 0 it will find an 80H code indicating that an invalid command was received.

A Sense Interrupt Status command must be sent after a Seek or Recalibrate interrupt; otherwise the FDC will consider the next command to be an invalid command. Also, when the last "hidden" interrupt has been serviced, further Sense Interrupt Status commands will result in invalid command codes.

In some applications the user may wish to use this command as a No-Op command to place the FDC in a stand-by or no operation state.

5. THE DATA SEPARATOR

As briefly discussed in section 2, LSI disk controllers such as the 8272 require external circuitry to generate a data window signal. This signal is used within the FDC to isolate the data bits contained within the READ DATA input signal from the disk drive. (The disk READ DATA signal is a composite signal constructed from both clock and data information.) After isolating the data bits from this input signal, the FDC assembles the data bits into 8-bit bytes for transfer to the system processor or memory.

Single Density

In single-density (FM) recording (Figure 3), the bit cell is 4 microseconds wide. Each bit cell contains a clock bit at the leading edge of the cell. The data bit (if present) is always located at the center of the cell. The job of data separation is relatively straightforward for single-density; simply generate a data window 2 $\mu$s wide starting 1 $\mu$s after each clock bit. Since every cell has a clock bit, a fixed window reference is available for every data bit and because the window is 2 $\mu$s wide, a slightly shifted data bit will still remain within the data window.

A single-density data separator with these specifications may be easily generated using a digital or analog one-shot triggered by the clock bit.

Double-Density

Double-density (MFM) bit cells are reduced to 2 $\mu$s (in order to double the disk data storage capacity). Clock bits are inserted into the data stream only if data bits are not present in both the current and preceding bit cells (Figure 3). The data bit (if present) still occurs at the center of the bit cell and the clock bit (if present) still occurs at the leading edge of the bit cell.

MFM data separation has two problems. First, only some bit cells contain a clock bit. In this manner, MFM encoding loses the fixed bit cell reference pulse present in FM encoding. Second, the bit cell for MFM is one-half the size of the bit cell for FM. This shorter bit cell means that MFM cannot tolerate as large a playback data-shift (as FM can tolerate) without errors.

Since most playback data-shift is predictable, the FDC can precompensate the write data stream so that data/clock pulses will be correctly positioned for subsequent playback. This function is completely controlled by the FDC and is only required for MFM recording. During write operations, the FDC specifies an early, normal, or late bit positioning. This timing information is specified with respect to the FDC write clock. Early and late timing is typically 125 ns to 250 ns before or after the write clock transition (depending on disk drive requirements).
The data separator circuitry for double-density recording must continuously analyze the total READ DATA stream, synchronizing its operation (window generation) with the actual clock/data bits of the data stream. The data separation circuit must track the disk input data frequency very closely—unpredictable bit shifts leave less than 50 ns margin to the window edges.

**Phase-Locked Loop**

Only an analog phase-locked loop (PLL) can provide the reliability required for a double-density data separation circuit. (A phase-locked loop is an electronic circuit that constantly analyzes the frequency of an input signal and locks another oscillator to that frequency.) Using analog PLL techniques, a data separator can be designed with ±1 ns resolution (this would require a 100 MHz clock in a digital phase-locked loop). The analog PLL determines the clock and data bit positions by sampling each bit in the serial data stream. The phase relationship between a data bit and the PLL generated data window is constantly fed back to adjust the position of the data window, enabling the PLL to track input data frequency changes, and thereby reliably read previously recorded data from a floppy disk.

**PLL Design**

A block diagram of the phase-locked loop described in this application note is shown in Figure 7. Basically, the phase-locked loop operates by comparing the frequency of the input data (from the disk drive) against the frequency of a local oscillator. The difference of these frequencies is used to increase or decrease the frequency of the local oscillator in order to bring its frequency closer to that of the input. The PLL synchronizes the local oscillator to the frequency of the input during the all “zeroes” synchronization field on the floppy disk (immediately preceding both the ID field and the data field).

The PLL consists of nine ICs and is located on page 3 of the schematics in the Appendix. The 8272 VCO output essentially turns the PLL circuitry on and off. When the PLL is off, it “idles” at its center frequency. The VCO output turns the PLL on only when valid data is being received from the disk drive. The VCO turns the PLL on after the read/write head has been loaded and the head load time has elapsed. The PLL is turned off in the gap between the ID field and the data field and in the gap after the data field (before the next sector ID field). The GPL parameter in the FDC read and write commands specifies the elapsed time (number of data bytes) that the PLL is turned off in order to blank out discontinuities that appear in the gaps when the write current is turned on and off. The PLL operates with either MFM or FM input data. The MFM output from the FDC controls the PLL operation frequency.

The PLL consists of six functional blocks as follows:

1. **Pulse Shaping** — A 96LS02 senses a READ DATA pulse and provides a clean output signal to the FDC and to the PLL Phase Comparator and Frequency Discriminator circuitry.

2. **Phase Comparator** — The phase difference between the PLL oscillator and the READ DATA input is compared. Pump up (PU) and pump down (PD) error signals are derived from this phase difference and output to the filter. If there is no phase difference between the PLL oscillator and the READ DATA input, the PU and PD pulse widths are equal. If the READ DATA pulse occurs early, the PU duration is shorter than the PD duration. If the data pulse occurs late, the PU duration is longer than the PD duration.

3. **Filter** — This analog circuit filters the PU and PD pulses into an error voltage. This error voltage is buffered by an LM358 operational amplifier.

![Figure 7. Phase-Locked Loop Data Separator](image-url)
4. PLL Oscillator — This oscillator is composed of a 74LS393, 74LS74, and 96LS02. The oscillator frequency is controlled by the error voltage output by the filter. This oscillator also generates the data window signal to the FDC.

5. Frequency Discriminator — This logic tracks the READ DATA input from the disk drive and discriminates between the synchronization gap for FM recording (250 KHz) and the gap for MFM recording (300 KHz). Synchronization gaps immediately precede address marks.

6. Start Logic — The function of this logic is to clamp the PLL oscillator to its center frequency (2 MHz) until the FDC VCO signal is enabled and a valid data pattern is sensed by the frequency discriminator. The start logic (consisting of a 74LS393 and 74LS74) ensures that the PLL oscillator is started with zero phase error.

PLL Adjustments

The PLL must be initially adjusted to operate at its center frequency with the VCO output off and the adjustment jumper removed. The 5K trimpot should be adjusted until the frequency at the test point (Q output of the 96LS02) is 2 MHz. The jumper should then be replaced for normal operation.

PLL Design Details

The following paragraphs describe the operational and design details of the phase-locked loop data separator illustrated in the appendix. Note that the analog section is operated from a separately filtered +5V supply.

Initialization

As long as the 8272 maintains a low VCO signal, the data separator logic is “turned off”. In this state, the PLL oscillator (96LS02) is not oscillating and therefore the 2XBR signal is constantly low. In addition, the pump up (PU) and pump down (PD) signals are inactive (PU low and PD high), the CNT8 signal is inactive (low), and the filter input voltage is held at 2.5 volts by two 1Mohm resistors between ground and +5 volts.

Floppy Disk Data

The data separator frequency discriminator, the input pulse shaping circuitry, and the start logic are always enabled and respond to rising edges of the READ DATA signal. The rising edge of every data bit from the disk drive triggers two pulse shaping one-shots. The first pulse shaper generates a stable and well-defined 200 ns read data pulse for input to the 8272 and other portions of the data separator logic. The second one-shot generates a 2.5 μs data pulse that is used for input data frequency discrimination.

The frequency discriminator operates as illustrated in Figure 8. The 2F output signal is active (high) during reception of valid MFM (double-density) sync fields on the disk while the 1F signal is active (high) during reception of valid FM (single-density) sync fields. A multiplexer (controlled by the 8272 MFM signal) selects the appropriate 1F or 2F signal depending on the programmed mode.

![Figure 8. Input Data Frequency Discrimination](image-url)
Startup

The data separator is designed to require reception of eight valid sync bits (one sync byte) before enabling the PLL oscillator and attempting to synchronize with the input data stream (see Figure 9). This delay ensures that the PLL will not erroneously synchronize outside a valid sync field in the data stream if the VCO signal is enabled slightly early. The sync bit counter is asynchronously reset by the CNTEN signal when valid sync data is not being received by the drive.

Once the VCO signal is active and eight sync bits have been counted, the CNT8 signal is enabled. This signal turns on the PLL oscillator. Note that this oscillator starts synchronously with the rising edge of the disk input data (because CNT8 is synchronous with the data rising edge) and the oscillator also starts at its center frequency of 2 MHz (because the LM348 filter input is held at its center voltage of approximately 2.5 volts). This frequency is divided by two and four to generate the 2XBR signal (1 MHz for MFM and 500 kHz for FM).

Figure 9. Typical Data Separator Startup Timing Diagram
PLL Synchronization

At this point, the PLL is enabled and begins to synchronize with the input data stream. This synchronization is accomplished very simply in the following manner. The pump up (PU) signal is enabled on the rising edge of the READ DATA from the disk drive. (When the PLL is synchronized with the data stream, this point will occur at the same time as the falling edge of the 2XBR signal as shown in Figure 9). The PU signal is turned off and the PD signal is activated on the next rising edge of the 2XBR clock. With this scheme, the difference between PU active time and the PD active time is equal to the difference between the input bit rate and the PLL clock rate. Thus, if PU is turned on longer than PD is on, the input bit rate is faster than the PLL clock.

As long as PU and PD are both inactive, no charge is transferred to or from the LM358 input holding capacitor, and the PLL output frequency is maintained (the LM358 operational amplifier has a very high input impedance). Whenever PU is turned on, current flows from the +5 volt supply through a 20K resistor into the holding capacitor. When the PD signal is turned on, current flows from the holding capacitor to ground through a 20K resistor. In this manner, both the pump up and pump down charging rates are balanced.

The change in capacitor charge (and therefore voltage) after a complete PU/PD cycle is proportional to the difference between the PU and PD pulse widths and is also proportional to the frequency difference between the incoming data stream and the PLL oscillator. As the capacitor voltage is raised (PU active longer than PD), the PLL oscillator time constant (RC of the 961LS02) is modified by the filter output (LM358) to raise the oscillator frequency. As the capacitor voltage is lowered (PD active longer than PD), the oscillator frequency is lowered. If both frequencies are equal, the voltage on the holding capacitor does not change, and the PLL oscillator frequency remains constant.

6. AN INTELLIGENT DISKETTE DATA BASE SYSTEM

The system described in this application note is designed to function as an intelligent data base controller. The schematics for this data base unit are presented in Appendix A; a block diagram of the unit is illustrated in Figure 10. As designed, the unit can access over four million bytes of mass storage on four floppy disk drives (using a single 8272 FDC); the system can easily be expanded to four FDC devices (and 16 megabytes of online disk storage). Three serial data links are also included. These data links may be used by CRT terminals or other microprocessor systems to access the data base.

Processor and Memory

A high-performance 8088 eight-bit microprocessor (operating at 5 MHz with no wait states) controls system operation. The 8088 was selected because of its memory addressing capabilities and its sophisticated string handling instructions. These features improve the speed of data base search operations. In addition, these capabilities allow the system to be easily upgraded with additional memory, disk drives, and if required, a bubble memory or winchester disk unit.

The schematics for the basic design provide 8K bytes of 2732A high-speed EPROM program storage and 8K bytes of disk directory and file buffer RAM. This memory can easily be expanded to 1 megabyte for performance upgrades.

An 8259A Programmable Interrupt Controller (PIC) is also included in the design to field interrupts from both the serial port and the FDC. This interrupt controller provides a large degree of programming flexibility for the implementation of data base functions in an asynchronous, demand driven environment. The PIC allows the system to accumulate asynchronous data base requests from all serial I/O ports while previously specified data base operations are currently in progress. This feature is made possible by the ability of the 8251A RXRDY signal to cause a processor interrupt. After receiving this interrupt, the processor can temporarily halt work on existing requests and enter the incoming information into a data base request buffer. Once the information has been entered into the buffer, the system can resume its previous processing.

In addition, the PIC permits some portions of data base requests to be processed in parallel. For example, once a disk record has been loaded into a memory buffer, a memory search can proceed in parallel with the loading of the next record. After the FDC completes the record transfer, the memory search will be interrupted and the processor can begin another disk transfer before resuming the memory search.

The bus structure of the system is split into three functional buffered units. A 20-bit address from the processor is latched by three-state transparent 74LS373 devices. When the processor is in control of the address and data busses, these devices are output enabled to the system buffered address bus. All I/O devices are placed directly on the local data bus. Finally, the memory data bus is isolated from the local data bus by an 8286 octal transceiver. The direction of this transceiver is determined by the Memory Read signal, while its output enable is activated by a Memory Read or Memory Write command.
APPLICATIONS

Figure 10. Intelligent Data Base Block Diagram
Serial I/O

The three RS-232-C compatible serial I/O ports operate at software-programmable baud rates to 19.2K. Each I/O port is controlled by an 8251A USART (Universal Synchronous/Asynchronous Receiver/Transmitter). Each USART is individually programmable for operation in many synchronous and asynchronous serial data transmission formats (including IBM Bi-sync). In operation, USART error detection circuits can check for parity, data overrun, and framing errors. An 8253 Programmable Interval Timer is employed to generate the baud rates for the serial I/O ports.

The Transmitter Ready and Receiver Ready output signals of the 8251As are routed to the interrupt inputs of the 8259A interrupt controller. These signals interrupt processor execution when a byte is received by a USART and also when the USART is ready to accept another data byte for transmission.

DMA

The 8272 FDC interfaces to system memory by means of an 8237-2 high-speed DMA controller. Transfers between the disk controller and memory also operate with no wait states when 2114-3 (150 ns) or faster static RAM is used. In operation, the 8272 presents a DMA request to the 8237 for every byte of data to be transferred. This request causes the 8273 to present a HOLD request to the 8088. As soon as the 8088 is able to relinquish data/address bus control, the processor signals a HOLD acknowledge to the 8237. The 8237 then assumes control over the data and address busses. After latching the address for the DMA transfer, the 8237 generates simultaneous I/O Read and Memory Write commands (for a disk read) or simultaneous I/O Write and Memory Read commands (for a disk write). At the same time, the 8272 is selected as the I/O device by means of the DMA acknowledge signal from the 8237. After this single byte has been transferred between the FDC and memory, the DMA controller releases the data/address busses to the 8088 by deactivating the HOLD request. In a short period of time (13 μs for double-density and 27 μs for single-density) the FDC requests a subsequent data transfer. This transfer occurs in exactly the same manner as the previous transfer. After all data transfers have been completed (specified by the word count programmed into the 8237 before the FDC operation was initiated), the 8237 signals a terminal count (EO) pin. This terminal count signal informs the 8272 that the data transfer is complete. Upon reception of this terminal count signal, the 8272 halts DMA requests and initiates an “operation complete” interrupt.

Since the system is designed for 20-bit addressing, a four-bit DMA-address latch is included as a processor addressable I/O port. The processor writes the upper four DMA address bits before a data transfer. When the DMA controller assumes bus control, the contents of this latch are output enabled on the upper four bits of the address bus. The only restriction in the use of this address latch is that a single disk read or write transfer cannot cross a 64K memory boundary.

Disk Drive Interface

The 8272 FDC may be interfaced to a maximum of four eight-inch floppy disk drives. Both single- and double-density drives are accommodated using the data separation circuit described in section 5. In addition, single- or dual-sided disk drives may be used. The 8272 is driven by an 8 MHz crystal controller clock produced by an 8224 clock generator.

Drive select signals are decoded by means of a 74LS139 from the DS0, DS1 outputs of the FDC. The fault reset, step, low current, and direction outputs to the disk drives are generated from the FR/STEP, LCT/DIR, and RW/SEEK FDC output signals by means of a 74LS240. The other half of the 74LS240 functions as an input multiplexer for the disk write protect, two-sided, fault, and track zero status signals. These signals are multiplexed into the WP/TS and FLT/TRK0 inputs to the 8272.

The 8272 write clock (WR CLK) is generated by a ring counter/multiplexer combination. The write clock frequency is 1 MHz for MFM recording and 500 kHz for FM recording (selected by the MFM output of the 8272). The pulse width is a constant 250 ns. The write clock is constantly generated and input to the FDC (during both read and write operations). The FDC write enable output (WE) is transmitted directly to the write gate disk drive input.

Write data to the disk drive is preshifted (according to the PS0, PS1 FDC outputs) by the combination of a 74LS175 four-bit latch and a 74LS153 multiplexer. The amount of preshift is completely controlled within the 8272 FDC. Three cases are possible: the data may be written one clock cycle early, one clock cycle late, or with no preshift. The data preshift circuit is activated by the FDC only in the double-density mode. The preshift is required to cancel predictable playback data shifts when recorded data is later read from the floppy disk.

A single 50-conductor flat cable connects the board to the floppy disk drives. FDC outputs are driven by 7438 open collector high-current line-drivers. These drivers are resistively terminated on the last disk drive by means of a 150 ohm resistor to +5V. The line receivers are 7414 Schmitt triggered inverters with 150 ohm pull-up resistors on board.
7. SPECIAL CONSIDERATIONS
This section contains a quick review of key features and issues, most of which have been mentioned in other sections of this application note. Before designing with the 8272 FDC, it is advisable that the information in this section be completely understood.

1. Multi-Sector Transfers
The 8272 always operates in a multi-sector transfer mode. The 8272 continues to transfer data until the TC input is activated. In a DMA configuration, the TC input of the 8272 must always be connected to the EOP/TC output of the DMA controller. If multiple DMA channels are used on a single DMA controller, EOP must be gated with the select signal for the proper FDC. If the TC signal is not gated, a terminal count on another channel will abort FDC operation.

In a processor driven configuration with no DMA controller, the system must count the transfers and supply a TC signal to the FDC. In a DMA environment, ORing a programmable TC with the TC from the DMA controller is a convenient means of ensuring that the processor may always gain control of the FDC (even if the diskette system hangs up in an abnormal manner).

2. Processor Command/Result Phase Interface
In the command phase, the processor must write the exact number of parameters in the exact order shown in Table 5. During the result phase, the processor must read the complete result status. For example, the Format Track command requires six command bytes and presents seven result bytes. The 8272 will not accept a new command until all result bytes are read. Note that the number of command and result bytes varies from command-to-command. Command and result phases cannot be shortened.

During both the command and result phases, the Main Status Register must be read by the processor before each byte of information is read from, or written to, the FDC Data Register. Before each command byte is written, DIO (bit 6) must be low (indicating a data transfer from the processor) and RQM (bit 7) must be high (indicating that the FDC is ready for data). During the result phase, DIO must be high (indicating a data transfer to the processor) and RQM must also be high (indicating that data is ready for the processor).

NOTE: After the 8272 receives a command byte, the RQM flag may remain set for 12 microseconds (with an 8 MHz clock). Software should not attempt to read the Main Status Register before this time interval has elapsed; otherwise, the software will erroneously assume that the FDC is ready to accept the next byte.

3. Sector Sizes
The 8272 does not support 128 byte sectors in the MFM (double-density) mode.

4. Write Clock
The FDC Write Clock input (WR CLK) must be present at all times.

5. Reset
The FDC Reset input (RST) must be held active during power-on reset while the RD and WR inputs are active. If the reset input becomes inactive while RD and WR are still active, the 8272 enters the test mode. Once activated, the test mode can only be deactivated by a power-down condition.

6. Drive Status
The 8272 constantly polls (starting after the power-on reset) all drives for changes in the drive ready status. At power-on, the FDC assumes that all drives are not ready. If a drive application requires that the ready line be strapped active, the FDC will generate an interrupt immediately after power is applied.

7. Gap Length
Only the gap 3 size is software programmable. All other gap sizes are fixed. In addition, different gap 3 sizes must be specified in format, read, write, and scan commands. Refer to Section 3 and Table 9 for gap size recommendations.

8. Seek Command
The drive busy flag in the Main Status Register remains set after a Seek command is issued until the Sense Interrupt Status command is issued (following reception of the seek complete interrupt).

The FDC does not perform implied seeks. Before issuing data read or write commands, the read/write head must be positioned over the correct cylinder. If the head is not positioned correctly, a cylinder address error is generated.

After issuing a step pulse, the 8272 resumes drive status polling. For correct stepper operation in this mode, the stepper motor must be constantly enabled. (Most drives provide a jumper to permit the stepper motor to be constantly enabled.)

9. Step Rate
The 8272 can emit a step pulse that is one millisecond faster than the rate programmed by the SRT parameter in the Specify command. This action may cause subsequent sector not found errors. The step rate time should be programmed to be 1 ms longer than the step rate time required by the drive.

10. Cable Length
A cable length of less than 10 feet is recommended for drive interfacing.
11. **Scan Commands**
The current 8272 has several problems when using the scan commands. These commands should not be used at this time.

12. **Interrupts**
When the processor receives an interrupt from the FDC, the FDC may be reporting one of two distinct events:

a) The beginning of the result phase of a previously requested read, write, or scan command.

b) An asynchronous event such as a seek/recalibrate completion, an attention, an abnormal command termination, or an invalid command.

These two cases are distinguished by the FDC busy flag (bit 4) in the Main Status Register. If the FDC busy flag is high, the interrupt is of type (a). If the FDC busy flag is low, the interrupt was caused by an asynchronous event (b).

A single interrupt from the FDC may signal more than one of the above events. After receiving an interrupt, the processor must continue to issue Sense Interrupt Status commands (and service the resulting conditions) until an invalid command code is received. In this manner, all "hidden" interrupts are ferreted out and serviced.

13. **Skip Flag (SK)**
The skip flag is used during the execution of Read Data, Read Deleted Data, Read Track, and various Scan commands. This flag permits the FDC to skip unwanted sectors on a disk track.

When performing a Read Data, Read Track, or Scan command, a high SK flag indicates that the FDC is to skip over (not transfer) any sector containing a deleted data address mark. A low SK flag indicates that the FDC is to terminate the command (after reading all the data in the sector) when a deleted data address mark is encountered.

When performing a Read Deleted Data command, a high SK flag indicates that sectors containing normal data address marks are to be skipped. Note that this is just the opposite situation from that described in the last paragraph. When a data address mark is encountered during a Read Deleted Data command (and the SK flag is low), the FDC terminates the command after reading all the data in the sector.

14. **Bad Track Maintenance**
The 8272 does not internally maintain bad track information. The maintenance of this information must be performed by system software. As an example of typical bad track operation, assume that a media test determines that track 31 and track 66 of a given floppy disk are bad. When the disk is formatted for use, the system software formats physical track 0 as logical cylinder 0 (C = 0 in the command phase parameters), physical track 1 as logical track 1 (C = 1), and so on, until physical track 30 is formatted as logical cylinder 30 (C = 30). Physical track 31 is bad and should be formatted as logical cylinder FF (indicating a bad track). Next, physical track 32 is formatted as logical cylinder 31, and so on, until physical track 67 is formatted as logical cylinder 64. Next, bad physical track 66 is formatted as logical cylinder FF (another bad track marker), and physical track 67 is formatted as logical cylinder 65. This formatting continues until the last physical track (77) is formatted as logical cylinder 75. Normally, after this formatting is complete, the bad track information is stored in a prespecified area on the floppy disk (typically in a sector on track 0) so that the system will be able to recreate the bad track information when the disk is removed from the drive and reinserted at some later time.

To illustrate how the system software performs a transfer operation disk with bad tracks, assume that the disk drive head is positioned at track 0 and the disk described above is loaded into the drive. If a command to read track 36 is issued by an application program, the system software translates this read command into a seek to physical track 37 (since there is one bad track between 0 and 36, namely 31) followed by a read of logical cylinder 36. Thus, the cylinder parameter C is set to 37 for the Seek command and 36 for the Read Sector command.

15. **Head Load versus Head Settle Times**
The 8272 does not permit separate specification of the head load time and the head settle time. When the Specify command is issued for a given disk drive, the proper value for the HLT parameter is the maximum of the head load time and the head settle time.
### APPLICATIONS

#### Power Distribution

<table>
<thead>
<tr>
<th>Part</th>
<th>Ref Desig</th>
<th>+5</th>
<th>GND</th>
<th>+12</th>
<th>-12</th>
</tr>
</thead>
<tbody>
<tr>
<td>8088</td>
<td>A2</td>
<td>40</td>
<td>1,20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8224</td>
<td>I6</td>
<td>9,16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8237-2</td>
<td>A6</td>
<td>31</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8251A</td>
<td>A9,B9,C9</td>
<td>26</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8253-5</td>
<td>A10</td>
<td>24</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8259A</td>
<td>B10</td>
<td>28</td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8272</td>
<td>D10</td>
<td>40</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8284</td>
<td>A1</td>
<td>18</td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8286</td>
<td>B6,F4</td>
<td>20</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2114</td>
<td>F1,F2,G1,G2,H1,H2,11,12</td>
<td>18</td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2732A</td>
<td>D1,D2</td>
<td>24</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS00</td>
<td>E1</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS04</td>
<td>B2,E6,E8,F8</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS27</td>
<td>E2,E5</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS32</td>
<td>B1</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS74</td>
<td>A4,G5,H6</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS138</td>
<td>F3</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS139</td>
<td>E10</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS153</td>
<td>I3</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS157</td>
<td>F6</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS164</td>
<td>F5</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS173</td>
<td>G3</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS175</td>
<td>G4</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS240</td>
<td>G10</td>
<td>20</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS257</td>
<td>D3</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS367</td>
<td>C3,E9</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS373</td>
<td>B4,C4,D4,C6</td>
<td>20</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74LS393</td>
<td>I5,F7</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74S08</td>
<td>E4</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>74S138</td>
<td>D6,E3</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7414</td>
<td>H7</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7438</td>
<td>H8,H9,H10</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1488</td>
<td>H3</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1489</td>
<td>H4</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>96LS02</td>
<td>G7</td>
<td>14</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>96LS02</td>
<td>G6</td>
<td>16</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM358</td>
<td>H5</td>
<td>8</td>
<td>4</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
REFERENCES

Software Design and Implementation of Floppy Disk Subsystems

Contents

1. INTRODUCTION
   The Physical Interface Level
   The Logical Interface Level
   The File System Interface Level
   Scope of this Note

2. DISK I/O TECHNIQUES
   FDC Data Transfer Interface
   Overlapped Operations
   Buffers

3. THE 8272 FLOPPY DISK CONTROLLER
   Floppy Disk Commands
   Interface Registers
   Command/Result Phases
   Execution Phase
   Multi-sector and Multi-track Transfers
   Drive Status Polling
   Command Details
   Invalid Commands

4. 8272 PHYSICAL INTERFACE SOFTWARE
   INITIALIZE$DRIVERS
   EXECUTE$DOCB
   FDCINT
   OUTPUT$CONTROLS$TO$DMA
   OUTPUT$COMMAND$TO$FDC
   INPUT$RESULT$FROM$FDC
   OUTPUT$BYTE$TO$FDC
   INPUT$BYTE$FROM$FDC
   FDC$READY$FOR$COMMAND
   FDC$READY$FOR$RESULT
   OPERATION$CLEAN$UP
   Modifications for
   Polling Operation

5. 8272 LOGICAL INTERFACE SOFTWARE
   SPECIFY
   RECALIBRATE
   SEEK
   FORMAT
   WRITE
   READ
   Coping With Errors

6-455
Contents (Continued)

6. FILE SYSTEMS
   File Allocation
   The Intel File System
   Disk File System Functions

7. KEY 8272 SOFTWARE
   INTERFACING CONSIDERATIONS

REFERENCES

APPENDIX A—8272 FDC
DEVICE DRIVER SOFTWARE

APPENDIX B—8272 FDC
EXERCISER PROGRAM

APPENDIX C—8272 DRIVER FLOWCHARTS
APPLICATIONS

1. Introduction

Disk interface software is a major contributor to the efficient and reliable operation of a floppy disk subsystem. This software must be a well-designed compromise between the needs of the application software modules and the capabilities of the floppy disk controller (FDC). In an effort to meet these requirements, the implementation of disk interface software is often divided into several levels of abstraction. The purpose of this application note is to define these software interface levels and describe the design and implementation of a modular and flexible software driver for the 8272 FDC. This note is a companion to AP-116, "An Intelligent Data Base System Using the 8272."

The Physical Interface Level

The software interface level closest to the FDC hardware is referred to as the physical interface level. At this level, interface modules (often called disk drivers or disk handlers) communicate directly with the FDC device. Disk drivers accept floppy disk commands from other software modules, control and monitor the FDC execution of the commands, and finally return operational status information (at command termination) to the requesting modules.

In order to perform these functions, the drivers must support the bit/byte level FDC interface for status and data transfers. In addition, the drivers must field, classify, and service a variety of FDC interrupts.

The Logical Interface Level

System and application software modules often specify disk operation parameters that are not directly compatible with the FDC device. This software incompatibility is typically caused by one of the following:

1. The change from an existing FDC to a functionally equivalent design. Replacing a TTL based controller with an LSI device is an example of a change that may result in software incompatibilities.

2. The upgrade of an existing FDC subsystem to a higher capability design. An expansion from a single-sided, single-density system to a dual-sided, double-density system to increase data storage capacity is an example of such a system change.

3. The abstraction of the disk software interface to avoid redundancy. Many FDC parameters (in particular the density, gap size, number of sectors per track and number of bytes per sector) are fixed for a floppy disk (after formatting). In fact, in many systems these parameters are never changed during the life of the system.
4. The requirement to support a software interface that is independent of the type of disk attached to the system. In this case, a system generated ("logical") disk address (drive, head, cylinder, and sector numbers) must be mapped into a physical floppy disk address. For example, to switch between single- and dual-sided disks, it may be easier and more cost-effective for the software to treat the dual-sided disk as containing twice as many sectors per track (52) rather than as having two sides. With this technique, accesses to sectors 1 through 26 are mapped onto head 0 while accesses to sectors 27 through 52 are mapped onto head 1.

5. The necessity of supporting a bad track map. Since bad tracks depend on the disk media, the bad track mapping varies from disk to disk. In general, the system and application software should not be concerned with calculating bad track parameters. Instead, these software modules should refer to cylinders logically (0 through 76). The logical interface level procedures must map these cylinders into physical cylinder positions in order to avoid the bad tracks.

The key to logical interface software design is the mapping of the "logical disk interface" (as seen by the application software) into the "physical disk interface" (as implemented by the floppy disk drivers). This logical to physical mapping is tightly coupled to system software design and the mapping serves to isolate both applications and system software from the peculiarities of the FDC device. Typical logical interface procedures are described in Table 1.

The File System Interface Level

The file system typically comprises the highest level of disk interface software used by application programs. The file system is designed to treat the disk as a collection of named data areas (known as files). These files are cataloged in the disk directory. File system interface software permits the creation of new files and the deletion of existing files under software control. When a file is created, its name and disk address are entered into the directory; when a file is deleted, its name is removed from the directory. Application software requests the use of a file by executing an OPEN function. Once opened, a file is normally reserved for use by the requesting program or task and the file cannot be reopened by other tasks. When a task no longer needs to use an open file, the task closes the file, releasing it for use by other tasks.

Most file systems also support a set of file attributes that can be specified for each file. File attributes may be used to protect files (e.g., the WRITE PROTECT attribute ensures that an existing file cannot accidentally be overwritten) and to supply system configuration information (e.g., a FORMAT attribute may specify that a file should automatically be created on a new disk when the disk is formatted).

At the file system interface level, application programs need not be explicitly aware of disk storage allocation techniques, block sizes, or file coding strategies. Only a "file name" must be presented in order to open, read or write, and subsequently close a file.) Typical file system functions are listed in Table 2.
### Table 1: Examples of Logical Interface Procedures

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FORMAT DISK</td>
<td>Controls physical disk formatting for all tracks on a disk. Formatting adds FDC recognized cylinder, head, and sector addresses as well as address marks and data synchronization fields (gaps) to the floppy disk media.</td>
</tr>
<tr>
<td>RECALIBRATE</td>
<td>Moves the disk read/write head to track 0 (at the outside edge of the disk).</td>
</tr>
<tr>
<td>SEEK</td>
<td>Moves the disk read/write head to a specified logical cylinder. The logical and physical cylinder numbers may be different if bad track mapping is used.</td>
</tr>
<tr>
<td>READ STATUS</td>
<td>Indicates the status of the floppy disk drive and media. One important use of this procedure is to determine whether a floppy disk is dual-sided.</td>
</tr>
<tr>
<td>READ SECTOR</td>
<td>Reads one or more complete sectors starting at a specified disk address (drive, head, cylinder, and sector).</td>
</tr>
<tr>
<td>WRITE SECTOR</td>
<td>Writes one or more complete sectors starting at a specified disk address (drive, head, cylinder, and sector).</td>
</tr>
</tbody>
</table>
## APPLICATIONS

### Table 2: Disk File System Functions

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPEN</td>
<td>Prepare a file for processing. If the file is to be opened for input and the file name is not found in the directory, an error is generated. If the file is opened for output and the file name is not found in the directory, the file is automatically created.</td>
</tr>
<tr>
<td>CLOSE</td>
<td>Terminate processing of an open file.</td>
</tr>
<tr>
<td>READ</td>
<td>Transfer data from an open file to memory. The READ function is often designed to buffer one or more sectors of data from the disk drive and supply this data to the requesting program, as required.</td>
</tr>
<tr>
<td>WRITE</td>
<td>Transfer data from memory to an open file. The WRITE function is often designed to buffer data from the application program until enough data is available to fill a disk sector.</td>
</tr>
<tr>
<td>CREATE</td>
<td>Initialize a file and enter its name and attributes into the file directory.</td>
</tr>
<tr>
<td>DELETE</td>
<td>Remove a file from the directory and release its storage space.</td>
</tr>
<tr>
<td>RENAME</td>
<td>Change the name of a file in the directory.</td>
</tr>
<tr>
<td>ATTRIBUTE</td>
<td>Change the attributes of a file.</td>
</tr>
<tr>
<td>LOAD</td>
<td>Read a file of executable code into memory.</td>
</tr>
<tr>
<td>INITDISK</td>
<td>Initialize a disk by formatting the media and establishing the directory file, the bit map file, and other system files.</td>
</tr>
</tbody>
</table>
Scope of this Note

This application note directly addresses the logical and physical interface levels. A complete 8272 driver (including interrupt service software) is listed in Appendix A. In addition, examples of recalibrate, seek, format, read, and write logical interface level procedures are included as part of the exerciser program found in Appendix B. Wherever possible, specific hardware configuration dependencies are parametrized to provide maximum flexibility without requiring major software changes.
2. Disk I/O Techniques

One of the most important software aspects of disk interfacing is the fixed sector size. (Sector sizes are fixed when the disk is formatted.) Individual bytes of disk storage cannot be read/written; instead, complete sectors must be transferred between the floppy disk and system memory.

Selection of the appropriate sector size involves a tradeoff between memory size, disk storage efficiency, and disk transfer efficiency. Basically, the following factors must be weighed:

1. Memory size. The larger the sector size, the larger the memory area that must be reserved for use during disk I/O transfers. For example, a 1K byte disk sector size requires that at least one 1K memory block be reserved for disk I/O.

2. Disk Storage efficiency. Both very large and very small sectors can waste disk storage space as follows. In disk file systems, space must be allocated somewhere on the disk to link the sectors of each file together. If most files are composed of many small sectors, a large amount of linkage overhead information is required. At the other extreme, when most files are smaller than a single disk sector, a large amount of space is wasted at the end of each sector.

3. Disk transfer efficiency. A file composed of a few large sectors can be transferred to/from memory more efficiently (faster and with less overhead) than a file composed of many small sectors.

Balancing these considerations requires knowledge of the intended system applications. Typically, for general purpose systems, sector sizes from 128 bytes to 1K bytes are used. For compatibility between single-density and double-density recording with the 8272 floppy disk controller, 256 byte sectors or 512 byte sectors are most useful.

FDC Data Transfer Interface

Three distinct software interface techniques may be used to interface system memory to the FDC device during sector data transfers:

1. DMA - In a DMA implementation, the software is only required to set up the DMA controller memory address and transfer count, and to initiate the data transfer. The DMA controller hardware handshakes with the processor/system bus in order to perform each data transfer.

2. Interrupt Driven - The FDC generates an interrupt when a data byte is ready to be transferred to memory, or when a data byte is needed from memory. It is the software's responsibility to perform appropriate memory reads/writes in order to transfer data from/to the FDC upon receipt of the interrupt.

3. Polling - Software responsibilities in the polling mode are identical to the responsibilities in the interrupt driven mode. The polling mode, however, is used when interrupt service overhead (context switching) is too large to support the disk data...
rate. In this mode, the software determines when to transfer data by continually polling a data request status flag in the FDC status register.

The DMA mode has the advantage of permitting the processor to continue executing instructions while a disk transfer is in progress. (This capability is especially useful in multiprogramming environments when the operating system is designed to permit other tasks to execute while a program is waiting for I/O.) Modes 2 and 3 are often combined and described as non-DMA operating modes. Non-DMA modes have the advantage of significantly lower system cost, but are often performance limited for double-density systems (where data bytes must be transferred to/from the FDC every 16 microseconds).

Overlapped Operations

Some FDC devices support simultaneous disk operations on more than one disk drive. Normally seek and recalibrate operations can be overlapped in this manner. Since seek operations on most floppy drives are extremely slow, this mode of operation can often be used by the system software to reduce overall disk access times.

Buffers

The buffer concept is an extremely important element in advanced disk I/O strategies. A buffer is nothing more than a memory area containing the same amount of data as a disk sector contains. Generally, when an application program requests data from a disk, the system software allocates a buffer (memory area) and transfers the data from the appropriate disk sector into the buffer. The address of the buffer is then returned to the application software. In the same manner, after the application program has filled a buffer for output, the buffer address is passed to the system software, which writes data from the buffer into a disk sector. In multitasking systems, multiple buffers may be allocated from a buffer pool. In these systems, the disk controller is often requested to read ahead and fill additional data buffers while the application software is processing a previous buffer. Using this technique, system software attempts to fill buffers before they are needed by the application programs, thereby eliminating program waits during I/O transfers. Figure 1 illustrates the use of multiple buffers in a ring configuration.
a) The first disk read request by the application software causes the disk subsystem to begin filling the first empty buffer. The application software must wait until the buffer is filled before it may continue execution.

Figure 1. Using Multiple Memory Buffers for Disk I/O
b) After the first buffer is filled, the disk system continues to transfer disk data into the next buffer while the application software begins operating on the first full buffer.

Figure 1. Using Multiple Memory Buffers for Disk I/O (Continued)
c) When all empty buffers have been filled, disk activity is stopped until the application software releases one or more buffers for reuse.

Figure 1. Using Multiple Memory Buffers for Disk I/O (Continued)
d) When the application software releases a buffer (for reuse), the disk subsystem begins a disk sector read to refill the buffer. This strategy attempts to anticipate application software needs by maintaining a sufficient number of full data buffers in order to minimize data transfer delays. If disk data is already in memory when the application software requests it, no disk transfer delays are incurred.

Figure 1. Using Multiple Memory Buffers for Disk I/O (Continued)
3. THE 8272 FLOPPY DISK CONTROLLER

The 8272 is a single-chip LSI Floppy Disk Controller (FDC) that implements both single- and double-density floppy disk storage subsystems (with up to four dual-sided disk drives per FDC). The 8272 supports the IBM 3740 single-density recording format (FM) and the IBM System 34 double-density recording format (MFM). The 8272 accepts and executes high-level disk commands such as format track, seek, read sector, and write sector. All data synchronization and error checking is automatically performed by the FDC to ensure reliable data storage and subsequent retrieval. The 8272 interfaces to microprocessor systems with or without Direct Memory Access (DMA) capabilities and also interfaces to a large number of commercially available floppy disk drives.

Floppy Disk Commands

The 8272 executes fifteen high-level disk interface commands:

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specify</td>
<td>Write Data</td>
</tr>
<tr>
<td>Sense Drive Status</td>
<td>Write Deleted Data</td>
</tr>
<tr>
<td>Sense Interrupt Status</td>
<td>Read Track</td>
</tr>
<tr>
<td>Seek</td>
<td>Read ID</td>
</tr>
<tr>
<td>Recalibrate</td>
<td>Scan Equal</td>
</tr>
<tr>
<td>Format Track</td>
<td>Scan High or Equal</td>
</tr>
<tr>
<td>Read Data</td>
<td>Scan Low or Equal</td>
</tr>
<tr>
<td>Read Deleted Data</td>
<td></td>
</tr>
</tbody>
</table>

Each command is initiated by a multi-byte transfer from the driver software to the FDC (the transferred bytes contain command and parameter information). After complete command specification, the FDC automatically executes the command. The command result data (after execution of the command) may require a multi-byte transfer of status information back to the driver. It is convenient to consider each FDC command as consisting of the following three phases:

Command Phase: The driver transfers to the FDC all the information required to perform a particular disk operation. The 8272 automatically enters the command phase after RESET and following the completion of the result phase (if any) of a previous command.

Execution Phase: The FDC performs the operation as instructed. The execution phase is entered immediately after the last command parameter is written to the FDC in the preceding command phase. The execution phase normally ends when the last data byte is transferred to/from the disk or when an error occurs.

Result Phase: After completion of the disk operation, status and other housekeeping information are made available to the driver software. After this information is read, the FDC reenters the command phase and is ready to accept another command.
Interface Registers

To support information transfer between the FDC and the system software, the 8272 contains two 8-bit registers: the Main Status Register and the Data Register. The Main Status Register (read only) contains FDC status information and may be accessed at any time. The Main Status Register (Table 3) provides the system processor with the status of each disk drive, the status of the FDC, and the status of the processor interface. The Data Register (read/write) stores data, commands, parameters, and disk drive status information. The Data Register is used to program the FDC during the command phase and to obtain result information after completion of FDC operations.

In addition to the Main Status Register, the FDC contains four additional status registers (ST0, ST1, ST2, and ST3). These registers are only available during the result phase of a command.

Command/Result Phases

Table 4 lists the 8272 command set. For each of the fifteen commands, command and result phase data transfers are listed. A list of abbreviations used in the table is given in Table 5, and the contents of the result status registers (ST0-ST3) are illustrated in Table 6.

The bytes of data which are sent to the 8272 by the drivers during the command phase, and are read out of the 8272 in the result phase, must occur in the order shown in Table 4. That is, the command code must be sent first and the other bytes sent in the prescribed sequence. All bytes of the command and result phases must be read/written as described. After the last byte of data in the command phase is sent to the 8272 the execution phase automatically starts. In a similar fashion, when the last byte of data is read from the 8272 in the result phase, the result phase is automatically ended and the 8272 reenters the command phase.

It is important to note that during the result phase all bytes shown in Table 4 must be read. The Read Data command, for example, has seven bytes of data in the result phase. All seven bytes must be read in order to successfully complete the Read Data command. The 8272 will not accept a new command until all seven bytes have been read. The number of command and result bytes varies from command-to-command.

In order to read data from, or write data to, the Data Register during the command and result phases, the software driver must examine the Main Status Register to determine if the Data Register is available. The DIO (bit 6) and RQM (bit 7) flags in the Main Status Register must be low and high, respectively, before each byte of the command word may be written into the 8272. Many of the commands require multiple bytes, and as a result, the Main Status Register must be read prior to each byte transfer to the 8272. To read status bytes during the result phase, DIO and RQM in the Main Status Register must both be high. Note, checking the Main Status Register in this manner before each byte transfer to/from the 8272 is required only in the command and result phases, and is NOT required during the execution phase.
# APPLICATIONS

Table 3: Main Status Register Bit Definitions

<table>
<thead>
<tr>
<th>BIT NUMBER</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>D&lt;sub&gt;0&lt;/sub&gt;B</td>
<td>Disk Drive 0 Busy. Disk Drive 0 is seeking.</td>
</tr>
<tr>
<td>1</td>
<td>D&lt;sub&gt;1&lt;/sub&gt;B</td>
<td>Disk Drive 1 Busy. Disk Drive 1 is seeking.</td>
</tr>
<tr>
<td>2</td>
<td>D&lt;sub&gt;2&lt;/sub&gt;B</td>
<td>Disk Drive 2 Busy. Disk Drive 2 is seeking.</td>
</tr>
<tr>
<td>3</td>
<td>D&lt;sub&gt;3&lt;/sub&gt;B</td>
<td>Disk Drive 3 Busy. Disk Drive 3 is seeking.</td>
</tr>
<tr>
<td>4</td>
<td>CB</td>
<td>FDC Busy. A read or write command is in progress.</td>
</tr>
<tr>
<td>5</td>
<td>NDM</td>
<td>Non-DMA Mode. The FDC is in the non-DMA mode when this flag is set (1). This flag is set only during the execution phase of commands in the non-DMA mode. Transition of this flag to a zero (0) indicates that the execution phase has ended.</td>
</tr>
<tr>
<td>6</td>
<td>DIO</td>
<td>Data Input/Output. Indicates the direction of a data transfer between the FDC and the Data Register. When DIO is set (1), data is read from the Data Register by the processor; when DIO is reset (0), data is written from the processor to the Data Register.</td>
</tr>
<tr>
<td>7</td>
<td>RQM</td>
<td>Request for Master. When set (1), this flag indicates that the Data Register is ready to send data to, or receive data from, the processor.</td>
</tr>
</tbody>
</table>
### Applications

#### Table 4: 8272 Command Set

<table>
<thead>
<tr>
<th>PHASE</th>
<th>DATA BUS</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ DATA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 0 1 1 0</td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>N</td>
</tr>
<tr>
<td>READ DELETED DATA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 0 1 1 0</td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>N</td>
</tr>
<tr>
<td>WRITE DATA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 0 1 1 0</td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>N</td>
</tr>
<tr>
<td>WRITE DELETED DATA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 0 1 1 0</td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>ST 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>N</td>
</tr>
</tbody>
</table>

Note: 1. $A_0 = 1$ for all operations.
### Scan Low or Equal

<table>
<thead>
<tr>
<th>PHASE</th>
<th>RW</th>
<th>DATA BUS</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 1 1 0 0 1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>Execution</td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D61 D60</td>
<td>Sector ID information prior Command execution</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EDT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>STP</td>
<td></td>
</tr>
</tbody>
</table>

Data compared between the FDD and the main-system.

### Scan High or Equal

<table>
<thead>
<tr>
<th>PHASE</th>
<th>RW</th>
<th>DATA BUS</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>W</td>
<td>MT MFM SK 1 1 1 0 1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>Execution</td>
<td>W</td>
<td>0 0 0 0 0 0 HDS D61 D60</td>
<td>Sector ID information prior Command execution</td>
</tr>
<tr>
<td>Result</td>
<td>R</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td></td>
<td>R</td>
<td>N</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>EDT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>GPL</td>
<td></td>
</tr>
<tr>
<td></td>
<td>W</td>
<td>STP</td>
<td></td>
</tr>
</tbody>
</table>

Data compared between the FDD and the main-system.

---

### Remarks

- **Recalibrate**
  - Command Codes
  - Head retracted to Track 0

- **Sense Interrupt Status**
  - Command Codes
  - Status information at the end of each seek operation about the FDC

- **Specify**
  - Command Codes
  - Timer Settings

- **Sense Drive Status**
  - Command Codes
  - Status information about the FDC

- **Seek**
  - Command Codes
  - Head is positioned over proper cylinder on diskette

- **Invalid**
  - Invalid Command Codes
  - Invalid Command Code (NoOp — FDC goes into Standby State)
# Table 5: Command/Result Parameter Abbreviations

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Cylinder Address. The currently selected cylinder address (0 to 76) on the disk.</td>
</tr>
<tr>
<td>D</td>
<td>Data Pattern. The pattern to be written in each sector data field during formatting.</td>
</tr>
<tr>
<td>DS0,DS1</td>
<td>Disk Drive Select.</td>
</tr>
<tr>
<td></td>
<td>DS1 DS0</td>
</tr>
<tr>
<td></td>
<td>0 0 Drive 0</td>
</tr>
<tr>
<td></td>
<td>0 1 Drive 1</td>
</tr>
<tr>
<td></td>
<td>1 0 Drive 2</td>
</tr>
<tr>
<td></td>
<td>1 1 Drive 3</td>
</tr>
<tr>
<td>DTL</td>
<td>Special Sector Size. During the execution of disk read/write commands, this parameter is used to temporarily alter the effective disk sector size. By setting N to zero, DTL may be used to specify a sector size from 1 to 256 bytes in length. If the actual sector (on the disk) is larger than DTL specifies, the remainder of the actual sector is not passed to the system during read commands; during write commands, the remainder of the actual sector is written with all-zeroes bytes. DTL should be set to FF hexadecimal when N is not zero.</td>
</tr>
<tr>
<td>EOT</td>
<td>End of Track. The final sector number of the current track.</td>
</tr>
<tr>
<td>GPL</td>
<td>Gap Length. The gap 3 size. (Gap 3 is the space between sectors.)</td>
</tr>
<tr>
<td>H</td>
<td>Head Address. Selected head: 0 or 1 (disk side 0 or 1, respectively) as encoded in the sector ID field.</td>
</tr>
<tr>
<td>HLT</td>
<td>Head Load Time. Defines the time interval that the FDC waits after loading the head before initiating a read or write operation. Programmable from 2 to 254 milliseconds (in increments of 2 ms).</td>
</tr>
<tr>
<td>HUT</td>
<td>Head Unload Time. Defines the time interval from the end of the execution phase (of a read or write command) until the head is unloaded. Programmable from 16 to 240 milliseconds (in increments of 16 ms).</td>
</tr>
<tr>
<td>MFM</td>
<td>MFM/PM Mode Selector. Selects MFM double-density recording mode when high, PM single-density mode when low.</td>
</tr>
<tr>
<td>MT</td>
<td>Multi-Track Selector. When set, this flag selects the multi-track operating mode. In this mode (used only with dual-sided disks), the FDC treats a complete cylinder (under both read/write head 0 and read/write head 1) as a single track. The FDC operates as if this expanded track started at the first sector under head 0 and ended at the last sector under head 1. With this flag set (high), a multi-sector read operation will automatically continue to the first sector under head 1 when the FDC finishes operating on the last sector under head 0.</td>
</tr>
<tr>
<td>N</td>
<td>Sector Size Code. The number of data bytes within a sector.</td>
</tr>
</tbody>
</table>
### APPLICATIONS

<table>
<thead>
<tr>
<th>ND</th>
<th>Non-DMA Mode Flag. When set (1), this flag indicates that the FDC is to operate in the non-DMA mode. In this mode, the processor participates in each data transfer (by means of an interrupt or by polling the RQM flag in the Main Status Register). When reset (0), the FDC interfaces to a DMA controller.</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>Sector Address. Specifies the sector number to be read or written. In multi-sector transfers, this parameter specifies the sector number of the first sector to be read or written.</td>
</tr>
<tr>
<td>SC</td>
<td>Number of Sectors per Track. Specifies the number of sectors per track to be initialized by the Format Track command.</td>
</tr>
<tr>
<td>SK</td>
<td>Skip Flag. When this flag is set, sectors containing deleted data address marks will automatically be skipped during the execution of multi-sector Read Data or Scan commands. In the same manner, a sector containing a data address mark will automatically be skipped during the execution of a multi-sector Read Deleted Data command.</td>
</tr>
<tr>
<td>SRT</td>
<td>Step Rate Interval. Defines the time interval between step pulses issued by the FDC (track-to-track access time). Programmable from 1 to 16 milliseconds (in increments of 1 ms).</td>
</tr>
<tr>
<td>ST0</td>
<td>Status Register 0–3. Registers within the FDC that store status information after a command has been executed. This status information is available to the processor during the Result Phase after command execution. These registers may only be read after a command has been executed (in the exact order shown in Table 4 for each command). These registers should not be confused with the Main Status Register.</td>
</tr>
<tr>
<td>ST1</td>
<td></td>
</tr>
<tr>
<td>ST2</td>
<td></td>
</tr>
<tr>
<td>ST3</td>
<td></td>
</tr>
<tr>
<td>STP</td>
<td>Scan Sector Increment. During Scan operations, this parameter is added to the current sector number in order to determine the next sector to be scanned.</td>
</tr>
</tbody>
</table>
# APPLICATIONS

## Table 6: Status Register Definitions

<table>
<thead>
<tr>
<th>Status Register 0</th>
<th>BIT NUMBER</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7,6</td>
<td>IC</td>
<td></td>
<td>Interrupt Code.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>00 - Normal termination of command. The specified command was properly executed and completed without error.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>01 - Abnormal termination of command. Command execution was started but could not be successfully completed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>10 - Invalid command. The requested command could not be executed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>11 - Abnormal termination. During command execution, the disk drive ready signal changed state.</td>
</tr>
<tr>
<td>5</td>
<td>SE</td>
<td></td>
<td>Seek End. This flag is set (1) when the FDC has completed the Seek command and the read/write head is positioned over the correct cylinder.</td>
</tr>
<tr>
<td>4</td>
<td>EC</td>
<td></td>
<td>Equipment Check Error. This flag is set (1) if a fault signal is received from the disk drive or if the track 0 signal is not received from the disk drive after 77 step pulses (Recalibrate command).</td>
</tr>
<tr>
<td>3</td>
<td>NR</td>
<td></td>
<td>Not Ready Error. This flag is set if a read or write command is issued and either the drive is not ready or the command specifies side 1 (head 1) of a single-sided disk.</td>
</tr>
<tr>
<td>2</td>
<td>H</td>
<td></td>
<td>Head Address. The head address at the time of the interrupt.</td>
</tr>
<tr>
<td>1,0</td>
<td>DS1,DS0</td>
<td></td>
<td>Drive Select. The number of the drive selected at the time of the interrupt.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Status Register 1</th>
<th>BIT NUMBER</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>EN</td>
<td></td>
<td>End of Track Error. This flag is set if the FDC attempts to access a sector beyond the final sector of the track.</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td>Undefined</td>
</tr>
<tr>
<td>5</td>
<td>DE</td>
<td></td>
<td>Data Error. Set when the FDC detects a CRC error in either the ID field or the data field of a sector.</td>
</tr>
<tr>
<td>4</td>
<td>OR</td>
<td></td>
<td>Overrun Error. Set (during data transfers) if the FDC does not receive DMA or processor service within the specified time interval.</td>
</tr>
</tbody>
</table>
### APPLICATIONS

<table>
<thead>
<tr>
<th>BIT NUMBER</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>ND</td>
<td>Undefined</td>
</tr>
<tr>
<td>2</td>
<td>NW</td>
<td>Sector Not Found Error. This flag is set by any of the following conditions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a) The FDC cannot locate the sector specified in the Read Data, Read Deleted Data, or Scan command.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b) The FDC cannot locate the starting sector specified in the Read Track command.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>c) The FDC cannot read the ID field without error during a Read ID command.</td>
</tr>
<tr>
<td>1</td>
<td>MA</td>
<td>Write Protect Error. This flag is set if the FDC detects a write protect signal from the disk drive during the execution of a Write Data, Write Deleted Data, or Format Track command.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>Missing Address Mark Error. This flag is set by either of the following conditions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a) The FDC cannot detect the ID address mark on the specified track (after two rotations of the disk).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b) The FDC cannot detect the data address mark or deleted data address mark on the specified track. (See also the MD bit of Status Register 2.)</td>
</tr>
</tbody>
</table>

### Status Register 2

<table>
<thead>
<tr>
<th>BIT NUMBER</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td></td>
<td>Undefined</td>
</tr>
<tr>
<td>6</td>
<td>CM</td>
<td>Control Mark. This flag is set when the FDC encounters one of the following conditions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a) A deleted data address mark during the execution of a Read Data or Scan command.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>b) A data address mark during the execution of a Read Deleted Data command.</td>
</tr>
<tr>
<td>5</td>
<td>DD</td>
<td>Data Error. Set (1) when the FDC detects a CRC error in a sector data field. This flag is not set when a CRC error is detected in the ID field.</td>
</tr>
<tr>
<td>4</td>
<td>WC</td>
<td>Cylinder Address Error. Set when the cylinder address from the disk sector ID field is different from the current cylinder address maintained within the FDC.</td>
</tr>
<tr>
<td>3</td>
<td>SH</td>
<td>Scan Hit. Set during the execution of the Scan command if the scan condition is satisfied.</td>
</tr>
<tr>
<td>2</td>
<td>SN</td>
<td>Scan Not Satisfied. Set during execution of the Scan command if the FDC cannot locate a sector on the specified cylinder that satisfies the scan condition.</td>
</tr>
</tbody>
</table>
APPLICATIONS

1  BC  Bad Track Error. Set when the cylinder address from the disk sector ID field is FF hexadecimal and this cylinder address is different from the current cylinder address maintained within the FDC. This all "ones" cylinder number indicates a bad track (one containing hard errors) according to the IBM soft-sectored format specifications.

0  MD  Missing Data Address Mark Error. Set if the FDC cannot detect a data address mark or deleted data address mark on the specified track.

Status Register 3

<table>
<thead>
<tr>
<th>BIT NUMBER</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>FT</td>
<td>Fault. This flag indicates the status of the fault signal from the selected disk drive.</td>
</tr>
<tr>
<td>6</td>
<td>WP</td>
<td>Write Protected. This flag indicates the status of the write protect signal from the selected disk drive.</td>
</tr>
<tr>
<td>5</td>
<td>RDY</td>
<td>Ready. This flag indicates the status of the ready signal from the selected disk drive.</td>
</tr>
<tr>
<td>4</td>
<td>TO</td>
<td>Track 0. This flag indicates the status of the track 0 signal from the selected disk drive.</td>
</tr>
<tr>
<td>3</td>
<td>TS</td>
<td>Two-Sided. This flag indicates the status of the two-sided signal from the selected disk drive.</td>
</tr>
<tr>
<td>2</td>
<td>H</td>
<td>Head Address. This flag indicates the status of the side select signal for the currently selected disk drive.</td>
</tr>
<tr>
<td>1,0</td>
<td>DS1,DS0</td>
<td>Drive Select. Indicates the currently selected disk drive number.</td>
</tr>
</tbody>
</table>
APPLICATIONS

Execution Phase

All data transfers to (or from) the floppy drive occur during the execution phase. The 8272 has two primary modes of operation for data transfers (selected by the specify command):

1) DMA mode
2) non-DMA mode

In the DMA mode, execution phase data transfers are handled by the DMA controller hardware (invisible to the driver software). The driver software, however, must set all appropriate DMA controller registers prior to the beginning of the disk operation. An interrupt is generated by the 8272 after the last data transfer, indicating the completion of the execution phase, and the beginning of the result phase.

In the non-DMA mode, transfer requests are indicated by generation of an interrupt and by activation of the RQM flag (bit 7 in the Main Status Register). The interrupt signal can be used for interrupt-driven systems and RQM can be used for polled systems. The driver software must respond to the transfer request by reading data from, or writing data to, the FDC. After completing the last transfer, the 8272 generates an interrupt to indicate the beginning of the result phase. In the non-DMA mode, the processor must activate the "terminal count" (TC) signal to the FDC (normally by means of an I/O port) after the transfer request for the last data byte has been received (by the driver) and before the appropriate data byte has been read from (or written to) the FDC.

In either mode of operation (DMA or non-DMA), the execution phase ends when a "terminal count" signal is sensed by the FDC, when the last sector on a track (the EOT parameter - Table 4) has been read or written, or when an error occurs.

Multi-sector and Multi-track Transfers

During disk read/write transfers (Read Data, Write Data, Read Deleted Data, and Write Deleted Data), the FDC will continue to transfer data from sequential sectors until the TC input is sensed. In the DMA mode, the TC input is normally set by the DMA controller. In the non-DMA mode, the processor directly controls the FDC TC input as previously described. Once the TC input is received, the FDC stops requesting data transfers (from the system software or DMA controller).

The FDC, however, continues to read data from, or write data to, the floppy disk until the end of the current disk sector. During a disk read operation, the data read from the disk (after reception of the TC input) is discarded, but the data CRC is checked for errors; during a disk write operation, the remainder of the sector is filled with all-zero bytes.

If the TC signal is not received before the last byte of the current sector has been transferred to/from the system, the FDC increments the sector number by one and initiates a read or write command for this new disk sector.
The FDC is also designed to operate in a multi-track mode for dual-sided disks. In the multi-track mode (specified by means of the MT flag in the command byte - Table 4) the FDC will automatically increment the head address (from 0 to 1) when the last sector (on the track under head 0) has been read or written. Reading or writing is then continued on the first sector (sector 1) of head 1.

**Drive Status Polling**

After the power-on reset, the 8272 automatically enters a drive status polling mode. If a change in drive status is detected (all drives are assumed to be "not ready" at power-on), an interrupt is generated. The 8272 continues this status polling between command executions (and between step pulses in the Seek command). In this manner, the 8272 automatically notifies the system software whenever a floppy disk is inserted, removed, or changed by the operator.

**Command Details**

During the command phase, the Main Status Register must be polled by the driver software before each byte is written into the Data Register. The DIO (bit 6) and RQM (bit 7) flags in the Main Status Register must be low and high, respectively, before each byte of the command may be written into the 8272. The beginning of the execution phase for any of these commands will cause DIO to be set high and RQM to be set low.

Operation of the FDC commands is described in detail in Application Note AP-116, "An Intelligent Data Base System Using the 8272."

**Invalid Commands**

If an invalid (undefined) command is sent to the FDC, the FDC will terminate the command. No interrupt is generated by the 8272 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both set indicating to the processor that the 8272 is in the result phase and the contents of Status Register 0 must be read. When the processor reads Status Register 0 it will find an 80H code indicating that an invalid command was received. The driver software in Appendix B checks each requested command and will not issue an invalid command to the 8272.

A Sense Interrupt Status command must be sent after a Seek or Recalibrate interrupt; otherwise the FDC will consider the next command to be an invalid command. Also, when the last "hidden" interrupt has been serviced, further Sense Interrupt Status commands will result in invalid command codes.
APPLICATIONS

4. 8272 Physical Interface Software

PL/M software driver listings for the 8272 FDC are contained in Appendix A. These drivers have been designed to operate in a DMA environment (as described in Application Note AP-116, "An Intelligent Data Base System Using the 8272"). In the following paragraphs, each driver procedure is described. (A description of the driver data base variables is given in Table 7.) In addition, the modifications necessary to reconfigure the drivers for operation in a polled environment are discussed.

INITIALIZE$DRIVERS

This initialization procedure must be called before any FDC operations are attempted. This module initializes the DRIVE$READY, DRIVE$STATUS$CHANGE, OPERATION$INS$PROGRESS, and OPERATION$COMPLETE arrays as well as the GLOBAL$DRIVE$NO variable.

EXECUTE$DOCB

This procedure contains the main 8272 driver control software and handles the execution of a complete FDC command. EXECUTE$DOCB is called with two parameters: a) a pointer to a disk operation control block and b) a pointer to a result status byte. The format of the disk operation control block is illustrated in Figure 2 and the result status codes are described in Table 8.

Before starting the command phase for the specified disk operation, the command is checked for validity and to determine whether the FDC is busy. (For an overlapped operation, if the FDC BUSY flag is set - in the Main Status Register - the command cannot be started; non-overlapped operations cannot be started if the FDC BUSY flag is set, if any drive is in the process of seeking/recalibrating, or if an operation is currently in progress on the specified drive.)

After these checks are made, interrupts are disabled in order to set the OPERATION$INS$PROGRESS flag, reset the OPERATION$COMPLETE flag, load a pointer to the current operation control block into the OPERATION$DOCB$PTR array and set GLOBAL$DRIVE$NO (if a non-overlapped operation is to be started).

At this point, parameters from the operation control block are output to the DMA controller and the FDC command phase is initiated. After completion of the command phase, a test is made to determine the type of result phase required for the current operation. If no result phase is needed, control is immediately returned to the calling program. If an immediate result phase is required, the result bytes are input from the FDC. Otherwise, the CPU waits until the OPERATION$COMPLETE flag is set (by the interrupt service procedure).

Finally, if an error is detected in the result status code (from the FDC), an FDC operation error is reported to the calling program.
### Applications

**Table 7: Driver Data Base**

<table>
<thead>
<tr>
<th>NAME</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRIVE$READY</td>
<td>A public array containing the current &quot;ready&quot; status of each drive.</td>
</tr>
<tr>
<td>DRIVE$STATUS$CHANGE</td>
<td>A public array containing a flag for each drive. The appropriate flag is set whenever the ready status of a drive changes.</td>
</tr>
<tr>
<td>OPERATION$DOCB$PTR</td>
<td>An internal array of pointers to the operation control block currently in progress for each drive.</td>
</tr>
<tr>
<td>OPERATION$IN$PROGRESS</td>
<td>An internal array used by the driver procedures to determine if a disk operation is in progress on a given drive.</td>
</tr>
<tr>
<td>OPERATION$COMPLETE</td>
<td>An internal array used by the driver procedures to determine when the execution phase of a disk operation is complete.</td>
</tr>
<tr>
<td>GLOBAL$DRIVE$NO</td>
<td>A data byte that records the current drive number for non-overlapped disk operations.</td>
</tr>
<tr>
<td>VALID$COMMAND</td>
<td>A constant flag array that indicates whether a specified FDC command code is valid.</td>
</tr>
<tr>
<td>COMMAND$LENGTH</td>
<td>A constant byte array specifying the number of command/parameter bytes to be transferred to the FDC during the command phase.</td>
</tr>
<tr>
<td>DRIVE$NO$PRESENT</td>
<td>A constant flag array that indicates whether a drive number is encoded into an FDC command.</td>
</tr>
<tr>
<td>OVERLAP$OPERATION</td>
<td>A constant flag array that indicates whether an FDC command can be overlapped with other commands.</td>
</tr>
<tr>
<td>NO$RESULT</td>
<td>A constant flag array that is used to determine when an FDC operation does not have a result phase.</td>
</tr>
<tr>
<td>IMMED$RESULT</td>
<td>A constant flag array that indicates that an FDC operation has a result phase beginning immediately after the command phase is complete.</td>
</tr>
<tr>
<td>POSSIBLE$ERROR</td>
<td>A constant flag array that indicates if an FDC operation should be checked for an error status indication during the result phase.</td>
</tr>
</tbody>
</table>

6-481 | AFN-01949A
### Disk Operation Control Block (DOCB)

<table>
<thead>
<tr>
<th>Address Offset</th>
<th>Disk Operation Control Block (DOCB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DMA$OP</td>
</tr>
<tr>
<td>1</td>
<td>DMA$ADDR</td>
</tr>
<tr>
<td>3</td>
<td>DMA$ADDR$EXT</td>
</tr>
<tr>
<td>4</td>
<td>DMA$COUNT</td>
</tr>
<tr>
<td>6</td>
<td>DISK$COMMAND(0)</td>
</tr>
<tr>
<td>7</td>
<td>DISK$COMMAND(1)</td>
</tr>
<tr>
<td>8</td>
<td>DISK$COMMAND(2)</td>
</tr>
<tr>
<td>9</td>
<td>DISK$COMMAND(3)</td>
</tr>
<tr>
<td>10</td>
<td>DISK$COMMAND(4)</td>
</tr>
<tr>
<td>11</td>
<td>DISK$COMMAND(5)</td>
</tr>
<tr>
<td>12</td>
<td>DISK$COMMAND(6)</td>
</tr>
<tr>
<td>13</td>
<td>DISK$COMMAND(7)</td>
</tr>
<tr>
<td>14</td>
<td>DISK$COMMAND(8)</td>
</tr>
<tr>
<td>15</td>
<td>DISK$RESULT(0)</td>
</tr>
<tr>
<td>16</td>
<td>DISK$RESULT(1)</td>
</tr>
<tr>
<td>17</td>
<td>DISK$RESULT(2)</td>
</tr>
<tr>
<td>18</td>
<td>DISK$RESULT(3)</td>
</tr>
<tr>
<td>19</td>
<td>DISK$RESULT(4)</td>
</tr>
<tr>
<td>20</td>
<td>DISK$RESULT(5)</td>
</tr>
<tr>
<td>21</td>
<td>DISK$RESULT(6)</td>
</tr>
<tr>
<td>22</td>
<td>MISC</td>
</tr>
</tbody>
</table>

**Figure 2.** Disk Operation Control Block (DOCB) Format
# APPLICATIONS

Table 8: EXECUTE$DOCB Return Status Codes

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No errors. The specified operation was completed without error.</td>
</tr>
<tr>
<td>1</td>
<td>FDC busy. The requested operation cannot be started. This error occurs if an attempt is made to start an operation before the previous operation is completed.</td>
</tr>
<tr>
<td>2</td>
<td>FDC error. An error was detected by the FDC during the execution phase of a disk operation. Additional error information is contained in the result data portion of the disk operation control block (DOCB.DISK$RESULT) as described in the 8272 data sheet. This error occurs whenever the 8272 reports an execution phase error (e.g., missing address mark).</td>
</tr>
<tr>
<td>3</td>
<td>8272 command interface error. An 8272 interfacing error was detected during the command phase. This error occurs when the command phase of a disk operation cannot be successfully completed (e.g., incorrect setting of the DIO flag in the Main Status Register).</td>
</tr>
<tr>
<td>4</td>
<td>8272 result interface error. An 8272 interfacing error was detected during the result phase. This error occurs when the result phase of a disk operation cannot be successfully completed (e.g., incorrect setting of the DIO flag in the Main Status Register).</td>
</tr>
<tr>
<td>5</td>
<td>Invalid FDC Command.</td>
</tr>
</tbody>
</table>
FDCEINT

This procedure performs all interrupt processing for the 8272 interface drivers. Basically, two types of interrupts are generated by the 8272: (a) an interrupt that signals the end of a command execution phase and the beginning of the result phase and (b) an interrupt that signals the completion of an overlapped operation or the occurrence of an unexpected event (e.g., change in the drive "ready" status).

An interrupt of type (a) is indicated when the FDC BUSY flag is set (in the Main Status Register). When a type (a) interrupt is sensed, the result bytes are read from the 8272 and placed in the result portion of the disk operation control block, the appropriate OPERATION$COMPLETE flag is set, and the OPERATION$IN$PROGRESS flag is reset.

When an interrupt of type (b) is indicated (FDC not busy), a sense interrupt status command is issued (to the FDC). The upper two bits of the result status register (Status Register Zero - ST0) are used to determine the cause of the interrupt. The following four cases are possible:

1) Operation Complete. An overlapped operation is complete. The drive number is found in the lower two bits of ST0. The ST0 data is transferred to the active operation control block, the OPERATION$COMPLETE flag is set, and the OPERATION$IN$PROGRESS flag is reset.

2) Abnormal Termination. A disk operation has abnormally terminated. The drive number is found in the lower two bits of ST0. The ST0 data is transferred to the active control block, the OPERATION$COMPLETE flag is set, and the OPERATION$IN$PROGRESS flag is reset.

3) Invalid Command. The execution of an invalid command (i.e., a sense interrupt command with no interrupt pending) has been attempted. This interrupt signals the successful completion of all interrupt processing.

4) Drive Status Change. A change has occurred in the "ready" status of a disk drive. The drive number is found in the lower two bits of ST0. The DRIVE$READY flag for this disk drive is set to the new drive "ready" status and the DRIVE$STATUS$CHANGE flag for the drive is also set. In addition, if a command is currently in progress, the ST0 data is transferred to the active control block, the OPERATION$COMPLETE flag is set, and the OPERATION$IN$PROGRESS flag is reset.

After processing a type (b) interrupt, additional sense interrupt status commands must be issued and processed until an "invalid command" result is returned from the FDC. This action guarantees that all "hidden" interrupts are serviced.

In addition to the major driver procedures described above, a number of support procedures are required. These support routines are briefly described in the following paragraphs.
OUTPUT$CONTROL$S$TO$DMA

This procedure outputs the DMA mode, the DMA address, and the DMA word count to the 8237 DMA controller. In addition, the upper four bits of the 20-bit DMA address are output to the address extension latch. Finally, the disk DMA channel is started.

OUTPUT$COMMAND$TO$FDC

This software module outputs a complete disk command to the 8272 FDC. The number of required command/parameter bytes is found in the COMMAND$LENGTH table. The appropriate bytes are output one at a time (by calls to OUTPUT$BYTE$TO$FDC) from the command portion of the disk operation control block.

INPUT$RESULT$FROM$FDC

This procedure is used to read result phase status information from the disk controller. At most, seven bytes are read. In order to read each byte, a call is made to INPUT$BYTE$FROM$FDC. When the last byte has been read, a check is made to insure that the FDC is no longer busy.

OUTPUT$BYTE$TO$FDC

This software is used to output a single command/parameter byte to the FDC. This procedure waits until the FDC is ready for a command byte and then outputs the byte to the FDC data port.

INPUT$BYTE$FROM$FDC

This procedure inputs a single result byte from the FDC. The software waits until the FDC is ready to transfer a result byte and then reads the byte from the FDC data port.

FDC$READY$FOR$COMMAND

This procedure assures that the FDC is ready to accept a command/parameter byte by performing the following three steps. First, a small time interval (more than 20 microseconds) is inserted to assure that the RQM flag has time to become valid (after the last byte transfer). Second, the master request flag (RQM) is polled until it is activated by the FDC. Finally, the DIO flag is checked to ensure that it is properly set for FDC input (from the processor).

FDC$READY$FOR$RESULT

The operation of this procedure is similar to the FDC$READY$FOR$COMMAND with the following exception. If the FDC BUSY flag (in the Main Status Register) is not set, the result phase is complete and no more data is available from the FDC. Otherwise, the procedure waits for the RQM flag and checks the DIO flag for FDC output (to the processor).
APPLICATIONS

OPERATION$CLEAN$UP

This procedure is called after the execution of a disk operation that has no result phase. OPERATION$CLEAN$UP resets the OPERATION$IN$PROGRESS flag and the GLOBAL$DRIVE$NO variable if appropriate. This procedure is also called to clean up after some disk operation errors.

Modifications for Polling Operation

To operate in the polling mode, the following modifications should be made to the previous routines:

1. The OUTPUT$CONTROLS$TO$DMA routine should be deleted.

2. In EXECUTE$DOCB, immediately prior to WAIT$FOR$OP$COMPLETE, a polling loop should be inserted into the code. The loop should test the RQM flag (in the Main Status Register). When RQM is set, a data byte should be written to, or read from, the 8272. The buffer address may be computed from the base address contained in DOCB.DMA$ADDR and DOCB.DMA$ADDR$EXT. After the correct number of bytes have been transferred, an operation complete interrupt will be issued by the FDC. During data transfer in the non-DMA mode, the NON-DMA MODE flag (bit 5 of the Main Status Register) will be set. This flag will remain set for the complete execution phase. When the transfer is finished, the NON-DMA MODE flag is reset and the result phase interrupt is issued by the FDC.
5. 8272 Logical Interface Software

Appendix B of this Application Note contains a PL/M listing of an exerciser program for the 8272 drivers. This program illustrates the design of logical interface level procedures to specify disk parameters, recalibrate a drive, seek to a cylinder, format a disk, read data, and write data.

The exerciser program is written to operate a standard single-sided 8" floppy disk drive in either the single- or double-density recording mode. Only the eight parameters listed in Table 9 must be specified. All other parameters are derived from these 8 basic variables.

Each of these logical interface procedures is described in the following paragraphs (refer to the listing in Appendix B).

SPECIFY

This procedure sets the FDC signal timing so that the FDC will interface correctly to the attached disk drive. The SPECIFY procedure requires four parameters, the step rate (SRT), head load time (HLT), head unload time (HUT), and the non-DMA mode flag (ND). This procedure builds a disk operation control block (SPECIFY$DOCB) and passes the control block to the FDC driver module (EXECUTE$DOCB) for execution. (Note carefully the computation required to transform the step rate (SRT) into the correct 8272 parameter byte.)

RECALIBRATE

This procedure causes the floppy disk read/write head to retract to track 0. The RECALIBRATE procedure requires only one parameter — the drive number on which the recalibrate operation is to be performed. This procedure builds a disk operation control block (RECALIBRATE$DOCB) and passes the control block to the FDC driver for execution.

SEEK

This procedure causes the disk read/write head (on the selected drive) to move to the desired cylinder position. The SEEK procedure is called with three parameters: drive number (DRV), head/side number (HD), and cylinder number (CYL). This software module builds a disk operation control block (SEEK$DOCB) that is executed by the FDC driver.

FORMAT

The FORMAT procedure is designed to initialize a complete floppy disk so that sectors can subsequently be read and written by system and application programs. Three parameters must be supplied to this procedure: the drive number (DRV), the recording density (DENS), and the interleave factor (INTLVE). The FORMAT procedure generates a data block (FMTBLK) and a disk operation control block (FORMAT$DOCB) for each track on the floppy disk (normally 77).
### Table 9: Basic Disk Parameters

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DENSITY</td>
<td>The recording mode (FM or MFM).</td>
</tr>
<tr>
<td>FILLER$BYTE</td>
<td>The data byte to be written in all sectors during formatting.</td>
</tr>
<tr>
<td>TRACKS$PER$DISK</td>
<td>The number of cylinders on the floppy disk.</td>
</tr>
<tr>
<td>BYTES$PER$SECTOR</td>
<td>The number of bytes in each disk sector. The exerciser accepts 128, 256, and 512 in FM mode, and 256, 512, and 1024 in MFM mode.</td>
</tr>
<tr>
<td>INTERLEAVE</td>
<td>The sector interleave factor for each disk track.</td>
</tr>
<tr>
<td>STEP$RATE</td>
<td>The disk drive step rate (1-16 milliseconds).</td>
</tr>
<tr>
<td>HEAD$LOAD$TIME</td>
<td>The disk drive head load time (2-254 milliseconds).</td>
</tr>
<tr>
<td>HEAD$UNLOAD$TIME</td>
<td>The head unload time (16-240 milliseconds).</td>
</tr>
</tbody>
</table>
The format data block specifies the four sector ID field parameters (cylinder, head, sector; and bytes per sector) for each sector on the track. The sector numbers need not be sequential; the interleave factor (INTLVE parameter) is used to compute the logical to physical sector mapping.

After both the format data block and the operation control block are generated for a given cylinder, control is passed to the 8272 drivers for execution. After the format operation is complete, a SEEK to the next cylinder is performed, a new format table is generated, and another track formatting operation is executed by the drivers. This track formatting continues until all tracks on the diskette are formatted.

In some systems, bad tracks must also be specified when a disk is formatted. For these systems, the existing FORMAT procedure should be modified to format bad tracks with a cylinder number of OFFH.

WRITE

The WRITE procedure transfers a complete sector of data to the disk drive. Five parameters must be supplied to this software module: the drive number (DRV), the cylinder number (CYL), the head/side number (HD), the sector number (SEC) and the recording density (DENS). This procedure generates a disk operation control block (WRITE$DOCB) from these parameters and passes the control block to the 8272 driver for execution. When control returns to the calling program, the data has been transferred to disk.

READ

This procedure is identical to the WRITE procedure except the direction of data transfer is reversed. The READ procedure transfers a sector of data from the floppy disk to system memory.

Coping With Errors

In actual practice all logical disk interface routines would contain error processing mechanisms. (Errors have been ignored for the sake of simplicity in the exerciser programs listed in Appendix B.) A typical error recovery technique consists of a two-stage procedure. First, when an error is detected, a recalibrate operation is performed followed by a retry of the failed operation. This procedure forces the drive to seek directly to the requested cylinder (lowering the probability of a seek error) and attempts to perform the requested operation an additional time. Soft (temporary) errors caused by mechanical or electrical interference do not normally recur during the retry operation; hard errors (caused by media or drive failures), on the other hand, will continue to occur during retry operations. If, after a number of retries (approximately 10), the operation continues to fail, an error message is displayed to the system operator. This error message lists the drive number, type of operation, and failure status (from the PDC). It is the operator's responsibility to take additional action as required.
6. File Systems

The file system provides the disk I/O interface level most familiar to users of interactive microcomputer and minicomputer systems. In a file system, all data is stored in named disk areas called files. The user and application programs need not be concerned with the exact location of a file on the disk — the disk file system automatically determines the file location from the file name. Files may be created, read, written, modified, and finally deleted (destroyed) when they are no longer needed. Each floppy disk typically contains a directory that lists all the files existing on the disk. A directory entry for a file contains information such as file name, file size, and the disk address (track and sector) of the beginning of the file.

File Allocation

File storage is actually allocated on the disk (by the file system) in fixed size areas called blocks. Normally a block is the same size as a disk sector. Files are created by finding and reserving enough unused blocks to contain the data in the file. Two file allocation methods are currently in widespread use. The first method allocates blocks (for a file) from a sequential pool of unused blocks. Thus, a file is always contained in a set of sequential blocks on the disk. Unfortunately, as files are created, updated, and deleted, these free-block pools become fragmented (separated from one another). When this fragmentation occurs, it often becomes impossible for the file system to create a file even though there is a sufficient number of free blocks on the disk. At this point, special programs must be run to "squeeze" or compact the disk, in order to re-create a single contiguous free-block pool.

The second file allocation method uses a more flexible technique in which individual data blocks may be located anywhere on the disk (with no restrictions). With this technique, a file directory entry contains the disk address of a file pointer block rather than the disk address of the first data block of the file. This file pointer block contains pointers (disk addresses) for each data block in the file. For example, the first pointer in the file pointer block contains the track and sector address of the first data block in the file, the second pointer contains the disk address of the second data block, etc.

In practice, pointer blocks are usually the same size as data blocks. Therefore, some files will require multiple pointer blocks. To accommodate this requirement without loss of flexibility, pointer blocks are linked together, that is, each pointer block contains the disk address of the following pointer block. The last pointer block of the file is signalled by an illegal disk address (e.g., track 0, sector 0 or track OFFH, sector OFFH).
The Intel File System

The Intel file system (described in detail in the RMX-80 Users Guide) uses the second disk file allocation method (previously discussed). In order to lower the system overhead involved in finding free data blocks, the Intel file system incorporates a free space management data structure known as a bit map. Each disk sector is represented by a single bit in the bit map. If a bit in the bit map is set to 1, the corresponding disk sector has been allocated. A zero in the bit map indicates that the corresponding sector is free. With this technique, the process of allocating or freeing a sector is accomplished by simply altering the bit map.

File names consist of a basic file name (up to six characters) and a file extension (up to three characters). The basic file name and the file extension are separated by a period (.). Examples of valid file names are: DRIV72.OBJ, XX.TMP, and FILE.CS. In addition, four file attributes are supported (see Figure 3 for attribute definitions).

The bit map and the file directory are placed on prespecified disk tracks (reserved for system use) beginning at track zero.

Disk File System Functions

Table 2 illustrates the typical functions implemented by a disk file system. As an example, the disk directory function (DIR) lists disk file information on the console display terminal. Figure 3 details the contents of a display entry in the Intel file system. The PL/M procedure outlined in Figure 4 illustrates a disk directory algorithm that displays the file name, the file attributes, and the file size (in blocks) for each file in the directory.
**APPLICATIONS**

**Figure 3. Intel Directory Entry Format**

**Directory Entry**

**Presence** is a flag that can contain one of three values:

- **000H** - The file associated with this entry is present on the disk.
- **07FH** - No file is associated with this entry; the content of the rest of the entry is undefined. The first entry with its flag set to **07FH** marks the current logical end of the directory and directory searches stop at this entry.
- **0FFH** - The file named in this entry once existed on the disk but is currently deleted. The next file added to the directory will be placed in the first entry marked **0FFH**. This flag cannot, therefore, be used to (reliably) find a file that has been deleted. A value of **0FFH** should be thought of as simply marking an open directory entry.

**File Name** is a string of up to 6 non-blank ASCII characters specifying the name of the file associated with the directory entry. If the file name is shorter than six characters, the remaining bytes contain binary zeros. For example, the name **ALPHA** would be stored as: **414C50484100H**.

**Extension** is a string of up to 3 non-blank ASCII characters that specifies an extension to the file name. Extensions often identify the type of data in the file such as **OBJ** (object module), or **PLM** (PL/M source module). As with the file name, unused positions in the extension field are filled with binary zeros.
**Applications**

Attributes are bits that identify certain characteristics of the file. A 1 bit indicates that the file has the attribute, while a 0 bit means that the file does not have the attribute. The bit positions and their corresponding attributes are listed below (bit 0 is the low-order or rightmost bit, bit 7 is the leftmost bit):

0: Invisible. Files with this attribute are not listed by the ISIS-II DIR command unless the I switch is used. All system files are invisible.

1: System. Files with this attribute are copied to the disk in drive 1 when the S switch is specified with the ISIS-II FORMAT command.

2: Write-Protect. Files with this attribute cannot be opened for output or update, nor can they be deleted or renamed.

3-6: These positions are reserved for future use.

7: Format. Files with this attribute are treated as though they are write-protected. In addition, these files are created on a new diskette when the ISIS-II FORMAT command is issued. The system files all have the FORMAT attribute and it should not be given to any other files.

BOF Count contains the number of the last byte in the last data block of the file. If the value of this field is 080H, for example, the last byte in the file is byte number 128 in the last data block (the last block is full).

Number of Data Blocks is an address variable that indicates the number of data blocks currently used by the file. ISIS-II and the RMX/80 Disk File system both maintain a counter called LENGTH that is the current number of bytes in the file. This is calculated as:

\[(\text{NUMBER OF DATA BLOCKS} - 1) \times 128 + \text{BOF COUNT}.\]

Header Block Pointer is the address of the file's header block. The high byte of the field is the sector number and the low byte is the track number. The system "finds" a disk file by searching the directory for the name and then using the header block pointer to seek to the beginning of the file.

Figure 3. Intel Directory Entry Format (Continued)
dir: procedure(drv, dens)  public;
declare drv  byte,
dens  byte,
sector  byte,
i  byte,
dir$ptr  byte,
dir$entry  based rdbptr structure (presence byte,
    file$name(6) byte, extension(3) byte,
    attribute byte, eof$count byte,
    data$blocks address, header$ptr address),
    size (5)
    byte,
invisible$flag  literally "1",
system$flag  literally "2",
protected$flag  literally "4",
format$flag  literally "80H";

/* The disk directory starts at cylinder 1, sector 2 */
call seek(drv, l, O);
do sector=2 to 26;
call read(drv,l,0,sector,dens);
do dir$ptr=O to 112 by 4;
    if dir$entry.presence=7FH then return;
    if dir$entry.presence=O then do;
        do i=O to 5; call co(dir$entry.file$name(i)); end;
        call co(period);
        do i=O to 2; call co(dir$entry.extension(i)); end;
        do i=O to 4; call co(space); end;
        call convert$to$decimal($size,dir$entry.data$blocks);
        do i=O to 4; call co(size(i)); end;
        If (dir$entry.attribute and invisible$flag) <> 0 then call co("I");
        If (dir$entry.attribute and system$flag) <> 0 then call co("S");
        If (dir$entry.attribute and protected$flag) <> 0 then call co("W");
        If (dir$entry.attribute and format$flag) <> 0 then call co("F");
        end;
    end;
end dir;

Figure 4. Sample PL/M Directory Procedure
7. **Key 8272 Software Interfacing Considerations**

This section contains a quick review of Key 8272 Software design features and issues. (Most items have been mentioned in other sections of this application note.) Before designing 8272 software drivers, it is advisable that the information in this section be thoroughly understood.

1. **Non-DMA Data Transfers**

In systems that operate without a DMA controller (in the polled or interrupt driven mode), the system software is responsible for counting data transfers to/from the 8272 and generating a TC signal to the FDC when the transfer is complete.

2. **Processor Command/Result Phase Interface**

In the command phase, the driver software must write the exact number of parameters in the exact order shown in Table 5. During the result phase, the driver must read the complete result status. For example, the Format Track command requires six command bytes and presents seven result bytes. The 8272 will not accept a new command until all result bytes are read. Note that the number of command and result bytes varies from command-to-command. **Command and result phases cannot be shortened.**

During both the command and result phases, the Main Status Register must be read by the driver before each byte of information is read from, or written to, the FDC Data Register. Before each command byte is written, DIO (bit 6) must be low (indicating a data transfer from the processor) and RQM (bit 7) must be high (indicating that the FDC is ready for data). During the result phase, DIO must be high (indicating a data transfer to the processor) and RQM must also be high (indicating that data is ready for the processor).

**Note:** After the 8272 receives a command byte, the RQM flag may remain set for approximately 16 microseconds (with an 8 MHz clock). The driver should not attempt to read the Main Status Register before this time interval has elapsed; otherwise, the driver may erroneously assume that the FDC is ready to accept the next byte.

3. **Sector Sizes**

The 8272 does not support 128 byte sectors in the MFM (double-density) mode.

4. **Drive Status Changes**

The 8272 constantly polls all drives for changes in the drive ready status. This polling begins immediately following RESET. An interrupt is generated every time the FDC senses a change in the drive ready status. After reset, the FDC assumes that all drives are "not ready". If a drive is ready immediately after reset, the 8272 generates a drive status change interrupt.
5. Seek Commands

The 8272 FDC does not perform implied seeks. Before issuing a data read or write command, the read/write head must be positioned over the correct cylinder by means of an explicit seek command. If the head is not positioned correctly, a cylinder address error is generated.

6. Interrupt Processing

When the processor receives an interrupt from the FDC, the FDC may be reporting one of two distinct events:

a) The beginning of the result phase of a previously requested read, write, or scan command.

b) An asynchronous event such as a seek/recalibrate completion, an attention, an abnormal command termination, or an invalid command.

These two cases are distinguished by the FDC BUSY flag (bit 4) in the Main Status Register. If the FDC BUSY flag is high, the interrupt is of type (a). If the FDC BUSY flag is low, the interrupt was caused by an asynchronous event (b).

A single interrupt from the FDC may signal more than one of the above events. After receiving an interrupt, the processor must continue to issue Sense Interrupt Status commands (and service the resulting conditions) until an invalid command code is received. In this manner, all "hidden" interrupts are ferreted out and serviced.

7. Skip Flag (SK)

The skip flag is used during the execution of Read Data, Read Deleted Data, Read Track, and various Scan commands. This flag permits the FDC to skip unwanted sectors on a disk track.

When performing a Read Data, Read Track, or Scan command, a high SK flag indicates that the FDC is to skip over (not transfer) any sector containing a deleted data address mark. A low SK flag indicates that the FDC is to terminate the command (after reading all the data in the sector) when a deleted data address mark is encountered.

When performing a Read Deleted Data command, a high SK flag indicates that sectors containing normal data address marks are to be skipped. Note that this is just the opposite situation from that described in the last paragraph. When a data address mark is encountered during a Read Deleted Data command (and the SK flag is low), the FDC terminates the command after reading all the data in the sector.
8. Bad Track Maintenance

The 8272 does not internally maintain bad track information. The maintenance of this information must be performed by system software. As an example of typical bad track operation, assume that a media test determines that track 31 and track 66 of a given floppy disk are bad. When the disk is formatted for use, the system software formats physical track 0 as logical cylinder 0 (C=0 in the command phase parameters), physical track 1 as logical track 1 (C=1), and so on, until physical track 30 is formatted as logical cylinder 30 (C=30). Physical track 31 is bad and should be formatted as logical cylinder FF (indicating a bad track). Next, physical track 32 is formatted as logical cylinder 31, and so on, until physical track 65 is formatted as logical cylinder 64. Next, bad physical track 66 is formatted as logical cylinder FF (another bad track marker), and physical track 67 is formatted as logical cylinder 65. This formatting continues until the last physical track (77) is formatted as logical cylinder 75. Normally, after this formatting is complete, the bad track information is stored in a prespecified area on the floppy disk (typically in a sector on track 0) so that the system will be able to recreate the bad track information when the disk is removed from the drive and reinserted at some later time.

To illustrate how the system software performs a transfer operation on a disk with bad tracks, assume that the disk drive head is positioned at track 0 and the disk described above is loaded into the drive. If a command to read track 36 is issued by an application program, the system software translates this read command into a seek to physical track 37 (since there is one bad track between 0 and 36, namely 31) followed by a read of logical cylinder 36. Thus, the cylinder parameter C is set to 37 for the Seek command and 36 for the Read Sector command.
REFERENCES


APPENDIX A
8272 FDC DEVICE DRIVER SOFTWARE
PL/M-86 COMPILER
8272 FLOPPY DISK CONTROLLER DEVICE DRIVERS

ISIS-II PL/M-86 V1.2 COMPIATION OF MODULE DRIVERS
OBJECT MODULE PLACED IN :Pl:driv72.obj
COMPLIER INVOKED BY: plm86 :Pl:driv72.pS6 DEBUG

$tile('S272 floppy disk controller device drivers')
$nointvector
$optimize(2)
$large

drivers: do;

1 declare
   /* floppy disk port definitions */
   fdc$status$port literally '30H'; /* 8272 status port */
   fdc$data$port literally '31H'; /* 8272 data port */

3 declare
   /* floppy disk commands */
   sense$int$status literally '08H';

4 declare
   /* interrupt definitions */
   fdc$int$level literally '33'; /* fdc interrupt level */

5 declare
   /* return status and error codes */
   error literally '0';
   ok literally '1';
   complete literally '3';
   false literally '0';
   true literally '1';
   errors$in literally 'not';
   propagate$error literally 'return error';

   stat$ok literally '0'; /* fdc operation completed without errors */
   stat$busy literally '1'; /* fdc is busy, operation cannot be started */
   stat$error literally '2'; /* fdc operation error */
   stat$command$error literally '3'; /* fdc not ready for command phase */
   stat$result$error literally '4'; /* fdc not ready for result phase */
   stat$invalid literally '5'; /* invalid fdc command */

6 declare
   /* masks */
   busy$mask literally '10H';
   DIO$mask literally '40H';
   RQM$mask literally '80H';
   seek$mask literally '0FH';
   result$error$mask literally '03H';
   result$drive$mask literally '0BH';

7 declare
   /* drive numbers */
   max$no$drives literally '3';
   fdc$general literally '4';

8 declare
   /* miscellaneous control */
   any$drive$seeking literally ((input(fdc$status$port) and seek$mask) <> 0'),
   command$code literally (docb.disk$command(0) and 1FH'),
   DIO$set$for$input literally ((input(fdc$status$port) and DIO$mask) <> 0'),
   extract$drive$no literally ((docb.disk$command(1) and 03H')
   fdc$bus$y literally ((input(fdc$status$port) and bus$y$mask) <> 0'),
   no$fc$error literally (possible$error(command$code) and ((docb.disk$result(0)
   result$error$mask = 0'))
   wait$for$complete literally 'do while not operation$complete(drive$no); end',
   wait$for$RQM literally 'do while (input(fdc$status$port) and RQM$mask) = 0; end';

9 declare
   /* structures */
   docb$type literally /
   (dma$ command byte, dma$addr word, dma$addr$ext byte, dma$count word,
   disk$command(9) byte, disk$result(7) byte, misc byte)

$eject

10 declare
   drive$status$change(4) byte public,
   drive$ready(4) byte public; /* when set - indicates that drive status changed */
   drive$pending(4) byte public; /* current status of drives */
11 1 declare
operation$in$progress(5) byte,
operation$complete(5) byte,
operation$docb$ptr(5) pointer,
interrupt$docb structure docb$type,
global$drive$no byte;
/** internal flags for operation with multiple drives */
/** fdc execution phase completed */
/** pointers for operations in progress */
/** temporary docb for interrupt processing */
/** drive number of non-overlapped operation
in progress - if any */

12 1 declare
/** internal vectors that contain command operational information */
no$result(32) byte /* no result phase to command */
data(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
inmediate$result(32) byte /* immediate result phase for command */
data(0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
overlap$operation(32) byte /* command permits overlapped operation of drives */
data(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
drive$no$present(32) byte /* drive number present in command information */
data(0,1,0,1,1,1,0,1,1,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
possible$error(32) byte /* determines if command can return with an error */
data(0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
command$length(32) byte /* contains number of command bytes for each command */
data(0,0,3,2,9,2,1,9,2,0,9,6,0,3,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
valid$command(32) byte /* flags invalid command codes */
data(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),

$s$ec$et
/**** initialization for the 8272 fdc driver software. This procedure must
be called prior to execution of any driver software. ****/

13 1 initialize$drivers: procedure public;
/** initialize 8272 drivers */
14 2 declare drv$no byte;
15 2 do drv$no=0 to max$no$drives;
16 3 drv$ready(drv$no)=false;
17 3 drive$status$change(drv$no)=false;
18 3 operation$in$progress(drv$no)=false;
19 3 operation$complete(drv$no)=false;
20 3 end;
21 2 operation$in$progress(fdc$general)=false;
22 2 operation$complete(fdc$general)=false;
23 2 global$drive$no=0;
24 2 end initialize$drivers;

/**** wait until the 8272 fdc is ready to receive command/parameter bytes
in the command phase. The 8272 is ready to receive command bytes
when the RQM flag is high and the DIO flag is low. ****/
25 1 fdc$ready$for$command: procedure byte;
26 2 /* wait for valid flag settings in status register */
call time(1);
27 2 /* wait for "master request" flag */
wait$for$RQM;
28 2 /* check data direction flag */
if DI0$set$for$input
then return ok;
else return error;
32 2 end fdc$ready$for$command;

/**** wait until the 8272 fdc is ready to return data bytes in the result
phase. The 8272 is ready to return a result byte when the RQM and DIO
flags are both high. The busy flag in the main status register will
remain set until the last data byte of the result phase has been read
by the processor. ****/
34 1 fdc$ready$for$result: procedure byte;
35 2 /* wait for valid settings in status register */
call time(1);
36 2 /* result phase has ended when the 8272 busy flag is reset */
37 2 if not fdc$busy
then return complete;
APPLICATIONS

/ * wait for "master request" flag */
   wait$for$ROM;
/* check data direction flag */
if DIO$set$for$output
   then return ok;
else return error;
end fdc$ready$for$result;

/**** output a single command/parameter byte to the 8272 fdc. The "data$byte"
parameter is the byte to be output to the fdc.  ****/
output$byte$to$fdc: procedure(data$byte) byte;
declare data$byte byte;
/* check to see if fdc is ready for command */
if not fdc$ready$for$command
   then propagate$error;
output(fdc$data$port)=data$byte;
return ok;
end output$byte$to$fdc;

/**** input a single result byte from the 8272 fdc. The "data$byte$ptr"
parameter is a pointer to the memory location that is to contain
the input byte.  ****/
input$byte$from$fdc: procedure(data$byte$ptr) byte,
declare data$byte$ptr pointer,
declare data$byte based data$byte$ptr byte,
status byte;
/* check to see if fdc is ready */
status=fdc$ready$for$result;
if error$in status
   then propagate$error;
/* check for result phase complete */
if status=complete
   then return complete;
data$byte=input(fdc$data$port),
return ok;
end input$byte$from$fdc;
$eject

/**** output the dma mode, the dma address, and the dma word count to the
8237 dma controller. Also output the high order four bits of the
address to the address extension latch. Finally, start the disk
 dma channel. The "docb$ptr" parameter is a pointer to the appropriate
disk operation control block.  ****/
output$controls$to$dma: procedure(docb$ptr);
declare docb$ptr pointer;
declare docb based docb$ptr structure docbtype;
declare /* dma port definitions */
dma$upper$addr$port literally '10H', /* upper 4 bits of current address */
dma$disk$addr$port literally '00H', /* current address port */
dma$word$count$port literally '01H', /* word count port */
dma$command$port literally '08H', /* command port */
dma$mode$port literally '0BH', /* mode port */
dma$mask$sr$port literally '0AH', /* mask set/reset port */
dma$clear$ff$port literally '0CH', /* clear first/last flip-flop port */
dma$master$clear$port literally '0DH', /* dma master clear port */
dma$mask$port literally '0FH', /* parallel mask set/port */
dma$disc$chan$start literally '00H', /* dma mask to start disk channel */
dma$extended$write literally '01H', /* extended write flag */
dma$single$transfer literally '10H', /* single transfer flag */
if docb$docb$op < 3
   then do;
      /* set dma mode and clear first/last flip-flop */
output(dma$mode$port)=shl(docb$docb$op,2) or 40H;
output(dma$clear$ff$port)=0;
return ok;
end if docb$docb$op < 3;

APPLICATIONS

`/* set dma address */
output (dma$disk$addr$port)=low(docb.dma$addr);
output (dma$disk$addr$port)=high(docb.dma$addr);
output (dma$upper$addr$port)=docb.dma$addr$ext;

`/* output disk transfer word count to dma controller */
output (dma$disk$word$count)=low(docb.dma$count);
output (dma$disk$word$count)=high(docb.dma$count);

`/* start dma channel 0 for fdc */
output (dma$mask$sr$port)=dma$disk$chan$start;
end;

end output$controls$to$dma;

`/**** output a high-level disk command to the 8272 fdc. The number of bytes
required for each command is contained in the "command$length" table.
The "docb$ptr" parameter is a pointer to the appropriate disk operation
control block. ****/

output$command$to$fdc: procedure (docb$ptr) byte;
declare docb$ptr pointer;
declare docb based docb$ptr structure docb$type.

cmd$byte$no(byte);
disable;

`/* output all command bytes to the fdc */
do cmd$byte$no=0 to command$length(command$code)-1;
if error$in output$byte$to$fdc(docb.disk$command(cmd$byte$no))
then do; enable; propagate$error; end;
end;

enable;
return ok;
end output$command$to$fdc;

`/**** input the result data from the 8272 fdc during the result phase (after
command execution). The "docb$ptr" parameter is a pointer to the appropriate disk operation
control block. ****/

input$result$from$fdc: procedure (docb$ptr) byte;
declare docb$ptr pointer;
declare docb based docb$ptr structure docb$type.
result$byte$no(byte);
temp byte.
status byte;
disable;
do result$byte$no=0 to 7;
status=input$byte$from$fdc(@temp);
if error$in status
then do; enable; propagate$error; end;
if status=complete
then do; enable; return ok; end;
docb.disk$result(result$byte$no)=temp;
end;

enable;
if fdc$busy
then return error;
else return ok;
end input$result$from$fdc;

`/**** cleans up after the execution of a disk operation that has no result
phase. The procedure is also used after some disk operation errors.
"drv" is the drive number, and "cc" is the command code for the
disk operation. ****/

operation$clean$up: procedure (drv,cc);
declare (drv,cc) byte;
disable;
operation$in$progress(drv)=false;`
if not overlap$operation(cc)
   then global$drive$no=0;
   enable;
end operation$clean$up;

execute(docb$ptr,
   status$ptr) public;
/* execute a disk operation control block */
declare docb$ptr, status$ptr pointer;
declare
docb based docb$ptr structure docb$type,
status based status$ptr byte,
drive$no byte;

/* check command validity */
if not valid$command(command$code)
   then do; status=stat$invalid; return; end;
/* determine if command has a drive number field - if not, set the drive
   number for a general fdc command */
if drive$no$present(command$code)
   then drive$no=extract$drive$no;
else drive$no=fdc$general;
/* an overlapped operation can not be performed if the fdc is busy */
if overlap$operation(command$code) and fdc$busy
   then do; status=stat$busy; return; end;
/* for a non-overlapped operation, check fdc busy or any drive seeking */
if not overlap$operation(command$code) and (fdc$busy or any$drive$seeking)
   then do; status=stat$busy; return; end;
/* check for drive operation in progress - if none, set flag and start operation */
disable;
if operation$in$progress(drive$no)
   then do; enable; status=stat$busy; return; end;
else operation$in$progress(drive$no)=true;
/* at this point, an fdc operation is about to begin, so:
   1. reset the operation complete flag
   2. set the docb pointer for the current operation
   3. if this is not an overlapped operation, set the global drive
      number for the subsequent result phase interrupt. */
operation$complete(drive$no)=0;
operation$docb$ptr(drive$no)=docb$ptr;
if not overlap$operation(command$code)
   then global$drive$no=drive$no+1;
else
   call output$controls$to$dma(docb$ptr);
if error$in output$command$to$fdc(docb$ptr)
   then do;
   call operation$clean$up(drive$no,command$code);
   status=stat$command$error;
   return;
   end;
/* return immediately if the command has no result phase or completion interrupt - specify */
if no$result(command$code)
   then do;
   call operation$clean$up(drive$no,command$code);
   status=stat$ok;
   return;
   end;

if $immed\$result(command$code)
   then do;
   if $error\$in input\$result\$from$fdc(docb$ptr)
      then do;
         call operation$clean\$up(drive$no, command$code);
         status=status$result$error;
         return;
   end;
178 4
179 3
180 2
else do;
181 3
182 2
   wait$for$op$complete;
   if docb.misc = error
      then do; status=status$result$error; return; end;
188 3
end;
189 2
if no$fdc$error
   then status=status$ok;
   else status=status$error;
191 2
end execute$docb;

$eject

/* *** copy disk command results from the interrupt control block to the
    currently active disk operation control block if a disk operation is
    in progress. *****/
193 1
194 2
copy$int$result: procedure(drv);
195 2
declare drv byte;
196 2
declare
   i byte;
   docb$ptr pointer,
   docb based docb$ptr structure docb$type;
199 2
   if operation$in$progress(drv)
      then do;
198 3
docb$ptr=operation$docb$ptr(drv);
199 3
do i=1 to 6; docb.disk$result(i)=interrupt$docb.disk$result(i); end;
201 3
do docb.misc=ok;
202 3
   operation$in$progress(drv)=false;
203 3
   operation$complete(drv)=true;
204 3
   end;
205 3
end copy$int$result;

/**** interrupt processing for 8272 fdc drivers. Basically, two types of
   interrupts are generated by the 8272: (a) when the execution phase of
   an operation has been completed, an interrupt is generated to signal
   the beginning of the result phase (the fdc busy flag is set
   when this interrupt is received), and (b) when an overlapped operation
   is completed or an unexpected interrupt is received (the fdc busy flag
   is not set when this interrupt is received).

   When interrupt type (a) is received, the result bytes from the operation
   are read from the 8272 and the operation complete flag is set.

   When an interrupt of type (b) is received, the interrupt result code is
   examined to determine which of the following four actions are indicated:

1. An overlapped option (recalibrate or seek) has been completed. The
   result data is read from the 8272 and placed in the currently active
   disk operation control block.

2. An abnormal termination of an operation has occurred. The result
   data is read and placed in the currently active disk operation
   control block.

3. The execution of an invalid command has been attempted. This
   signals the successful completion of all interrupt processing.

4. The ready status of a drive has changed. The "drive$ready" and
   "drive$ready$status" change tables are updated. If an operation
   is currently in progress on the affected drive, the result data
   is placed in the currently active disk operation control block.

   After an interrupt is processed, additional sense interrupt status commands
   must be issued and processed until an invalid command result is returned
   from the fdc. This action guarantees that all "hidden" interrupts
   are serviced. *****/
APPLICATIONS

207 1  fdcint: procedure public interrupt fdocint$level;
208 2 declare
209 3    invalid byte,
210 4    drive$no byte,
211 5    docb$ptr pointer,
212 6    docb based docb$ptr structure docb$type;
213 7 declare
214 8    /* interrupt port definitions */
215 9    owc2 literally "70H",
216 10  nseoi literally "shl(1,5)";
217 11 declare
218 12    /* miscellaneous flags */
219 13    result$code literally "shr(interrupt$docb.disk$result(0) and result$error$mask,6)",
220 14    result$drive$ready literally "((interrupt$docb.disk$result(0) and result$driv$mask) = 0)",
221 15    extract$result$drive$no literally "((interrupt$docb.disk$result(0) and result$drive$mask)",
222 16    end$of$interrupt literally "output(owc2)=nseoi";
223 17
224 18 /* if the fdc is busy when an interrupt is received, then the result
225 19   phase of the previous non-overlapped operation has begun */
226 20 if fdoc$busy
227 21 then do;
228 22 /* process interrupt if operation in progress */
229 23 if global$drive$no <> 0
230 24 then do;
231 25  docb$ptr=operation$docb$ptr(global$drive$no-1);
232 26  if error$in input$result$from$fdoc(docb$ptr)
233 27     then docb.misc=error;
234 28  else docb.misc=ok;
235 29  operation$in$progress(global$drive$no-1)=false;
236 30  operation$complete(global$drive$no-1)=true;
237 31  global$drive$no=0;
238 32  end;
239 33 end;
240 34
241 35 /* if the fdc is not busy, then either an overlapped operation has been
242   completed or an unexpected interrupt has occurred (e.g., drive status
243   change) */
244 36 else do;
245 37  invalid=false;
246 38  do while not invalid;
247 39 /* perform a sense interrupt status operation - if errors are detected,
248   in the actual fdc interface, interrupt processing is discontinued */
249 40 if error$in output$byte$to$fdoc(sense$int$status) then go to ignore;
250 41 if error$in input$result$from$fdoc(@interrupt$docb) then go to ignore;
251 42 do case result$code;
252 43 /* case 0 - operation complete */
253 44 do;
254 45    drive$no=extract$result$drive$no;
255 46    call copy$int$result(drive$no);
256 47 end;
257 48 /* case 1 - abnormal termination */
258 49 do;
259 50    drive$no=extract$result$drive$no;
260 51    call copy$int$result(drive$no);
261 52 end;
262 53 /* case 2 - invalid command */
263 54 invalid=true;
264 55 /* case 3 - drive ready change */
265 56 do;
266 57    drive$no=extract$result$drive$no;
267 58    call copy$int$result(drive$no);
268 59    drive$status$change(drive$no)=true;
269 60    if result$drive$ready
270 61     then drive$ready(drive$no)=true;
271 62     else drive$ready(drive$no)=false;
272 63 end;
273 64 end;
274 65 end;
275 66 end;
276 67 ignore; end$of$interrupt;
277 68 end fdcint;
278 69 end drivers;
6-506
APPLICATIONS

MODULE INFORMATION:

- CODE AREA SIZE = 0615H 1557D
- CONSTANT AREA SIZE = 0000H 0D
- VARIABLE AREA SIZE = 0050H 80D
- MAXIMUM STACK SIZE = 0032H 50D
- 564 LINES READ
- 0 PROGRAM ERROR(S)

END OF PL/M-86 COMPILATION
APPENDIX B
8272 FDC EXERCISER PROGRAM
APPLICATIONS

PL/M-86 COMPILER 8272 FLOPPY DISK DRIVER EXERCISE PROGRAM

ISIS-II PL/M-86 V1.2 COMPILATION OF MODULE RUN72
OBJECT MODULE PLACED IN :Fl:run72.OBJ
COMPILER INVOKED BY: plms6 :Fl:run72.p86 DEBUG

$title ("8272 floppy disk driver exercise program")
$noinvector
$optimize(2)
$large
run72: do;

declare
docb$type literally /* disk operation control block */
    (dma$op byte,dma$addr word,dma$addr$ext byte,dma$count word,
     disk$command(9) byte,disk$result(7) byte,misc byte);

declare /* 8272 fdc commands */
    fm literally '0',
    mfm literally '1',
    dma$mode literally '0',
    non$dma$mode literally '1',
    recalibrate$command literally '2',
    specify$command literally '3',
    read$command literally '4',
    write$command literally '5',
    format$command literally 'ODH',
    seek$command literally '0FH';

declare /* disk operation control blocks */
    format$docb structure docb$type,
    seek$docb structure docb$type,
    recalibrate$docb structure docb$type,
    specify$docb structure docb$type,
    read$docb structure docb$type,
    write$docb structure docb$type;

declare
    step$rate byte,
    head$load$time byte,
    head$unload$time byte,
    filler$byte byte,
    operation$status byte,
    interleave byte,
    format$gap byte,
    read$write$gap byte,
    index byte,
    drive byte,
    density byte,
    multitrack byte,
    sector byte,
    cylinder byte,
    head byte, /* disk drive head */
    tracks$per$disk byte,
    sectors$per$track byte,
    bytes$per$sector$code byte,
    byrtes$per$sector word; /* number of bytes in a sector on the disk */

declare /* read and write buffers */
    fmtblk(104) byte public,
    wrbuf(1024) byte public,
    rdbuf(1024) byte public;

declare /* disk format initialization tables */
    sec$trk$table(3) byte data(26H,15H,8),
    fmt$gap$table(8) byte data(1BH,2AH,3AH,0,0,3EH,5AH,74H),
    rd$wr$gap$table(8) byte data(07H,0EH,1BH,0,0,0EH,1BH,35H);
9 1 declare
   /* external pointer tables and interrupt vector */
   rdbptr(2) word external,
   wrbptr(2) word external,
   fbpitr(2) word external,
   intptr(2) word external,
   intvec(80H) word external;

10 1 execute$docb: procedure(docb$ptr,status$ptr) external;
11 2 declare docb$ptr pointer, status$ptr pointer;
12 2 end execute$docb;
13 1 initialize$drivers: procedure external;
14 2 end initialize$drivers;

$ejecr
   /**** specify step rate ("srt"), head load time ("hlt"), head unload time ("hut"),
   and dma or non-dma operation ("nd"). ****/
15 1 specify: procedure(srt,hlt,hut,nd);
16 2 declare (srt,hlt,hut,nd) byte;
17 2 specify$docb.dma$op=dma$noop;
18 2 specify$docb.disk$command(0)=specify$command;
19 2 specify$docb.disk$command(1)=-shl((not srt)+1,4) or shr(hut,4);
20 2 specify$docb.disk$command(2)=-(hlt and OFEH) or (nd and l);
21 2 call execute$docb($specify$docb,$operation$status);
22 2 end specify;

23 1 /*** recalibrate disk drive
8272 automatically steps out until the track 0 signal is activated
by the disk drive. ****/
24 2 recalibrate: procedure(drv);
25 2 declare drv byte;
26 2 recalibrate$docb.dma$op=dma$noop;
27 2 recalibrate$docb.disk$command(0)=recalibrate$command;
28 2 recalibrate$docb.disk$command(1)=drv;
29 2 call execute$docb($recalibrate$docb,$operation$status);
29 2 end recalibrate;

30 1 /*** seek drive "drv", head (side) "hd" to cylinder "cyl". ****/
31 2 seek: procedure(drv,cyl,hd);
32 2 declare (drv,cyl,hd) byte;
33 2 seek$docb.dma$op=dma$noop;
34 2 seek$docb.disk$command(0)=seek$command;
35 2 seek$docb.disk$command(1)=drvor shl(hd,2),
36 2 seek$docb.disk$command(2)=cyl;
36 2 call execute$docb($seek$docb,$operation$status);
37 2 end seek;

38 1 /*** format a complete side ("head") of a single floppy disk in drive "drv". The density,
(single or double) is specified by flag "dens". ****/
39 2 format: procedure(drv,dens,intlve);
40 2 declare (drv,dens,intlve) byte;
41 2 call recalibrate$docb(drv);
41 2 do cylinder=0 to tracks$per$disk-1;
   / * set sector numbers in format block to zero before computing interleave */
43 3 do physical$sector=1 to sectors$per$track; fmtblk{physical$sector-1)*4+2}=0; end;
   / * physical sector 1 equals / *physical sector 1 */
46 3 physical$sector=1;
   / * assign interleaved sectors */
47 3 do sector=1 to sectors$per$track;
48 4 index=(physical$sector-1)*4;
APPLICATIONS

// change sector and index if sector has already been assigned */
do while fmtblk(index+2) <> 0; index=index+4; physical$sector=physical$sector+1; end;

/* set cylinder, head, sector, and size code for current sector into table */
fmtblk(index)=cylinder;
fmtblk(index+1)=head;
fmtblk(index+2)=sector;
fmtblk(index+3)=bytes$per$sector$code;

/* update physical sector number by interleave */
if physical$sector > sectors$per$track
then physical$sector=physical$sector-sectors$per$track;
end;

/* seek to next cylinder */
call seek(drv,cylinder,head);

/* set up format control block */

format$docb.dma$op=dma$write;
format$docb.dma$addr=fbptr[0]+sh1(fbptr[1],4);
format$docb.dma$addr$ext=0;
format$docb.dma$count=sectors$per$track*4-1;
format$docb.disk$command[0]=format$command or shl(dens,6);
format$docb.disk$command[1]=drv or shl(head,2);
format$docb.disk$command[2]=sector;
format$docb.disk$command[3]=bytes$per$sector$code;
format$docb.disk$command[4]=sectors$per$track;
format$docb.disk$command[5]=filler-byte;
call execute$docb(@format$docb,@operation$status);

end;

end format;

/**** write sector "sec" on drive "drv" at head "hd" and cylinder "cy1". The disk recording density is specified by the "dens" flag. Data is expected to be in the global write buffer ("wrbuf"). ****/

write: procedure(drv,cyl,hd,sec,dens);

declare (drv,cyl,hd,sec,dens) byte;

write$docb.dma$op=dma$write;
write$docb.dma$addr=wrbuf[0]+sh1(wrbuf[1],4);
write$docb.dma$addr$ext=0;
write$docb.disk$command[0]=write$command or shl(dens,6) or shl(multitrack,7);
write$docb.disk$command[1]=drv or shl(hd,2);
write$docb.disk$command[2]=cylinder;
write$docb.disk$command[3]=hd;
write$docb.disk$command[4]=sec;
write$docb.disk$command[5]=bytes$per$sector$code;
write$docb.disk$command[6]=sectors$per$track;
write$docb.disk$command[7]=read$write$gap;
if bytes$per$sector$code = 0 then write$docb.disk$command[8]=bytes$per$sector;
else write$docb.disk$command[8]=OFFH;
call execute$docb(@write$docb,@operation$status);

end write;

/**** read sector "sec" on drive "drv" at head "hd" and cylinder "cyl". The disk recording density is defined by the "dens" flag. Data is read into the global read buffer ("rdbuf"). ****/

read: procedure(drv,cyl,hd,sec,dens);

declare (drv,cyl,hd,sec,dens) byte;

read$docb.dma$op=dma$read;
read$docb.dma$addr=rdbuf[0]+sh1(rdbuf[1],4);
read$docb.dma$addr$ext=0;
read$docb.disk$command[0]=read$command or shl(dens,6) or shl(multitrack,7);
read$docb.disk$command[1]=drv or shl(hd,2);
read$docb.disk$command[2]=cylinder;
read$docb.disk$command[3]=hd;
read$docb.disk$command[4]=sec;
read$docb.disk$command[5]=bytes$per$sector$code;
read$docb.disk$command[6]=sectors$per$track;
read$docb.disk$command[7]=read$write$gap;

end read;
108 2 if bytes$per$sector$code = 0
then read$docb.disk$command(8)=bytes$per$sector;
else read$docb.disk$command(8)=OFFH;
call execute$docb(#read$docb,#operation$status);
112 2 end read;

$eject

/**** initialize system by setting up 8237 dma controller and 8259A interrupt controller. ****/

113 1 initialize$system: procedure;
declare
  /* i/O ports */
  dma$disk$addr$port literally '00H', /* current address port */
  dma$disk$word$count$port literally '01H', /* word count port */
  dma$command$port literally '08H', /* command port */
  dma$mode$port literally '0BH', /* mode port */
  dma$mask$sr$port literally '0AH', /* mask set/reset port */
  dma$master$clear$port literally '0DH', /* dma master clear port */
  dma$mask$port literally '0FH', /* parallel mask set port */
  dma$cl$mode literally '40H',
  dma$c2$mode literally '41H',
  dma$c3$mode literally '42H',
  mode$8088 literally '1',
  interrupt$base literally '20H',
  single$controller literally 'shl(1,1)',
  level$sensitive literally 'shl(1,3)',
  control$word$4$required literally '1',
  base$icw1 literally '10H',
  mask$all literally 'OFFH',
  disk$interrupt$mask literally '1';
115 2 declare
  /* misc masks and literals */
  dma$extended$write literally 'shl(1,5)', /* extended write flag */
  dma$single$transfer literally 'shl(1,6)', /* single transfer flag */
  dma$disk$mode literally '40H',
  dma$cl$mode literally '41H',
  dma$c2$mode literally '42H',
  dma$c3$mode literally '43H',
  mode$8088 literally '1',
  interrupt$base literally '20H',
  single$controller literally 'shl(1,1)',
  level$sensitive literally 'shl(1,3)',
  control$word$4$required literally '1',
  base$icw1 literally '10H',
  mask$all literally 'OFFH',
  disk$interrupt$mask literally '1';
116 2 output (dma$master$clear$port)=0; /* master reset */
117 2 output (dma$mode$port)=dma$extended$write; /* set dma command mode */
118 2 /* set all dma registers to valid values */
119 2 output (dma$mask$port)=mask$all; /* mask all channels */
120 2 /* set all addresses to zero */
121 2 output (dma$clear$ff$port)=0; /* reset first/last flip-flop */
122 2 output (dma$disk$addr$port)=0;  
123 2 output (dma$cl$addr$port)=0;  
124 2 output (dma$c2$addr$port)=0;  
125 2 output (dma$c3$addr$port)=0;  
126 2 output (dma$cl$addr$port)=0;  
127 2 output (dma$c2$addr$port)=0;  
128 2 output (dma$c3$addr$port)=0;  
129 2 output (dma$disk$addr$port)=1; /* reset first/last flip-flop */
130 2 output (dma$disk$word$count$port)=1;  
131 2 output (dma$cl$word$count$port)=1;  
132 2 output (dma$c2$word$count$port)=1;  
133 2 output (dma$c3$word$count$port)=1;  
134 2 output (dma$c2$word$count$port)=1;  
135 2 output (dma$c3$word$count$port)=1;  
136 2 output (dma$c3$word$count$port)=1;
/* initialize all dma channel modes */
output(dma$mode$port)=dma$disk$mode;
output(dma$mode$port)=dma$c3$mode;
output(dma$mode$port)=dma$c2$mode;
output(dma$mode$port)=dma$c1$mode;

/* initialize 8259A interrupt controller */
output(icwl)=single$controller or level$sensitive or control$word$required or base$icwl;
output(icw2)=interrupt$base;
output(icw4)=mode$8088;
output(ocwl)=not disk$interrupt$mask;

/* initialize interrupt vector for fdc */
intvec(40H)=intptr(0);
intvec(41H)=intptr(1);

end initialize$system;

$eject

**** main program: first format disk (all tracks on side (head) 0. Then
read each sector on every track of the disk forever. ****
declare drive$ready(4) byte external;

/* disable until interrupt vector setup and initialization complete */
disable;

/* set initial floppy disk parameters */
density=mfm; /* double-density */
head=0; /* single sided */
multitrack=0; /* no multitrack operation */
fill$byte=55H; /* for format */
tracks$per$disk=77; /* normal floppy disk drive */
bytes$per$sector=1024; /* 1024 bytes in each sector */
interleave=6; /* set track interleave factor */
step$rate=11; /* 10ms for SA800 plus 1 for uncertainty */
head$load$time=40; /* 40ms head load for SA800 */
head$unload$time=240; /* keep head loaded as long as possible */

/* derive dependent parameters from those above */
bytes$per$sector$code=shr(bytes$per$sector,7);
do while(index=0 to byte$per$sector-1)
then do; bytes$per$sector$code=index; go to donebc; end;
else bytes$per$sector$code=shr(bytes$per$sector$code,1);
end:
donebc;
sectors$per$track=sectr$table(bytes$per$sector$code$density);
format$gap=fat$gap$table(shl(density,2)+bytes$per$sector$code);
read$write$gap=rdfw$gap$table(shl(density,2)+bytes$per$sector$code);

/* initialize system and drivers */
call initialize$system;
call initialize$drivers;

/* reenable interrupts and give 8272 a chance to report on drive status
before proceeding */
enable;
call time(10);

/* specify disk drive parameters */
call specify(step$rate,head$load$time,head$unload$time,dma$mode);
drive=0; /* run single disk drive #0 */

/* wait until drive ready */
do while(1);
if drive$ready(drive)
then go to start;
end;

start:
call format(drive,density,interleave);
do while(1);
do cylinder=0 to tracks$per$disk-1;
call seek(drive,cylinder,head);
do sector=1 to sectors$per$track;

/* set up write buffer */
do index=0 to bytes$per$sector-1; wrbuf(index)=index+sector+cylinder; end;
call write(drive,cylinder,head,sector,density);
call read(drive,cylinder,head,sector,density);
/* check read buffer against write buffer */
if cmpw(@wrbuf,@rdbuf,shr(bytes$per$sector,1)) <> $FFFFH
then halt;

end;
end;
end;
end
run

MODULE INFORMATION:
CODE AREA SIZE = 0570H 1392D
CONSTANT AREA SIZE = 0000H 0D
VARIABLE AREA SIZE = 0907H 2311D
MAXIMUM STACK SIZE = 0022H 34D
412 LINES READ
0 PROGRAM ERROR(S)
END OF PL/M-86 COMPILATION
APPENDIX C
8272 DRIVER FLOWCHARTS
APPLICATIONS

OUTPUTBYTESTOSTORAGE

CALL FDCREADYFORCOMMAND

FDC READY FOR COMMAND

NO

RETURN ERROR

YES

OUTPUT DATA BYTE TO 8272 DATA PORT

RETURN

INPUTBYTESSFROMFDC

CALL FDCREADYFORCOMMAND

RESULT ERROR REPORTED

YES

RETURN ERROR

RESULT PHASE COMPLETE

NO

Y

RETURN COMPLETE

NO

INPUT DATA BYTE FROM 8272 DATA PORT

RETURN
APPLICATIONS

OUTPUTS CONTROLS TO DMA

SET DMA MODE
CLEAR FIRST/LAST
FLIP-FLOP

WRITE DMA ADDRESS
TO 8237 AND
EXTENDED ADDRESS
LATCH

WRITE DATA TRANSFER
BYTE COUNT
TO 8237

START DMA
CHANNEL

RETURN

OUTPUTS COMMAND TO PDC

DISABLE
INTERRUPTS

DO
0 TO COMMAND
LENGTH

DONE

ENABLE
INTERRUPTS

RETURN

OUTPUT A
COMMAND
BYTE TO THE
8272

ERROR
REPORTED

YES

ENABLE
INTERRUPTS

RETURN ERROR

ERROR

RETURN
APPLICATIONS

INPUTSRESULTSPROMSFDC

DISABLE INTERRUPTS

DO FROM 0 TO 7

CALL INPUTSBYTESFROMSFDC

ERROR REPORTED?

YES

RETURN ERROR

NO

S272 BUSY?

YES

RETURN ERROR

NO

DONE

RETURN

RETURN

ERROR REPORTED?

NO

STORE RESULT BYTE INTO DISK OPERATION CONTROL BLOCK

ENABLE INTERRUPTS

RETURN

COMPLETE REPORTED

YES

RETURN

NO

OPERATIONS CLEANUP

DISABLE INTERRUPTS

RESET OPERATIONS IN PROGRESS AND GLOBAL DRIVES NUMBER

RETURN
APPLICATIONS

COPYINTRESULT

NO
OPERATION IN PROGRESS

YES

RETRIEVE SAVED DOCB POINTER

COPY RESULT PHASE DATA FROM THE INTERRUPT DOCB TO CALLING DOCB

RESET OPERATIONSINPROGRESS FLAG
SET OPERATIONSCOMPLETE FLAG

RETURN
8271/8271-6
PROGRAMMABLE FLOPPY DISK CONTROLLER

- IBM 3740 Soft Sected Format Compatible
- Programmable Record Lengths
- Multi-Sector Capability
- Maintain Dual Drives with Minimum Software Overhead Expandable to 4 Drives
- Automatic Read/Write Head Positioning and Verification
- Internal CRC Generation and Checking
- Programmable Step Rate, Settle-Time, Head Load Time, Head Unload Index Count
- Fully MCS-80™ and MCS-85™ Compatible
- Single +5V Supply
- 40-Pin Package

The Intel® 8271 Programmable Floppy Disk Controller (FDC) is an LSI component designed to interface one to 4 floppy disk drives to an 8-bit microcomputer system. Its powerful control functions minimize both hardware and software overhead normally associated with floppy disk controllers.

Figure 1. Block Diagram

Figure 2. Pin Configuration
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc</td>
<td>40</td>
<td>I</td>
<td>+5V Supply.</td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td>I</td>
<td>Ground.</td>
</tr>
<tr>
<td>Clock</td>
<td>3</td>
<td>I</td>
<td>Clock: A square wave clock.</td>
</tr>
<tr>
<td>Reset</td>
<td>4</td>
<td>I</td>
<td>Reset: A high signal on the reset input forces the 8271 to an idle state. The 8271 remains idle until a command is issued by the CPU. The output signals of the drive interface are forced inactive (LOW). Reset must be active for 10 or more clock cycles.</td>
</tr>
<tr>
<td>CS</td>
<td>24</td>
<td>I</td>
<td>Chip Select: The I/O Read and I/O Write inputs are enabled by the chip select signal.</td>
</tr>
<tr>
<td>DB7-DB0</td>
<td>19-12</td>
<td>I/O</td>
<td>Data Bus: The Data Bus lines are bidirectional, three-state lines (8080 data bus compatible).</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write: The Write signal is used to signal the control logic that a transfer of data from the data bus to the 8271 is required.</td>
</tr>
<tr>
<td>RD</td>
<td>9</td>
<td>I</td>
<td>Read: The Read signal is used to signal the control logic that a transfer of data from the 8271 to the data bus is required.</td>
</tr>
<tr>
<td>INT</td>
<td>11</td>
<td>O</td>
<td>Interrupt: The interrupt signal indicates that the 8271 requires service.</td>
</tr>
<tr>
<td>A1-A0</td>
<td>22-21</td>
<td>I</td>
<td>Address Line: These two lines are CPU Interface Register select lines.</td>
</tr>
<tr>
<td>DRQ</td>
<td>8</td>
<td>O</td>
<td>Data Request: The DMA request signal is used to request a transfer of data between the 8271 and memory.</td>
</tr>
<tr>
<td>DACK</td>
<td>7</td>
<td>I</td>
<td>Data Acknowledge: The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted. For non-DMA transfers, this signal should be driven in the manner of a “Chip Select.”</td>
</tr>
<tr>
<td>Select 1-Select 0</td>
<td>6-2</td>
<td>O</td>
<td>Selected Drive: These lines are used to specify the selected drive. These lines are set by the command byte.</td>
</tr>
</tbody>
</table>
### Table 1. Pin Description (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLO/SS</td>
<td>25</td>
<td>I</td>
<td>Phase-Locked Oscillator/Single Shot: This pin is used to specify the type of data separator used.</td>
</tr>
<tr>
<td>Write Data</td>
<td>29</td>
<td>O</td>
<td>Write Data: Composite write data.</td>
</tr>
<tr>
<td>Unseparated</td>
<td>27</td>
<td>I</td>
<td>Unseparated Data: This input is the unseparated data and clocks.</td>
</tr>
<tr>
<td>Data Window</td>
<td>26</td>
<td>I</td>
<td>Data Window: This is a data window established by a single-shot or phase-locked oscillator data separator.</td>
</tr>
<tr>
<td>INSYNC</td>
<td>23</td>
<td>O</td>
<td>Input Synchronization: This line is high when 8271 has attained input data synchronization, by detecting 2 bytes of zeros followed by an expected Address Mark. It will stay high until the end of the ID or data field.</td>
</tr>
</tbody>
</table>

### CPU Interface Description

This interface minimizes CPU involvement by supporting a set of high level commands and both DMA and non-DMA type data transfers and by providing hierarchical status information regarding the result of command execution.

The CPU utilizes the control interface (see the Block diagram) to specify the FDC commands and to determine the result of an executed command. This interface is supported by five Registers which are addressed by the CPU via the A1, A0, RD and WR signals. If an 8080 based system is used, the RD and WR signals can be driven by the 8228's I/O and I/OW signals. The registers are defined as follows:

#### Command Register

The CPU loads an appropriate command into the Command Register which has the following format:

```
A7, A6, A5, A4, A3, A2, A1, A0
```

#### Parameter Register

Accepts parameters of commands that require further description; up to five parameters may be required, example:

```
A7, A6, A5, A4, A3, A2, A1, A0
```

#### Result Register

The Result Register is used to supply the outcome of FDC command execution (such as a good/bad completion) to the CPU. The standard Result byte format is:

```
A7, A6, A5, A4, A3, A2, A1, A0
```

### FUNCTIONAL DESCRIPTION

#### General

The 8271 Floppy Disk Controller (FDC) interfaces either two single or one dual floppy drive to an eight bit microprocessor and is fully compatible with Intel's new high performance MCS-85 microcomputer system. With minimum external circuitry, this innovative controller supports most standard, commonly-available flexible disk drives including the mini-floppy.

The 8271 FDC supports a comprehensive soft sectored format which is IBM 3740 compatible and includes provision for the designating and handling of bad tracks. It is a high level controller that relieves the CPU (and user) of many of the control tasks associated with implementing a floppy disk interface. The FDC supports a variety of high level instructions which allow the user to store and retrieve data on a floppy disk without dealing with the low level details of disk operation.

In addition to the standard read/write commands, a scan command is supported. The scan command allows the user program to specify a data pattern and instructs the FDC to search for that pattern on a track. Any application that is required to search the disk for information (such as point of sale price lookup, disk directory search, etc.), may use the scan command to reduce the CPU overhead. Once the scan operation is initiated, no CPU intervention is required.
**Status Register**
Reflects the state of the FDC.

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

1 = NON-DMA DATA REQUEST
1 = INTERRUPT REQUEST
1 = RESULT REGISTER FULL
1 = PARAMETER REGISTER FULL
1 = COMMAND REGISTER FULL
1 = COMMAND BUSY

**Reset Register**
Allows the 8271 to be reset by the program. Reset must be active for 11 or more chip clocks.

**INT (Interrupt Line)**
Another element of the control interface is the Interrupt line (INT). This line is used to signal the CPU that an FDC operation has been completed. It remains active until the result register is read.

**DMA Operation**
The 8271 can transfer data in either DMA or non-DMA mode. The data transfer rate of a floppy disk drive is high enough (one byte every 32 usec) to justify DMA transfer. In DMA mode the elements of the DMA interface are:

- **DRQ:** DMA Request:
The DMA request signal is used to request a transfer of data between the 8271 and memory.

- **DACK:** DMA Acknowledge:
The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted.

- **RD, WR:** Read, Write
The read and write signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel® 8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer at a starting address determined by the CPU. Counting of data block lengths is performed by the FDC.

To request a DMA transfer, the FDC raises DRQ, DACK, and RD enable DMA data onto the bus (independently of CHIP SELECT). DACK and WR transfer DMA data to the FDC. If a data transfer request (read or write) is not serviced within 31 usec, the command is cancelled, a late DMA status is set, and an interrupt is generated. In DMA mode, an interrupt is generated at the completion of the data block transfer.

When configured to transfer data in non-DMA mode, the CPU must pass data to the FDC in response to the non-DMA data requests indicated by the status word. The data is passed to and from the chip by asserting the DACK and the RD or WR signals. Chip select should be inactive (HIGH).
Disk Drive Interface
The 8271 disk drive interface supports the high level command structure described in the Command Description section. The 8271 maintains the location of bad tracks and the current track location for two drives. However, with minor software support, this interface can support four drives by expanding the two drive select lines (select 0, select 1) with the addition of minimal support hardware. The FDC Disk Drive Interface has the following major functions.

READ FUNCTIONS
Utilize the user supplied data window to obtain the clock and data patterns from the unseparated read data.
Establish byte synchronization.
Compute and verify the ID and data field CRCs.

WRITE FUNCTIONS
Encode composite write data.
Compute the ID and data field CRCs and append them to their respective fields.

CONTROL FUNCTIONS
Generate the programmed step rate, head load time, head settling time, head unload delay, and monitor drive functions.

Data Separation
The 8271 needs only a data window to separate the data from the composite read data as well as to detect missing clocks in the Address Marks.

The window generation logic may be implemented using either a single-shot separator or a phase-locked oscillator.

Single-Shot Separator
The single-shot separator approach is the lowest cost solution.
The FDC samples the value of Data Window on the leading edge of Unseparated Data and determines whether the delay from the previous pulse was a half or full bit-cell (high input = full bit-cell, low input = half bit-cell). PLO/SS should be tied to Ground.

Insync Pin
This pin gives an indication of whether the 8271 is synchronized with the serial data stream during read operations. This pin can be used with a phase-locked oscillator for soft and hard locking.
Phase-Locked Oscillator Separator

The FDC samples the value of Data Window on the leading edge of Unseparated Data and determines whether the pulse represents a Clock or Data Pulse. Insync may be used to provide soft and hard locking control for the phase-locked oscillator.

PLO/SS should be tied to VCC (+5V).

Figure 6. Single-Shot Data Separator Block Diagram

UNSEPARATED DATA

RETRIGGERABLE SINGLE-SHOT WINDOW

DATA WINDOW

8271 FDC

PLO/SS

*FOR MINI-FLOPPY DATA WINDOW = 5.7µsec

Figure 7. Single-Shot Data Window Timing

UNSEPARATED DATA

C

D

C

C

DATA WINDOW

tDS>100ns

tdH>0ns

Figure 8. PLO Data Separator Block Diagram

UNSEPARATED DATA

PLO

DATA WINDOW

8271 FDC

PLO/SS

IN SYNC*

+5V

*OPTIONAL
Disk Drive Control Interface
The disk drive control interface performs the high level and programmable flexible disk drive operations. It custom tailors many varied drive performance parameters such as the step rate, settling time, head load time, and head unload index count. The following is the description of the control interface.

Write Enable
The Write Enable controls the read and write functions of a flexible disk drive. When Write Enable is a logical one, it enables the drive write electronics to pass current through the Read/Write head. When Write Enable is a logical zero, the drive Write circuitry is disabled and the Read/Write head detects the magnetic flux transitions recorded on a diskette. The write current turn-on is as follows.

![Write Enable Timing Diagram](image)
Seek Control

Seek Control is accomplished by Seek/Step, Direction, and Count pins and can be implemented two ways to provide maximum flexibility in the subsystem design. One instance is when the programmed step rate is not equal to zero. In this case, the 8271 uses the Seek/Step and Direction pins (the Seek/Step pin becomes a Step pin). Programmable Step timing parameters are shown.

Another instance is when the programmable step rate is equal to zero, in which case the 8271 holds the seek line high until the appropriate number of user-supplied step pulses have been counted on the count input pin.

The Direction pin is a control level indicating the direction in which the R/W head is stepped. A logic high level on this line moves the head toward the spindle (step-in). A logic low level moves the head away from the spindle (step-out).

![Diagram](image_url)

**Figure 11. Seek Timing**

![Diagram](image_url)

**Figure 12. Seek/Step/Count Timing**
Head Seek Settling Time

The 8271 allows the head settling time to be programmed from 0 to 255ms, in increments of 1ms.

The head settling time is defined as the interval of time from completion of the last step to the time when reading or writing on the diskette is possible (R/W Enable). The R/W head is assumed loaded.

![Diagram showing head load settling timing]

**Figure 13. Head Load Settling Timing**

Load Head

When active, load head output pin causes the drive's read/write head to be loaded on the diskette. When the head is initially loaded, there is a programmed delay (0 to 60ms in 4ms increments) prior to any read or write operation. Provision is also made to unload the head following an operation within a programmed number of diskette revolutions.

![Diagram showing head load to read/write timing]

**Figure 14. Head Load to Read/Write Timing**
Index
The Index input is used to determine "Sector not found" status and to initiate format track/read ID commands and head unload Index and Count operations.

![Figure 15. Index Timing]

**Track 0**
This input pin indicates that the diskette is at track 0. During any seek operation, the stepping out of the actuator ceases when the track 0 pin becomes active.

**Select 1, 0**
Only one drive may be selected at a time. The Input/Output pins that must be externally qualified with Select 0 and Select 1 are:

- Unseparated Data
- Data Window
- Write Enable
- Seek/Step
- Count/Optional Input
- Load Head
- Track 0
- Low Current
- Write Protect
- Write Fault
- Fault Reset/Optional Output
- Index

When a new set of select bits is specified by a new command or the FDC finishes the index count before head unload, the following pins will be set to the 0 state:

- Write Enable (35)
- Seek/Step (36)
- Direction (37)
- Load Head (38)
- Low Head Current (39)

The select pins will be set to the state specified by the command or both are set to zero following the index count before head unload.

**Low Current**
This output pin is active whenever the physical track location of the selected drive is greater than 43. Generally this signal is used to enable compensation for the lower velocities encountered while recording on the inner tracks.

**Write Protect**
The 8271 will not write to a disk when this input pin is active and will interrupt the CPU if a Write attempt is made. Operations which check Write Protect are aborted if the Write Protect line is active.

This signal normally originates from a sensor which detects the presence or absence of the Write Protect hole in the diskette jacket.

**Write Fault and Write Fault Reset**
The Write Fault input is normally latched by the drive and indicates any condition which could endanger data integrity. The 8271 interrupts the CPU anytime Write Fault is detected during an operation and immediately resets the Write Enable, Seek/Step, Direction, and Low Current signals. The write fault condition can be cleared by using the write fault reset pin. If the drive being used does not support write fault, then this pin should be connected to VCC through a pull-up resistor.

**Ready 1, 0**
These two pins indicate the functional status of the disk drives. Whenever an operation is attempted on a drive which is not ready, an interrupt is generated. The interface continually monitors this input during an operation and if a Not Ready condition occurs, immediately terminates the operation. Note that the 8271 latches the Not Ready condition and it can only be reset by the execution of a Read Drive Status command. For drives that do not support a ready signal, either one can be derived with a one shot and the index pulse, or the ready inputs can be grounded and Ready determined through some software means.
PRINCIPLES OF OPERATION

As an 8080 peripheral device, the 8271 accepts commands from the CPU, executes them and provides a RESULT back to the 8080 CPU at the end of command execution. The communication with the CPU is established by the activation of CS and RD or WR. The A1, A0 inputs select the appropriate registers on the chip:

<table>
<thead>
<tr>
<th>DACK</th>
<th>CS</th>
<th>A1</th>
<th>A0</th>
<th>RD</th>
<th>WR</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Read Status</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Write Command</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Read Result</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Write Parameter</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>Write Data</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>Write Reset Reg.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Not Allowed</td>
</tr>
</tbody>
</table>

The FDC operation is composed of the following sequence of events.

**COMMAND PHASE**

8080 writes the command and parameters into the 8271 command and parameter registers.

**EXECUTION PHASE**

The 8271 is on its own to carry out the commands.

**RESULT PHASE**

The 8271 signals the CPU that the execution has finished. The CPU must perform a read operation of one or more of the registers to determine the outcome of the operation.

Figure 16. Passing the Command and Parameters to the 8271

The Command Phase

The software writes a command to the command register. As a function of the command issued, from zero to five parameters are written to the parameter register. Refer to diagram showing a flow chart of the command phase. Note that the flow chart shows that a command may not be issued if the FDC status register indicates that the device is busy. Issuing a command while another command is in progress is illegal. The flow chart also shows a parameter buffer full check. The FDC status indicates the state of the parameter buffer. If a parameter is issued while the parameter buffer is full, the previous parameter is overwritten and lost.

![Flow Chart](image)

Figure 17. Checking for Result Type Following 8271 Command and Parameters

The Execution Phase

During the execution phase the operation specified during the command phase is performed. During this phase, there is no CPU involvement if the system utilizes DMA for the data transfers. The execution phase of each command is discussed within the detailed command descriptions. The following table summarizes many of the basic execution phase characteristics.
**EXECUTION PHASE BASIC CHARACTERISTICS**

The following table summarizes the various commands with corresponding execution phase characteristics.

<table>
<thead>
<tr>
<th>COMMANDS</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>Completion Interrupt</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Deleted Data</td>
<td>Head</td>
<td>Ready</td>
<td>Write Protect</td>
<td>Seek</td>
<td>Seek Check</td>
<td>Result</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCAN DATA</td>
<td>SKIP</td>
<td>LOAD</td>
<td>✓</td>
<td>x</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>SCAN DATA AND DEL DATA</td>
<td>XFER</td>
<td>LOAD</td>
<td>✓</td>
<td>x</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>WRITE DATA</td>
<td>x</td>
<td>LOAD</td>
<td>✓</td>
<td>✓</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>WRITE DEL DATA</td>
<td>x</td>
<td>LOAD</td>
<td>✓</td>
<td>✓</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>READ DATA</td>
<td>SKIP</td>
<td>LOAD</td>
<td>✓</td>
<td>x</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>READ DATA AND DEL DATA</td>
<td>XFER</td>
<td>LOAD</td>
<td>✓</td>
<td>x</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>READ ID</td>
<td>x</td>
<td>LOAD</td>
<td>✓</td>
<td>x</td>
<td>YES</td>
<td>NO</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>VERIFY DATA AND DEL DATA</td>
<td>XFER</td>
<td>LOAD</td>
<td>✓</td>
<td>x</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>FORMAT TRACK</td>
<td>x</td>
<td>LOAD</td>
<td>✓</td>
<td>✓</td>
<td>YES</td>
<td>NO</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>SEEK</td>
<td>x</td>
<td>LOAD</td>
<td>y</td>
<td>x</td>
<td>YES</td>
<td>NO</td>
<td>YES</td>
<td>YES</td>
<td>YES</td>
</tr>
<tr>
<td>READ DRIVE STATUS</td>
<td>x</td>
<td>-</td>
<td>x</td>
<td>x</td>
<td>NO</td>
<td>NO</td>
<td>NOTE 5</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>SPECIFY</td>
<td>x</td>
<td>-</td>
<td>x</td>
<td>x</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>RESET</td>
<td>x</td>
<td>UNLOAD</td>
<td>x</td>
<td>x</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>R SP REGISTERS</td>
<td>x</td>
<td>-</td>
<td>x</td>
<td>x</td>
<td>NO</td>
<td>NO</td>
<td>NOTE 6</td>
<td>NO</td>
<td>NO</td>
</tr>
<tr>
<td>W SP REGISTERS</td>
<td>x</td>
<td>-</td>
<td>x</td>
<td>x</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
<td>NO</td>
</tr>
</tbody>
</table>

Note: 1. "x" - DON'T CARE; 2. "✓" - check; 3. "-" - No change; 4. "y" - Check at end of operation; 5. See "READ DRIVE STATUS" command. 6. See "READ SPECIAL REGISTER" command.

**Explanation of the execution phase characteristics table.**

1. **Deleted Data Processing**

   If deleted data is encountered during an operation that is marked skip in the table, the deleted data record is not transferred into memory, but the record is counted. For example, if the command and parameters specify a read of five records and one of the records was written with a deleted data mark, four records are transferred to memory. The deleted data flag is set in the result byte. However, if the operation is marked transfer, all data is transferred to memory regardless of the type of data mark.

2. **Head**

   The Head column in the table specifies whether the Read/Write head will be loaded or not. If the table specifies load, the head is loaded after it is positioned over the track. The head loaded by a command remains loaded until the user specified number of index pulses have occurred.

3. **Ready**

   The Ready column indicates if the ready line (Ready 1, Ready 0) associated with the selected drive is checked. A not ready state is latched by the 8271 until the user executes a read status command.

4. **Write Protect**

   The operations that are marked check Write Protect are immediately aborted if Write Protect line is active at the beginning of an operation.

5. **Seek**

   Many of the 8271 commands cause a seek to the desired track. A current track register is maintained for each drive or surface.

6. **Seek Check**

   Operations that perform Seek Check verify that selected data in the ID field is correct before the 8271 accesses the data field.
The Result Phase
During the Result Phase, the FDC notifies the CPU of the outcome of the command execution. This phase may be initiated by:

1. The successful completion of an operation.
2. An error detected during an operation.

PROGRAMMING

<table>
<thead>
<tr>
<th>A₁</th>
<th>A₀</th>
<th>CS</th>
<th>RD</th>
<th>CS</th>
<th>WR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td>Command Reg</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Result Reg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Parameter Reg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Reset Reg</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

STATUS REGISTER

FDC Status

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D₀</td>
<td>Command Busy</td>
</tr>
<tr>
<td>D₁</td>
<td>Command Reg Full</td>
</tr>
<tr>
<td>D₂</td>
<td>Parameter Reg Full</td>
</tr>
<tr>
<td>D₃</td>
<td>Interrupt Req</td>
</tr>
<tr>
<td>D₄</td>
<td>Result Reg Full</td>
</tr>
<tr>
<td>D₅</td>
<td>Non-DMA Mode</td>
</tr>
<tr>
<td>D₆</td>
<td>COMPLETION CODE</td>
</tr>
<tr>
<td>D₇</td>
<td>DELETED DATA FOUND</td>
</tr>
<tr>
<td></td>
<td>NOT USED = 0</td>
</tr>
</tbody>
</table>

Bit 7: Command Busy
The command busy bit is set on writing to the command register. Whenever the FDC is busy processing a command, the command busy bit is set to a one. This bit is set to zero after the command is completed.

Bit 6: Command Full
The command full bit is set on writing to the command buffer and cleared when the FDC begins processing the command.

Bit 5: Parameter Full
This bit indicates the state of the parameter buffer. This bit is set when a parameter is written to the FDC and reset after the FDC has accepted the parameter.

Bit 4: Result Full
This bit indicates the state of the result buffer. It is valid only after Command Busy bit is low. This bit is set when the FDC finishes a command and is reset after the result byte is read by the CPU. The data in the result buffer is valid only after the FDC has completed a command. Reading the result buffer while a command is in progress yields no useful information.

Bit 3: Interrupt Request
This bit reflects the state of the FDC INT pin. It is set when FDC requests attention as a result of the completion of an operation or failure to complete an intended operation. This bit is cleared by reading the result register.

Bit 2: Non-DMA Data Request
When the FDC is utilized without a DMA controller, this bit is used to indicate FDC data requests. Note that in the non-DMA mode, an interrupt is generated (interrupt request bit is set) with each data byte written to or read from the diskette.

Bits 1 and 0:
Not used (zero returned).

After reading the Status Register, the CPU then reads the Result Register for more information.

THE RESULT REGISTER
This byte format facilitates the use of an address table to look up error routines and messages. The standard result byte format is:

<table>
<thead>
<tr>
<th>Result Byte</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 7 and 6:</td>
<td>Not used (zero returned).</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bit 5:
Deleted Data Found: This bit is set when deleted data is encountered during a transaction.

Bits 4 and 3: Completion Type
The completion type field provides general information regarding the outcome of an operation.

The completion type field provides general information regarding the outcome of an operation.

Completion Type

<table>
<thead>
<tr>
<th>Event</th>
<th>00</th>
<th>01</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>Good Completion — No Error</td>
<td>System Error — recoverable errors; operator intervention probably required for recovery</td>
<td>Command/Drive Error — either a program error or drive hardware failure</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
The completion code field provides more detailed information about the completion type (see Table).

<table>
<thead>
<tr>
<th>Completion Type</th>
<th>Completion Code</th>
<th>Event</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 00</td>
<td>Good Completion/Scan Not Met</td>
<td></td>
</tr>
<tr>
<td>00 01</td>
<td>Scan Met Equal</td>
<td></td>
</tr>
<tr>
<td>00 10</td>
<td>Scan Met Not Equal</td>
<td></td>
</tr>
<tr>
<td>01 11</td>
<td>Clock Error</td>
<td></td>
</tr>
<tr>
<td>01 01</td>
<td>Late DMA</td>
<td></td>
</tr>
<tr>
<td>01 10</td>
<td>ID CRC Error</td>
<td></td>
</tr>
<tr>
<td>01 11</td>
<td>Data CRC Error</td>
<td></td>
</tr>
<tr>
<td>10 00</td>
<td>Drive Not Ready</td>
<td></td>
</tr>
<tr>
<td>10 01</td>
<td>Write Protect</td>
<td></td>
</tr>
<tr>
<td>10 10</td>
<td>Track 0 Not Found</td>
<td></td>
</tr>
<tr>
<td>10 11</td>
<td>Write Fault</td>
<td></td>
</tr>
<tr>
<td>11 00</td>
<td>Sector Not Found</td>
<td></td>
</tr>
<tr>
<td>11 01</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>11 10</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>11 11</td>
<td>—</td>
<td></td>
</tr>
</tbody>
</table>

### Table 3. Completion Code Interpretation

<table>
<thead>
<tr>
<th>Definition</th>
<th>Interpretation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Successful Completion/Scan Not Met</td>
<td>The diskette operation specified was completed without error. If scan operation was specified, the pattern scanned was not found on the track addressed.</td>
</tr>
<tr>
<td>Scan Met Equal</td>
<td>The data pattern specified with the scan command was found on the track addressed with the specified comparison, and the equality was met.</td>
</tr>
<tr>
<td>Scan Met Not Equal</td>
<td>The data pattern specified with the scan command was found with the specified comparison on the track addressed, but the equality was not met.</td>
</tr>
<tr>
<td>Clock Error</td>
<td>During a diskette read operation, a clock bit was missing (dropped). Note that this function is disabled when reading any of the ID address marks (which contain missing clock pulses). If this error occurs, the operation is terminated immediately and an interrupt is generated.</td>
</tr>
<tr>
<td>Late DMA</td>
<td>During either a diskette read or write operation, the data channel did not respond within the allotted time interval to prevent data from being overwritten or lost. This error immediately terminates the operation and generates an interrupt.</td>
</tr>
<tr>
<td>ID Field CRC Error</td>
<td>The CRC word (two bytes) derived from the data read in an ID field did not match the CRC word written in the ID field when the track was formatted. If this error occurs, the associated diskette operation is prevented and no data is transferred.</td>
</tr>
<tr>
<td>Data Field CRC Error</td>
<td>During a diskette read operation, the CRC word derived from the data field read did not match the data field CRC word previously written. If this error occurs, the data read from the sector should be considered invalid.</td>
</tr>
<tr>
<td>Drive Not Ready</td>
<td>The drive addressed was not ready. This indication is caused by any of the following conditions:</td>
</tr>
<tr>
<td></td>
<td>1. Drive not powered up</td>
</tr>
<tr>
<td></td>
<td>2. Diskette not loaded</td>
</tr>
<tr>
<td></td>
<td>3. Non-existent drive addressed</td>
</tr>
<tr>
<td></td>
<td>4. Drive went not ready during an operation</td>
</tr>
<tr>
<td>Note that this completion code is cleared only through an FDC read drive status command.</td>
<td></td>
</tr>
<tr>
<td>Write Protect</td>
<td>A diskette write operation was specified on a write protected diskette. The intended write operation is prevented and no data is written on the diskette.</td>
</tr>
<tr>
<td>Track 00 Not Found</td>
<td>During a seek to track 00 operation, the drive failed to provide a track 00 indication after being stepped 255 times.</td>
</tr>
<tr>
<td>Write Fault</td>
<td>This error is dependent on the drive supported and indicates that the fault input to the FDC has been activated by the drive.</td>
</tr>
<tr>
<td>Sector Not Found</td>
<td>Either the sector addressed could not be found within one complete revolution of the diskette (two index marks encountered) or the track address specified did not match the track address contained in the ID field. Note that when the track address specified and the track address read do not match, the FDC automatically increments its track address register (stepping the drive to the next track) and again compares the track addresses. If the track addresses still do not match, the track address register is incremented a second time and another comparison is made before the sector not found completion code is set.</td>
</tr>
</tbody>
</table>

It is important to note the hierarchical structure of the result byte. In very simple systems where only a GO-NO GO result is required, the user may simply branch on a zero result (a zero result is a good completion). The next level of complexity is at the completion type interface. The completion type supplies enough information so that the software may distinguish between fatal and non-fatal errors. If a completion type 01 occurs, ten retries should be performed before the error is considered unrecoverable.

The Completion Type/Completion Code interface supplies the greatest detail about each type of completion. This interface is used when detailed information about the transaction completion is required.

**Bit 0:**

Not used (zero returned).
INITIALIZATION

Reset Command

Function: The Reset command emulates the action of the reset pin. It is issued by outputting a one followed by a zero to the Reset register.
1. The drive control signals are forced low.
2. An in-progress command is aborted.
3. The FDC status register flags are cleared.
4. The FDC enters an idle state until the next command is issued.
Reset must be active for 10 or more clock cycles.

SPECIFY COMMAND

Many of the interface characteristics of the FDC are specified by the systems software. Prior to initiating any drive operation command, the software must execute the three specify commands. There are two types of specify commands selectable by the first parameter issued.

First Parameter Specify Type

Parameter 0 - 0DH = Initialization
Parameter 1 - 10H = Load bad Tracks Surface '0'
Parameter 2 - 18H = Load bad Tracks Surface '1'

Seek Command

The seek command moves the head to the specified track without loading the head or verifying the track.

Seek operations are not verified. A subsequent read or write operation must be performed to determine if the correct track is located.

READ DRIVE STATUS COMMAND

This command is used to interrogate the drive status. Upon completion the result register will hold the final drive status.

Load Bad Tracks

Parameter 0: 10H = Load Surface zero bad tracks
Parameter 1: 18H = Load Surface one bad track

It is recommended to program both bad tracks and current track to FFH during initialization.
Figure 19. Initialization of the 8271 by the User

Read/Write Special Registers

This command is used to access special registers within the 8271.

<table>
<thead>
<tr>
<th>CMD</th>
<th>Sel</th>
<th>Sel</th>
<th>Command OPCODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PAR</th>
<th>REGISTER ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Command code:
- 3DH Read Special Register
- 3Ah Write Special Register

For both commands, the first parameter is the register address; for Write commands a second parameter specifies data to be written. Only the Read Special Register command supplies a result.

Table 4. Special Registers

<table>
<thead>
<tr>
<th>Description</th>
<th>Register Address in Hex</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scan Sector Number</td>
<td>06</td>
<td>See Scan Description</td>
</tr>
<tr>
<td>Scan MSB of Count</td>
<td>14</td>
<td>See Scan Description</td>
</tr>
<tr>
<td>Scan LSB of Count</td>
<td>13</td>
<td>See Scan Description</td>
</tr>
<tr>
<td>Surface 0 Current Track</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>Surface 1 Current Track</td>
<td>1A</td>
<td></td>
</tr>
<tr>
<td>Mode Register</td>
<td>17</td>
<td>See Mode Register Description</td>
</tr>
<tr>
<td>Drive Control Output Port</td>
<td>23</td>
<td>See Drive Output Port Description</td>
</tr>
<tr>
<td>Drive Control Input Port</td>
<td>22</td>
<td>See Drive Input Port Description</td>
</tr>
<tr>
<td>Surface 0 Bad Track 1</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Surface 0 Bad Track 2</td>
<td>11</td>
<td></td>
</tr>
<tr>
<td>Surface 1 Bad Track 1</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>Surface 1 Bad Track 2</td>
<td>19</td>
<td></td>
</tr>
</tbody>
</table>

Mode Register Write Parameter Format

\[ D_7 \ D_6 \ D_5 \ D_4 \ D_3 \ D_2 \ D_1 \ D_0 \]

- 0 DMA Mode, = 1 Non DMA
- 0 Double, = 1 Single Actuator

Bits 6 & 7

Must be one.

Bits 5-2

(Not used). Must be set to zero.

*Bit 1

Double/Single Actuator: Selects single or double actuator mode. If the single actuator mode is selected, the FDC assumes that the physical track location of both disks is always the same. This mode facilitates control of a drive which has a single actuator mechanism to move two heads.

*Bit 0

Data Transfer Mode: This bit selects the data transfer mode. If this bit is a zero, the FDC operates in the DMA mode (DMA Request/ACK). If this bit is a one, the FDC operates in non-DMA mode. When the FDC is operating in DMA mode, interrupts are generated at the completion of commands. If the non-DMA mode is selected, the FDC generates an interrupt for every data byte transferred.

*Bits 0 and 1 are initialized to zero.
Non-DMA Transfers in DMA Mode

If the user desires, he may retain the use of interrupts generated upon command completions. This mode is accomplished by selecting the DMA capability, but using the DMA REQ/ACK pins as effective INT and CS signals, respectively.

Drive Control Input Port

Reading this port will give the CPU exactly the data that the FDC sees at the corresponding pins. Reading this port will update the drive not ready status, but will not clear the status. (See Read Drive Status Command for Bit locations.)

Drive Control Output Port Format

Each of these signals correspond to the chip pin of the same name. On standard-sized drives with write fault detection logic, bit 5 is set to generate the write fault reset signal. This signal is used to clear a write fault indication within the drive. On mini-sized drives, this bit can be used to turn on or off the drive motor prior to initiating a drive operation. A time delay after turn on may be necessary for the drive to come up to speed. The register must be read prior to writing the register in order to save the states of the remaining bits. When the register is subsequently written to modify bit 5, the remaining bits must be restored to their previous states.

IBM DISKETTE GENERAL FORMAT INFORMATION

The IBM Flexible Diskette used for data storage and retrieval is organized into concentric circular paths or TRACKS. There are 77 tracks on either one or both sides (surfaces) of the diskette. On double-sided diskettes, the corresponding top and bottom tracks are referred to as a CYLINDER. Each track is further divided into fixed length sections or SECTORS. The number of sectors per track — 26, 15 or 8 — is determined when a track is formatted and is dependent on the sector length — 128, 256 or 512 bytes respectively — specified.

All tracks on the diskette are referenced to a physical index mark (a small hole in the diskette). Each time the hole passes a photodetector cell (one revolution of the diskette), an Index pulse is generated to indicate the logical beginning of a track. This index pulse is used to initiate a track formatting operation.

Track Format

Each Diskette Surface is divided into 77 tracks with each track divided into fixed length sectors. A sector can hold a whole record or a part of a record. If the record is shorter than the sector length, the unused bytes are filled with binary zeros. If a record is longer than the sector length, the record is written over as many sectors as its length requires. The sector size that provides the most efficient use of diskette space can be chosen depending upon the record length required.

Tracks are numbered from 00 (outer-most) to 76 (inner-most) and are used as follows:

- TRACK 00 reserved as System Label Track
- TRACKS 01 through 74 used for data
- TRACKS 75 and 76 used as alternates.

Each sector consists of an ID field (which holds a unique address for the sector) and a data field.

The ID field is seven bytes long and is written for each sector when the track is formatted. Each ID field consists of an ID field Address Mark, a Cylinder Number byte which identifies the track number, a Head Number byte which specifies the head used (top or bottom) to access the sector, a Record Number byte identifying the sector number (1 through 26 for 128 byte sectors), an N-byte specifying the byte length of the sector and two CRC (Cyclic Redundancy Check) bytes.

The Gaps separating the index mark and the ID and data fields are written on a track when it is formatted. These gaps provide both an interval for switching the drive electronics from reading or writing and compensation for rotational speed and other diskette-to-diskette and drive-to-drive manufacturing tolerances to ensure that data written on a diskette by one system can be read by another (diskette interchangeability).

IBM Format Implementation Summary

Track Format

The disk has 77 tracks, numbered physically from 00 to 76, with track 00 being the outermost track. There are logically 75 data tracks and two alternate tracks. Any two tracks may be initialized as bad tracks. The data tracks are numbered logically in sequence from 00 to 74, skipping over bad tracks (alternate tracks replace bad tracks). Note: In IBM format track 00 cannot be a bad track.

Sector Format

Each track is divided into 26, 15, or 8 sectors of 128, 256, or 512 bytes length respectively. The first sector is numbered 01, and is physically the first sector after the physical index mark. The logical sequence of the remaining sectors may be nonsequential physically. The location of these is determined at initialization by CPU software.

Each sector consists of an ID field and a data field. All fields are separated by gaps. The beginning of each field is indicated by 8 bytes of (00)H followed by a one byte address mark.

Address Marks

Address Marks are unique bit patterns one byte in length which are used to identify the beginning of ID and Data fields. Address Mark bytes are unique from all other data
bytes in that certain bit cells do not contain a clock bit (all other data bytes have clock bits in every bit cell.) There are four different types of Address Marks used. Each of these is used to identify different types of fields.

**Index Address Mark**
The Index Address Mark is located at the beginning of each track and is a fixed number of bytes in front of the first record.

**ID Address Mark**
The ID Address Mark byte is located at the beginning of each ID field on the diskette.

**Data Address Mark**
The Data Address Mark byte is located at the beginning of each non-deleted Data Field on the diskette.

**Deleted Data Address Mark**
The Deleted Data Address Mark byte is located at the beginning of each deleted Data Field on the diskette.

### Address Mark Summary

<table>
<thead>
<tr>
<th>Address Mark Summary</th>
<th>Clock Pattern</th>
<th>Data Pattern</th>
</tr>
</thead>
<tbody>
<tr>
<td>Index Address Mark</td>
<td>D7</td>
<td>FC</td>
</tr>
<tr>
<td>ID Address Mark</td>
<td>C7</td>
<td>FE</td>
</tr>
<tr>
<td>Data Address Mark</td>
<td>C7</td>
<td>FB</td>
</tr>
<tr>
<td>Deleted Data Address Mark</td>
<td>C7</td>
<td>F8</td>
</tr>
<tr>
<td>Bad Track ID Address Mark</td>
<td>C7</td>
<td>FE</td>
</tr>
</tbody>
</table>

**ID Field**

<table>
<thead>
<tr>
<th>MARK</th>
<th>DATA</th>
<th>CRC</th>
<th>CRC</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>H</td>
<td>R</td>
<td>N</td>
</tr>
<tr>
<td>C = Cylinder (Track) Address, 00–74</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H = Head Address</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R = Record (Sector) Address, 01–26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N = Record (Sector) Length, 00–02</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Note: Sector Length = 128 x 2N bytes</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CRC = 16 Bit CRC Character (See Below)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Data Field**

<table>
<thead>
<tr>
<th>MARK</th>
<th>DATA</th>
<th>CRC</th>
<th>CRC</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data is 128, 256, or 512 bytes long.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Note: All marks, data, ID characters and CRC characters are recorded and read most significant bit first.</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CRC Character**
The 16-bit CRC character is generated using the generator polynomial \(X^{16} + X^{12} + X^5 + 1\), normally initialized to \((FF)\). It is generated from all characters (except the CRC in the ID or data field), including the data (not the clocks) in the address mark. It is recorded and read most significant bit first.
Data Format

Data is written (general case) in the following manner:

```
<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CLOCK</td>
<td>DATA &quot;0&quot;</td>
<td>CLOCK</td>
<td>DATA &quot;1&quot;</td>
</tr>
<tr>
<td></td>
<td>T2</td>
<td></td>
<td>T1</td>
</tr>
</tbody>
</table>
```

where:

- \( T2 = \text{FULL BIT TIME} = \text{NOMINALLY 4} \mu \text{s} \)
- \( T1 = \text{HALF BIT TIME} = \text{NOMINALLY 2} \mu \text{s} \)

References


Bad Track Format

The Bad Track Format is the same as the good track format except that the bad track ID field is initialized as follows:

\[ C = H = R = N = (FF)_H \]

When formatting, bad track registers should be set to \((FF)_H\) for the drive during the formatting, thus specifying no bad tracks. Thus, all tracks are left available for formatting.

The track following the bad track(s) should be one higher in number than track before the bad track(s).

Upon completion of the format the bad track(s) should be set up using the write special register command. The 8271 will then generate an extra step pulse to cross the bad track, locating a new track that now happens to be an extra track out.

Format Track

<table>
<thead>
<tr>
<th>Format Command</th>
<th>A7</th>
<th>A6</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMD</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>GAP 3 SIZE MINUS 6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>RECORD LENGTH NO OF SECTORS/TRACK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>GAP 5 SIZE MINUS 6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>GAP 1 SIZE MINUS 6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The format command can be used to initialize a disk track compatible with the IBM 3740 format. A Shugart “IBM Type” mini-floppy format may also be generated.

The Format command can be used to initialize a diskette, one track at a time. When format command is used, the program must supply ID fields for each sector on the track. During command execution, the supplied ID fields (track head sector addresses and the sector length) are written sequentially on the diskette. The ID address marks originate from the 8271 and are written automatically as the first byte of each ID field. The CRC character is written in the last two bytes of the ID field and is derived from the data written in the first five bytes. During the formatting operation, the data field of each sector is filled with data pattern (E5)H. The CRC, derived from the data pattern is also appended to the last byte.

1. The parameter 2 \((D_7 - D_9)\) of the Format command specify record length, the bits are coded the same way as in the Read Data commands.
2. The programmable gap sizes (gap 3, gap 5, and gap 1) must be programmed such that the 6 bytes of zero (sync) are subtracted from the intended gap size i.e., if gap 1 is intended to be 16 bytes long, programmed length must be 16 - 6 = 10 bytes (of (FF)H).

Mini-Floppy Disk Format

The mini-floppy disk format differs from the standard disk format in the following ways:

1. Gap 5 and the Index Address mark have been eliminated.
2. There are fewer sectors/tracks.

GAPS

The following is the gap size and description summary:

- Gap 1: Programmable
- Gap 2: 17 Bytes
- Gap 3: Programmable
- Gap 4: Variable
- Gap 5: Programmable

The last six bytes of gaps 1, 2, 3, and 5 are \((00)_H\), all other bytes in the gaps are \((FF)_H\). The Gap 1, 3 and 5 count specified by the user are the number of bytes of \((FF)_H\). Gap 4 is written until the leading edge of the index pulse. If a Gap 5 size of zero is specified, the Index Mark is not written.

- Gap 1: This gap separates the index address mark of the index pulse from the first ID mark. It is used to protect the first ID field from a write on the last physical sector of the current track.
- Gap 2: This gap separates the ID field from the data mark and field such that during a write only the data field will be changed even if the write gate turns on early, due to drive speed changes.
- Gap 3: This gap separates a data area from the next ID field. It is used so that during drive speed changes the next ID mark will not be overwritten, thus causing loss of data.
- Gap 4: FF’s only
- Gap 5: This gap fills out the rest of the disk and is used for slack during formatting. During drive speed variations this gap will shrink or grow if the disk is re-formatted.

The number of FF bytes is programmable for gaps 1, 3 and 5.
### INDEX

<table>
<thead>
<tr>
<th>DATA FIELD</th>
<th>GAP 4</th>
<th>GAP 5</th>
<th>GAP 3</th>
<th>ID FIELD</th>
<th>GAP 2</th>
<th>DATA FIELD</th>
<th>GAP 3</th>
<th>ID FIELD</th>
<th>GAP 2</th>
</tr>
</thead>
</table>

**INDEX ADDRESS MARK**

**GAPS**

**GAP 1: POST INDEX GAP**

![GAP 1 Diagram](image)

**GAP 2: POST ID FIELD GAP**

![GAP 2 Diagram](image)

WRITE GATE TURN-ON FOR UPDATE OF NEXT DATA FIELD.

NOTE: THE WRITE GATE TURN-ON SHOULD BE TIMED TO WITHIN ±1 BIT BY COUNTING THE BYTES IN THE GAP UNTIL 1 BYTE BEFORE THE TURN-ON

**GAP 3: POST DATA FIELD GAP**

![GAP 3 Diagram](image)

WRITE GATE TURN-OFF FROM UPDATE OF PREVIOUS DATA FIELD.

NOTE: IBM FORMAT REQUIRES AT LEAST 2 BINARY "1" BITS AS A DATA FIELD POSTAMBLE.

**GAP 4: FINAL GAP**

![GAP 4 Diagram](image)

**GAP 5: INITIAL GAP**

![GAP 5 Diagram](image)

Figure 21. Track Format
**Figure 22. Standard Diskette Track Format**

**Figure 23. Mini-Diskette Track Format**

*Program Specified*
Read ID Command

| CMD: A6 A5 D4 D3 D2 D1 D0 | PAR: 0 1 TRACK ADDRESS | PAR: 0 1 0 0 0 0 0 0 | PAR: 0 1 NUMBER OF ID FIELDS |

The Read ID command transfers the specified number of ID fields into memory (beginning with the first ID field after Index). The CRC character is checked but not transferred.

These fields are entered into memory in the order in which they are physically located on the disk, with the first field being the one starting at the index pulse.

Data Processing Commands

All the routine Read/Write commands examine specific drive status lines before beginning execution, perform an implicit seek to the track address and load the drive’s read/write head. Regardless of the type of command (i.e., read, write or verify), the 8271 first reads the ID field(s) to verify that the correct track has been located (see sector not found completion code) and to locate the addressed sector. When a transfer is complete (or cannot be completed), the 8271 sets the interrupt request bit in the status register and provides an indication of the outcome of the operation in the result register.

If a CRC error is detected during a multisector transfer, processing is terminated with the sector in error. The address of the failing sector number can be determined by examining the Scan Sector Number register using the Read Special Register command.

Full power of the multisector read/write commands can be realized by doing DMA transfer using Intel® 8257 DMA Controller. For example, in a 128 byte per sector multisector write command, the entire data block (containing 128 bytes times the number of sectors) can be located in a disk memory buffer. Upon completion of the command phase, the 8271 begins execution by accessing the desired track, verifying the ID field, and locating the data field of the first record to be written. The 8271 then DMA-accesses the first sector and starts counting and writing one byte at a time until all 128 bytes are written. It then locates the data field of the next sector and repeats the procedure until all the specified sectors have been written. Upon completion of the execution phase the 8271 enters into the result phase and interrupts the CPU for availability of status and completion results. Note that all read/write commands, single or multisector are executed without CPU intervention.

Note, execution of multi-sector operations are faster if the sectors are not interleaved.

128 Byte Single Record Format

| CMD: A6 A5 D7 D6 D5 D4 D3 D2 D1 D0 | PAR: 0 1 TRACK ADDR 0-255 | PAR: 0 1 SECTOR 0-255 |

Commands Opcode

<table>
<thead>
<tr>
<th>Commands</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>READ DATA</td>
<td>12</td>
</tr>
<tr>
<td>READ DATA AND DELETED DATA</td>
<td>16</td>
</tr>
<tr>
<td>WRITE DATA</td>
<td>0A</td>
</tr>
<tr>
<td>WRITE DELETED DATA</td>
<td>0E</td>
</tr>
<tr>
<td>VERIFY DATA AND DELETED DATA</td>
<td>1E</td>
</tr>
</tbody>
</table>
Variable Length/Multi-Record Format

<table>
<thead>
<tr>
<th>CMD: D7-D5</th>
<th>Parameter 2</th>
<th>D7-D5</th>
<th>Parameter 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>SEL</td>
<td>1</td>
<td>SEL</td>
</tr>
<tr>
<td>PAR:</td>
<td>TRAK ADDR 0-255</td>
<td></td>
<td>PAR:</td>
</tr>
<tr>
<td>01</td>
<td>SECTOR 0-255</td>
<td></td>
<td>PAR:</td>
</tr>
<tr>
<td>01</td>
<td>LENGTH</td>
<td>0</td>
<td>NO. OF SECTORS</td>
</tr>
</tbody>
</table>

D7-D5 of Parameter 2 determine the length of the disk record.

| 0000 | 128 Bytes |
| 0001 | 256 Bytes |
| 0100 | 512 Bytes |
| 0111 | 1024 Bytes |
| 1000 | 2048 Bytes |
| 1010 | 4096 Bytes |
| 1101 | 8192 Bytes |
| 1111 | 16384 Bytes |

Commands

- READ DATA
- READ DATA AND DELETED DATA
- WRITE DATA
- WRITE DELETED DATA
- VERIFY DATA AND DELETED DATA
- SCAN DATA
- SCAN DATA AND DELETED DATA

Scan Commands

<table>
<thead>
<tr>
<th>Menu</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMD:</td>
<td>00</td>
</tr>
<tr>
<td>PAR:</td>
<td>01</td>
</tr>
<tr>
<td>PAR:</td>
<td>01</td>
</tr>
<tr>
<td>PAR:</td>
<td>01</td>
</tr>
<tr>
<td>PAR:</td>
<td>01</td>
</tr>
<tr>
<td>PAR:</td>
<td>01</td>
</tr>
</tbody>
</table>

Scan Command:

- D2 = 0: Scan Data
- D2 = 1: Scan Data and Deleted Data

Scan Commands, Scan Data and Scan Data and Deleted Data, are used to search a specific data pattern or "key" from memory. The 8271 FDC operation during a scan is unique in that data is read from memory and from the diskette simultaneously.

During the scan operation, the key is compared repetitively (using the 8257 DMA Controller in auto load mode) with the data read from the diskette (e.g., an eight byte key would be compared with the first eight bytes (1-8) read from the diskette, the second eight bytes (9-16), the third eight bytes (17-24), etc.). The scan operation is concluded when the key is located or when the specified number of sectors have been searched without locating the key. When concluded, the 8271 FDC requests an interrupt. The program must then read the result register to determine if the scan was successful (if the key was located). If successful, several of the FDC's special registers can be examined (read special registers command) to determine more specific information relating to the scan (i.e., the sector number in which the key was located, and the number of bytes within the sector that were not compared when the key was located).

The 9271 does not do a sliding scan, it does a fixed block linear search. This means the key in memory is compared to an equal length block in a sector; when these blocks meet the scan conditions the scan will stop. Otherwise, the scan continues until all the sectors specified have been searched.

The following factors regarding key length must be considered when establishing a key in memory.

1. When searching multiple sectors, the length of the key must be evenly divisible into the sector length to prevent the key from being split at subsequent sector boundaries. Since the character FFH is not compared, the key in memory can be padded to the required length using this character. For example, if the actual pattern compared on the diskette is twelve characters in length, the field length should be sixteen and four bytes of FFH.
would be appended to the key. Consequently, the last block of sixteen bytes compared within the first sector would end at the sector boundary and the first byte of the next sector would be compared with the first byte of the key. Splitting data over sector boundaries will not work properly since the FDC expects the start of key at each sector boundary.

2. Since the first byte of the key is compared with the first byte of the sector, when the pattern does not begin with the first byte of the sector, the key must be offset using the character FF16. For example, if the first byte of a nine byte pattern begins on the fifth byte of the sector, four bytes of FF16 are prefixed to the key (and three bytes of FF16 are appended to the key to meet the length requirement) so that the first actual comparison begins on the fifth byte.

The Scan Commands require five parameters:

Parameter 0, Track Address
Specifies the track number containing the sectors to be scanned. Legal values range from 00H to 4CH (0 to 76) for a standard diskette and from 00H to 22H (0 to 34) for a mini-sized diskette.

Parameter 1, Sector Address
Specifies the first sector to be scanned. The number of sectors scanned is specified in parameter 2, and the order in which sectors are scanned is specified in parameter 3.

Parameter 2, Sector Length/Number of Sectors
The sector length field (bits 7-5) specifies the number of data bytes allocated to each sector (see parameter 2, routine read and write commands for field interpretation). The number of sectors field (bits 4-0) specifies the number of sectors to be scanned. The number specified ranges from one sector to the physical number of sectors on the track.

Parameter 3
D₀-D₅: Indicate scan type
00-EQ Scan for each character within the field length (key) equal to the corresponding character within the disk sector. The scan stops after the first equal condition is met.

01-GEQ Scan for each character within the disk sector greater than or equal to the corresponding character within the field length (key). The scan stops after the first greater than or equal condition is met.

10-LEQ Scan for each character within the disk sector less than or equal to the corresponding character within the field length (key). The scan stops after the first less than or equal condition is met.

D₆-D₉: Step Size: The Step Size field specifies the offset to the next sector in a multisector scan. In this case, the next sector address is generated by adding the Step Size to the current sector address.

Parameter 4, Field Length
Specifies the number of bytes to be compared (length of key). While the range of legal values is from 1 to 255, the field length specified should be evenly divisible into the sector length to prevent the key from being split at sector boundaries, if the multisector scan commands are used.

Scan Command Results
More detailed information about the completion of Scan Commands may be obtained by executing Read Special Register commands.

Read Special Register
Parameter Results
(Hex)
06 The sector number of the sector in which the specified scan data pattern was located.
14 MSB Count — The number of 128 byte blocks remaining to be compared in the current sector when the scan data pattern was located. This register is decremented with each 128 byte block read.
13 LSB Count — The number of bytes remaining to be compared in the current sector when the scan data pattern is located. This register is initialized to 128 and is decremented with each byte compared.

Upon a scan met condition, the equation below can be used to determine the last byte in the located pattern.

\[
\text{Pointer} = \text{sector length} - \left(\text{Register 14H} \times 128 + \text{Register 13H}\right)
\]
8271 Scan Command Example

Assume there are only 2 records on track 0 with the following data:

Record 01: 01 02 03 04 05 06 07 08 09000000
Record 02: 01 02 AA 55 00 00 00 00

<table>
<thead>
<tr>
<th>Command</th>
<th>Field Length</th>
<th>Starting Sector #</th>
<th># of Sectors</th>
<th>Key</th>
<th>Completion Code R6</th>
<th>Special Registers</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>* SCAN EQ</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>01,02</td>
<td>SME</td>
<td>01 0</td>
<td>127D Met in first field</td>
</tr>
<tr>
<td>SCAN EQ</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>02,03</td>
<td>SNM</td>
<td>X X X</td>
<td>Not met</td>
</tr>
<tr>
<td>SCAN EQ</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>FF[16],05</td>
<td>SNM</td>
<td>X X X</td>
<td>Not met with don't care</td>
</tr>
<tr>
<td>* SCAN EQ</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>FF[16],06</td>
<td>SME</td>
<td>01 0</td>
<td>123D Met with don't care</td>
</tr>
<tr>
<td>* SCAN EQ</td>
<td>2</td>
<td>1</td>
<td>2</td>
<td>AA,55</td>
<td>SME</td>
<td>02 0</td>
<td>125D Met in Record 02</td>
</tr>
<tr>
<td>* SCAN EQ</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>01,02</td>
<td>SME</td>
<td>02 0</td>
<td>127D Starting sector ≠ 1</td>
</tr>
<tr>
<td>* SCAN EQ</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>05,06,07,08</td>
<td>SME</td>
<td>01 0</td>
<td>121D Field, Key length = 4</td>
</tr>
<tr>
<td>* SCAN GEQ</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>05,06,07,08</td>
<td>SME</td>
<td>01 0</td>
<td>121D GEQ-SME</td>
</tr>
<tr>
<td>* SCAN GEQ</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>05,04,07,08</td>
<td>SMNE</td>
<td>01 0</td>
<td>121D GEQ-SMNE</td>
</tr>
<tr>
<td>* SCAN GEQ</td>
<td>4</td>
<td>1</td>
<td>2</td>
<td>00,03,AA,44[10]</td>
<td>SMN</td>
<td>X X X</td>
<td>GEQ-SNM</td>
</tr>
<tr>
<td>* SCAN LEQ</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>01,03,FF,04</td>
<td>SMNE</td>
<td>01 0</td>
<td>125D LEQ-SMNE</td>
</tr>
<tr>
<td>* SCAN LEQ</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>01,02,FF,04</td>
<td>SME</td>
<td>01 0</td>
<td>125D LEQ-SME</td>
</tr>
</tbody>
</table>

NOTES:

1. Field Length — Each record is partitioned into a number of fields equal to the record size divided by the field length. Note that the record size should be evenly divisible by the field length to insure proper operation of multi record scan. Also, maximum field length = 256 bytes.

2. Key — The key is a string of bytes located in the user system memory. The key length should equal the field length. By programming the 8257 DMA Controller into the auto load mode, the key will be recursively read in by the chip (once per field).

3. Completion Code — Shows how Scan command was met or not met.
   SNM — SCAN Not Met — 0 0 (also Good Complete)
   SME — SCAN Met Equal — 0 1
   SMNE — SCAN Met Not Equal — 1 0

4. Special Registers
   R06 — This register contains the record number where the scan was met.
   R14 — This register contains the MSB count and is decremented every 128 characters.

5. The OFFH character in the key is treated as a don't care character position.

6. The Scan comparison is done on a byte by byte basis. That is, byte 1 of each field is compared to byte 1 of the key, byte 2 of each field is compared to byte 2 of the key, etc.
**ABSOLUTE MAXIMUM RATINGS**

<table>
<thead>
<tr>
<th>Condition</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient Temperature Under Bias</td>
<td>0°C to 70°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>Voltage on Any Pin with Respect to Ground</td>
<td>-0.5V to +7V</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>1 Watt</td>
</tr>
</tbody>
</table>

*NOTICE:* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS**  \((V_{CC} = +5.0V \pm 5\%)\)

8271: \(T_A = 0°C\) to 70°C; 8271-6: \(T_A = 0°C\) to 50°C

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{IL})</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{IH})</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>((V_{CC} + 0.5))</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{OLD})</td>
<td>Output Low Voltage (Data Bus)</td>
<td>0.45</td>
<td>V</td>
<td></td>
<td>(I_{OL} = 2.0) mA</td>
</tr>
<tr>
<td>(V_{OLI})</td>
<td>Output Low Voltage (Interface Pins)</td>
<td>0.5</td>
<td>V</td>
<td></td>
<td>(I_{OL} = 1.6) mA</td>
</tr>
<tr>
<td>(V_{OH})</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td></td>
<td>(I_{OH} = -220) (\mu)A</td>
</tr>
<tr>
<td>(I_{IL})</td>
<td>Input Load Current</td>
<td>±10</td>
<td>(\mu)A</td>
<td>(V_{IN} = V_{CC}) to 0V</td>
<td></td>
</tr>
<tr>
<td>(I_{OZ})</td>
<td>Off-State Output Current</td>
<td>±10</td>
<td>(\mu)A</td>
<td>(V_{OUT} = V_{CC}) to 0.45V</td>
<td></td>
</tr>
<tr>
<td>(I_{CC})</td>
<td>(V_{CC}) Supply Current</td>
<td>180</td>
<td>(mA)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CAPACITANCE**  \((T_A = 25°C; V_{CC} = GND = 0V)\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(C_{IN})</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td>(t_c = 1) MHz</td>
<td></td>
</tr>
<tr>
<td>(C_{IO})</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td>Unmeasured Pins Returned to GND</td>
<td></td>
</tr>
</tbody>
</table>

**A.C. CHARACTERISTICS**  \((V_{CC} = +5.0V \pm 5\%)\)

(8271: \(T_A = 0°C\) to 70°C; 8271-6: \(T_A = 0°C\) to 50°C)

**READ CYCLE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AC})</td>
<td>Select Setup to (RD)</td>
<td>0</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>(t_{CA})</td>
<td>Select Hold from (RD)</td>
<td>0</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>(t_{RR})</td>
<td>(RD) Pulse Width</td>
<td>750</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(t_{AD})</td>
<td>Data Delay from Address</td>
<td>250</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>(t_{RD})</td>
<td>Data Delay from (RD)</td>
<td>150</td>
<td>ns</td>
<td>(C_L = 150) pF, Note 2</td>
<td></td>
</tr>
<tr>
<td>(t_{DF})</td>
<td>Output Float Delay</td>
<td>20</td>
<td>100</td>
<td>ns</td>
<td>(C_L = 20) pF for Minimum; 150 pF for Maximum</td>
</tr>
<tr>
<td>(t_{DC})</td>
<td>DACK Setup to (RD)</td>
<td>25</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>(t_{CD})</td>
<td>DACK Hold from (RD)</td>
<td>25</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>(t_{KD})</td>
<td>Data Delay from DACK</td>
<td>250</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
</tbody>
</table>
A.C. CHARACTERISTICS (Continued)

WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAC</td>
<td>Select Setup to WR</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tCA</td>
<td>Select Hold from WR</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tWW</td>
<td>WR Pulse Width</td>
<td></td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tDW</td>
<td>Data Setup to WR</td>
<td></td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tWD</td>
<td>Data Hold from WR</td>
<td></td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tDC</td>
<td>DACK Setup to WR</td>
<td></td>
<td>25</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tCD</td>
<td>DACK Hold from WR</td>
<td></td>
<td>25</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

DMA

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCG</td>
<td>Request Hold from WR or RD (for Non-Burst Mode)</td>
<td>150</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

OTHER TIMINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8271/8271-6</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tRSTW</td>
<td>Reset Pulse Width</td>
<td>10</td>
<td>tCY</td>
<td></td>
</tr>
<tr>
<td>tr</td>
<td>Input Signal Rise Time</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tf</td>
<td>Input Signal Fall Time</td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tRSTS</td>
<td>Reset to First IOWR</td>
<td>2</td>
<td>tCY</td>
<td></td>
</tr>
<tr>
<td>tCY</td>
<td>Clock Period</td>
<td>250</td>
<td>ns</td>
<td>Note 3</td>
</tr>
<tr>
<td>tCL</td>
<td>Clock Low Period</td>
<td>110</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tCH</td>
<td>Clock High Period</td>
<td>125</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tDS</td>
<td>Data Window Setup to Unseparated Clock and Data</td>
<td>50</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tDH</td>
<td>Data Window Hold from Unseparated Clock and Data</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V
Output "1" at 2.0V, "0" at 0.8V
2. tAD, tRD, tAC, and tCA are not concurrent specs.
3. Standard Floppy: tCY = 250 ns ± 0.4%    Mini-Floppy: tCY = 500 ns ± 0.4%

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

C1 INCLUDES JUG CAPACITANCE
WAVEFORMS (Continued)

READ DATA

\[ t_{CY} = 250 \text{ ns} \quad \text{and} \quad t_{CY} = 500 \text{ ns} \]

\( F = 16 \ t_{CY} = 8 \ t_{CY} \)
\( H = 8 \ t_{CY} = 4 \ t_{CY} \)

*STANDARD FLEXIBLE DISK DRIVE TIMING
**MINI-FLOPPY TIMING

WRITE DATA

PULSE WIDTH PW = \( t_{CY} \) ± 30 ns
H (HALF BIT CELL) = \( 8 \ t_{CY} \)
F (FULL BIT CELL) = \( 16 \ t_{CY} \)

\( t_{CY} = 250 \text{ ns} \pm 0.4% \quad \text{and} \quad t_{CY} = 500 \text{ ns} \pm 0.4% \)

250 ns ± 30 ns 500 ns ± 30 ns
2.0 \( \mu s \) ± 8 ns 4.0 \( \mu s \) ± 16 ns
4.0 \( \mu s \) ± 16 ns 8.0 \( \mu s \) ± 32 ns

SINGLE-SHOT DATA SEPARATOR

PLO DATA SEPARATOR

*DATA WINDOW MAY BE 180° OUT OF PHASE IN PLO DATA SEPARATION MODE.
8272A
SINGLE/DOUBLE DENSITY
FLOPPY DISK CONTROLLER

- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector
- Multi-Sector and Multi-Track Transfer Capability
- Drives Up to 4 Floppy or Mini-Floppy Disks
- Data Transfers in DMA or Non-DMA Mode
- Parallel Seek Operations on Up to Four Drives
- Compatible with all Intel and Most Other Microprocessors
- Single-Phase 8 MHz Clock
- Single + 5 Volt Power Supply (± 10%)

The 8272A is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The 8272A provides control signals which simplify the design of an external phase locked loop and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Drive Interface. The 8272A is a pin-compatible upgrade to the 8272.
Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Connection To</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>1</td>
<td>I</td>
<td>μP</td>
<td>Reset: Places FDC in idle state. Resets output lines to FDD to &quot;0&quot; (low). Does not clear the last specify command.</td>
</tr>
<tr>
<td>RD</td>
<td>2</td>
<td><img src="1" alt="1" />[1]</td>
<td>μP</td>
<td>Read: Control signal for transfer of data from FDC to Data Bus, when &quot;0&quot; (low).</td>
</tr>
<tr>
<td>WR</td>
<td>3</td>
<td><img src="1" alt="1" />[1]</td>
<td>μP</td>
<td>Write: Control signal for transfer of data to FDC via Data Bus, when &quot;0&quot; (low).</td>
</tr>
<tr>
<td>CS</td>
<td>4</td>
<td>I</td>
<td>μP</td>
<td>Chip Select: IC selected when &quot;0&quot; (low), allowing RD and WR to be enabled.</td>
</tr>
<tr>
<td>AO</td>
<td>5</td>
<td><img src="1" alt="1" />[1]</td>
<td>μP</td>
<td>Data/Status Register Select: Selects Data Reg (AO = 1) or Status Reg (AO = 0) contents to be sent to Data Bus.</td>
</tr>
<tr>
<td>DRQ</td>
<td>14</td>
<td>O</td>
<td>DMA</td>
<td>DMA DMA Request: DMA Request is being made by FDC when DRQ &quot;1&quot;, [1]</td>
</tr>
<tr>
<td>DACK</td>
<td>15</td>
<td>I</td>
<td>DMA</td>
<td>DMA Acknowledge: DMA cycle is active when &quot;0&quot; (low) and Controller is performing DMA transfer.</td>
</tr>
<tr>
<td>TC</td>
<td>16</td>
<td>I</td>
<td>DMA</td>
<td>Terminal Count: Indicates the termination of a DMA transfer when &quot;1&quot; (high)[2].</td>
</tr>
<tr>
<td>IDX</td>
<td>17</td>
<td>I</td>
<td>FDD</td>
<td>Index: Indicates the beginning of a disk track.</td>
</tr>
<tr>
<td>INT</td>
<td>18</td>
<td>O</td>
<td>μP</td>
<td>Interrupt: Interrupt Request Generated by FDC.</td>
</tr>
<tr>
<td>CLK</td>
<td>19</td>
<td>I</td>
<td>μP</td>
<td>Clock: Single Phase 8 MHz (4 MHz for mini floppies) Squarewave Clock.</td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td>I</td>
<td>μP</td>
<td>Ground: D.C. Power Return.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Connection To</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc</td>
<td>40</td>
<td></td>
<td></td>
<td>D.C. Power: +5V</td>
</tr>
<tr>
<td>RW/SEEK</td>
<td>39</td>
<td>O</td>
<td>FDD</td>
<td>Read Write / SEEK: When &quot;1&quot; (high) Seek mode selected and when &quot;0&quot; (low) Read/Write mode selected.</td>
</tr>
<tr>
<td>LCT/DJR</td>
<td>38</td>
<td>O</td>
<td>FDD</td>
<td>Low Current/Direction: Lowers Write current on inner tracks in Read/Write mode, determines direction head will step in Seek mode.</td>
</tr>
<tr>
<td>FR/STP</td>
<td>37</td>
<td>O</td>
<td>FDD</td>
<td>Fault Reset/Step: Resets fault FF in FDD in Read/Write mode, provides step pulses to move head to another cylinder in Seek mode.</td>
</tr>
<tr>
<td>HDL</td>
<td>36</td>
<td>O</td>
<td>FDD</td>
<td>Head Load: Command which causes read/write head in FDD to contact diakette.</td>
</tr>
<tr>
<td>RTY</td>
<td>35</td>
<td>I</td>
<td>FDD</td>
<td>Ready: Indicates FDD is ready to send or receive data. Must be tied high (gated by the index pulse) for mini floppies which do not normally have a Ready line.</td>
</tr>
<tr>
<td>WP/TS</td>
<td>34</td>
<td>I</td>
<td>FDD</td>
<td>Write Protect / Two-Side: Senses Write Protect status in Read/Write mode, and Two Side Media in Seek mode.</td>
</tr>
<tr>
<td>FLT/TK0</td>
<td>33</td>
<td>I</td>
<td>FDD</td>
<td>Fault/Track 0: Senses FDD fault condition in Read/Write mode and Track 0 condition in Seek mode.</td>
</tr>
<tr>
<td>PS1,PS2</td>
<td>31,32</td>
<td>O</td>
<td>FDD</td>
<td>Precompensation (pre-shift): Write precompensation status during MFM mode:Determines early, late, and normal times.</td>
</tr>
<tr>
<td>WR DATA</td>
<td>30</td>
<td>O</td>
<td>FDD</td>
<td>Write Data: Serial clock and data bits to FDD.</td>
</tr>
<tr>
<td>DS1,DS2</td>
<td>28,29</td>
<td>O</td>
<td>FDD</td>
<td>Drive Select: Selects FDD unit.</td>
</tr>
<tr>
<td>HDSEL</td>
<td>27</td>
<td>O</td>
<td>FDD</td>
<td>Head Select: Head 1 selected when &quot;1&quot; (high) Head 0 selected when &quot;0&quot; (low).</td>
</tr>
</tbody>
</table>

Note 1: Disabled when CS—1
Note 2: TC must be activated to terminate the Execution Phase of any command
Note 3: DRQ is also an input for certain test modes. It should have a 5kΩ pull-up resistor to prevent activation.
**Table 1. Pin Description (Continued)**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Connection To</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>MFM</td>
<td>26</td>
<td>O</td>
<td>PLL</td>
<td>MFM Mode: MFM mode when &quot;1,&quot; FM mode when &quot;0.&quot;</td>
</tr>
<tr>
<td>WE</td>
<td>25</td>
<td>O</td>
<td>FDD</td>
<td>Write Enable: Enables write data into FDD.</td>
</tr>
<tr>
<td>VCO</td>
<td>24</td>
<td>O</td>
<td>PLL</td>
<td>VCO Sync: Enables VCO in PLL when &quot;0&quot; (low), disables VCO when &quot;1.&quot;</td>
</tr>
<tr>
<td>RD DATA</td>
<td>23</td>
<td>I</td>
<td>FDD</td>
<td>Read Data: Read data from FDD, containing clock and data bits.</td>
</tr>
</tbody>
</table>

---

**Figure 3. 8272A System Block Diagram**

**DESCRIPTION**

Hand-shaking signals are provided in the 8272A which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the 8237A. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor for every transfer of a data byte between the CPU and the 8272A. In the DMA mode, the processor need only load a command into the FDC and all data transfers occur under control of the 8272A and DMA controller.

There are 15 separate commands which the 8272A will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

- Read Data
- Read ID
- Read Deleted Data
- Read a Track
- Scan' Equal
- Write Data
- Format A Track
- Write Deleted Data
- Seek
- Recalibrate (Restore to

**FEATURES**

Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The 8272A offers many additional features such as multiple sector transfers in both read and write modes with a single command, and full IBM compatibility in both single (FM) and double density (MFM) modes.

**8272A ENHANCEMENTS**

On the 8272A, after detecting the Index Pulse, the VCO Sync output stays low for a shorter period of time. See Figure 4A.

On the 8272 there can be a problem reading data when Gap 4A is 00 and there is no IAM. This occurs on some older floppy formats. The 8272A cures this problem by adjusting the VCO Sync timing so that it is not low during the data field. See Figure 4B.

---

**Figure 4. 8272A Enhancements over the 8272**

For more information see the Intel Application Notes AP-116 and AP-121.
**8272A REGISTERS — CPU INTERFACE**

The 8272A contains two registers which may be accessed by the main system processor: a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after execution of a command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and 8272A.

The relationship between the Status/Data registers and the signals RD, WR, and A0 is shown in Table 2.

### Table 2. A0, RD, WR decoding for the selection of Status/Data register functions.

<table>
<thead>
<tr>
<th>A0</th>
<th>RD</th>
<th>WR</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Read Main Status Register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Illegal (see note)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Illegal (see note)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Illegal (see note)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Read from Data Register</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Write into Data Register</td>
</tr>
</tbody>
</table>

Note: Design must guarantee that the 8272A is not subjected to Illegal Inputs.

The Main Status Register bits are defined in Table 3.

### Table 3. Main Status Register bit description.

<table>
<thead>
<tr>
<th>BIT NUMBER</th>
<th>NAME</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0</td>
<td>FDD 0 Busy</td>
<td>D0B</td>
<td>FDD number 0 is in the Seek mode.</td>
</tr>
<tr>
<td>D1</td>
<td>FDD 1 Busy</td>
<td>D1B</td>
<td>FDD number 1 is in the Seek mode.</td>
</tr>
<tr>
<td>D2</td>
<td>FDD 2 Busy</td>
<td>D2B</td>
<td>FDD number 2 is in the Seek mode.</td>
</tr>
<tr>
<td>D3</td>
<td>FDD 3 Busy</td>
<td>D3B</td>
<td>FDD number 3 is in the Seek mode.</td>
</tr>
<tr>
<td>D4</td>
<td>FDC Busy</td>
<td>CB</td>
<td>A read or write command is in process.</td>
</tr>
<tr>
<td>D5</td>
<td>Non-DMA mode</td>
<td>NDM</td>
<td>The FDC is in the non-DMA mode. This bit is set only during the execution phase in non-DMA mode. Transition to &quot;1&quot; state indicates execution phase has ended.</td>
</tr>
<tr>
<td>D6</td>
<td>Data Input/Output</td>
<td>DIO</td>
<td>Indicates direction of data transfer between FDC and One Register. If DIO = &quot;1&quot;, then transfer is from Data Register to Processor. If DIO = &quot;0&quot;, then transfer is from the Processor to Data Register.</td>
</tr>
<tr>
<td>D7</td>
<td>Request for Master</td>
<td>RQM</td>
<td>Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and RQM should be used to perform the hand-shaking functions of &quot;ready&quot; and &quot;direction&quot; to the processor.</td>
</tr>
</tbody>
</table>

The DIO and ROM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus.

**Note:** There is a 12μs or 24μs RQM flag delay when using an 8 or 4 MHz clock respectively.

![Figure 5. Status Register Timing](image)

The 8272A is capable of executing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the 8272A and the processor, it is convenient to consider each command as consisting of three phases:

- **Command Phase:** The FDC receives all information required to perform a particular operation from the processor.
- **Execution Phase:** The FDC performs the operation it was instructed to do.
- **Result Phase:** After completion of the operation, status and other housekeeping information are made available to the processor.

During Command or Result Phases the Main Status Register (described in Table 3) must be read by the processor before each byte of information is written into or read from the Data Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the 8272A. Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the 8272A. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the 8272A is required in only the Command and Result Phases, and NOT during the Execution Phase.

During the Execution Phase, the Main Status Register need not be read. If the 8272A is in the non-DMA Mode, then the receipt of each data byte (if 8272A is reading data from FDD) is indicated by an interrupt signal on pin 18 (INT = 1). The generation of a Read signal (RD = 0) will reset the Interrupt as well as output the Data onto
the Data Bus. For example, if the processor cannot handle Interrupts fast enough (every 13 μs for MFM mode) then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process, then the WR signal performs the reset to the Interrupt signal.

The 8272A always operates in a multi-sector transfer mode. It continues to transfer data until the TC Input is active. In Non-DMA Mode, the system must supply the TC input.

If the 8272A is in the DMA Mode, no Interrupts are generated during the Execution Phase. The 8272A generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a DACK = 0 (DMA Acknowledge) and a RD = 0 (Read signal). When the DMA Acknowledge signal goes low (DACK = 0) then the DMA Request is reset (DRQ = 0).

If a Write Command has been programmed then a WR signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example, has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The 8272A will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The 8272A contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after successfully completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the 8272A to form the Command Phase, and are read out of the 8272A in the Result Phase, must occur in the order shown in the Table 4. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the 8272A, the Execution Phase

---

**Table 4. 8272A Command Set**

<table>
<thead>
<tr>
<th>PHASE</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>W MT MFM SK 0 1 1 1 1 0</td>
</tr>
<tr>
<td>Execution</td>
<td>R ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 1</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 2</td>
</tr>
<tr>
<td>Result</td>
<td>R C</td>
</tr>
<tr>
<td>Result</td>
<td>R H</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>READ DELETED DATA</td>
<td>W MT MFM SK 0 0 0 0 0 HDS DS1 DS0</td>
</tr>
<tr>
<td>Execution</td>
<td>W C</td>
</tr>
<tr>
<td>Execution</td>
<td>W H</td>
</tr>
<tr>
<td>Execution</td>
<td>W R</td>
</tr>
<tr>
<td>Execution</td>
<td>W N</td>
</tr>
<tr>
<td>Execution</td>
<td>W EOT</td>
</tr>
<tr>
<td>Execution</td>
<td>W GPL</td>
</tr>
<tr>
<td>Execution</td>
<td>W DTL</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 1</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 2</td>
</tr>
<tr>
<td>Result</td>
<td>R C</td>
</tr>
<tr>
<td>Result</td>
<td>R H</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>Result</td>
<td>R N</td>
</tr>
<tr>
<td>WRITE DELETED DATA</td>
<td>W MT MFM 0 0 0 0 0 HDS DS1 DS0</td>
</tr>
<tr>
<td>Execution</td>
<td>W C</td>
</tr>
<tr>
<td>Execution</td>
<td>W H</td>
</tr>
<tr>
<td>Execution</td>
<td>W R</td>
</tr>
<tr>
<td>Execution</td>
<td>W N</td>
</tr>
<tr>
<td>Execution</td>
<td>W EOT</td>
</tr>
<tr>
<td>Execution</td>
<td>W GPL</td>
</tr>
<tr>
<td>Execution</td>
<td>W DTL</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 1</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 2</td>
</tr>
<tr>
<td>Result</td>
<td>R C</td>
</tr>
<tr>
<td>Result</td>
<td>R H</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>Result</td>
<td>R N</td>
</tr>
</tbody>
</table>

**Remarks**

- **Command Codes**
- **Sector ID Information**
- **after Command execution**
- **Data transfer between the FDD and main-system**
- **Status Information**
- **after Command execution**
- **after Command execution**
- **after Command execution**

---

**Table 4. 8272A Command Set**

<table>
<thead>
<tr>
<th>PHASE</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>W MT MFM 0 0 0 0 0</td>
</tr>
<tr>
<td>Execution</td>
<td>R ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 1</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 2</td>
</tr>
<tr>
<td>Result</td>
<td>R C</td>
</tr>
<tr>
<td>Result</td>
<td>R H</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>WRITE DELETED DATA</td>
<td>W MT MFM 0 0 0 0 0 HDS DS1 DS0</td>
</tr>
<tr>
<td>Execution</td>
<td>W C</td>
</tr>
<tr>
<td>Execution</td>
<td>W H</td>
</tr>
<tr>
<td>Execution</td>
<td>W R</td>
</tr>
<tr>
<td>Execution</td>
<td>W N</td>
</tr>
<tr>
<td>Execution</td>
<td>W EOT</td>
</tr>
<tr>
<td>Execution</td>
<td>W GPL</td>
</tr>
<tr>
<td>Execution</td>
<td>W DTL</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 0</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 1</td>
</tr>
<tr>
<td>Result</td>
<td>R ST 2</td>
</tr>
<tr>
<td>Result</td>
<td>R C</td>
</tr>
<tr>
<td>Result</td>
<td>R H</td>
</tr>
<tr>
<td>Result</td>
<td>R R</td>
</tr>
<tr>
<td>Result</td>
<td>R N</td>
</tr>
</tbody>
</table>

**Remarks**

- **Command Codes**
- **Sector ID Information**
- **after Command execution**
- **Data transfer between the main-system and FDD**
- **Status Information**
- **after Command execution**
- **after Command execution**
- **after Command execution**

---

Note: 1. Symbols used in this table are described at the end of this section.
2. AO = 1 for all operations.
3. X = Don't care, usually made to equal binary 0.
### Table 4. 8272A Command Set (Continued)

<table>
<thead>
<tr>
<th>PHASE</th>
<th>RW</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
<th>REMARKS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>READ A TRACK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>MFM</td>
<td>SK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>Status Information</td>
<td>after Command execution</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>ST</td>
<td>1</td>
<td>R</td>
<td>C</td>
<td>R</td>
<td>N</td>
<td>Sector ID information</td>
<td>after Command execution</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>READ ID</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>MFM</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>Status Information</td>
<td>after Command execution</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>ST</td>
<td>1</td>
<td>R</td>
<td>C</td>
<td>R</td>
<td>N</td>
<td>Sector ID information</td>
<td>after Command execution</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>FORMAT A TRACK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>MFM</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>Status Information</td>
<td>after Command execution</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>ST</td>
<td>1</td>
<td>R</td>
<td>C</td>
<td>R</td>
<td>N</td>
<td>Sector ID information</td>
<td>during Execution</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SCAN EQUAL</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT</td>
<td>MFM</td>
<td>SK</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>Status Information</td>
<td>after Command execution</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>ST</td>
<td>1</td>
<td>R</td>
<td>C</td>
<td>R</td>
<td>N</td>
<td>Sector ID information</td>
<td>after Command execution</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SCAN LOW OR EQUAL</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT</td>
<td>MFM</td>
<td>SK</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>Status Information</td>
<td>after Command execution</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>ST</td>
<td>1</td>
<td>R</td>
<td>C</td>
<td>R</td>
<td>N</td>
<td>Sector ID information</td>
<td>after Command execution</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SCAN HIGH OR EQUAL</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>MT</td>
<td>MFM</td>
<td>SK</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>Status Information</td>
<td>after Command execution</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>ST</td>
<td>1</td>
<td>R</td>
<td>C</td>
<td>R</td>
<td>N</td>
<td>Sector ID information</td>
<td>after Command execution</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>RECALIBRATE</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Head retraced to Track 0</td>
</tr>
<tr>
<td><strong>SENSE INTERRUPT STATUS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>Status Information</td>
<td>at the end of each seek operation about the FDC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SPECIFY</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>SRT</td>
<td>HUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>HLT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>NON</td>
<td></td>
</tr>
<tr>
<td><strong>SENSE DRIVE STATUS</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>3</td>
<td>Status Information</td>
<td>about FDD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>SEEK</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Command Codes</td>
</tr>
<tr>
<td>W</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>HDS</td>
<td>DS1</td>
<td>D60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>NCN</td>
<td>Head is positioned over proper Cylinder on Diskette</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>INVALID</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command</td>
<td>W</td>
<td>Invalid Codes</td>
<td>Command Codes (NoOp—FDC goes into Standby State)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execution</td>
<td>R</td>
<td>ST</td>
<td>0</td>
<td>ST 0 = 80</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(16)</td>
<td></td>
</tr>
</tbody>
</table>
Table 5. Command Mnemonics

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>NAME</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>Address Line 0</td>
<td>A0 controls selection of Main Status Register (A0 = 0) or Data Register (A0 = 1).</td>
</tr>
<tr>
<td>C</td>
<td>Cylinder Number</td>
<td>C stands for the current selected Cylinder track number 0 through 76 of the medium.</td>
</tr>
<tr>
<td>D</td>
<td>Data</td>
<td>D stands for the data pattern which is going to be written into a Sector.</td>
</tr>
<tr>
<td>D7-D0</td>
<td>Data Bus</td>
<td>8-bit Data Bus where D7 is the most significant bit, and D0 is the least significant bit.</td>
</tr>
<tr>
<td>D60, D81</td>
<td>Drive Select</td>
<td>DB stands for a selected drive number 0 or 1.</td>
</tr>
<tr>
<td>DTL</td>
<td>Data Length</td>
<td>When N is defined as 00, DTL stands for the data length which users are going to read or write into the Sector.</td>
</tr>
<tr>
<td>EDT</td>
<td>End of Track</td>
<td>EDT stands for the final Sector number of a Cylinder.</td>
</tr>
<tr>
<td>GPL</td>
<td>Gap Length</td>
<td>GPL stands for the length of Gap 3 (spacings between Sectors excluding VCO Sync Field).</td>
</tr>
<tr>
<td>H</td>
<td>Head Address</td>
<td>H stands for head number 0 or 1, as specified in ID field.</td>
</tr>
<tr>
<td>HDS</td>
<td>Head Select</td>
<td>HDS stands for a selected head number 0 or 1 (H = HDS in all command words).</td>
</tr>
<tr>
<td>HLT</td>
<td>Head Load Time</td>
<td>HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).</td>
</tr>
<tr>
<td>HUT</td>
<td>Head Unload Time</td>
<td>HUT stands for the head unload time after a read or write operation has occurred (16 to 240 ms in 16 ms increments).</td>
</tr>
<tr>
<td>MFM</td>
<td>FM or MFM Mode</td>
<td>If MF is low, FM mode is selected and if it is high, MFM mode is selected.</td>
</tr>
<tr>
<td>MT</td>
<td>Multi-Track</td>
<td>If MT is high, a multi-track operation is to be performed (a cylinder under both HDO and HDi will be read or written).</td>
</tr>
<tr>
<td>N</td>
<td>Number</td>
<td>N stands for the number of data bytes written in a Sector.</td>
</tr>
<tr>
<td>NCN</td>
<td>New Cylinder Number</td>
<td>NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.</td>
</tr>
<tr>
<td>ND</td>
<td>Non-DMA Mode</td>
<td>ND stands for operation in the Non-DMA Mode.</td>
</tr>
<tr>
<td>PCN</td>
<td>Present Cylinder Number</td>
<td>PCN stands for the Cylinder number at the completion of SENSE INTERRUPT STATUS Command. Position of Head at present time.</td>
</tr>
<tr>
<td>PC</td>
<td>Record</td>
<td>R stands for the Sector number, which will be read or written.</td>
</tr>
<tr>
<td>RW</td>
<td>Read/Write</td>
<td>RW stands for either Read (R) or Write (W) signal.</td>
</tr>
<tr>
<td>SC</td>
<td>Sector</td>
<td>SC indicates the number of Sectors per Cylinder.</td>
</tr>
<tr>
<td>SK</td>
<td>Skip</td>
<td>SK stands for Skip Deleted Data Address Mark.</td>
</tr>
<tr>
<td>SRT</td>
<td>Step Rate Time</td>
<td>SRT stands for the Stepping Rate for the FDD (1 to 16 ms in 1 ms increments). The same Stepping Rate applies to all drives (F = 1 ms, E = 2 ms, etc.).</td>
</tr>
<tr>
<td>ST 0</td>
<td>Status 0</td>
<td>ST 0-3 stands for one of four registers which store the status information after a command has been executed. This information is available during the read phase after command execution. These registers should not be confused with the Main Status Register (selected by A0 = 0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.</td>
</tr>
<tr>
<td>ST 1</td>
<td>Status 1</td>
<td>ST 0-3 stands for one of four registers which store the status information after a command has been executed. This information is available during the read phase after command execution. These registers should not be confused with the Main Status Register (selected by A0 = 0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.</td>
</tr>
<tr>
<td>ST 2</td>
<td>Status 2</td>
<td>ST 0-3 stands for one of four registers which store the status information after a command has been executed. This information is available during the read phase after command execution. These registers should not be confused with the Main Status Register (selected by A0 = 0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.</td>
</tr>
<tr>
<td>ST 3</td>
<td>Status 3</td>
<td>ST 0-3 stands for one of four registers which store the status information after a command has been executed. This information is available during the read phase after command execution. These registers should not be confused with the Main Status Register (selected by A0 = 0). ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.</td>
</tr>
<tr>
<td>STP</td>
<td>Scan Time</td>
<td>STP is the count of Scan Timing when the disk drive is busy reading or writing.</td>
</tr>
</tbody>
</table>

Table 6. Scan Timing

<table>
<thead>
<tr>
<th>D61</th>
<th>D80</th>
<th>APPROXIMATE SCAN TIMING</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>220µs</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>230µs</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>220µs</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>440µs</td>
</tr>
</tbody>
</table>

COMMAND DESCRIPTIONS

During the Command Phase, the Main Status Register must be polled by the CPU before each byte is written into the Data Register. The DIO (DB8) and RQM (DB7) bits in the Main Status Register must be in the "0" and "1" states respectively, before each byte of the command may be written into the 8272A. The beginning of the execution phase for any of these commands will cause DIO and RQM to switch to "1" and "0" states respectively.

READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-by-byte to the main system via the data bus. After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command must be terminated by the receipt of a Terminal Count signal. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MFM (MFM/FM), and N (Number of Bytes/sector). Table 7 on the next page shows the Transfer Capacity.
When \( N = 0 \), then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector is not sent to the Data Bus. The FDC reads (Internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When \( N \) is non-zero, then DTL has no meaning and should be set to 0FFH.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in “R”), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 \( \mu s \) in the FM Mode, and every 13 \( \mu s \) in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 5 shows the values for C, H, R, and N, when the processor terminates the Command.

The “multi-track” function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 1, Side 0 and completing at Sector 1, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

### Table 7. Transfer Capacity

<table>
<thead>
<tr>
<th>Multi-Track MT</th>
<th>MFM/MFM</th>
<th>Bytes/Refer</th>
<th>Maximum Transfer Capacity (Bytes/Refer) (Number of Sectors)</th>
<th>Final Sector Read from Diskette</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>00</td>
<td>(128) (26) = 3,328</td>
<td>20 at Side 0 or 26 at Side 1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>01</td>
<td>(256) (26) = 6,656</td>
<td>20 at Side 0 or 26 at Side 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>00</td>
<td>(128) (52) = 6,656</td>
<td>26 at Side 1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>01</td>
<td>(256) (52) = 13,132</td>
<td>26 at Side 1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>01</td>
<td>(256) (15) = 3,840</td>
<td>15 at Side 0 or 15 at Side 1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>02</td>
<td>(512) (15) = 7,680</td>
<td>15 at Side 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>01</td>
<td>(256) (30) = 7,680</td>
<td>15 at Side 1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>02</td>
<td>(512) (30) = 15,360</td>
<td>15 at Side 1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>02</td>
<td>(512) (8) = 4,096</td>
<td>8 at Side 0 or 8 at Side 1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>03</td>
<td>(1024) (8) = 8,192</td>
<td>8 at Side 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>02</td>
<td>(512) (16) = 8,192</td>
<td>8 at Side 1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>03</td>
<td>(1024) (16) = 16,384</td>
<td>8 at Side 1</td>
</tr>
</tbody>
</table>

The values in parentheses are calculated as described in Table 2.

### Table 8. ID Information When Processor Terminates Command

<table>
<thead>
<tr>
<th>MT</th>
<th>EOT</th>
<th>Final Sector Transferred to Processor</th>
<th>ID Information at Result Phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>A</td>
<td>Sector 1 to 25 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>0</td>
<td>F</td>
<td>Sector 1 to 14 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>0</td>
<td>B</td>
<td>Sector 1 to 7 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 26 at Side 0</td>
<td>C+1 NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 1 to 25 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 15 at Side 1</td>
<td>C+1 NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 26 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 15 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 14 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 14 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 13 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 12 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 12 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 11 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 10 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 10 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 9 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 8 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 8 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 7 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 6 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 6 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 5 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 4 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 4 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 3 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 2 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>A</td>
<td>Sector 2 at Side 1</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>F</td>
<td>Sector 1 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>Sector 0 at Side 0</td>
<td>NC NC R+1 NC</td>
</tr>
</tbody>
</table>

Notes:
1. NC (No Change): The same value as the one at the beginning of command execution.
2. LSB (Least Significant Bit). The least significant bit of H is complemented.

**WRITE DATA**

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Fields. When the current sector number ("R"), stored in the ID Register (IDR) compares with the sector.
number read off the diskette, then the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) flag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same; refer to the Read Data Command for details:

- Transfer Capacity
- EN (End of Cylinder) Flag
- ND (No Data) Flag
- Head Unload Time Interval
- ID Information when the processor terminates command (see Table 2)
- Definition of DTL when N = 0 and when N ≠ 0

In the Write Data mode, data transfers between the processor and FDC must occur every 31 µs in the FM mode, and every 15 µs in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command.

For mini-floppies, multiple track writes are usually not permitted. This is because of the turn-off time of the erase head coils—the head switches tracks before the erase head turns off. Therefore the system should typically wait 1.3 ms before attempting to step or change sides.

**WRITE DELETED DATA**

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

**READ DELETED DATA**

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low)), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

**READ A TRACK**

This command is similar to READ DATA Command except that the entire data field is read continuously from each of the sectors of a track. Immediately after encountering the INDEX HOLE, the FDC starts reading all data fields on the track as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

This command terminates when EOT number of sectors have been read. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

**READ ID**

The READ ID Command is used to give present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high) and the command is terminated.

**FORMAT A TRACK**

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette: Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor; that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/sector). This allows diskette to be formatted with nonsequential sector numbers, if desired.

After formatting each sector, the processor must send new values for C, H, R, and N to the 8272A for each sector on the track. The contents of the R Register is incremented by one after each sector is formatted, thus, the R register contains a value of R + 1 when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command.

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes command termination.

Table 9 shows the relationship between N, SC, and GPL for various sector sizes:
SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system (Processor in NON-DMA mode, and DMA Controller in DMA mode). The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of

\[ D_{\text{FFDD}} = D_{\text{Processor}} \]

One's complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremented (R + STP = R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 10 shows the status of bits SH and SN under various conditions of SCAN.

Table 9. Sector Size Relationships.

<table>
<thead>
<tr>
<th>FORMAT</th>
<th>SECTOR SIZE</th>
<th>N</th>
<th>SC</th>
<th>GPL1</th>
<th>GPL2</th>
<th>REMARKS</th>
<th>SECTOR SIZE</th>
<th>N</th>
<th>SC</th>
<th>GPL1</th>
<th>GPL2</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM Mode</td>
<td>128 bytes/Sec</td>
<td>00</td>
<td>1A</td>
<td>07</td>
<td>1B</td>
<td>IBM Diskette 1</td>
<td>128 bytes/Sec</td>
<td>00</td>
<td>12</td>
<td>07</td>
<td>06</td>
</tr>
<tr>
<td></td>
<td>512</td>
<td>01</td>
<td>0F</td>
<td>08</td>
<td>03A</td>
<td>IBM Diskette 2</td>
<td>512</td>
<td>01</td>
<td>06</td>
<td>08</td>
<td>30</td>
</tr>
<tr>
<td></td>
<td>1024</td>
<td>03</td>
<td>04</td>
<td>47</td>
<td>8A</td>
<td></td>
<td>1024</td>
<td>02</td>
<td>04</td>
<td>47</td>
<td>87</td>
</tr>
<tr>
<td></td>
<td>2048</td>
<td>04</td>
<td>02</td>
<td>C8</td>
<td>FF</td>
<td></td>
<td>2048</td>
<td>04</td>
<td>01</td>
<td>C8</td>
<td>FF</td>
</tr>
<tr>
<td></td>
<td>4096</td>
<td>05</td>
<td>01</td>
<td>C8</td>
<td>FF</td>
<td></td>
<td>4096</td>
<td>05</td>
<td>01</td>
<td>C8</td>
<td>FF</td>
</tr>
<tr>
<td>MPM Mode</td>
<td>256</td>
<td>01</td>
<td>1A</td>
<td>0F</td>
<td>1B</td>
<td>IBM Diskette 2D</td>
<td>256</td>
<td>01</td>
<td>12</td>
<td>0F</td>
<td>0C</td>
</tr>
<tr>
<td></td>
<td>512</td>
<td>02</td>
<td>0F</td>
<td>08</td>
<td>03</td>
<td></td>
<td>512</td>
<td>01</td>
<td>10</td>
<td>02</td>
<td>32</td>
</tr>
<tr>
<td></td>
<td>1024</td>
<td>03</td>
<td>08</td>
<td>35</td>
<td>74</td>
<td></td>
<td>1024</td>
<td>03</td>
<td>10</td>
<td>02</td>
<td>50</td>
</tr>
<tr>
<td></td>
<td>2048</td>
<td>04</td>
<td>04</td>
<td>99</td>
<td>FF</td>
<td></td>
<td>2048</td>
<td>04</td>
<td>04</td>
<td>99</td>
<td>FF</td>
</tr>
<tr>
<td></td>
<td>4096</td>
<td>05</td>
<td>02</td>
<td>C8</td>
<td>FF</td>
<td></td>
<td>4096</td>
<td>05</td>
<td>01</td>
<td>C8</td>
<td>FF</td>
</tr>
<tr>
<td></td>
<td>8192</td>
<td>06</td>
<td>01</td>
<td>C8</td>
<td>FF</td>
<td></td>
<td>8192</td>
<td>06</td>
<td>01</td>
<td>C8</td>
<td>FF</td>
</tr>
</tbody>
</table>

Note: 1. Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.
2. Suggested values of GPL in format command.

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regards the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors STP = 01, or alternate sectors STP = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27 µs (FM Mode) or 13 µs (MFM Mode). If an Overrun occurs the FDC terminates the command.

SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinder Number), and performs the following operation if there is a difference:

- **PCN < NCN**: Direction signal to FDD set to a 1 (high), and Step Pulses are issued. (Step In.)
- **PCN > NCN**: Direction signal to FDD set to a 0 (low), and Step Pulses are issued. (Step Out.)

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command. After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated.
During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

Note that the 8272A Read and Write Commands do not have implied Seeks. Any R/W command should be preceded by: 1) Seek Command; 2) Sense Interrupt Status; and 3) Read ID.

**RECALIBRATE**

This command causes the read/write head within the FDD to retract to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 1 (high) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulses have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command.

The ability to overlap RECALIBRATE Commands to multiple FDDs, and the loss of the READY signal; as described in the SEEK Command, also applies to the RECALIBRATE Command.

**SENSE INTERRUPT STATUS**

An Interrupt signal is generated by the FDC for one of the following reasons:

1. Upon entering the Result Phase of:
   a. Read Data Command
   b. Read a Track Command
   c. Read ID Command
   d. Read Deleted Data Command
   e. Write Data Command
   f. Format a Cylinder Command
   g. Write Deleted Data Command
   h. Scan Commands
2. Ready Line of FDD changes state
3. End of Seek or Recallibrate Command
4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Register. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

Neither the Seek or Recallibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of the head position (PCN).

### Table 11. Seek, Interrupt Codes

<table>
<thead>
<tr>
<th>SEEK END</th>
<th>INTERRUPT CODE</th>
<th>CAUSE</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT 5</td>
<td>BIT 6</td>
<td>BIT 7</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**SPECIFY**

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms ..., OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms ..., FE = 254 ms).

The step rate should be programmed 1 ms longer than the minimum time required by the drive.

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

**SENSE DRIVE STATUS**

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information.

**INVALID**

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command. No interrupt is generated by the 8272A during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the 8272A is in the Result Phase and the contents of Status Register 0 (ST0) must be read. When the processor reads Status Register 0 it will find an 80H indicating an invalid command was received.

A Sense Interrupt Status Command must be sent after a Seek or Recallbrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.
### Table 12. Status Registers

<table>
<thead>
<tr>
<th>BIT NO.</th>
<th>NAME</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>End of Cylinder</td>
<td>EN</td>
<td>When the FDC tries to access a sector beyond the final sector of a cylinder, this flag is set.</td>
</tr>
<tr>
<td>D6</td>
<td>Data Error</td>
<td>DE</td>
<td>When the FDC detects a CRC error in either the ID field or the data field, this flag is set.</td>
</tr>
<tr>
<td>D5</td>
<td>Over Run</td>
<td>OR</td>
<td>If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.</td>
</tr>
<tr>
<td>D4</td>
<td>No Data</td>
<td>ND</td>
<td>Not used. This bit is always 0 (low).</td>
</tr>
</tbody>
</table>

### Status Register 0

- **D7**: Interrupt Code (IC)
  - **D7 = 0 and D6 = 0**: Normal Termination of Command, (NT). Command was completed and properly executed.
  - **D7 = 0 and D6 = 1**: Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.
  - **D7 = 1 and D6 = 0**: Invalid Command issue, (IC). Command which was issued was never started.
  - **D7 = 1 and D6 = 1**: Abnormal Termination because during command execution the ready signal from FDD changed state.

- **D5**: Seek End (SE)
  - When the FDC completes the SEEK Command, this flag is set to 1 (high).

- **D4**: Equipment Check (EC)
  - If a fault signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.

- **D3**: Not Ready (NR)
  - When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.

- **D2**: Head Address (HD)
  - This flag is used to indicate the state of the head at interrupt.

- **D1**: Unit Select 1 (US1)
  - These flags are used to indicate a drive.

- **D0**: Unit Select 0 (US0)
  - Drive Unit Number at Interrupt

### Status Register 1

- **D7**: Not Used
  - Not used. This bit is always 0 (low).

- **D6**: Control Mark (CM)
  - During executing the READ DATA or SCAN Command, if the FDC encounters a sector which contains a deleted Data Address Mark, this flag is set.

- **D5**: Data Error in Data Field (DD)
  - If the FDC detects a CRC error in the data field then this flag is set.

- **D4**: Wrong Cylinder (WC)
  - This bit is related with the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.

- **D3**: Scan Equal Hit (SH)
  - During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set.

- **D2**: Scan Not Satisfied (SN)
  - During executing the SCAN Command, if the FDC cannot find a sector on the cylinder which meets the condition, then this flag is set.

- **D1**: Bad Cylinder (BC)
  - This bit is related with the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.

- **D0**: Missing Address Mark in Data Field (MD)
  - When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.

### Status Register 3

- **D7**: Fault (FT)
  - This bit is used to indicate the status of the Fault signal from the FDD.

- **D6**: Write Protected (WP)
  - This bit is used to indicate the status of the Write Protected signal from the FDD.

- **D5**: Ready (RDY)
  - This bit is used to indicate the status of the Ready signal from the FDD.

- **D4**: Track 0 (T0)
  - This bit is used to indicate the status of the Track 0 signal from the FDD.

- **D3**: Two Side (TS)
  - This bit is used to indicate the status of the Two Side signal from the FDD.

- **D2**: Head Address (HD)
  - This bit is used to indicate the status of the Scan Equal signal to the FDD.

- **D1**: Unit Select 1 (US1)
  - This bit is used to indicate the status of the Unit Select 1 signal to the FDD.

- **D0**: Unit Select 0 (US0)
  - This bit is used to indicate the status of the Unit Select 0 signal to the FDD.
ABSOLUTE MAXIMUM RATINGS*

Operating Temperature .......................... 0°C to +70°C
Storage Temperature .......................... -40°C to +125°C
All Output Voltages ......................... -0.5 to +7 Volts
All Input Voltages ......................... -0.5 to +7 Volts
Supply Voltage VCC ......................... -0.5 to +7 Volts
Power Dissipation ......................... 1 Watt

*T<sub>A</sub> = 25°C

NOTICE: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS  (T<sub>A</sub> = 0°C to +70°C, VCC = +5V ± 10%)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>Min. -0.5</td>
<td>Max. 0.8</td>
<td>V</td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>Min. 2.0</td>
<td>Max. VCC + 0.5</td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>Min. 0.45</td>
<td>Max. V</td>
<td>I&lt;sub&gt;OL&lt;/sub&gt; = 2.0 mA</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>Min. 2.4</td>
<td>Max. VCC</td>
<td>I&lt;sub&gt;OH&lt;/sub&gt; = -400 μA</td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>Min. 120</td>
<td>Max. mA</td>
<td></td>
</tr>
<tr>
<td>IL</td>
<td>Input Load Current (All Input Pins)</td>
<td>Min. 10</td>
<td>Max. μA</td>
<td>VIN = VCC</td>
</tr>
<tr>
<td>LOH</td>
<td>High Level Output Leakage Current</td>
<td>Min. 10</td>
<td>Max. μA</td>
<td>VOUT = VCC</td>
</tr>
<tr>
<td>IOFL</td>
<td>Output Float Leakage Current</td>
<td>Min. ±10</td>
<td>Max. μA</td>
<td>0.45V ≤ VOUT ≤ VCC</td>
</tr>
</tbody>
</table>

CAPACITANCE  (T<sub>A</sub> = 25°C, f<sub>c</sub> = 1 MHz, VCC = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>C&lt;sub&gt;IN(θ)&lt;/sub&gt;</td>
<td>Clock Input Capacitance</td>
<td>Min. 20</td>
<td>Max. pF</td>
<td>All Pins Except Pin Under Test</td>
</tr>
<tr>
<td>C&lt;sub&gt;IN&lt;/sub&gt;</td>
<td>Input Capacitance</td>
<td>Min. 10</td>
<td>Max. pF</td>
<td>Tied to AC Ground</td>
</tr>
<tr>
<td>C&lt;sub&gt;IO&lt;/sub&gt;</td>
<td>Input/Output Capacitance</td>
<td>Min. 20</td>
<td>Max. pF</td>
<td>Ground</td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS  (T<sub>A</sub> = 0°C to +70°C, VCC = +5.0V ± 10%)

CLOCK TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>T&lt;sub&gt;CY&lt;/sub&gt;</td>
<td>Clock Period</td>
<td>120</td>
<td>500</td>
<td>ns</td>
<td>Note 5</td>
</tr>
<tr>
<td>T&lt;sub&gt;CH&lt;/sub&gt;</td>
<td>Clock High Period</td>
<td>40</td>
<td></td>
<td>ns</td>
<td>Note 4, 5</td>
</tr>
<tr>
<td>TRST</td>
<td>Reset Width</td>
<td>14</td>
<td></td>
<td></td>
<td>t&lt;sub&gt;CY&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

READ CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>T&lt;sub&gt;SR&lt;/sub&gt;</td>
<td>Select Setup to RDt</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>T&lt;sub&gt;RA&lt;/sub&gt;</td>
<td>Select Hold from RDt</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRP</td>
<td>RD Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRD</td>
<td>Data Delay from RDt</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TDF</td>
<td>Output Float Delay</td>
<td>20</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
### A.C. CHARACTERISTICS (Continued)  \((T_A = 0°C \text{ to } +70°C, V_{CC} = +5.0V \pm 10\% )\)

#### WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Typ.</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAW</td>
<td>Select Setup to WR(t)</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWA</td>
<td>Select Hold from WR(t)</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWW</td>
<td>WR Pulse Width</td>
<td>250</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDW</td>
<td>Data Setup to WR(t)</td>
<td>150</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWD</td>
<td>Data Hold from WR(t)</td>
<td>5</td>
<td>5</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### INTERRUPTS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>tRI</td>
<td>INT Delay from RD(t)</td>
<td>500 ns Note 6</td>
</tr>
<tr>
<td>tWI</td>
<td>INT Delay from WR(t)</td>
<td>500 ns Note 6</td>
</tr>
</tbody>
</table>

#### DMA

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>tRQCY</td>
<td>DRQ Cycle Period</td>
<td>13 (\mu)s</td>
</tr>
<tr>
<td>tAKRQ</td>
<td>DACK(t) to DRQ!</td>
<td>200 ns Note 6</td>
</tr>
<tr>
<td>tRQR</td>
<td>DRQ! to RD(t)</td>
<td>800 ns Note 6</td>
</tr>
<tr>
<td>tRQW</td>
<td>DRQ! to WR(t)</td>
<td>250 ns Note 6</td>
</tr>
<tr>
<td>tRQRW</td>
<td>DRQ! to RD(t) or WR(t)</td>
<td>12 (\mu)s Note 6</td>
</tr>
</tbody>
</table>

#### FDD INTERFACE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>tWCY</td>
<td>WCK Cycle Time</td>
<td>2 or 4 1 or 2 2 or 4 1 or 2 ns</td>
</tr>
<tr>
<td>tWCH</td>
<td>WCK High Time</td>
<td>250 80 350 ns</td>
</tr>
<tr>
<td>tCP</td>
<td>Pre-Shift Delay from WCK(t)</td>
<td>20 100 ns</td>
</tr>
<tr>
<td>tCD</td>
<td>WDA Delay from WCK(t)</td>
<td>20 100 ns</td>
</tr>
<tr>
<td>tWDD</td>
<td>Write Data Width</td>
<td>tWCY – 50 ns</td>
</tr>
<tr>
<td>tWE</td>
<td>WE(t) to WCK(t) or WE(t) to WCK(t) Delay</td>
<td>20 100 ns</td>
</tr>
<tr>
<td>tWWCY</td>
<td>Window Cycle Time</td>
<td>2 (\mu)s</td>
</tr>
<tr>
<td>tWRD</td>
<td>Window Setup to RDD(t)</td>
<td>15 ns</td>
</tr>
<tr>
<td>tRDW</td>
<td>Window Hold from RDD(t)</td>
<td>15 ns</td>
</tr>
<tr>
<td>tRDD</td>
<td>ROD Active Time (HIGH)</td>
<td>40 ns</td>
</tr>
</tbody>
</table>

#### FDD SEEK/DIRECTION/STEP

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>tUS</td>
<td>US(_0) Setup to RW/SEEK(t)</td>
<td>12 (\mu)s</td>
</tr>
<tr>
<td>tSU</td>
<td>US(_0) Hold after RW/SEEK(t)</td>
<td>15 (\mu)s</td>
</tr>
<tr>
<td>tSD</td>
<td>RW/SEEK Setup to LCT/DIR</td>
<td>7 (\mu)s</td>
</tr>
<tr>
<td>tDS</td>
<td>RW/SEEK Hold from LCT/DIR</td>
<td>30 (\mu)s</td>
</tr>
<tr>
<td>tDST</td>
<td>LCT/DIR Setup to FR/STEP(t)</td>
<td>1 (\mu)s</td>
</tr>
<tr>
<td>tSTD</td>
<td>LCT/DIR Hold from FR/STEP(t)</td>
<td>24 (\mu)s</td>
</tr>
<tr>
<td>tSTU</td>
<td>DS(_2) Hold from FR/STEP(t)</td>
<td>5 (\mu)s</td>
</tr>
<tr>
<td>tSTP</td>
<td>STEP Active Time (High)</td>
<td>5 (\mu)s</td>
</tr>
<tr>
<td>tSC</td>
<td>STEP Cycle Time</td>
<td>33 (\mu)s</td>
</tr>
<tr>
<td>tFR</td>
<td>FAULT RESET Active Time (High)</td>
<td>8 10 (\mu)s</td>
</tr>
<tr>
<td>tDX</td>
<td>INDEX Pulse Width</td>
<td>10 CY</td>
</tr>
<tr>
<td>tTC</td>
<td>Terminal Count Width</td>
<td>1 CY</td>
</tr>
</tbody>
</table>

#### NOTES:

1. Typical values for \(T_A = 25°C\) and nominal supply voltage.
2. The former values are used for standard floppy and the latter values are used for mini-floppies.
3. tSC = 33 \(\mu\)s min. is for different drive units. In the case of same unit, tSC can be ranged from 1 ms to 16 ms with 8 MHz clock period, and 2 ms to 32 ms with 4 MHz clock, under software control.
4. From 2.0V to +2.0V.
5. At 4 MHz, the clock duty cycle may range from 16% to 76%. Using an 8 MHz clock the duty cycle can range from 32% to 52%. Duty cycle is defined as: D.C. = 100 \((I_{CH} + I_{CY})\) with typical rise and fall time of 6 ns.
6. The specified values listed are for an 8 MHz clock period. Multiply timings by 2 when using a 4 MHz clock period.
A.C. TESTING INPUT, OUTPUT WAVEFORM

INPUT/OUTPUT

A.C. TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0". TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC "1" AND 0.8V FOR A LOGIC "0".

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

C_L = 100 pF

C_L INCLUDES JIG CAPACITANCE

WAVEFORMS

PROCESSOR READ OPERATION

A_{CS}, DACK

RD

DATA

VALID

INT

t_{HR}

t_{HR}

t_{HA}

t_{HC}

t_{DF}

t_{HC}

6-567
PROCESSOR WRITE OPERATION

DMA OPERATION
WAVEFORMS (Continued)

CLOCK TIMING

FDD WRITE OPERATION

<table>
<thead>
<tr>
<th>PRESHIFT 0</th>
<th>PRESHIFT 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>NORMAL</td>
<td>0</td>
</tr>
<tr>
<td>LATE</td>
<td>1</td>
</tr>
<tr>
<td>EARLY</td>
<td>0</td>
</tr>
<tr>
<td>INVALID</td>
<td>1</td>
</tr>
</tbody>
</table>
WAVEFORMS (Continued)

FDD READ OPERATION

READ DATA

TERMINAL COUNT

TC

RESET

RESET
The 82062 Winchester Disk Controller (WDC) device interfaces microprocessor systems to Winchester Disks that use the Seagate Technology ST506/ST412 interface. Examples include the Seagate ST506 and ST412, Shugart SA604 and SA606, Tandon 600, and Computer Memories CM5206 and CM5412. The device translates parallel data from the microprocessor to a 5 mbit/sec, MFM-encoded serial bit stream. It provides all of the drive control logic and, in addition, control signals which simplify the design of an external phase locked loop and write precompensation circuitry. The 82062 is designed to interface to the host controller through an external sector buffer.

![Figure 1. 82062 Block Diagram](image1)

![Figure 2. Pin Configuration](image2)
Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCS</td>
<td>1</td>
<td>O</td>
<td><strong>Buffer Chip Select</strong>: Output used to enable reading or writing of the external</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>sector buffer.</td>
</tr>
<tr>
<td>BCR</td>
<td>2</td>
<td>O</td>
<td><strong>Buffer Counter Reset</strong>: Output that is strobbed by the WDC prior to read/write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>operation. This pin is strobbed whenever BCS changes state. It can be</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>optionally used to reset the address counter of the buffer memory.</td>
</tr>
<tr>
<td>INTRQ</td>
<td>3</td>
<td>O</td>
<td><strong>Interrupt Request</strong>: Interrupt generated by the WDC upon command termination.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>It is reset when the status register is read.</td>
</tr>
<tr>
<td>RESET</td>
<td>5</td>
<td>I</td>
<td><strong>Reset</strong>: Initializes the controller and clears all status flags.</td>
</tr>
<tr>
<td>RD</td>
<td>6</td>
<td>I/O</td>
<td><strong>Read</strong>: As an input, RD controls the transfer of status information from the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>WDC to the host. RD is an output when the WDC is reading data from the sector</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>buffer.</td>
</tr>
<tr>
<td>WR</td>
<td>7</td>
<td>I/O</td>
<td><strong>Write</strong>: As an input, WR controls the transfer of command or task information</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>into the WDC register file. WR is an output when the WDC is writing data to the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>sector buffer.</td>
</tr>
<tr>
<td>CS</td>
<td>8</td>
<td>1</td>
<td><strong>Chip Select</strong>: Enables RD or WR as inputs.</td>
</tr>
<tr>
<td>A₀-A₂</td>
<td>9-11</td>
<td>I</td>
<td><strong>Address</strong>: Used to select a register from the task register file.</td>
</tr>
<tr>
<td>DB₀</td>
<td>12-19</td>
<td>I/O</td>
<td><strong>Data Bus</strong>: Bidirectional 8-bit Data Bus.</td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td></td>
<td><strong>Ground</strong>.</td>
</tr>
<tr>
<td>WR DATA</td>
<td>21</td>
<td>O</td>
<td><strong>Write Data</strong>: Open drain output that shifts out MFM data at a rate determined</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>by the Write Clock input.</td>
</tr>
<tr>
<td>LATE</td>
<td>22</td>
<td>O</td>
<td><strong>Late</strong>: Open drain output used to derive a delay value for write precompensation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Valid when the WR GATE output is high.</td>
</tr>
<tr>
<td>EARLY</td>
<td>23</td>
<td>O</td>
<td><strong>Early</strong>: Open drain output used to derive a delay value for write precompensation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Valid when the WR GATE output is high.</td>
</tr>
<tr>
<td>WR GATE</td>
<td>24</td>
<td>O</td>
<td><strong>Write Gate</strong>: High when write data is valid. WR GATE goes low if the WF input is</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>high. This output is used by the drive to enable head write current.</td>
</tr>
<tr>
<td>WR CLOCK</td>
<td>25</td>
<td>I</td>
<td><strong>Write Clock</strong>: Clock input used to derive the write data rate. Frequency = 5MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>for the ST506 interface, 4.34MHz for the SA 1000 interface.</td>
</tr>
<tr>
<td>DIR</td>
<td>26</td>
<td>O</td>
<td><strong>Direction</strong>: High level on this output tells the drive to move the head inward</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(increasing cylinder number). The signal is determined by the WDC commands.</td>
</tr>
<tr>
<td>STEP</td>
<td>27</td>
<td>O</td>
<td><strong>Step</strong>: Provides 8.4 microsecond pulses to move the drive head to another</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>cylinder.</td>
</tr>
<tr>
<td>DRDY</td>
<td>28</td>
<td>I</td>
<td><strong>Drive Ready</strong>: If DRDY from the drive goes low, all commands will be</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>deactivated.</td>
</tr>
<tr>
<td>INDEX</td>
<td>29</td>
<td>I</td>
<td><strong>Index</strong>: Signal from the drive indicating the beginning of a track. It is used by</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>the WDC during formatting, and for counting retries.</td>
</tr>
<tr>
<td>WR FAULT</td>
<td>30</td>
<td>I</td>
<td><strong>Write Fault</strong>: An error input to the WDC which indicates a fault condition at the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>drive. If WR FAULT from the drive goes low, all commands will be</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>deactivated.</td>
</tr>
<tr>
<td>TRACK 000</td>
<td>31</td>
<td>I</td>
<td><strong>Track Zero</strong>: Used by the Restore command to verify that the head is at the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>outermost cylinder.</td>
</tr>
<tr>
<td>SC</td>
<td>32</td>
<td>I</td>
<td><strong>Seek Complete</strong>: Signal from the drive indicating that reads or writes can be</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>made.</td>
</tr>
<tr>
<td>RWC</td>
<td>33</td>
<td>O</td>
<td><strong>Reduced Write Current</strong>: Signal goes high for all cylinder numbers above the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>value programmed to the Write Precomp Cylinder register. It is used by the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>precompensation logic and by the drive.</td>
</tr>
<tr>
<td>DRUN</td>
<td>34</td>
<td>I</td>
<td><strong>Data Run</strong>: Looks for a string of zeros or ones in the read data, indicating the</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>beginning of an ID field. If the zeros are detected, RD GATE is brought high.</td>
</tr>
<tr>
<td>BRDY</td>
<td>35</td>
<td>I</td>
<td><strong>Buffer Ready</strong>: Input used by the buffer memory to signal the controller that it</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>is ready for reading (full) or writing (empty). BRDY is checked during Read and</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Write commands.</td>
</tr>
<tr>
<td>BDRQ</td>
<td>36</td>
<td>O</td>
<td><strong>Buffer Data Request</strong>: Optionally activated during Read or Write commands if</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>BRDY is high. Can be used as a DMA Request line.</td>
</tr>
<tr>
<td>RD DATA</td>
<td>37</td>
<td>I</td>
<td><strong>Read Data</strong>: Single ended input that accepts MFM data from the drive.</td>
</tr>
<tr>
<td>RD GATE</td>
<td>38</td>
<td>O</td>
<td><strong>Read Gate</strong>: Output that is high for data and ID fields.</td>
</tr>
<tr>
<td>RD CLOCK</td>
<td>39</td>
<td>I</td>
<td><strong>Read Clock</strong>: Clock input derived from the external data recovery circuits.</td>
</tr>
<tr>
<td>Vcc</td>
<td>40</td>
<td>I</td>
<td><strong>D.C. Power</strong>: +5V</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION

The Intel 82062 Winchester Disk Controller (WDC) integrates much of the logic needed to implement Winchester Disk controller subsystems. It provides MFM-encoded data and all the control lines required by hard disks using the Seagate Technology ST506 or Shugart Associates SA1000 interface standard. Currently, most 5½ inch and many 8 inch Winchester Drives use this interface.

Due to the higher data rates required by these drives—1 byte every 1.6 usec—the 82062 is designed to interface with the host CPU or I/O controller through an external buffer RAM. The 82062 WDC has four pins that minimize the logic required to design a buffer interface.

Figure 3 shows a block diagram of an 82062 subsystem. The WDC is controlled by the host CPU through six commands:

- Restore
- Seek
- Read Sector
- Write Sector
- Scan ID
- Write Format

These commands use information stored by six task registers. Command execution starts immediately after the command register is loaded—therefore commands require only one byte from the CPU after the WDC has been initialized.

The 82062 adds all the required track formatting to the data field, including two bytes of CRC. Optionally, these two bytes can be replaced by seven bytes of ECC information for external-error correction.

INTERNAL ARCHITECTURE

The internal architecture of the 82062 WDC is shown in more detail in Figure 4. The major functional blocks are:

PLA Controller

The PLA interprets commands and provides all control functions. It is synchronized with WR CLOCK.

Magnitude Comparator

A 10-bit magnitude comparator is used for the calculation of drive step, present and desired cylinder position.

CRC Logic

Generates and checks the cyclic redundancy check characters appended to the ID and data fields. The polynomial used is:

$$x^{16} + x^{12} + x^5 + 1.$$  

MFM Encode/Decode

Encodes and decodes MFM data to be written/read from the drive. The MFM encoder operates from WR CLOCK, a clock having a frequency equivalent to the bit rate. The MFM decoder operates from RD CLOCK, a bit rate clock generated from the external data separator. RD CLOCK and WR CLOCK need not be synchronized.

---

![Figure 3. System Block Diagram](image-url)
**AM Detect**

The address mark detector checks the incoming data stream for a unique missing clock pattern (Data = A1H, Clock = 0AH) used in each ID and data field.

**Host/Buffer Interface Control**

The Host/Buffer IFC logic contains all of the necessary circuitry to communicate with the 8-bit bus from the host processor.

**Drive Interface Control**

The Drive IFC logic controls and monitors all lines from the drive, with the exception of read and write data.

**DRIVE INTERFACE**

The drive side of the 82062 WDC requires three sections of external logic. These are buffer/receivers, data separator, and write precompensation. Figure 5 illustrates a drive side interface.

The buffer/receivers condition the control lines to be driven down the cable to the drive. The control lines are typically single-ended, resistor terminated TTL levels. The data lines to and from the drive also require buffering, but are differential RS-422 levels. The interface specification to the drive can be found in the manufacturers’ OEM manual. The WDC supplies TTL compatible signals, and will interface to most buffer/driver devices.

The data recovery circuits consist of a phase-lock loop data separator and associated components. The 82062 WDC interacts with the data separator thru the DATA RUN (DRUN) and RD GATE signals. A block diagram of a typical data separator circuit is shown in Figure 6. Read data from the drive is presented to the RD DATA input of the WDC, the reference multiplexer, and a retrigerable one-shot. The RD GATE (Pin 38) output will be low when the WDC is not inspecting data. The PLL at this time should remain locked to the reference clock.
Figure 5. Drive Interface

Figure 6. Data Recovery Circuit
When any Read/Write command is initiated and a search for address mark begins, the DRUN input is examined. The DRUN one-shot is set for slightly greater than one bit time, allowing it to retrigger constantly on a field of ones and zeros. An internal counter times out to see that DRUN is high for 16 bits (2 byte times). RD GATE is set by the WDC, switching the data separator to lock onto the incoming data stream. If DRUN falls prior to 72 bit times, RD GATE is lowered and the process is repeated. RD GATE will remain active high until a non-zero, non-address mark byte is detected. It will then lower RD GATE for two byte times (to allow the PLL to lock back on to the reference clock), and start the DRUN search again. If an address mark is detected, RD GATE will be held high and the command will continue searching for the proper ID field. This sequence is shown in the flow chart in Figure 7.

The write precompensation logic is controlled by the signals REDUCE WRITE CURRENT (RWC), EARLY and LATE. The cylinder in which the RWC line becomes active is controlled by the REDUCE WRITE CURRENT register in the Task Register File. It can be used to turn on the precomp circuitry on a predetermined cylinder. If the REDUCE WRITE CURRENT register contents are FFH, then RWC will always be low.

The signals EARLY and LATE are used to tell the precomp circuitry how much delay is required on the WR DATA pulse about to be sent. The amount of delay is determined externally through a digital delay line or equivalent circuitry. Since the EARLY signal occurs after the fact, WR DATA should be delayed by one interval when both EARLY and LATE are low, two intervals when LATE is high, and no delay when EARLY is high. An interval is, for example, 12-15 ns. for the ST506 interface. EARLY or LATE will be active slightly ahead of the WR DATA pulse. EARLY and LATE will never be high at the same time. Regardless of the contents of the RWC register, EARLY and LATE will always be active.

**HOST PROCESSOR INTERFACE**

The primary interface between the host processor and the 82062 WDC is through an 8-bit bi-directional data bus. This bus is used to transmit/receive data to both the WDC and a sector buffer. The sector buffer is constructed with either FIFO memory, or static RAM and a counter. Since the WDC will use the data bus when accessing the sector buffer, a transceiver must be used to isolate the host during this time. Figure 8 shows a typical connection to a sector buffer implemented with RAM memory. Whenever the WDC is not using the sector buffer, The BUFFER CHIP SELECT (BCS) is high (disabled). This allows the host to access the WDC's Task Register File, and

![Figure 7. PLL Control Sequence](image-url)
to set up parameters prior to issuing a command. It also allows the host to access the RAM buffer. A decoder is used to generate a chip select when A₀₋₂ is '000', an unused address in the WDC. A binary counter is enabled whenever RD or WR go active and is incremented on the trailing edge of the chip select. This allows the host to access sequential bytes within the RAM. The decoder also generates another chip select when A₀₋₂ does not equal '000', allowing access to the WDC's internal registers while keeping the RAM tri-stated.

During a WRITE SECTOR command, the host processor sets up data in the Task Register File and then issues the command. The 82062 WDC strobes the BUFFER COUNTER RESET (BCR) signal to zero the counter. It then generates a status to inform the host that it may load the buffer with the data to be written. When the counter reaches its maximum count, the BUFFER READY (BRDY) signal is made active (by the "carry" out of the counter), informing the WDC that the buffer is full. (BRDY is a rising edge triggered signal which will be ignored if activated before the WDC issues BCR). BCS is then made active, disconnecting the host through the transceivers, and the RD and WR lines become outputs from the WDC to allow it to access the buffer.

When the WDC is done using the buffer, it disables BCS which again allows the host to access the local bus. The READ SECTOR command operates in a similar manner, except the buffer is loaded by the WDC instead of the host processor.

Another control signal called BUFFER DATA REQUEST (BDRO, not used in Figure 8) is a DMA signal that can inform a DMA controller when the 82062 WDC is requesting data. For further explanation, refer to the individual command descriptions and the A.C. Characteristics. In a READ SECTOR command, interrupts are generated at the termination of the command. An interrupt may be specified to occur either at the end of the command, or when BDRO is activated. The INTERRUPT line (INTRQ) is cleared either by reading the STATUS register, or by writing a new command in the COMMAND register.

---

![Figure 8. CPU Buffer Interface](image-url)
**TASK REGISTER FILE**

The Task Register File is a bank of registers used to hold parameter information pertaining to each command. These registers and their addresses are:

<table>
<thead>
<tr>
<th>A2 A1 A0</th>
<th>READ</th>
<th>WRITE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0</td>
<td>(Bus Tri-Stated)</td>
<td>(Bus Tri-Stated)</td>
</tr>
<tr>
<td>0 0 1</td>
<td>Error Flags</td>
<td>Reduce Write Current</td>
</tr>
<tr>
<td>0 1 0</td>
<td>Sector Count</td>
<td>Sector Count</td>
</tr>
<tr>
<td>0 1 1</td>
<td>Sector Number</td>
<td>Sector Number</td>
</tr>
<tr>
<td>1 0 0</td>
<td>Cylinder Low</td>
<td>Cylinder Low</td>
</tr>
<tr>
<td>1 0 1</td>
<td>Cylinder High</td>
<td>Cylinder High</td>
</tr>
<tr>
<td>1 1 0</td>
<td>SDH</td>
<td>SDH</td>
</tr>
<tr>
<td>1 1 1</td>
<td>Status Register</td>
<td>Command Register</td>
</tr>
</tbody>
</table>

**NOTE:** Registers are not cleared by **RESET**.

**ERROR REGISTER**

This read-only register contains specific error status after the completion of a command. The bits are defined as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Bad Block Detect</td>
</tr>
<tr>
<td>6</td>
<td>CRC Data Field</td>
</tr>
<tr>
<td>5</td>
<td>ID Not Found</td>
</tr>
<tr>
<td>4</td>
<td>Reserved Not used</td>
</tr>
<tr>
<td>3</td>
<td>Aborted Command</td>
</tr>
<tr>
<td>2</td>
<td>TRACK 000</td>
</tr>
<tr>
<td>1</td>
<td>Data Address Mark</td>
</tr>
<tr>
<td>0</td>
<td>REDUCE WRITE CURRENT REGISTER</td>
</tr>
</tbody>
</table>

**Bit 3 - Reserved Not used.**

Forced to zero.

**Bit 2 - Aborted Command**

This bit is set if a command was issued while DRDY (Pin 28) or WR FAULT (Pin 30) is low. The Aborted Command bit will also be set if an undefined command is written into the COMMAND register, but an implied seek will be executed.

**Bit 1 - TRACK 000**

This bit is set only by the RESTORE command. It indicates that TRACK 000 (Pin 31) has not gone active after the issuance of 1024 stepping pulses.

**Bit 0 - Data Address Mark**

This bit is set during a READ SECTOR command if the Data Address Mark is not found after the proper Sector ID is read.

**REDUCE WRITE CURRENT REGISTER**

This register is used to define the cylinder number where RWC (Pin 33) is asserted:

<table>
<thead>
<tr>
<th>Cylinder Number ÷ 4</th>
</tr>
</thead>
</table>

The value (0-255) loaded into this register is internally multiplied by 4 to specify the actual cylinder where RWC is asserted. Thus a value of 01H will cause RWC to activate on cylinder 4, 02H on cylinder 8, and so on. RWC switching points are then 0,4,8,...,1020. RWC will be asserted when the present cylinder is greater than or equal to the cylinder indicated by this register. For example, the ST506 interface requires precomp on cylinder 128 (80H) and above. Therefore, the REDUCE WRITE CURRENT register should be loaded with 32 (20H). A value of FFH will make RWC stay low, regardless of the actual cylinder number.

**Bit 5 - Reserved Not used.**

Forced to zero.

**Bit 4 - ID Not Found**

This bit is set when the desired cylinder, head, sector, or size parameter cannot be found after 8 revolutions of the disk, or if an ID field CRC error has occurred.
SECTOR COUNT REGISTER

This register is used to define the number of sectors that need to be transferred to the buffer during a READ MULTIPLE SECTOR or WRITE MULTIPLE SECTOR command:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
# OF SECTORS

The value contained in the register is decremented after each sector is transferred to/from the sector buffer. A zero represents a 256 sector transfer, a one a 0 sector transfer, etc. This register is a "don't care" when single sector commands are specified.

SECTOR NUMBER

This register holds the sector number of the desired sector:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
SECTOR NUMBER

For a multiple sector command, it specifies the first sector to be transferred. It is decremented after each sector is transferred to/from the sector buffer. The SECTOR NUMBER register may contain any value from 0 to 255.

The SECTOR NUMBER register is also used to program the Gap 1 and Gap 3 lengths to be used when formatting a disk. See the WRITE FORMAT command description for further explanation.

CYLINDER NUMBER LOW REGISTER

This register holds the lower byte of the desired cylinder number:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
LS BYTE OF CYLINDER NUMBER

It is used in conjunction with the CYLINDER NUMBER HIGH register to specify a range of 0 to 1023.

CYLINDER NUMBER HIGH REGISTER

This register holds the two most significant bits of the desired cylinder number:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
CYLINDER NUMBER HIGH

Internal to the 82062 WDC is another pair of registers that hold the actual position where the R/W heads are located. The CYLINDER NUMBER HIGH and LOW registers can be considered the cylinder destination for seeks and other commands. After these commands are executed, the internal cylinder position registers' contents are equal to the cylinder high/low registers. If a drive number change is detected on a new command, the WDC automatically reads an ID field to update its internal cylinder position registers. This affects all commands except a RESTORE.

SECTOR/DRIVE/HEAD REGISTER

The SDH register contains the desired sector size, drive number, and head number parameters. The format is diagramed below:

210446-002
Both head number and sector size are compared against the disks' ID field. Head select and drive select lines are not available as outputs from the 82062 WDC and must be generated externally. Figure 9 shows a possible logic implementation of these select lines.

**Bit 7 - Busy**

This bit is set whenever the 82062 WDC is accessing the disk. Commands should not be loaded into the COMMAND register while Busy is set. Busy is set when a command is written into the WDC and is cleared at the end of all commands except READ SECTOR. While executing a READ SECTOR command, Busy is cleared after the sector buffer has been filled. When the Busy bit is set, no other bits in either the STATUS or any other registers are valid.

**Bit 6 - Ready**

This bit normally reflects the state of the DRDY (Pin 28) line. When an interrupt is generated by an 'aborted command' error condition, the Ready bit is latched for later examination by the host. After a STATUS register read, the Ready bit will resume reflecting the state of DRDY.

**Bit 5 - Write Fault**

This bit reflects the state of the WR FAULT (Pin 30) line. Whenever WR FAULT goes high, an interrupt will be generated. The Write Fault bit is latched like the Ready bit (Bit 6).

**Bit 4 - Seek Complete**

This bit reflects the state of the SC (Pin 32) line. Certain commands will pause until Seek Complete is set. The Seek Complete bit is latched like the Ready bit.

---

**Figure 9. Drive/Head Select Logic**

Bit 7, the extension bit (EXT), is used to extend the data field by seven bytes when using ECC codes. When EXT = 1, the CRC is not appended to the end of the data field, the data field becomes "sector size + 7" bytes long. The CRC is checked on the ID field regardless of the state of EXT. Note that the sector size bits (SIZE) are written to the ID field during a formatting command. The SDH byte written into the ID field is different than the SDH Register contents. The recorded SDH byte does not have the drive number (DRIVE) written but does have the BAD BLOCK mark written. The format is:

```
7 6 5 4 3 2 1 0
BAD BLOCK | SIZE | 0 | 0 | HEAD #
```

Note that use of the extension bit requires the gap lengths to be modified as described in the WRITE FORMAT command description.

**STATUS REGISTER**

The status register is a read-only register which informs the host of certain events performed by the 82062 WDC as well as reporting status from the drive control lines. The format is:

```
7 6 5 4 3 2 1 0
BUSY | READY | WF | SC | DRQ | — | CIP | ERROR
```
Bit 3 - Data Request
The Data request bit (DRQ) reflects the state of the BDRQ (Pin 36) line. It is set when the sector buffer should be loaded with data or read by the host processor, depending upon the command. The DRQ bit and the BDRQ line remain high until BRDY is sensed, indicating the operation is completed. BDRQ can be used in DMA interfacing, while DRQ can be used for programmed I/O transfers.

Bit 2 - Reserved
Not Used. Forced to zero.

Bit 1 - Command in Progress
When this bit is set, a command is being executed and a new command should not be loaded until it is cleared. Although a command may be executing, the sector buffer is still available for access by the host processor. Only the STATUS register may be read. If other registers are read, the STATUS register contents will be returned.

Bit 0 - Error
This bit is set whenever any bits in the ERROR register are set. It is the logical 'or' of the bits in the error register and may be used by the host processor to quickly check for successful completion of a command. This bit is reset when a new command is written into the COMMAND register.

COMMAND REGISTER
This write-only register is loaded with the desired command:

```
  7 6 5 4 3 2 1 0
  COMMAND
```

The command begins to execute immediately upon loading. This register should not be loaded while the Busy or Command in Progress bits are set in the STATUS register. The INTRQ line (Pin 3), if set, will be cleared by a write to the COMMAND register.

INSTRUCTION SET
The 82062 WDC instruction set contains six commands. Prior to loading the command register, the host processor must first set up the Task Register File with the information needed for the command. Except for the COMMAND register, the registers may be loaded in any order. If a command is in progress, a subsequent write to the COMMAND register will be ignored until execution of the current command is completed as indicated by the command in progress bit in the STATUS register being cleared.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESTORE</td>
<td>0 0 0 1 R3 R2 R1 R0</td>
</tr>
<tr>
<td>SEEK</td>
<td>0 1 1 1 R3 R2 R1 R0</td>
</tr>
<tr>
<td>READ SECTOR</td>
<td>0 0 1 0 1 M 0 T</td>
</tr>
<tr>
<td>WRITE SECTOR</td>
<td>0 0 1 1 0 M 0 T</td>
</tr>
<tr>
<td>SCAN ID</td>
<td>0 1 0 0 0 0 0 0</td>
</tr>
<tr>
<td>WRITE FORMAT</td>
<td>0 1 0 1 0 0 0 0</td>
</tr>
</tbody>
</table>

\[ R_{3-0} = \text{Rate Field} \]

For 5 MHz WR CLOCK:

<table>
<thead>
<tr>
<th>R_{3-0}</th>
<th>Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>\approx 35 \text{ us}</td>
</tr>
<tr>
<td>0001</td>
<td>0.5 \text{ ms}</td>
</tr>
<tr>
<td>0010</td>
<td>1.0 \text{ ms}</td>
</tr>
<tr>
<td>0011</td>
<td>1.5 \text{ ms}</td>
</tr>
<tr>
<td>0100</td>
<td>2.0 \text{ ms}</td>
</tr>
<tr>
<td>0101</td>
<td>2.5 \text{ ms}</td>
</tr>
<tr>
<td>0110</td>
<td>3.0 \text{ ms}</td>
</tr>
<tr>
<td>0111</td>
<td>3.5 \text{ ms}</td>
</tr>
<tr>
<td>1000</td>
<td>4.0 \text{ ms}</td>
</tr>
<tr>
<td>1001</td>
<td>4.5 \text{ ms}</td>
</tr>
<tr>
<td>1010</td>
<td>5.0 \text{ ms}</td>
</tr>
<tr>
<td>1011</td>
<td>5.5 \text{ ms}</td>
</tr>
<tr>
<td>1100</td>
<td>6.0 \text{ ms}</td>
</tr>
<tr>
<td>1101</td>
<td>6.5 \text{ ms}</td>
</tr>
<tr>
<td>1110</td>
<td>7.0 \text{ ms}</td>
</tr>
<tr>
<td>1111</td>
<td>7.5 \text{ ms}</td>
</tr>
</tbody>
</table>

\[ T = \text{Retry Enable} \]

<table>
<thead>
<tr>
<th>T</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Enable Retries</td>
</tr>
<tr>
<td>1</td>
<td>Disable Retries</td>
</tr>
</tbody>
</table>

\[ M = \text{Multiple Sector Flag} \]

<table>
<thead>
<tr>
<th>M</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Transfer 1 Sector</td>
</tr>
<tr>
<td>1</td>
<td>Transfer Multiple Sectors</td>
</tr>
</tbody>
</table>

\[ I = \text{Interrupt Enable} \]

<table>
<thead>
<tr>
<th>I</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Interrupt at BDRQ time</td>
</tr>
<tr>
<td>1</td>
<td>Interrupt at end of command</td>
</tr>
</tbody>
</table>
RESTORE COMMAND

The RESTORE command is usually used on a power-up condition. The actual stepping rate used for the RESTORE is determined by the Seek Complete time. A step pulse is issued and the 82062 WDC waits for the Seek Complete (SC) line to go active before issuing the next pulse. If after 1,024 stepping pulses the TRACK 000 line does not go active, the WDC will set the TRACK 000 bit in the ERROR register and terminate with an INTRQ. An interrupt will also occur if WR FAULT goes active or DRDY goes inactive at any time during execution.

The rate field specified (R3-0) is stored in an internal register for future use in commands with implied seeks.

A flowchart of the RESTORE command is shown in Figure 10.

SEEK COMMAND

Since all commands feature an implied seek, the SEEK command can be used for overlap seek operations on multiple drives. The actual stepping rate used is taken from the Rate Field of the command, and is stored in an internal register for future use. If DRDY goes inactive or WR FAULT goes active at any time during the seek, the command is terminated and an INTRQ is generated.

The direction and number of step pulses needed is calculated by comparing the contents of the CYLINDER NUMBER LOW/HIGH register pair to the internal cylinder position register. After all steps have been issued, the internal cylinder position register is updated and the command is terminated. The Seek Complete (SC) line is not checked at the beginning or end of the command.

If an implied seek was performed, the 82062 will search until a rising edge of SC is received.

A flowchart of the SEEK command is shown in Figure 11.

READ SECTOR

The READ SECTOR command is used to transfer one or more sectors of data from the disk to the sector buffer. Upon receipt of the READ SECTOR command, the 82062 WDC checks the CYLINDER NUMBER LOW/HIGH register pair against the internal cylinder position register to see if they are equal. If not, the direction and number of steps calculation is performed and a seek takes place. If an implied seek was performed, the WDC will search until a rising edge of SC is received. The WR FAULT and DRDY lines are monitored throughout the command.
When the Seek Complete (SC) line is high (with or without an implied seek having occurred), the search for an ID field begins. If T = 0 (retries enabled), the 82062 WDC must find an ID with the correct cylinder number, head, sector size and CRC within 8 revolutions, or an automatic scan ID will be performed to obtain cylinder position information, and then a seek performed (if necessary). The search for the proper ID will be retried for up to 8 revolutions. If the correct sector is still not found, the appropriate error bits will be set and the command terminated. Data CRC errors will also be retried for up to 8 revolutions (if M = 0).

If T = 1 (retries disabled), the ID search must find the correct sector within 2 revolutions or the appropriate error bits will be set and the command terminated.

Both the READ SECTOR and WRITE SECTOR commands feature a "simulated completion" to ease programming. DRQ/BDRQ will be generated upon detecting an error condition. This allows the same program flow for successful or unsuccessful completion of a command.

When the data address mark is found, the WDC is ready to transfer data to the sector buffer. After the data has been transferred, the I bit is checked. If I = 0, INTRQ is made active coincident with BDRQ, indicating that a transfer of data from the buffer to the host processor is required. If I = 1, INTRQ will occur at the end of the command, i.e. after the buffer is unloaded by the host.

An optional M bit may be set for multiple sector transfers. When M = 0, one sector is transferred and the SECTOR COUNT register is ignored. When M = 1, multiple sectors are transferred. After each sector is transferred the 82062 decrements the SECTOR COUNT register and increments the SECTOR NUMBER register. The next logical sector will be transferred regardless of any interleave. Sectors are numbered at format time by a byte in the ID field.

For the 82062 to make multiple sector transfers to the buffer, the BRDY line must be toggled low to high for each sector. Transfers will continue until the SECTOR COUNT register equals zero, or the BRDY line goes active. If the SECTOR COUNT register is non-zero (indicating more sectors are to be transferred but the buffer is full), BDRQ will be made active and the host must unload the buffer. After this occurs, the buffer will again be free to accept the remaining sectors from the WDC. This scheme enables the user to transfer more sectors than the buffer memory has capacity for.

In summary then, READ SECTOR operation is as follows:

Figure 11. Seek Command Flow
When M = 0 (READ SECTOR)

(1) Host: Sets up parameters; issues READ SECTOR command.
(2) 82062: Strobes BCR; sets BCS = 0.
(3) 82062: Finds sector specified; transfers data to buffer.
(4) 82062: Strobes BCR; sets BCS = 1.
(5) 82062: Sets BDRQ = 1, DRQ = 1.
(6) 82062 If I bit = 1 then go to (9).
(7) Host: Reads contents of sector buffer.
(8) 82062: Waits for BRDY, then sets INTRQ = 1; END.
(9) 82062: Sets INTRQ = 1.
(10) Host: Reads out contents of buffer; END.

When M = 1 (READ MULTIPLE SECTOR)

(1) Host: Sets up parameters; issues READ SECTOR command.
(2) 82062: Strobes BCR; sets BCS = 0.
(3) 82062: Finds sector specified; transfers data to buffer.
(4) 82062: Decrements SECTOR COUNT register; increments SECTOR NUMBER register.
(5) 82062: Strobes BCR; sets BCS = 1.
(6) 82062: Sets BDRQ = 1, DRQ = 1.
(7) Host: Reads contents of buffer; END.
(8) Buffer: Indicates data has been transferred by activating BRDY.
(9) 82062: When BRDY = 1, if Sector Count = 0, then go to (11).
(10) 82062: Go to (2).
(11) 82062: Set INTRQ = 1.

A flowchart of the READ SECTOR command is shown in Figure 12.

WRITE SECTOR

The WRITE SECTOR command is used to write one or more sectors of data to the disk from the sector buffer. Upon receipt of WRITE SECTOR command, the 82062 WDC checks the CYLINDER NUMBER LOW/HIGH register pair against the internal cylinder position register to see if they are equal. If not, the direction and number of steps calculation is performed and a seek takes place. The WR FAULT and DRDY lines are checked throughout the command.

When the Seek Complete (SC) line is found to be true (with or without an implied seek having occurred), the BDRQ signal is made active and the host proceeds to unload the buffer. When the 82062 senses BRDY high, the ID field with the specified cylinder number, head, and sector size is searched for. Once found, WR GATE is made active and the data is written to the disk. If retries are enabled (T = 0), and if the ID field cannot be found within 8 revolutions, automatic scan ID and seek commands are performed. The ID Not Found error bit is set and the command is terminated if the correct ID field is not found within 8 additional revolutions. If retries are disabled, (T = 1), and if the ID field cannot be found within 2 revolutions, the ID Not Found error bit is set and the command is terminated.

During a WRITE MULTIPLE SECTOR command (M = 1), the SECTOR NUMBER register is decremented and the SECTOR COUNT register is incremented. If the BRDY line is low after the first sector is transferred from the buffer, the 82062 will transfer the next sector. If BRDY is high, the 82062 will set BDRQ and wait for the host processor to place more data in the buffer. In summary then, the WRITE SECTOR operation is as follows:

When M = 0,1 (WRITE SECTOR)

(1) Host: Sets up parameters; issues WRITE SECTOR command.
(2) 82062: Strobes BCR; sets BDRQ = 1, DRQ = 1.
(3) Host: Loads sector buffer with data.
(4) 82062: Waits for BRDY = 1.
(5) 82062: Finds specified ID field; writes sector to disk.
(6) 82062: If M = 0, then set INTRQ = 1; END.
(7) 82062 Increment SECTOR NUMBER register; decrement SECTOR COUNT register.
(8) 82062 If SECTOR = 0, then set INTRQ = 1; END.
(9) 82062 If BRDY = 0, then go to (5).
(10) 82062 Go to (2).

A flowchart of the WRITE SECTOR command is shown in Figure 13.

SCAN ID

The SCAN ID command is used to update the SECTOR/DRIVE/HEAD, SECTOR NUMBER, and CYLINDER NUMBER LOW/HIGH registers. After the command is loaded, the Seek Complete (SC) line is sampled until it is valid. The DRDY and WR FAULT lines are also monitored throughout execution of the command. When the first ID field is
Figure 12A. Read Sector Command Flow

*If T bit of command = 1 then dashed path is taken after 2 index pulses.
Figure 12B. Read Sector Command Flow

*If T bit of command = 1 then dashed path is taken.
**If T bit of command = 1 then test is for 2 index pulses.
Figure 13. Write Sector Command Flow

*If retries disabled then dashed path is taken after 2 index pulses.
found, the ID information is loaded into the SDH, SECTOR NUMBER, and CYLINDER NUMBER registers. The internal cylinder position register is also updated. If a bad block is detected, the BAD BLOCK bit will also be set. The CRC is checked and if an error is found, the 82062 will retry up to 8 revolutions to find an error-free ID field. There is no implied seek with this command and the sector buffer is not disturbed.

A flowchart of the SCAN ID command is shown in Figure 14.

**WRITE FORMAT**

The WRITE FORMAT command is used to format one track using the Task Register File and the sector buffer. During execution of this command, the sector buffer is used for additional parameter information instead of sector data. Shown in Figure 15 is the contents of the sector buffer for a 32 sector track format with an interleave factor of two. Each sector requires a two byte sequence. The first byte designates whether a bad block mark is to be recorded in the sector's ID field. An OOH is normal; an 80H indicates a bad block mark for that sector. In the example of Figure 15, sector 04 will get a bad block mark recorded.

The second byte indicates the logical sector number to be recorded. This allows sectors to be recorded with any interleave factor desired. The remaining memory in the sector buffer may be filled with any value; its only purpose is to generate a BRDY to tell the 82062 to begin formatting the track.

An implied seek is in effect on this command. As for other commands, if the drive number has been changed, an ID field will be scanned for cylinder position information before the implied seek is performed. If no ID field can be read (because the track had been erased or because an incomplete format had been used), an ID Not Found error will result and the WRITE FORMAT command will be aborted. This can be avoided by issuing a RESTORE command before formatting.

The SECTOR COUNT register is used to hold the total number of sectors to be formatted (FFH = 255 sectors), while the SECTOR NUMBER register holds the number of bytes minus three to be used for Gap 1 and Gap 3; for instance, if the SECTOR COUNT register value is 02H and the SECTOR NUMBER register value is 00H, then 2 sectors are written and 3 bytes of 4EH are written for Gap 1 and Gap 3. The data fields are filled with FFH and the CRC is automatically generated and appended. The sector extension bit in the SDH register should not be set. After the last sector is written the track is filled with 4EH.

Figure 14. Scan ID Command Flow
The Gap 3 value is determined by the drive motor speed variation, data sector length, and the interleave factor. The interleave factor is only important when 1:1 interleave is used. The formula for determining the minimum Gap 3 length value is:

\[
\text{Gap 3} = (2 \times M \times S) + K + E
\]

- \(M\) = motor speed variation (e.g., 0.03 for \(\pm 3\%\))
- \(S\) = sector length in bytes
- \(K\) = 25 for interleave factor of 1
- \(K\) = 0 for any other interleave factor
- \(E\) = 7 if the sector is to be extended

Like all commands, a WR FAULT or drive not ready condition will terminate execution of the WRITE FORMAT command. Figure 16 shows the format that the 82062 will write on the disk.

A flowchart of the WRITE FORMAT command is shown in Figure 17.

**Figure 15**

**Figure 16. Track Format**
Figure 17. Write Format Command Flow
ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias .... 0°C to 70°C
Storage Temperature ............... -65°C to +150°C
Voltage on any pin with respect to GND ........... -0.5V to +7V
Power Dissipation .................... 1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS, (TA = 0°C to 70°C; VCC = +5V ± 10%; GND = 0V)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>IIL</td>
<td>Input Leakage Current</td>
<td>10</td>
<td>μA</td>
<td>V_{IN} = V_{CC}</td>
<td></td>
</tr>
<tr>
<td>IOFL</td>
<td>Output Leakage Current</td>
<td>10</td>
<td>μA</td>
<td>V_{OUT} = V_{CC}</td>
<td></td>
</tr>
<tr>
<td>V_H</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>V</td>
<td>I_OH = 100μA</td>
<td></td>
</tr>
<tr>
<td>V_IL</td>
<td>Input Low Voltage</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_OH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_OL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_CC</td>
<td>Supply Current</td>
<td>250</td>
<td>mA</td>
<td>All Outputs Open</td>
<td></td>
</tr>
<tr>
<td>C_IN</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td>f_c = 1 MHz</td>
<td></td>
</tr>
<tr>
<td>C_V/O</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td>Unmeasured pins returned to GND</td>
<td></td>
</tr>
<tr>
<td>V_H</td>
<td>Input High Voltage</td>
<td>4.6</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_IL</td>
<td>Input Low Voltage</td>
<td>0.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRS</td>
<td>Rise Time</td>
<td>30</td>
<td>ns</td>
<td>10% to 90% points</td>
<td></td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS (TA = 0°C to 70°C; VCC = +5V ± 10%; GND = 0V)

HOST READ TIMING

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Address Stable Before RD↓</td>
<td>100</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Data Delay From RD↓</td>
<td>375</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>RD Pulse Width</td>
<td>0.4</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RD to Data Floating</td>
<td>20</td>
<td>200</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Address Hold Time after RD↓</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Read Recovery Time</td>
<td>300</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>CS Stable before RD</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
HOST WRITE TIMING

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>Address Stable Before WR</td>
<td>0</td>
<td>10</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>CS Stable Before WR</td>
<td>0</td>
<td>10</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Data Setup Time Before WR</td>
<td>0.2</td>
<td>10</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>WR Pulse Width</td>
<td>0.2</td>
<td>10</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Data Hold Time After WR</td>
<td>10</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>Address Hold Time After WR</td>
<td>30</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>CS Hold Time After WR</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Write Recovery Time</td>
<td>1.0</td>
<td></td>
<td>μs</td>
<td></td>
</tr>
</tbody>
</table>

BUFFER READ TIMING (WRITE SECTOR COMMAND)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>RD Float to RD Valid</td>
<td>15</td>
<td>100</td>
<td></td>
<td>ns</td>
<td>C_L = 50pF</td>
</tr>
<tr>
<td>17</td>
<td>RD Output Pulse Width</td>
<td>300</td>
<td>400</td>
<td>500</td>
<td>ns</td>
<td>See Note 3</td>
</tr>
<tr>
<td>18</td>
<td>Data Setup to RD</td>
<td>140</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>Data Hold from RD</td>
<td>0</td>
<td>1.6</td>
<td>2.0</td>
<td>μs</td>
<td>See Note 1</td>
</tr>
<tr>
<td>20</td>
<td>RD Repetition Rate</td>
<td>1.2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>RD Float from BCS</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
<td>C_L = 50pF</td>
</tr>
</tbody>
</table>
BUFFER WRITE TIMING (READ SECTOR COMMAND)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>22</td>
<td>WR Float to WR Valid</td>
<td>15</td>
<td></td>
<td>100</td>
<td>ns</td>
<td>C_L = 50pF</td>
</tr>
<tr>
<td>23</td>
<td>WR Output Pulse Width</td>
<td>300</td>
<td>400</td>
<td>500</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>Data Valid from WR</td>
<td></td>
<td></td>
<td>110</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>Data Hold from WR</td>
<td>60</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>WR Repetition Rate</td>
<td>1.2</td>
<td>1.6</td>
<td>2.0</td>
<td>µs</td>
<td>See Note 1</td>
</tr>
<tr>
<td>27</td>
<td>WR Float from BCR</td>
<td>15</td>
<td></td>
<td>100</td>
<td>ns</td>
<td>C_L = 50pF</td>
</tr>
</tbody>
</table>

MISCELLANEOUS TIMING

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>BDRQ Reset from BRDY</td>
<td>40</td>
<td></td>
<td>200</td>
<td>ns</td>
<td>See Note 4</td>
</tr>
<tr>
<td>29</td>
<td>BRDY Pulse Width</td>
<td></td>
<td></td>
<td>800</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>BCR Pulse Width</td>
<td>1.4</td>
<td>1.6</td>
<td>1.8</td>
<td>µs</td>
<td>See Note 1</td>
</tr>
<tr>
<td>31</td>
<td>STEP Pulse Width</td>
<td>8.3</td>
<td></td>
<td>8.7</td>
<td>µs</td>
<td>See Note 1</td>
</tr>
<tr>
<td>32</td>
<td>INDEX Pulse Width</td>
<td>5000</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>RESET Pulse Width</td>
<td>24</td>
<td></td>
<td></td>
<td>WR CLK See Note 2</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>RESET! to BCR</td>
<td>1.6</td>
<td>3.2</td>
<td>6.4</td>
<td>µs</td>
<td>See Note 1</td>
</tr>
<tr>
<td>35</td>
<td>RESET! to WR, CSI</td>
<td>6.4</td>
<td></td>
<td></td>
<td>µs</td>
<td>See Note 1</td>
</tr>
<tr>
<td>36</td>
<td>WR CLOCK Frequency</td>
<td>0.25</td>
<td>5.0</td>
<td>5.25</td>
<td>MHz</td>
<td>50% Duty Cycle</td>
</tr>
<tr>
<td>37</td>
<td>RD CLOCK Frequency</td>
<td>0.25</td>
<td>5.0</td>
<td>5.25</td>
<td>MHz</td>
<td>50% Duty Cycle</td>
</tr>
</tbody>
</table>
READ DATA TIMING

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>38</td>
<td>RD CLOCK Pulse Width</td>
<td>95</td>
<td></td>
<td>2000</td>
<td>ns</td>
<td>50% Duty Cycle</td>
</tr>
<tr>
<td>39</td>
<td>RD DATA after RD CLOCK</td>
<td>0</td>
<td></td>
<td>T38/2</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>RD DATA before RD CLOCK</td>
<td>20</td>
<td></td>
<td>T38/2</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>RD DATA Pulse Width</td>
<td>40</td>
<td></td>
<td>T38</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>DRUN Pulse Width</td>
<td>30</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

WRITE DATA TIMING

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNIT</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>43</td>
<td>WR CLOCK Pulse Width</td>
<td>95</td>
<td></td>
<td>2000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>Propogation Delay</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>WR CLOCK to WR DATA</td>
<td>10</td>
<td></td>
<td>65</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>WR CLOCK to EARLY/LATE</td>
<td>10</td>
<td></td>
<td>65</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>WR CLOCK to EARLY/LATE</td>
<td>10</td>
<td></td>
<td>65</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
AC TESTING: INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC 1, AND 0.45V FOR A LOGIC 0. TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC 1, AND 0.8V FOR A LOGIC 0.

NOTES:
1. Based on WR CLOCK = 5.0 MHz.
2. 24 WR CLOCK periods = 4.8 μs at 5.0 MHz.
3. 2 WR CLOCK periods ± 100 ns.
4. BRDY must be 4 μs or a spurious BDRQ pulse may exist for up to 4 μs after the rising edge of BRDY.
5. WR CLOCK Frequency = RD CLOCK Frequency ± 15%.
6. 2 WR CLOCK periods ± 50 ns.

DEVICE UNDER TEST

C_L=50pF

C_L INCLUDES JIG CAPACITANCE
CHAPTER 1
INTRODUCTION

Accompanying the introduction of microprocessors such as the 8080, 8085, 8088, and 8086 there has been a rapid proliferation of intelligent peripheral devices. These special purpose peripherals extend CPU performance and flexibility in a number of important ways.

Table 1-1. Intelligent Peripheral Devices

<table>
<thead>
<tr>
<th>Device</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>8255 (GPIO)</td>
<td>Programmable Peripheral Interface</td>
</tr>
<tr>
<td>8251A (USART)</td>
<td>Programmable Communication Interface</td>
</tr>
<tr>
<td>8253 (TIMER)</td>
<td>Programmable Interval Timer</td>
</tr>
<tr>
<td>8257 (DMA)</td>
<td>Programmable DMA Controller</td>
</tr>
<tr>
<td>8259</td>
<td>Programmable Interrupt Controller</td>
</tr>
<tr>
<td>8271 (SDFDC), 8272 (DDFDC)</td>
<td>Programmable Floppy Disk Controllers</td>
</tr>
<tr>
<td>8273 (SDLC)</td>
<td>Programmable Synchronous Data Link Controller</td>
</tr>
<tr>
<td>8274</td>
<td>Programmable Multiprotocol-Serial Communications Controller</td>
</tr>
<tr>
<td>8275/8276 (CRT)</td>
<td>Programmable CRT Controllers</td>
</tr>
<tr>
<td>8279 (PKD)</td>
<td>Programmable Keyboard/Display Controller</td>
</tr>
<tr>
<td>8291A, 8292, 8293</td>
<td>Programmable GPIB System Talker, Listener, Controller</td>
</tr>
</tbody>
</table>

Intelligent devices like the 8272 floppy disk controller and 8273 synchronous data link controller (see Table 1-1) can preprocess serial data and perform control tasks which off-load the main system processor. Higher overall system throughput is achieved and software complexity is greatly reduced. The intelligent peripheral chips simplify master processor control tasks by performing many functions externally in peripheral hardware rather than internally in main processor software.

Intelligent peripherals also provide system flexibility. They contain on-chip mode registers which are programmed by the master processor during system initialization. These control registers allow the peripheral to be configured into many different operation modes. The user-defined program for the peripheral is stored in main system memory and is transferred to the peripheral’s registers whenever a mode change is required. Of course, this type of flexibility requires software overhead in the master system which tends to limit the benefit derived from the peripheral chip.

In the past, intelligent peripherals were designed to handle very specialized tasks. Separate chips were designed for communication disciplines, parallel I/O, keyboard encoding, interval timing, CRT control, etc. Yet, in spite of the large number of devices available and the increased flexibility built into these chips, there is still a large number of microcomputer peripheral control tasks which are not satisfied.

With the introduction of the Universal Peripheral Interface (UPI) microcomputer, Intel has taken the intelligent peripheral concept a step further by providing an intelligent controller that is fully user programmable. It is a complete single-chip microcomputer which can connect directly to a master processor data bus. It has the same advantages of intelligence and flexibility which previous peripheral chips offered. In addition, the UPI is user-programmable: it has 1K bytes of ROM or EPROM memory for program storage plus 64 bytes of RAM memory for data storage or initialization from the master processor. The UPI device allows a designer to fully specify his control algorithm in the peripheral without relying on the master processor. Devices like printer controllers and keyboard scanners can be completely self-contained, relying on the master processor only for data transfer.

The UPI family currently consists of five components:

- 8741A microcomputer with 1K EPROM memory
- 8041AH microcomputer with 1K ROM memory
- 8042 microcomputer with 2K ROM memory
- 8243 I/O expander device
- 8742 microcomputer with 2K EPROM memory

The 8741A, 8041AH, 8742 and 8042 single chip microcomputers are functionally equivalent except for the type and amount of program memory available with each. These devices have the following main features:

- 8-bit CPU
- 8-bit data bus interface registers
- 1K by 8 bit ROM or EPROM memory (2K for 8042/8742)
- 64 by 8 bit RAM memory (128 bytes for 8042/8742)
- Interval timer/event counter
- Two 8-bit TTL compatible I/O ports
- Resident clock oscillator
- 12 MHZ operation, 1.25 μsec instruction cycle for 8041AH, 8742, 8042

6-598
HMOS processing has been applied to the UPI family to allow for additional performance and memory capability while reducing costs. The 8041AH, 8741A, 8042, 8742 are all pin and software compatible. This allows growth in present designs to incorporate new features and add additional performance. For new designs, the additional memory and performance of the 8042/8742 extends the UPI 'grow your own solution' concept to more complex motor control tasks, 80-column printers and process control applications as examples.

The 8243 device is an I/O multiplexer which allows expansion of I/O to over 100 lines (if seven devices are used). All three parts are fabricated with N-channel MOS technology and require a single, 5V supply for operation.

**INTERFACE REGISTERS FOR MULTI-PROCESSOR CONFIGURATIONS**

In the normal configuration, the 8041AH/8741A, 8042/8742 interfaces to the system bus, just like any intelligent peripheral device (see Figure 1-1). The host processor and the 8041AH/8741A, 8042/8742 form a loosely coupled multi-processor system, that is, communications between the two processors are direct. Common resources are three addressable registers located physically on the 8041AH/8741A, 8042/8742. These registers are the Data Bus Buffer Input (DBBIN), Data Bus Buffer Output (DBBOUT), and Status (STATUS) registers. The host processor may read data from DBBOUT or write commands and data into DBBIN. The status of DBBOUT and DBBIN plus user-defined status is supplied in STATUS. The host may read STATUS at any time. An interrupt to the UPI processor is automatically generated (if enabled) when DBBIN is loaded.

Because the UPI contains a complete microcomputer with program memory, data memory, and CPU it can function as a "Universal" controller. A designer can program the UPI to control printers, tape transports, or multiple serial communication channels. The UPI can also handle off-line arithmetic processing, or any number of other low speed control tasks.
POWERFUL 8-BIT PROCESSOR

The UPI contains a powerful, 8-bit CPU with as fast as 1.25 μsec cycle time and two single-level interrupts. Its instruction set includes over 90 instructions for easy software development. Most instructions are single byte and single cycle and none are more than two bytes long. The instruction set is optimized for bit manipulation and I/O operations. Special instructions are included to allow binary or BCD arithmetic operations, table lookup routines, loop counters, and N-way branch routines.

SPECIAL INSTRUCTION SET FEATURES

- For Loop Counters:
  - Decrement Register and Jump if not zero.
- For Bit Manipulation:
  - AND to A (immediate data or Register)
  - OR to A (immediate data or Register)
  - XOR to A (immediate data or Register)
  - AND to Output Ports (Accumulator)
  - OR to Output Ports (Accumulator)
  - Jump Conditionally on any bit in A
- For BCD Arithmetic:
  - Decimal Adjust A
  - Swap 4-bit Nibbles of A
  - Exchange lower nibbles of A and Register
  - Rotate A left or right with or without Carry
- For Lookup Tables:
  - Load A from Page of ROM (Address in A)
  - Load A from Current Page of ROM (Address in A)

Features for Peripheral Control

The UPI 8-bit interval timer/event counter can be used to generate complex timing sequences for control applications or it can count external events such as switch closures and position encoder pulses. Software timing loops can be simplified or eliminated by the interval timer. If enabled, an interrupt to the CPU will occur when the timer overflows.

The UPI I/O complement contains two TTL-compatible 8-bit bidirectional I/O ports and two general-purpose test inputs. Each of the 16 port lines can individually function as either input or output under software control. Four of the port lines can also function as an interface for the 8243 I/O expander which provides four additional 4-bit ports that are directly addressable by UPI software. The 8243 expander allows low cost I/O expansion for large control applications while maintaining easy and efficient software port addressing.

![Figure 1-4. 8243 I/O Expander Interface](image-url)
On-Chip Memory

The UPI's 64 (128) bytes of data memory include dual working register banks and an 8-level program counter stack. Switching between the register banks allows fast response to interrupts. The stack is used to store return addresses and processor status upon entering a subroutine.

The UPI program memory is available in two types to allow flexibility in moving from design to prototype to production with the same PC layout. The 8741A, 8742 device with EPROM memory is very economical for initial system design and development. Its program memory can be electrically programmed using the Intel Universal PROM Programmer. When changes are needed, the entire program can be erased using UV lamp and reprogrammed in about 20 minutes. This means the 8741A/8742 can be used as a single chip "breadboard" for very complex interface and control problems. After the 8741A/8742 is programmed it can be tested in the actual production level PC board and the actual functional environment.

Changes required during system debugging can be made in the 8741A/8742 program much more easily than they could be made in a random logic design. The system configuration and PC layout can remain fixed during the development process and the turn around time between changes can be reduced to a minimum.

At any point during the development cycle, the 8741A/8742 EPROM part can be replaced with the low cost 8041AH, 8042 respectively with factory mask programmed memory. The transition from system development to mass production is made smoothly because the 8741A and 8041AH, 8742 and 8042 parts are completely pin compatible. 8742s or 8042s can be used in an 8041AH/8741 socket. This feature allows extensive testing with the EPROM part, even into initial shipments to customers. Yet, the transition to low-cost ROM is simplified to the point of being merely a package substitution.

PREPROGRAMMED UPI's

The 8292, 8294, and 8295 are 8041A's that are programmed by Intel and sold as standard peripherals. The 8292 is a GPIB controller, part of a three chip GPIB system. The 8294 is a Data Encryption Unit that implements the National Bureau of Standards data encryption algorithm. The 8295 is a dot matrix printer controller designed especially for the LRC 7040 series dot matrix impact printers. These parts illustrate the great flexibility offered by the UPI family.

DEVELOPMENT SUPPORT

The UPI microcomputer is fully supported by Intel with development tools like the UPP PROM programmer already mentioned. An ICE-41A in-circuit emulator is also available to allow UPI software and hardware to be developed easily and quickly. The combination of device features and Intel development support make the UPI an ideal component for low-speed peripheral control applications.

UPI DEVELOPMENT SUPPORT

- 8048/8041AH/8042 Assembler
- Universal PROM Programmer UPP Series
- ICE-41A Module
- MULTI-ICE
- Insite User's Library
- Application Engineers
- Training Courses
CHAPTER 2
FUNCTIONAL DESCRIPTION

The UPI-41AH, 42 microcomputer is an intelligent peripheral controller designed to operate in iAPX-86, 88, MCS-85, MCS-80, MCS-51 and MCS-48 systems. The UPI's architecture, illustrated in Figure 2-1, is based on a low cost, single-chip microcomputer with program memory, data memory, CPU, I/O, event timer and clock oscillator in a single 40-pin package. Special interface registers are included which enable the UPI to function as a peripheral to an 8-bit master processor.

This chapter provides a basic description of the UPI microcomputer and its system interface registers. Unless otherwise noted the descriptions in this section apply to both the 8741A, 8742 (with UV erasable program memory) and the 8041AH, 8042 (with factory mask programmed memory). These two devices are so similar that they can be considered identical under most circumstances. All functions described in this chapter apply to the 8041AH, 8042, and 8741A, 8742.

PIN DESCRIPTION

The 8041AH/8741A, 8042/8742 are packaged in 40-pin Dual In-Line (DIP) packages. The pin configuration for both devices is shown in Figure 2-2. Figure 2-3 illustrates the UPI Logic Symbol.

Figure 2-1. UPI-41AH, 42 Single Chip Microcomputer
The following section summarizes the functions of each UPI-41A pin. NOTE that several pins have two or more functions which are described in separate paragraphs.

Table 2-1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0-D7 (BUS)</td>
<td>12-19</td>
<td>I/O</td>
<td><strong>Data Bus:</strong> Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41AH, 42 microcomputer to an 8-bit master system data bus.</td>
</tr>
<tr>
<td>P10-P17</td>
<td>27-34</td>
<td>I/O</td>
<td><strong>PORT 1:</strong> 8-bit, PORT 1 quasi-bidirectional I/O lines.</td>
</tr>
<tr>
<td>P20-P27</td>
<td>21-24 35-38</td>
<td>I/O</td>
<td><strong>PORT 2:</strong> 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P24-P27) can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P24 as Output Buffer Full (OBF) interrupt, P25 as Input Buffer Full (IBF) interrupt, P26 as DMA Request (DRQ), and P27 as DMA ACKnowledge (DACK).</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td><strong>Write:</strong> I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.</td>
</tr>
<tr>
<td>RD</td>
<td>8</td>
<td>I</td>
<td><strong>Read:</strong> I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>I</td>
<td><strong>Chip Select:</strong> Chip select input used to select one UPI-41AH, 42 microcomputer out of several connected to a common data bus.</td>
</tr>
<tr>
<td>A0</td>
<td>9</td>
<td>I</td>
<td><strong>Command/Data Select:</strong> Address input used by the master processor to indicate whether byte transfer is data (A0=0) or command (A0=1).</td>
</tr>
<tr>
<td>TEST 0, TEST 1</td>
<td>1 39</td>
<td>I</td>
<td><strong>Test Inputs:</strong> Input pins which can be directly tested using conditional branch instructions.</td>
</tr>
</tbody>
</table>

**Frequency Reference:** TEST 1 (T1) also functions as the event timer input (under software control). TEST 0 (T0) is used during PROM programming and verification in the 8741A, 8742.
### Table 2-1. Pin Description (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>XTAL 1, XTAL 2</td>
<td>2, 3</td>
<td>I</td>
<td><strong>Inputs:</strong> Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.</td>
</tr>
<tr>
<td>SYNC</td>
<td>11</td>
<td>O</td>
<td><strong>Output Clock:</strong> Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.</td>
</tr>
<tr>
<td>EA</td>
<td>7</td>
<td>I</td>
<td><strong>External Access:</strong> External access input which allows emulation, testing and PROM/ROM verification.</td>
</tr>
<tr>
<td>PROG</td>
<td>25</td>
<td>I/O</td>
<td><strong>Program:</strong> Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243.</td>
</tr>
<tr>
<td>RESET</td>
<td>4</td>
<td>I</td>
<td><strong>Reset:</strong> Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during PROM programming and verification.</td>
</tr>
<tr>
<td>SS</td>
<td>5</td>
<td>I</td>
<td><strong>Single Step:</strong> Single step input used in conjunction with the SYNC output to step the program through each instruction.</td>
</tr>
<tr>
<td>VCC</td>
<td>40</td>
<td></td>
<td><strong>Power:</strong> +5V main power supply pin.</td>
</tr>
<tr>
<td>VDD</td>
<td>26</td>
<td></td>
<td><strong>Power:</strong> +5V during normal operation. +25V during programming operation, +21V for programming 8742. Low power standby pin in ROM version.</td>
</tr>
<tr>
<td>VSS</td>
<td>20</td>
<td></td>
<td><strong>Ground:</strong> Circuit ground potential.</td>
</tr>
</tbody>
</table>

The following sections provide a detailed functional description of the UPI microcomputer. Figure 2-4 illustrates the functional blocks within the UPI device.

![Figure 2-4. UPI-41AH, 42™ Block Diagram](image-url)
FUNCTIONAL DESCRIPTION

CPU SECTION
The CPU section of the UPI-41AH, 42 microcomputer performs basic data manipulations and controls data flow throughout the single chip computer via the internal 8-bit data bus. The CPU section includes the following functional blocks shown in Figure 2-4:

- Arithmetic Logic Unit (ALU)
- Instruction Decoder
- Accumulator
- Flags

Arithmetic Logic Units (ALU)
The ALU is capable of performing the following operations:

- ADD with or without carry
- AND, OR, and EXCLUSIVE OR
- Increment, Decrement
- Bit complement
- Rotate left or right
- Swap
- BCD decimal adjust

In a typical operation data from the accumulator is combined in the ALU with data from some other source on the UPI-41AH, 42 internal bus (such as a register or an I/O port). The result of an ALU operation can be transferred to the internal bus or back to the accumulator.

If an operation such as an ADD or ROTATE requires more than 8 bits, the CARRY flag is used as an indicator. Likewise, during decimal adjust and other BCD operations the AUXILIARY CARRY flag can be set and acted upon. These flags are part of the Program Status Word (PSW).

Instruction Decoder
During an instruction fetch, the operation code (opcode) portion of each program instruction is stored and decoded by the instruction decoder. The decoder generates outputs used along with various timing signals to control the functions performed in the ALU. Also, the instruction decoder controls the source and destination of ALU data.

Accumulator
The accumulator is the single most important register in the processor. It is the primary source of data to the ALU and is often the destination for results as well. Data to and from the I/O ports and memory normally passes through the accumulator.

PROGRAM MEMORY
The UPI-41AH, 42 microcomputer has 1024, 2048 8-bit words of resident, read-only memory for program storage. Each of these memory locations is directly addressable by a 10-bit program counter. Depending on the type of application and the number of program changes anticipated, two types of program memory are available:

- 8041AH, 8042 with mask programmed ROM Memory
- 8741A, 8742 with electrically programmable EPROM Memory

The 8041AH and 8741A, 8042 and 8742 are functionally identical parts and are completely pin compatible. The 8742 and 8042 can be used in 8041AH, 8741A sockets. The 8041AH, 8042 has ROM memory which is mask programmed to user specification during fabrication. The 8741A/8742 are electrically programmed by the user using the Universal PROM Programmer (UPP series) with a UPP-848 or UPP-549 Personality Card. It can be erased using ultraviolet light and reprogrammed at any time.

A program memory map is illustrated in Figure 2-5. Memory is divided into 256 location ‘pages’ and three locations are reserved for special use:

![Figure 2-5. Program Memory Map]

INTERRUPT VECTORS
1) Location 0
Following a RESET input to the processor, the next instruction is automatically fetched from location 0.
2) Location 3
An interrupt generated by an Input Buffer Full (IBF) condition (when the IBF interrupt is enabled) causes the next instruction to be fetched from location 3.

3) Location 7
A timer overflow interrupt (when enabled) will cause the next instruction to be fetched from location 7.

Following a system "RESET", program execution begins at location 0. Instructions in program memory are normally executed sequentially. Program control can be transferred out of the main line of code by an input buffer full (IBF) interrupt or a timer interrupt, or when a jump or call instruction is encountered. An IBF interrupt (if enabled) will automatically transfer control to location 3 while a timer interrupt will transfer control to location 7.

All conditional JUMP instructions and the indirect JUMP instruction are limited in range to the current 256-location page (that is, they alter PC bits 0–7 only). If a conditional JUMP or indirect JUMP begins in location 255 of a page, it must reference a destination on the following page.

Program memory can be used to store constants as well as program instructions. The UPI-41AH, 42 instruction set contains an instruction (MOVP3) designed specifically for efficient transfer of look-up table information from page 3 of memory.

DATA MEMORY
The UPI-41AH, 42 universal peripheral interface has 64,128 8-bit words of random access data memory. This memory contains two working register banks, an 8-level program counter stack and a scratch pad memory, as shown in Figure 2-6. The amount of scratch pad memory available is variable depending on the number of addresses nested in the stack and the number of working registers being used.

Addressing Data Memory
The first eight locations in RAM are designated as working registers R0–R7. These locations (or registers) can be addressed directly by specifying a register number in the instruction. Since these locations are easily addressed, they are generally used to store frequently accessed intermediate results. Other locations in data memory are addressed indirectly by using R0 or R1 to specify the desired address. Since all RAM locations (including the eight working registers) can be addressed by 6 bits, the two most significant bits (6 and 7) of the addressing registers are ignored.

Working Registers
Dual banks of eight working registers are included in the UPI-41AH, 42 data memory. Locations 0–7 make up register bank 0 and locations 24–31 form register bank 1. A "RESET" signal, automatically selects register bank 0. When bank 0 is selected, references to R0–R7 in UPI-41AH, 42 instructions operate on locations 0–7 in data memory. A "select register bank" instruction is used to select between the banks during program execution. If the instruction SEL RB1 (Select Register Bank 1) is executed, then program references to R0–R7 will operate on locations 24–31. As stated previously, registers 0 and 1 in the active register bank are used as indirect address registers for all locations in data memory.

Register bank 1 is normally reserved for handling interrupt service routines, thereby preserving the contents of the main program registers. The SEL RB1 instruction can be issued at the beginning of an interrupt service routine. Then, upon return to the main program, an RETR (return & restore status) instruction will automatically restore the previously selected bank. During interrupt processing, registers in bank 0 can be accessed indirectly using R0' and R1'.

If register bank 1 is not used, registers 24–31 can still serve as additional scratch pad memory.
FUNCTIONAL DESCRIPTION

Program Counter Stack

RAM locations 8–23 are used as an 8-level program counter stack. When program control is temporarily passed from the main program to a subroutine or interrupt service routine, the 10-bit program counter and bits 4–7 of the program status word (PSW) are stored in two stack locations. When control is returned to the main program via an RETR instruction, the program counter and PSW bits 4–7 are restored. Returning via an RET instruction does not restore the PSW bits, however. The program counter stack is addressed by three stack pointer bits in the PSW (bits 0–2). Operation of the program counter stack and the program status word is explained in detail in the following sections.

The stack allows up to eight levels of subroutine 'nesting'; that is, a subroutine may call a second subroutine, which may call a third, etc., up to eight levels. Unused stack locations can be used as scratch pad memory. Each unused level of subroutine nesting provides two additional RAM locations for general use.

The following sections provide a detailed description of the Program Counter Stack and the Program Status Word.

PROGRAM COUNTER

The UPI-41AH, 42 microcomputer has a 10-bit program counter (PC) which can directly address any of the 1024 locations in program memory. The program counter always contains the address of the next instruction to be executed and is normally incremented sequentially for each instruction to be executed when each instruction fetches occurs.

When control is temporarily passed from the main program to a subroutine or an interrupt routine, however, the PC contents must be altered to point to the address of the desired routine. The stack is used to save the current PC contents so that, at the end of the routine, main program execution can continue. The program counter is initialized to zero by a RESET signal.

PROGRAM COUNTER STACK

The Program Counter Stack is composed of 16 locations in Data Memory as illustrated in Figure 2-7. These RAM locations (8 through 23) are used to store the 10-bit program counter and 4 bits of the program status word.

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the program counter stack.

A 3-bit Stack Pointer which is part of the Program Status Word (PSW) determines the stack pair to be used at a given time. The stack pointer is initialized by a RESET signal to 00H which corresponds to RAM locations 8 and 9.

The first call or interrupt results in the program counter and PSW contents being transferred to RAM locations 8 and 9 in the format shown in Figure 2-7. The stack pointer is automatically incremented by 1 to point to locations 10 and 11 in anticipation of another CALL.

Nesting of subroutines within subroutines can continue up to 8 levels without overflowing the stack. If overflow does occur the deepest address stored (locations 8 and 9) will be overwritten and lost since the stack pointer overflows from 07H to 00H. Likewise, the stack pointer will underflow from 00H to 07H.

The end of a subroutine is signaled by a return instruction, either RET or RETR. Each instruction will automatically decrement the Stack Pointer and transfer the contents of the proper RAM register pair to the Program Counter.

PROGRAM STATUS WORD

The 8-bit program status word illustrated in Figure 2-8 is used to store general information about program execution. In addition to the 3-bit Stack Pointer, the PSW contains the 4-bit Stack Pointer and the 4-bit Program Status Word (PSW) for each level of subroutine nesting.
FUNCTIONAL DESCRIPTION

![Program Status Word](image)

Figure 2-8. Program Status Word

Pointer discussed previously, the PSW includes the following flags:
- CY - Carry
- AC - Auxiliary Carry
- F0 - Flag 0
- BS - Register Bank Select

The Program Status Word (PSW) is actually a collection of flip-flops located throughout the machine which are read or written as a whole. The PSW can be loaded to or from the accumulator by the MOV A, PSW or MOV PSW,A instructions. The ability to write directly to the PSW allows easy restoration of machine status after a power-down sequence.

The upper 4 bits of the PSW (bits 4, 5, 6, and 7) are stored in the PC Stack with every subroutine CALL or interrupt vector. Restoring the bits on a return is optional. The bits are restored if an RETR instruction is executed, but not if an RET is executed.

PSW bit definitions are as follows:
- Bits 0–2  Stack Pointer Bits S0, S1, S2
- Bit 3     Not Used
- Bit 4     Working Register Bank
  0 = Bank 0
  1 = Bank 1
- Bit 5     Flag 0 bit (F0)
  This is a general purpose flag which can be cleared or complemented and tested with conditional jump instructions. It may be used during data transfer to an external processor.

- Bit 6     Auxiliary Carry (AC)
  The flag status is determined by an ADD instruction and is used by the Decimal Adjustment instruction DAA.

- Bit 7     Carry (CY)
  The flag indicates that a previous operation resulted in overflow of the accumulator.

CONDITIONAL BRANCH LOGIC

Conditional Branch Logic in the UPI-41AH, 42 allows the status of various processor flags, inputs, and other hardware functions to directly affect program execution. The status is sampled in state 3 of the first cycle.

Table 2-2 lists the internal conditions which are testable and indicates the condition which will cause a jump. In all cases, the destination address must be within the page of program memory (256 locations) in which the jump instruction occurs.

OSCILLATOR AND TIMING CIRCITS

The 8041A's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 2-9. Figure 2-10 shows instruction cycle timing.

Table 2-2. Conditional Branch Instructions

<table>
<thead>
<tr>
<th>Device</th>
<th>Instruction Mnemonic</th>
<th>Jump Condition Jump if:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Accumulator</td>
<td>JZ</td>
<td>addr</td>
</tr>
<tr>
<td>Accumulator bit</td>
<td>JNZ</td>
<td>addr</td>
</tr>
<tr>
<td>Carry flag</td>
<td>JC</td>
<td>addr</td>
</tr>
<tr>
<td>User flag</td>
<td>JNC</td>
<td>addr</td>
</tr>
<tr>
<td>Timer flag</td>
<td>JFO</td>
<td>addr</td>
</tr>
<tr>
<td>Test Input 0</td>
<td>JTP</td>
<td>addr</td>
</tr>
<tr>
<td>Test Input 1</td>
<td>JTO</td>
<td>addr</td>
</tr>
<tr>
<td>Input Buffer flag</td>
<td>JNIBF</td>
<td>addr</td>
</tr>
<tr>
<td>Output Buffer flag</td>
<td>JOBF</td>
<td>addr</td>
</tr>
</tbody>
</table>

|                      |                      | All bits zero            |
|                      |                      | Any bit not zero         |
|                      |                      | Bit \( b^* = 1 \)        |
|                      |                      | \( F_0 \) flag = 1      |
|                      |                      | \( F_1 \) flag = 1      |
|                      |                      | \( T_0 \) = 1           |
|                      |                      | \( T_0 = 0 \)           |
|                      |                      | \( T_1 = 1 \)           |
|                      |                      | \( T_1 = 0 \)           |
|                      |                      | IBF flag = 0            |
|                      |                      | OBF flag = 1            |
FUNCTIONAL DESCRIPTION

Oscillator
The on-board oscillator is a series resonant circuit with a frequency range of 1 to 12 (8041AH-2/8042/8742) MHz. Pins XTAL 1 and XTAL 2 are input and output (respectively) of a high gain amplifier stage. A crystal or inductor and capacitor connected between XTAL 1 and XTAL 2 provide the feedback and proper phase shift for oscillation. Recommended connections for crystal or L-C are shown in Figure 2-11.

Table 2-3. Instruction Timing Diagram

<table>
<thead>
<tr>
<th>INSTRUCTION</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV  A, Pp</td>
<td>Read</td>
<td>Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>Read Port</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>OUT  Pp, A</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>Output To Port</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>ANLD Pp, A</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>Read Port</td>
<td>Fetch Immediate Data</td>
<td>Increment Program Counter</td>
<td>Output To Port</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>ORLD Pp, A</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>Read Port</td>
<td>Fetch Immediate Data</td>
<td>Increment Program Counter</td>
<td>Output To Port</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>MOVTP, Pp</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Output Opcode/Address</td>
<td>Increment Timer</td>
<td>—</td>
<td>Read P2 Lower</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>ANLD Pp, A</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Output Opcode/Address</td>
<td>Increment Timer</td>
<td>Output Data To P2 Lower</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>J (Conditional)</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Sample Condition</td>
<td>Increment Timer</td>
<td>—</td>
<td>Fetch Immediate Data</td>
<td>Update Program Counter</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>IN  A, DBB</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>OUT  DBB, A</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>Output To Port</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>STRT T</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>Start Counter</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>STOP  T CNT</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>Stop Counter</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>EN</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>Enable Interrupt</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>DIS</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>Disable Interrupt</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>EN DMA</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>DMA Enabled DRQ Cleared</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>EN FLAGS</td>
<td>Fetch</td>
<td>Instruction Program Counter</td>
<td>Increment Timer</td>
<td>—</td>
<td>Output Enabled</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td></td>
</tr>
</tbody>
</table>

State Counter
The output of the oscillator is divided by 3 in the state counter to generate a signal which defines the state times of the machine.

Each instruction cycle consists of five states as illustrated in Figure 2-10 and Table 2-3. The overlap of address and execution operations illustrated in Figure 2-10 allows fast instruction execution.
FUNCTIONAL DESCRIPTION

Cycle Counter
The output of the state counter is divided by 5 in the cycle counter to generate a signal which defines a machine cycle. This signal is called SYNC and is available continuously on the SYNC output pin. It can be used to synchronize external circuitry or as a general purpose clock output. It is also used for synchronizing single-step.

Frequency Reference
The external crystal provides high speed and accurate timing generation. A crystal frequency of 5.9904 MHz is useful for generation of standard communication frequencies by the 8041AH, 8042A, 8042 or 8042. However, if an accurate frequency reference and maximum processor speed are not required, an inductor and capacitor may be used in place of the crystal as shown in Figure 2-11.

A recommended range of inductance and capacitance combinations is given below:
- \( L = 130 \, \mu H \) corresponds to 3 MHz
- \( L = 45 \, \mu H \) corresponds to 5 MHz

An external clock signal can also be used as a frequency reference to the 8741AH, 8741A, 8742 or 8042; however, the levels are not TTL compatible. The signal must be in the 1–12 MHz frequency range and must be connected to pins XTAL 1 and XTAL 2 by buffers with a suitable pull-up resistor to guarantee that a logic “1” is above 3.8 volts. The recommended connection is shown in Figure 2-12.

INTERVAL TIMER/EVENT COUNTER
The 8041AH, 8042 has a resident 8-bit timer/counter which has several software selectable modes of operation. As an interval timer, it can generate accurate delays from 80 microseconds to 20.48 milliseconds without placing undue burden on the processor. In the counter mode, external events such as switch closures or tachometer pulses can be counted and used to direct program flow.

Timer Configuration
Figure 2-13 illustrates the basic timer/counter configuration. An 8-bit register is used to count pulses from either the internal clock and prescaler or from an external source. The counter is presettable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice-versa (i.e. MOV T, A and MOV A, T). The counter is stopped by a RESET or STOP TCNT instruction and remains stopped until restarted either as a timer (START T instruction) or as a counter (START CNT instruction). Once started, the counter will increment to its maximum count (FFH) and overflow to zero continuing its count until stopped by a STOP TCNT instruction or RESET.

The increment from maximum count to zero (overflow) results in setting the Timer Flag (TF) and generating an interrupt request. The state of the overflow flag is testable with the conditional jump
FUNCTIONAL DESCRIPTION

Figure 2-13. Timer Counter

instruction, JTF. The flag is reset by executing a JTF or by a RESET signal.

The timer interrupt request is stored in a latch and ORed with the input buffer full interrupt request. The timer interrupt can be enabled or disabled independent of the IBF interrupt by the EN TCNTI and DIS TCTNI instructions. If enabled, the counter overflow will cause a subroutine call to location 7 where the timer service routine is stored. If the timer and Input Buffer Full interrupts occur simultaneously, the IBF source will be recognized and the call will be to location 3. Since the timer interrupt is latched, it will remain pending until the DBBIN register has been serviced and will immediately be recognized upon return from the service routine. A pending timer interrupt is reset by the initiation of a timer interrupt service routine.

Event Counter Mode
The STRT CNT instruction connects the TEST 1 input pin to the counter input and enables the counter. Note this instruction does not clear the counter. The counter is incremented on high to low transitions of the TEST 1 input. The TEST 1 input must remain high for a minimum of one state in order to be registered (250 ns at 12 MHz). The maximum count frequency is one count per three instruction cycles (267 kHz at 12 MHz). There is no minimum frequency limit.

Timer Mode
The STRT T instruction connects the internal clock to the counter input and enables the counter. The input clock is derived from the SYNC signal of the internal oscillator and the divide-by-32 prescaler. The configuration is illustrated in Figure 2-13. Note this instruction does not clear the timer register. Various delays and timing sequences between 40 μsec and 10.24 msec can easily be generated with a minimum of software timing loops (at 12 MHz).

Times longer than 10.24 msec can be accurately measured by accumulating multiple overflows in a register under software control. For time resolution less than 40 μsec, an external clock can be applied to the TEST 1 counter input (see Event Counter Mode). The minimum time resolution with an external clock is 3.75 μsec (267 kHz at 12 MHz).

TEST 1 Event Counter Input
The TEST 1 pin is multifunctional. It is automatically initialized as a test input by a RESET signal and can be tested using UPI-41A conditional branch instructions.

In the second mode of operation, illustrated in Figure 2-13, the TEST 1 pin is used as an input to the internal 8-bit event counter. The Start Counter (STRT CNT) instruction controls an internal switch which connects TEST 1 through an edge detector to the 8-bit internal counter. Note that this instruction does not inhibit the testing of TEST 1 via conditional Jump instructions.

In the counter mode the TEST 1 input is sampled once per instruction cycle. After a high level is detected, the next occurrence of a low level at TEST 1
will cause the counter to increment by one.
The event counter functions can be stopped by the Stop Timer/Counter (STOP TCNT) instruction. When this instruction is executed the TEST 1 pin becomes a test input and functions as previously described.

TEST INPUTS
There are two multifunction pins designated as Test Inputs, TEST 0 and TEST 1. In the normal mode of operation, status of each of these lines can be directly tested using the following conditional Jump instructions:
- JT0 Jump if TEST 0 = 1
- JNT0 Jump if TEST 0 = 0
- JT1 Jump if TEST 1 = 1
- JNT1 Jump if TEST 1 = 0

The test inputs are TTL compatible. An external logic signal connected to one of the test inputs will be sampled at the time the appropriate conditional jump instruction is executed. The path of program execution will be altered depending on the state of the external signal when sampled.

INTERRUPTS
The 8041AH/8741A, 8042/8742 has the following internal interrupts:
- Input Buffer Full (IBF) interrupt
- Timer Overflow interrupt

The IBF interrupt forces a CALL to location 3 in program memory; a timer-overflow interrupt forces a CALL to location 7. The IBF interrupt is enabled by the EN I instruction and disabled by the DIS I instruction. The timer-overflow interrupt is enabled and disabled by the EN TNCTI and DIS TCNTI instructions, respectively.

Figure 2-14 illustrates the internal interrupt logic. An IBF interrupt request is generated whenever WR and CS are both low, regardless of whether interrupts are enabled. The interrupt request is cleared upon entering the IBF service routine only. That is, the DIS I instruction does not clear a pending IBF interrupt.

Interrupt Timing Latency
When the IBF interrupt is enabled and an IBF interrupt request occurs, an interrupt sequence is initiated as soon as the currently executing instruction is completed. The following sequence occurs:
- A CALL to location 3 is forced.
- The program counter and bits 4-7 of the Program Status Word are stored in the stack.
- The stack pointer is incremented.

---

**Figure 2-14. Interrupt Logic**
Location 3 in program memory should contain an unconditional jump to the beginning of the IBF interrupt service routine elsewhere in program memory. At the end of the service routine, an RETR (Return and Restore Status) instruction is used to return control to the main program. This instruction will restore the program counter and PSW bits 4–7, providing automatic restoration of the previously active register bank as well. RETR also re-enables interrupts.

A timer-overflow interrupt is enabled by the EN TCNTI instruction and disabled by the DIS TCNTI instruction. If enabled, this interrupt occurs when the timer/counter register overflows. A CALL to location 7 is forced and the interrupt routine proceeds as described above.

The interrupt service latency is the sum of current instruction time, interrupt recognition time, and the internal call to the interrupt vector address. The worst case latency time for servicing an interrupt is 7 clock cycles. Best case latency is 4 clock cycles.

**Interrupt Timing**

Interrupt inputs may be enabled or disabled under program control using EN I, DIS I, EN TCNTI and DIS TCNTI instructions. Also, a RESET input will disable interrupts. An interrupt request must be removed before the RETR instruction is executed to return from the service routine, otherwise the processor will re-enter the service routine immediately. Thus, the WR and CS inputs should not be held low longer than the duration of the interrupt service routine.

The interrupt system is single level. Once an interrupt is detected, all further interrupt requests are latched but are not acted upon until execution of an RETR instruction re-enables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. If an IBF interrupt and a timer-overflow interrupt occur simultaneously, the IBF interrupt will be recognized first and the timer-overflow interrupt will remain pending until the end of the interrupt service routine.

**External Interrupts**

An external interrupt can be created using the UPI-41AH, 42 timer/counter in the event counter mode. The counter is first preset to FFH and the EN TCNTI instruction is executed. A timer-overflow interrupt is generated by the first high to low transition of the TEST 1 input pin. Also, if an IBF interrupt occurs during servicing of the timer/counter interrupt, it will remain pending until the end of the service routine.

**Host Interrupts And DMA**

If needed, two external interrupts to the host system can be created using the EN FLAGS instruction. This instruction allocates two I/O lines on PORT 2 (P24 and P25). P24 is the Output Buffer Full interrupt request line to the host system; P25 is the Input Buffer Empty interrupt request line. These interrupt outputs reflect the internal status of the OBF flag and the IBF inverted flag. Note, these outputs may be inhibited by writing a “0” to these pins. Reenabling interrupts is done by writing a “1” to these port pins. Interrupts are typically enabled after power on since the I/O ports are set in a “1” condition. The EN FLAG’s effect is only cancelled by a device RESET.

DMA handshaking controls are available from two pins on PORT 2 of the UPI-41A microcomputer. These lines (P26 and P27) are enabled by the EN DMA instruction. P26 becomes DMA request (DRQ) and P27 becomes DMA acknowledge (DACK). The UPI program initiates a DMA request by writing a “1” to P26. The DMA controller transfers the data into the DBBIN data register using DACK which acts as a chip select. The EN DMA instruction can only be cancelled by a chip RESET.

**RESET**

The RESET input provides a means for internal initialization of the processor. An automatic initialization pulse can be generated at power-on by simply connecting a 1 μF capacitor between the RESET input and ground as shown in Figure 2-15. It has an internal pull-up resistor to charge the capacitor and a Schmitt-trigger circuit to generate a clean transition. A 2-stage synchronizer has been added to support reliable operation up to 12 MHz.

If automatic initialization is used, RESET should be held low for at least 10 milliseconds to allow the power supply to stabilize. If an external RESET signal is used, RESET may be held low for a minimum of 8 instruction cycles. Figure 2-15 illustrates a configuration using an external TTL gate to generate the RESET input. This configuration can be used to derive the RESET signal from the 8224 clock generator in an 8080 system.

The RESET input performs the following functions:

- Disables Interrupts
- Clears Program Counter to Zero
- Clears Stack Pointer
- Clears Status Register and Flags
- Clears Timer and Timer Flag
- Stops Timer
- Selects Register Bank 0
- Sets PORTS 1 and 2 to Input Mode
FUNCTIONAL DESCRIPTION

Figure 2-15. External Reset Configuration

DATA BUS BUFFER
Two 8-bit data bus buffer registers, DBBIN and DBBOUT, serve as temporary buffers for commands and data flowing between it and the master processor. Externally, data is transmitted or received by the DBB registers upon execution of an INput or OUTput instruction by the master processor. Four control signals are used:

- **A₀** Address input signifying control or data
- **CS** Chip Select
- **RD** Read strobe
- **WR** Write strobe

Transfer can be implemented with or without UPI program interference by enabling or disabling an internal UPI interrupt. Internally, data transfer between the DBB and the UPI accumulator is under software control and is completely asynchronous to the external processor timing. This allows the UPI software to handle peripheral control tasks independent of the main processor while still maintaining a data interface with the master system.

Configuration
Figure 2-16 illustrates the internal configuration of the DBB registers. Data is stored in two 8-bit buffer registers, DBBIN and DBBOUT. DBBIN and DBBOUT may be accessed by the external processor using the WR line and the RD line, respectively. The data bus is a bidirectional, three-state bus which can be connected directly to an 8-bit microprocessor system. Four control lines (WR, RD, CS, A₀) are used by the external processor to transfer data to and from the DBBIN and DBBOUT registers.
FUNCTIONAL DESCRIPTION

An 8-bit register containing status flags is used to indicate the status of the DBB registers. The eight status flags are defined as follows:

- **OBF Output Buffer Full** This flag is automatically set when the UPI-Microcomputer loads the DBBOUT register and is cleared when the master processor reads the data register.
- **IBF Input Buffer Full** This flag is set when the master processor writes a character to the DBBIN register and is cleared when the UPI inputs the data register contents to its accumulator.
- **F0** This is a general purpose flag which can be cleared or toggled under UPI software control. The flag is used to transfer UPI status information to the master processor.
- **F1 Command/Data** This flag is set to the condition of the A0 input line when the master processor writes a character to the data register. The F1 flag can also be cleared or toggled under UPI-Microcomputer program control.
- **ST4 Through ST7** These bits are user defined status bits. They are defined by the MOV STS,A instruction.

All flags in the status register are automatically cleared by a RESET input.

SYSTEM INTERFACE

Figure 2-17 illustrates how an UPI-Microcomputer can be connected to a standard 8080-type bus system. Data lines D0–D7 form a three-state, bidirectional port which can be connected directly to the system data bus. The UPI bus interface has sufficient drive capability (400 µA) for small systems, however, a larger system may require buffers.

Four control signals are required to handle the data and status information transfer:

- **WR** I/O WRITE signal used to transfer data from the system bus to the UPI DBBIN register and set the F1 flag in the status register.
- **RD** I/O READ signal used to transfer data from the DBBOUT register or status register to the system data bus.
- **CS** CHIP SELECT signal used to enable one 8041A out of several connected to a common bus.
- **A0** Address input used to select either the 8-bit status register or DBBOUT register during an I/O READ. Also, the signal is used to set the F1 flag in the status register during an I/O WRITE.

![Figure 2-17. Interface to 8080 System Bus](image-url)
FUNCTIONAL DESCRIPTION

The WR and RD signals are active low and are standard MCS-80 peripheral control signals used to synchronize data transfer between the system bus and peripheral devices.

The CS and A0 signals are decoded from the address bus of the master system. In a system with few I/O devices a linear addressing configuration can be used where A0 and A1 lines are connected directly to A0 and CS inputs (see Figure 2-17).

Data Read
Table 2-4 illustrates the relative timing of a DBBOUT Read. When CS, A0, and RD are low, the contents of the DBBOUT register is placed on the three-state Data lines D0–D7 and the OBF flag is cleared.

The master processor uses CS, A0, WR, and RD to control data transfer between the DBBOUT register and the master system. The following operations are under master processor control:

Table 2-4. Data Transfer Controls

<table>
<thead>
<tr>
<th>CS</th>
<th>RD</th>
<th>WR</th>
<th>A0</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Read DBBOUT register</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Read STATUS register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Write DBBIN data register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Write DBBIN command register</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Disable DBB</td>
</tr>
</tbody>
</table>

Status Read
Table 2-4 shows the logic sequence required for a STATUS register read. When CS and RD are low with A0 high, the contents of the 8-bit status register appears on Data lines D0–D7.

Data Write
Table 2-4 shows the sequence for writing information to the DBBIN register. When CS and WR are low, the contents of the system data bus is latched into DBBIN. Also, the IBF flag is set and an interrupt is generated, if enabled.

Command Write
During any write (Table 2-4), the state of the A0 input is latched into the status register in the F1 (command/data) flag location. This additional bit is used to signal whether DBBIN contents are command (A0 = 1) or data (A0 = 0) information.

INPUT/OUTPUT INTERFACE
The UPI-41A has 16 lines for input and output functions. These I/O lines are grouped as two 8-bit TTL compatible ports: PORTS 1 and 2. The port lines can individually function as either inputs or outputs under software control. In addition, the lower 4 lines of PORT 2 can be used to interface to an 8243 I/O expander device to increase I/O capacity to 28 or more lines. The additional lines are grouped as 4-bit ports: PORTS 4, 5, 6, and 7.

PORTS 1 and 2
PORTS 1 and 2 are each 8 bits wide and have the same I/O characteristics. Data written to these ports by an OUTL Pp,A instruction is latched and remains unchanged until it is rewritten. Input data is sampled at the time the IN, A,Pp instruction is executed. Therefore, input data must be present at the PORT until read by an INPut instruction. PORT 1 and 2 inputs are fully TTL compatible and outputs will drive one standard TTL load.

Circuit Configuration
The PORT 1 and 2 lines have a special output structure (shown in Figure 2-18) that allows each line to serve as an input, an output, or both, even though outputs are statically latched.

Each line has a permanent high impedance pull-up (50KΩ) which is sufficient to provide source current for a TTL high level, yet can be pulled low by a standard TTL gate drive. Whenever a “1” is written to a line, a low impedance pull-up (5K) is switched in momentarily (500 ns) to provide a fast transition from 0 to 1. When a “0” is written to the line, a low impedance pull-down (300Ω) is active to provide TTL current sinking capability.

To use a particular PORT pin as an input, a logic “1” must first be written to that pin.

NOTE: A RESET initializes all PORT pins to the high impedance logic “1” state.

An external TTL device connected to the pin has sufficient current sinking capability to pull-down the pin to the low state. An IN A,Pp instruction will sample the status of PORT pin and will input the proper logic level. With no external input connected, the IN A,Pp instruction inputs the previous output status.

This structure allows input and output information on the same pin and also allows any mix of input and output lines on the same port. However, when inputs and outputs are mixed on one PORT, a PORT write will cause the strong internal pull-ups to turn on at all inputs. If a switch or other low impedance device is connected to an input, a PORT write (“1” to an input) could cause current limits on internal lines to

6-616
be exceeded. Figure 2-19 illustrates the recommended connection when inputs and outputs are mixed on one PORT.

The bidirectional port structure in combination with the UPI-41AH, 42 logical AND and OR instructions provides an efficient means for handling single line inputs and outputs within an 8-bit processor.

PORTS 4, 5, 6, and 7

By using an 8243 I/O expander, 16 additional I/O lines can be connected to the UPI-41AH, 42 and directly addressed as 4-bit I/O ports using UPI-41AH, 42 instructions. This feature saves program space and design time, and improves the bit handling capability of the UPI-41AH, 42.

The lower half of PORT 2 provides an interface to the 8243 as illustrated in Figure 2-20. The PROG pin is used as a strobe to clock address and data information via the PORT 2 interface. The extra 16 I/O lines are referred to in UPI software as PORTS 4, 5, 6, and 7. Each PORT can be directly addressed and can be ANDed and ORed with an immediate data mask. Data can be moved directly to the accumulator from the expander PORTS (or vice-versa).

The 8243 I/O ports, PORTS 4, 5, 6, and 7, provide more drive capability than the UPI-41AH, 42 bidirectional ports. The 8243 output is capable of driving about 5 standard TTL loads.

Figure 2-18. Quasi-Bidirectional Port Structure

Figure 2-19. Recommended PORT Input Connections
Multiple 8243's can be connected to the PORT 2 interface. In normal operation, only one of the 8243's would be active at the time an Input or Output command is executed. The upper half of PORT 2 is used to provide chip select signals to the 8243's. Figure 2-21 shows how four 8243's could be connected. Software is needed to select and set the proper PORT 2 pin before an INPUT or OUTPUT command to PORTS 4-7 is executed. In general, the software overhead required is very minor compared to the added flexibility of having a large number of I/O pins available.
The UPI-41AH, 42 Instruction Set is opcode-compatible with the MCS-48 set except for the elimination of external program and data memory instructions and the addition of the data bus buffer instructions. It is very straightforward and efficient in its use of program memory. All instructions are either 1 or 2 bytes in length (over 70% are only 1 byte long) and over half of the instructions execute in one machine cycle. The remainder require only two cycles and include Branch, Immediate, and I/O operations.

The UPI-41AH, 42 Instruction Set efficiently handles the single-bit operations required in control applications. Special instructions allow port bits to be set or cleared individually. Also, any accumulator bit can be directly tested via conditional branch instructions. Additional instructions are included to simplify loop counters, table look-up routines and N-way branch routines.

The UPI-41AH, 42 Microcomputer handles arithmetic operations in both binary and BCD for efficient interface to peripherals such as keyboards and displays.

The instruction set can be divided into the following groups:
- Data Moves
- Accumulator Operations
- Flags
- Register Operations
- Branch Instructions
- Control
- Timer Operations
- Subroutines
- Input/Output Instructions

Data Moves
(See Instruction Summary)

The 8-bit accumulator is the control point for all data transfers within the UPI-41AH, 42. Data can be transferred between the 8 registers of each working register bank and the accumulator directly (i.e., with a source or destination register specified by 3 bits in the instruction). The remaining locations in the RAM array are addressed either by R0 or R1 of the active register bank. Transfers to and from RAM require one cycle.

Constants stored in Program Memory can be loaded directly into the accumulator or the eight working registers. Data can also be transferred directly between the accumulator and the on-board timer/counter, the Status Register (STS), or the Program Status Word (PSW). Transfers to the STS register alter bits 4-7 only. Transfers to the PSW alter machine status accordingly and provide a means of restoring status after an interrupt or of altering the stack pointer if necessary.

Accumulator Operations

Immediate data, data memory, or the working registers can be added (with or without carry) to the accumulator. These sources can also be ANDed, ORed, or exclusive ORed to the accumulator. Data may be moved to or from the accumulator and working registers or data memory. The two values can also be exchanged in a single operation.

The lower 4 bits of the accumulator can be exchanged with the lower 4 bits of any of the internal RAM locations. This operation, along with an instruction which swaps the upper and lower 4-bit halves of the accumulator, provides easy handling of BCD numbers and other 4-bit quantities. To facilitate BCD arithmetic a Decimal Adjust instruction is also included. This instruction is used to correct the result of the binary addition of two 2-digit BCD numbers. Performing a decimal adjust on the result in the accumulator produces the desired BCD result.

The accumulator can be incremented, decremented, cleared, or complemented and can be rotated left or right 1 bit at a time with or without carry.

A subtract operation can be easily implemented in UPI-41AH, 42 software using three single-byte, single-cycle instructions. A value can be subtracted from the accumulator by using the following instructions:
- Complement the accumulator
- Add the value to the accumulator
- Complement the accumulator

Flags

There are four user accessible flags:
- Carry
- Auxiliary Carry
- F0
- F1

The Carry flag indicates overflow of the accumulator, while the Auxiliary Carry flag indicates overflow between BCD digits and is used during decimal adjust operations. Both Carry and Auxiliary Carry are part of the Program Status Word (PSW) and are stored in the stack during subroutine calls. The F0 and F1 flags are general-purpose flags which can be cleared or complemented by UPI instructions. F0 is accessible via the Program Status Word and is stored in the stack with the Carry flags. F1 reflects the condition of the A0 line, and caution must be used when setting or clearing it.
Register Operations
The working registers can be accessed via the accumulator as explained above, or they can be loaded with immediate data constants from program memory. In addition, they can be incremented or decremented directly, or they can be used as loop counters as explained in the section on branch instructions.

Additional Data Memory locations can be accessed with indirect instructions via R0 and R1.

Branch Instructions
The UPI-41AH, 42 Instruction Set includes 17 jump instructions. The unconditional jump instruction allows jumps anywhere in the 1K words of program memory. All other jump instructions are limited to the current page (256 words) of program memory.

Conditional jump instructions can test the following inputs and machine flags:
- TEST 0 input pin
- TEST 1 input pin
- Input Buffer Full flag
- Output Buffer Full flag
- Timer flag
- Accumulator zero
- Accumulator bit
- Carry flag
- F0 flag
- F1 flag

The conditions tested by these instructions are the instantaneous values at the time the conditional jump instruction is executed. For instance, the jump on accumulator zero instruction tests the accumulator itself, not an intermediate flag.

The decrement register and jump if not zero (DJNZ) instruction combines decrement and branch operations in a single instruction which is useful in implementing a loop counter. This instruction can designate any of the 8 working registers as a counter and can effect a branch to any address within the current page of execution.

A special indirect jump instruction (JMPP @A) allows the program to be vectored to any one of several different locations based on the contents of the accumulator. The contents of the accumulator point to a location in program memory which contains the jump address. As an example, this instruction could be used to vector to any one of several routines based on an ASCII character which has been loaded into the accumulator. In this way, ASCII inputs can be used to initiate various routines.

Control
The UPI-41AH, 42 Instruction Set has six instructions for control of the DMA, interrupts, and selection of working register banks.

The UPI-41AH, 42 provides two instructions for control of the external microcomputer system. IBF and OBF flags can be routed to PORT 2 allowing interrupts of the external processor. DMA handshaking signals can also be enabled using lines from PORT 2.

The IBF interrupt can be enabled and disabled using two instructions. Also, the interrupt is automatically disabled following a RESET input or during an interrupt service routine.

The working register bank switch instructions allow the programmer to immediately substitute a second 8 register bank for the one in use. This effectively provides either 16 working registers or the means for quickly saving the contents of the first 8 registers in response to an interrupt. The user has the option of switching register banks when an interrupt occurs. However, if the banks are switched, the original bank will automatically be restored upon execution of a return and restore status (RETR) instruction at the end of the interrupt service routine.

Timer
The 8-bit on-board timer/counter can be loaded or read via the accumulator while the counter is stopped or while counting.

The counter can be started as a timer with an internal clock source or as an event counter or timer with an external clock applied to the TEST 1 pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with an internal or an external clock source. In addition, two instructions allow the timer interrupt to be enabled or disabled.

Subroutines
Subroutines are entered by executing a call instruction. Calls can be made to any address in the 1K word program memory. Two separate return instructions determine whether or not status (i.e., the upper 4 bits of the PSW) is restored upon return from a subroutine.

Input/Output Instructions
Two 8-bit data bus buffer registers (DBBIN and DBBOUT) and an 8-bit status register (STS) enable the UPI-41A universal peripheral interface to communicate with the external microcomputer system. Data can be inputted from the DBBIN register to
the accumulator. Data can be outputted from the accumulator to the DBBOUT register.

The STS register contains four user-definable bits (ST4–ST7) plus four reserved status bits (IBF, OBF, F0, and F1). The user-definable bits are set from the accumulator.

The UPI-41AH, 42 peripheral interface has two 8-bit static I/O ports which can be loaded to and from the accumulator. Outputs are statically latched but inputs to the ports are sampled at the time an IN instruction is executed. In addition, immediate data from program memory can be ANDed and ORed directly to PORTS 1 and 2 with the result remaining on the port. This allows “masks” stored in program memory to be used to set or reset individual bits on the I/O ports. PORTS 1 and 2 are configured to allow input on a given pin by first writing a “1” to the pin.

Four additional 4-bit ports are available through the 8243 I/O expander device. The 8243 interfaces to the UPI-41AH, 42 peripheral interface via four PORT 2 lines which form an expander bus. The 8243 ports have their own AND and OR instructions like the on-board ports, as well as move instructions to transfer data in or out. The expander AND or OR instructions, however, combine the contents of the accumulator with the selected port rather than with immediate data as is done with the on-board ports.

### INSTRUCTION SET DESCRIPTION

The following section provides a detailed description of each UPI instruction and illustrates how the instructions are used.

For further information about programming the UPI, consult the 8048/8041A Assembly Language Manual.

<table>
<thead>
<tr>
<th>Table 3-1. Symbols and Abbreviations Used</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
</tr>
<tr>
<td>--------</td>
</tr>
<tr>
<td>A</td>
</tr>
<tr>
<td>C</td>
</tr>
<tr>
<td>DBBIN</td>
</tr>
<tr>
<td>DBBOUT</td>
</tr>
<tr>
<td>F0, F1</td>
</tr>
<tr>
<td>I</td>
</tr>
<tr>
<td>P</td>
</tr>
<tr>
<td>PC</td>
</tr>
<tr>
<td>Pp</td>
</tr>
<tr>
<td>PWS</td>
</tr>
<tr>
<td>Rr</td>
</tr>
<tr>
<td>SP</td>
</tr>
<tr>
<td>STS</td>
</tr>
<tr>
<td>T</td>
</tr>
<tr>
<td>TF</td>
</tr>
<tr>
<td>T0, T1</td>
</tr>
<tr>
<td>#</td>
</tr>
<tr>
<td>@</td>
</tr>
<tr>
<td>(())</td>
</tr>
<tr>
<td>()</td>
</tr>
</tbody>
</table>

### Table 3-2. Instruction Set Summary

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD A,Rr</td>
<td>Add register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A,@Rr</td>
<td>Add data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A,#data</td>
<td>Add immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ADDC A,Rr</td>
<td>Add register to A with carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC A,@Rr</td>
<td>Add data memory to A with carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC A,#data</td>
<td>Add immediate to A with carry</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ANL A,Rr</td>
<td>And register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ANL A,@Rr</td>
<td>And data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ANL A,#data</td>
<td>And immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL A,Rr</td>
<td>Or register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A,@Rr</td>
<td>Or data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A,#data</td>
<td>Or immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>XRL A,Rr</td>
<td>Exclusive Or register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XRL A,@Rr</td>
<td>Exclusive Or data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XRL A,#data</td>
<td>Exclusive Or immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>INC A</td>
<td>Increment A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC A</td>
<td>Decrement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR A</td>
<td>Clear A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL A</td>
<td>Complement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DA A</td>
<td>Decimal Adjust A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SWAP A</td>
<td>Swap nibbles of A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RL A</td>
<td>Rotate A left</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLC A</td>
<td>Rotate A left through carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RR A</td>
<td>Rotate A right</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RRC A</td>
<td>Rotate A right through carry</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
### Table 3-2. Instruction Set Summary (Con't.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT/OUTPUT</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IN</td>
<td>A,Pp</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>OUTL</td>
<td>Pp,A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ADL</td>
<td>Pp,#data</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL</td>
<td>Pp,#data</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>IN</td>
<td>A, DDB</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OUT</td>
<td>DDB,A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>STS,A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOVD</td>
<td>A,Pp</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOVD</td>
<td>Pp,A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ANLD</td>
<td>Pp,A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ORLD</td>
<td>Pp,A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td><strong>DATA MOVES</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>A,Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>A,@Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>A,#data</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MOV</td>
<td>Rr,A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>@Rr,A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>@Rr,#data</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MOV</td>
<td>A,PSW</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>PSW,A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCH</td>
<td>A,Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCH</td>
<td>A,@Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCHD</td>
<td>A,@Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOVP</td>
<td>A,@A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOVP3</td>
<td>A,@A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td><strong>TIMER/COUNTER</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>A,T</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV</td>
<td>T,A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STRT</td>
<td>T</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STRT</td>
<td>CNT</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STOP</td>
<td>TCNT</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>TCNTI</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIS</td>
<td>TCNTI</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>CONTROL</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EN</td>
<td>DMA</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>I</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIS</td>
<td>I</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN</td>
<td>FLAGS</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SEL</td>
<td>RB0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SEL</td>
<td>RB1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>REGISTERS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INC</td>
<td>Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INC</td>
<td>@Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC</td>
<td>Rr</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>SUBROUTINE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALL</td>
<td>addr</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>RET</td>
<td></td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>RETR</td>
<td></td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td><strong>FLAGS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLR C</td>
<td>Clear Carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL C</td>
<td>Complement Carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR F0</td>
<td>Clear Flag 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL F0</td>
<td>Complement Flag 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR F1</td>
<td>Clear F1 Flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL F1</td>
<td>Complement F1 Flag</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
INSTRUCTION SET

Table 3-2. Instruction Set Summary (Con’t.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Operation Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>BRANCH</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP addr</td>
<td>Jump unconditional</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JMPP @A</td>
<td>Jump indirect</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>DJNZ Rr,addr</td>
<td>Decrement register and jump on non-zero</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JC addr</td>
<td>Jump on Carry=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNC addr</td>
<td>Jump on Carry=0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JZ addr</td>
<td>Jump on A Zero</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNZ addr</td>
<td>Jump on A not Zero</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JT0 addr</td>
<td>Jump on T0=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNT0 addr</td>
<td>Jump on T0=0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JT1 addr</td>
<td>Jump on T1=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNT1 addr</td>
<td>Jump on T1=0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JF0 addr</td>
<td>Jump on F0 Flag=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JF1 addr</td>
<td>Jump on F1 Flag=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JTF addr</td>
<td>Jump on Timer Flag=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNIBF addr</td>
<td>Jump on IBF Flag=0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JBF addr</td>
<td>Jump on OBF Flag=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JBb addr</td>
<td>Jump on Accumulator Bit</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>

ALPHABETIC LISTING

ADD A,Rr  Add Register Contents to Accumulator

**Opcode:**

```
0 1 1 0 1 r2 r1 r0
```

The contents of register ‘r’ are added to the accumulator. Carry is affected.

(A) - (A) + (Rr)  \( r = 0 - 7 \)

Example:

ADDREG: ADD A,R6 ;ADD REG 6 CONTENTS ;TO ACC

ADD A,@Rr  Add Data Memory Contents to Accumulator

**Opcode:**

```
0 1 1 0 0 0 0 r
```

The contents of the standard data memory location addressed by register ‘r’ bits 0–5 are added to the accumulator. Carry is affected.

(A) - (A) + ((Rr))  \( r = 0 - 1 \)

Example:

ADDM: MOV RO,#47 ;MOVE 47 DECIMAL TO REG 0 ADD A,@RO ;ADD VALUE OF LOCATION ;47 TO ACC

ADD A,#data  Add Immediate Data to Accumulator

**Opcode:**

```
0 0 0 0 0 0 1 1
```

This is a 2-cycle instruction. The specified data is added to the accumulator. Carry is affected.

(A) - (A) + data

Example:

ADDID: ADD A,#ADDER ;ADD VALUE OF SYMBOL ;'ADDER' TO ACC

6-623
### INSTRUCTION SET

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Opcode</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ADDC A,Rr</strong> Add Carry and Register Contents to Accumulator</td>
<td>The content of the carry bit is added to accumulator location 0. The contents of register ‘r’ are then added to the accumulator. Carry is affected.</td>
<td>![ Opcode ]</td>
<td>ADDRGC: ADDC A,R4 ; ADD CARRY AND REG 4 ; CONTENTS TO ACC</td>
</tr>
<tr>
<td><strong>ADDC A,@Rr</strong> Add Carry and Data Memory Contents to Accumulator</td>
<td>The content of the carry bit is added to accumulator location 0. Then the contents of the standard data memory location addressed by register ‘r’ bits 0–5 are added to the accumulator. Carry is affected.</td>
<td>![ Opcode ]</td>
<td>ADDMC: MOV R1,#40 ; MOV 40’ DEC TO REG 1 ADDC A,@R1 ; ADD CARRY AND LOCATION 40 ; CONTENTS TO ACC</td>
</tr>
<tr>
<td><strong>ADDC A,#data</strong> Add Carry and Immediate Data to Accumulator</td>
<td>This is a 2-cycle instruction. The content of the carry bit is added to accumulator location 0. Then the specified data is added to the accumulator. Carry is affected.</td>
<td>![ Opcode ]</td>
<td>ADDC A,#255 ; ADD CARRY AND ‘225’ DEC ; TO ACC</td>
</tr>
<tr>
<td><strong>ANL A,Rr</strong> Logical AND Accumulator With Register Mask</td>
<td>Data in the accumulator is logically ANDed with the mask contained in working register ‘r’.</td>
<td>![ Opcode ]</td>
<td>ANDREG: ANL A,R3 ; ‘AND’ ACC CONTENTS WITH MASK ; MASK IN REG 3</td>
</tr>
<tr>
<td><strong>ANL A,@Rr</strong> Logical AND Accumulator With Memory Mask</td>
<td>Data in the accumulator is logically ANDed with the mask contained in the data memory location referenced by register ‘r’ bits 0–5.</td>
<td>![ Opcode ]</td>
<td>ANDDM: MOV R0,#0FFH ; MOVE ‘FF’ HEX TO REG 0 ANL A,#0AFH ; ‘AND’ ACC CONTENTS WITH ; MASK IN LOCATION 63</td>
</tr>
</tbody>
</table>
INSTRUCTION SET

**ANL A,#data**  Logical AND Accumulator With Immediate Mask

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>d7 d6 d5 d4 d3 d2 d1 d0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 0 0 1 1</td>
<td></td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Data in the accumulator is logically ANDed with an immediately-specified mask.

\[(A) \leftarrow (A) \text{ AND data}\]

**Example:**

\[
\text{ANLID: ANL A,#0AFH} \quad ;\text{AND ACC CONTENTS} \\
\quad \text{WITH MASK 10101111} \\
\text{ANL A,#3+X/Y} \quad ;\text{AND ACC CONTENTS} \\
\quad \text{WITH VALUE OF EXP} \\
\quad \text{3+X/Y}\
\]

**ANL Pp,#data**  Logical AND Port 1–2 With Immediate Mask

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>d7 d6 d5 d4 d3 d2 d1 d0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 1 1 p1 p0</td>
<td></td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Data on port 'p' is logically ANDed with an immediately-specified mask.

\[(Pp) \leftarrow (Pp) \text{ AND data} \quad p=1–2\]

**Note:** Bits 0-1 of the opcode are used to represent PORT 1 and PORT 2. If you are coding in binary rather than assembly language, the mapping is as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>p1</th>
<th>p0</th>
<th>Port</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

**Example:**

\[
\text{ANDP2: ANL P2,#OF0H} \quad ;\text{AND PORT 2 CONTENTS} \\
\quad \text{WITH MASK 'F0' HEX} \\
\quad \text{(CLEAR P20–23)}\
\]

**ANLD Pp,A**  Logical AND Port 4–7 With Accumulator Mask

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>d7 d6 d5 d4 d3 d2 d1 d0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 1 1 p1 p0</td>
<td></td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Data on port 'p' on the 8243 expander is logically ANDed with the digit mask contained in accumulator bits 0–3.

\[(Pp) \leftarrow (Pp) \text{ AND (A0–3)} \quad p=4–7\]

**Note:** The mapping of Port 'p' to opcode bits p1,p0 is as follows:

<table>
<thead>
<tr>
<th>p1</th>
<th>p0</th>
<th>Port</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>7</td>
</tr>
</tbody>
</table>

**Example:**

\[
\text{ANDP4: ANLD P4,A} \quad ;\text{AND PORT 4 CONTENTS} \\
\quad \text{WITH ACC BITS 0–3}\
\]
# INSTRUCTION SET

## CALL address Subroutine Call

<table>
<thead>
<tr>
<th>Opcode</th>
<th>0 0 0 0 0 0 0 0 0 0 0</th>
<th>0 1 1 1 1 0 0 0 0 0 0</th>
</tr>
</thead>
</table>

This is a 2-cycle instruction. The program counter and PSW bits 4–7 are saved in the stack. The stack pointer (PSW bits 0–2) is updated. Program control is then passed to the location specified by 'address'.

Execution continues at the instruction following the CALL upon return from the subroutine.

- ((SP)) ← (PC), (PSW4–7)
- (SP) ← (SP) + 1
- (PC8–9) ← (addr8–9)
- (PC0–7) ← (addr0–7)

### Example:
Add three groups of two numbers. Put subtotals in locations 50, 51 and total in location 52.

```
MOVR0,#50 ; MOVE '50' DEC TO ADDRESS
; REG O
BEGADD: MOV A,R1 ; MOVE CONTENTS OF REG 1
; TO ACC
ADD A,R2 ; ADD REG 2 TO ACC
CALL SUBTOT ; CALL SUBROUTINE 'SUBTOT'
ADD A,R3 ; ADD REG 3 TO ACC
ADD A,R4 ; ADD REG 4 TO ACC
CALL SUBTOT ; CALL SUBROUTINE 'SUBTOT'
ADD A,R5 ; ADD REG 5 TO ACC
ADD A,R6 ; ADD REG 6 TO ACC
CALL SUBTOT ; CALL SUBROUTINE 'SUBTOT'

SUBTOT: MOV @R0,A ; MOVE CONTENTS OF ACC TO
; LOCATION ADDRESSED BY
; REG O
INC R0 ; INCREMENT REG O
RET ; RETURN TO MAIN PROGRAM
```

## CLR A Clear Accumulator

<table>
<thead>
<tr>
<th>Opcode</th>
<th>0 1 0 0 1 1 1</th>
</tr>
</thead>
</table>

The contents of the accumulator are cleared to zero.

(A) ← 00H

## CLR C Clear Carry Bit

<table>
<thead>
<tr>
<th>Opcode</th>
<th>1 0 0 1 1 1</th>
</tr>
</thead>
</table>

During normal program execution, the carry bit can be set to one by the ADD, ADDC, RLC, CPLC, RRC, and DAA instructions. This instruction resets the carry bit to zero.

(C) ← 0

## CLR F1 Clear Flag 1

<table>
<thead>
<tr>
<th>Opcode</th>
<th>1 0 1 0 0 1 0 1</th>
</tr>
</thead>
</table>

The F1 flag is cleared to zero.

(F1) ← 0
INSTRUCTION SET

CLR F0  Clear Flag 0

Opcode: 10000101

Flag 0 is cleared to zero.

(F0) ← 0

CPL A  Complement Accumulator

Opcode: 00110111

The contents of the accumulator are complemented. This is strictly a one's complement. Each one is changed to zero and vice-versa.

(A) ← NOT (A)

Example: Assume accumulator contains 01101010.

CPLA: CPL A ;ACC CONTENTS ARE COMPLEMENTED TO 10010101

CPL C  Complement Carry Bit

Opcode: 10100111

The setting of the carry bit is complemented; one is changed to zero, and zero is changed to one.

(C) ← NOT (C)

Example: Set C to one; current setting is unknown.

CT01: CLR C ;C IS CLEARED TO ZERO

CPL C ;C IS SET TO ONE

CPL F0  Complement Flag 0

Opcode: 10010101

The setting of Flag 0 is complemented; one is changed to zero, and zero is changed to one.

(F0) ← NOT (F0)

CPL F1  Complement Flag 1

Opcode: 10110101

The setting of the F1 Flag is complemented; one is changed to zero, and zero is changed to one.

(F1) ← NOT (F1)
DA A Decimal Adjust Accumulator

Opcode: 0 1 0 1 0 1 1 1

The 8-bit accumulator value is adjusted to form two 4-bit Binary Coded Decimal (BCD) digits following the binary addition of BCD numbers. The carry bit C is affected. If the contents of bits 0–3 are greater than nine, or if AC is one, the accumulator is incremented by six.

The four high-order bits are then checked. If bits 4–7 exceed nine, or if C is one, these bits are increased by six. If an overflow occurs, C is set to one; otherwise, it is cleared to zero.

Example: Assume accumulator contains 9AH.

```
DA A ;ACC ADJUSTED TO 01H with C set
C AC ACC
0 0 9AH INITIAL CONTENTS
  06H ADD SIX TO LOW DIGIT
0 0 A1H
  60H ADD SIX TO HIGH DIGIT
1 0 01H RESULT
```

DEC A Decrement Accumulator

Opcode: 0 0 0 0 0 1 1 1

The contents of the accumulator are decremented by one.

\[(A) \leftarrow (A) - 1\]

Example: Decrement contents of data memory location 63.

```
MOV R0,#3FH ;MOVE '3F' HEX TO REG 0
MOV A,R0 ;MOVE CONTENTS OF LOCATION 63 TO ACC
DEC A ;DECREMENT ACC
MOV @R0,A ;MOVE CONTENTS OF ACC TO LOCATION 63
```

DEC Rr Decrement Register

Opcode: 1 1 0 0 1 1 0 1

The contents of working register 'r' are decremented by one.

\[(Rr) \leftarrow (Rr) - 1, r=0–7\]

Example: DECR1: DEC R1 ;DECREMENT ADDRESS REG 1

DIS I Disable IBF Interrupt

Opcode: 0 0 0 1 0 1 0 1

The input Buffer Full interrupt is disabled. The interrupt sequence is not initiated by WR and CS, however, an IBF interrupt request is latched and remains pending until an EN I (enable IBF interrupt) instruction is executed.

Note: The IBF flag is set and cleared independent of the IBF interrupt request so that handshaking protocol can continue normally.
INSTRUCTION SET

**DIS TCNTI** Disable Timer/Counter Interrupt

| Opcode: | 0 0 1 1 0 1 0 1 |

The timer/counter interrupt is disabled. Any pending timer interrupt request is cleared. The interrupt sequence is not initiated by an overflow, but the timer flag is set and time accumulation continues.

**DJNZ Rr, address** Decrement Register and Test

| Opcode: | 1 1 1 0 1 r2 r1 r0 | a7 a6 a5 a4 a3 a2 a1 a0 |

This is a 2-cycle instruction. Register 'r' is decremented and tested for zero. If the register contains all zeros, program control falls through to the next instruction. If the register contents are not zero, control jumps to the specified address within the current page.

\[
\text{(Rr)} \rightarrow \text{(Rr)} - 1
\]

If \( R \neq 0 \), then;

\[
\text{(PCo} - 7) \rightarrow \text{addr}
\]

**Note:** A 10-bit address specification does not cause an error if the DJNZ instruction and the jump target are on the same page. If the DJNZ instruction begins in location 255 of a page, it will jump to a target address on the following page. Otherwise, it is limited to a jump within the current page.

**Example:** Increment values in data memory locations 50–54.

```assembly
MOV R0,#50 ;MOVE '50' DEC TO ADDRESS
MOV R3,#05 ;MOVE '5' DEC TO COUNTER
INCRT: INC @R0 ;INCREMENT CONTENTS OF LOCATION ADDRESSED BY
INC R0 ;INCREMENT ADDRESS IN REG 0
DJNZ R3,INCRT ;DECREMENT REG 3 --- JUMP TO 'INCRT' IF REG 3 NONZERO
NEXT---- ;'NEXT' ROUTINE EXECUTED IF R3 IS ZERO
```

**EN DMA** Enable DMA Handshake Lines

| Opcode: | 1 1 1 0 0 1 0 1 |

DMA handshaking is enabled using \( \text{P}_{26} \) as DMA request (DRQ) and \( \text{P}_{27} \) as DMA acknowledge (DACK). The DACK line forces CS and A0 low internally and clears DRQ.

**EN FLAGS** Enable Master Interrupts

| Opcode: | 1 1 1 1 0 1 0 1 |

The Output Buffer Full (OBF) and the Input Buffer Full (IBF) flags (IBF is inverted) are routed to \( \text{P}_{24} \) and \( \text{P}_{25} \). For proper operation, a "1" should be written to \( \text{P}_{25} \) and \( \text{P}_{24} \) before the EN FLAGS instruction. A "0" written to \( \text{P}_{24} \) or \( \text{P}_{25} \) disables the pin.
**INSTRUCTION SET**

**EN I** Enable IBF Interrupt

Opcode: \[
\begin{array}{cccccccc}
0 & 0 & 0 & 0 & 0 & 1 & 0 & 1
\end{array}
\]

The input Buffer Full interrupt is enabled. A low signal on WR and CS initiates the interrupt sequence.

**EN TCNTI** Enable Timer/Counter Interrupt

Opcode: \[
\begin{array}{cccccccc}
0 & 0 & 1 & 0 & 0 & 1 & 0 & 1
\end{array}
\]

The timer/counter interrupt is enabled. An overflow of this register initiates the interrupt sequence.

**IN A, DBB** Input Data Bus Buffer Contents to Accumulator

Opcode: \[
\begin{array}{cccccccc}
0 & 0 & 1 & 0 & 0 & 0 & 1 & 0
\end{array}
\]

Data in the DBBIN register is transferred to the accumulator and the Input Buffer Full (IBF) flag is set to zero.

\((A) \leftarrow (DBB)\)

\((IBF) \leftarrow 0\)

Example: \[
\text{INDBB: IN A, DBB ; INPUT DBBIN CONTENTS TO ACCUMULATOR}
\]

**IN A, Pp** Input Port 1–2 Data to Accumulator

Opcode: \[
\begin{array}{cccccccc}
0 & 0 & 0 & 0 & 1 & 0 & p_1 & p_0
\end{array}
\]

This is a 2-cycle instruction. Data present on port 'p' is transferred (read) to the accumulator.

\((A) \leftarrow (Pp)\)

\(p=1–2\) (see ANL instruction)

Example: \[
\text{INP12: IN A, P1 ; INPUT PORT 1 CONTENTS TO ACC}
\text{MOV R6,A ; MOVE ACC CONTENTS TO REG 6}
\text{IN A, P2 ; INPUT PORT 2 CONTENTS TO ACC}
\text{MOV R7, A ; MOVE ACC CONTENTS TO REG 7}
\]

**INC A** Increment Accumulator

Opcode: \[
\begin{array}{cccccccc}
0 & 0 & 0 & 1 & 0 & 1 & 1 & 1
\end{array}
\]

The contents of the accumulator are incremented by one.

\((A) \leftarrow (A) + 1\)

Example: Increment contents of location 10 in data memory.

\text{INCA: MOV R0, #10 ; MOV '10' DEC TO ADDRESS}
\text{REG 0}
\text{MOV A, @R0 ; MOVE CONTENTS OF LOCATION TO ACC}
\text{INC A ; INCREMENT ACC}
\text{MOV @R0, A ; MOVE ACC CONTENTS TO LOCATION 10}
INSTRUCTION SET

INC Rr  Increment Register

Opcode: 0 0 0 1 1  r2 r1 r0

The contents of working register 'r' are incremented by one.
(Rr) ← (Rr) + 1
Example: INCR0: INC R0 ;INCREMENT ADDRESS REG 0

INC @Rr  Increment Data Memory Location

Opcode: 0 0 0 1 0 0 0 r

The contents of the resident data memory location addressed by register 'r' bits 0–5 are incremented by one.
<RRr> ← <RRr> + 1
Example: INCDM: MOV R1,#OFFH  ;MOVE ONES TO REG 1
          INC @R1  ;INCREMENT LOCATION 63

JBB address  Jump If Accumulator Bit is Set

Opcode: b2 b1 b0 1 0 0 1 0  •  a7 a6 a5 a4 a3 a2 a1 a0

This is a 2-cycle instruction. Control passes to the specified address if accumulator bit 'b' is set to one.
(PC) ← addr  if b=1
(PC) ← (PC) + 2  if b=0
Example: JBST1: JB4 NEXT  ;JUMP TO 'NEXT' ROUTINE
          ;IF ACC BIT 4 = 1

JC address  Jump If Carry Set

Opcode: 1 1 1 1 0 1 1 0  •  a7 a6 a5 a4 a3 a2 a1 a0

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is set to one.
(PC) ← addr  if C=1
(PC) ← (PC) + 2  if C=0
Example: JCO1: JC OVERFLOW  ;JUMP TO 'OVFLOW' ROUTINE
          ;IF C=1

JFO address  Jump If Flag 0 is Set

Opcode: 1 0 1 1 0 1 1 0  •  a7 a6 a5 a4 a3 a2 a1 a0

This is a 2-cycle instruction. Control passes to the specified address if flag 0 is set to one.
(PC) ← addr  if F0=1
Example: JFOST1: JFO TOTAL  ;JUMP TO 'TOTAL' ROUTINE
          ;IF F0=1
## INSTRUCTION SET

### JF1 address  Jump If C/D Flag (F1) is Set

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>[0 1 1 1 0 1 1 0]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>a7</strong></td>
<td><strong>a6</strong></td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the C/D flag (F1) is set to one.  
\((PC_{0-7}) \leftarrow \text{addr} \quad \text{if } F_1 = 1\)

**Example:**  
JF 1S1: JF1 FILBUF  ;JUMP TO 'FILBUF'  
;ROUTINE IF F1=1

### JMP address  Direct Jump Within 1K Block

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>[a_10 \ a_9 \ a_8 \ 0 \ 1 \ 0 \ 0]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>a7</strong></td>
<td><strong>a6</strong></td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Bits 0–9 of the program counter are replaced with the directly-specified address.  
\((PC_{8-9}) \leftarrow \text{addr} 8-9\)  
\((PC_{0-7}) \leftarrow \text{addr} 0-7\)

**Example:**  
JMP SUBTOT  ;JUMP TO SUBROUTINE 'SUBTOT'  
JMP $-6  ;JUMP TO INSTRUCTION SIX LOCATIONS  
;BEFORE CURRENT LOCATION  
JMP 2FH  ;JUMP TO ADDRESS '2F' HEX

### JNIBF @A  Indirect Jump Within Page

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>[1 0 1 1 0 0 1 1]</th>
</tr>
</thead>
</table>

This is a 2-cycle instruction. The contents of the program memory location pointed to by the accumulator are substituted for the ‘page’ portion of the program counter (PC 0–7).  
\((PC_{0-7}) \leftarrow ((A))\)

**Example:**  
Assume accumulator contains OFH  
JNIBFAG: JNIBF @A  ;JUMP TO ADDRESS STORED IN  
;LOCATION 15 IN CURRENT PAGE

### JNC address  Jump If Carry Is Not Set

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>[1 1 1 0 0 1 1 0]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>a7</strong></td>
<td><strong>a6</strong></td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is not set, that is, equals zero.  
\((PC_{0-7}) \leftarrow \text{addr} \quad \text{if } C=0\)

**Example:**  
JNC: JNC NOVFLO  ;JUMP TO ‘NOVFLO’ ROUTINE  
;IF C=0

### JNIBF address  Jump If Input Buffer Full Flag is Low

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>[1 1 0 1 0 1 1 0]</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>a7</strong></td>
<td><strong>a6</strong></td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the Input Buffer Full flag is low (IBF=0).  
\((PC_{0-7}) \leftarrow \text{addr} \quad \text{if IBF}=0\)

**Example:**  
LOC 3: JNIBF LOC 3  ;JUMP TO SELF IF IBF=0  
;OTHERWISE CONTINUE
# Instruction Set

## JNT0 Address  Jump If TEST 0 Is Low

**Opcode:**

<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>a7</td>
<td>a6</td>
<td>a5</td>
<td>a4</td>
<td>a3</td>
<td>a2</td>
<td>a1</td>
<td>a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the TEST 0 signal is low. Pin is sampled during SYNC.

**(PC0-7) ← addr**

if T0=0

**Example:**

`JTOLOW: JNT0 60 ; JUMP TO LOCATION 60 DEC`

`; IF T0=0`

## JNT1 Address  Jump If TEST 1 Is Low

**Opcode:**

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>a7</td>
<td>a6</td>
<td>a5</td>
<td>a4</td>
<td>a3</td>
<td>a2</td>
<td>a1</td>
<td>a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the TEST 1 signal is low. Pin is sampled during SYNC.

**(PC0-7) ← addr**

if T1=0

**Example:**

`JTLLOW: JNT1 OBBH ; JUMP TO LOCATION 'BB' HEX`

`; IF T1=0`

## JNZ Address  Jump If Accumulator Is Not Zero

**Opcode:**

<table>
<thead>
<tr>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>a7</td>
<td>a6</td>
<td>a5</td>
<td>a4</td>
<td>a3</td>
<td>a2</td>
<td>a1</td>
<td>a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the accumulator contents are nonzero at the time this instruction is executed.

**(PC0-7) ← addr**

if A ≠ 0

**Example:**

`JACCNO: JNZ OABH ; JUMP TO LOCATION 'AB' HEX`

`; IF ACC VALUE IS NONZERO`

## JOBF Address  Jump If Output Buffer Full Flag Is Set

**Opcode:**

<table>
<thead>
<tr>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>a7</td>
<td>a6</td>
<td>a5</td>
<td>a4</td>
<td>a3</td>
<td>a2</td>
<td>a1</td>
<td>a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the Output Buffer Full (OBF) flag is set (=1) at the time this instruction is executed.

**(PC0-7) ← addr**

if OBF=1

**Example:**

`JOBFHI: JOBF OAAH ; JUMP TO LOCATION 'AA' HEX`

`; IF OBF=1`

## JTF Address  Jump If Timer Flag Is Set

**Opcode:**

<table>
<thead>
<tr>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>a7</td>
<td>a6</td>
<td>a5</td>
<td>a4</td>
<td>a3</td>
<td>a2</td>
<td>a1</td>
<td>a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the timer flag is set to one, that is, the timer/counter register overflows to zero. The timer flag is cleared upon execution of this instruction. (This overflow initiates an interrupt service sequence if the timer-overflow interrupt is enabled.)

**(PC0-7) ← addr**

if TF=1

**Example:**

`JTF1: JTF TIMER ; JUMP TO 'TIMER' ROUTINE`

`; IF TF=1`
INSTRUCTION SET

JTO address  Jump If TEST 0 is High

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>Parameter:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 1 0 1 1 0</td>
<td>a7 a6 a5 a4 a3 a2 a1 a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the TEST 0 signal is high (= 1). Pin is sampled during SYNC.

Example:  JTOHI: JTO 53

JT1 address  Jump If TEST 1 is High

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>Parameter:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 0 1 1 0</td>
<td>a7 a6 a5 a4 a3 a2 a1 a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the TEST 1 signal is high (= 1). Pin is sampled during SYNC.

Example:  JT1HI: JT1 COUNT

JZ address  Jump If Accumulator is Zero

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>Parameter:</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 0 0 1 1 0</td>
<td>a7 a6 a5 a4 a3 a2 a1 a0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. Control passes to the specified address if the accumulator contains all zeros at the time this instruction is executed.

Example:  JACCO: JZ OA3H

MOV A,#data  Move Immediate Data to Accumulator

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>Parameter:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0 0 1 1 1</td>
<td>d7 d6 d5 d4 d3 d2 d1 d0</td>
</tr>
</tbody>
</table>

This is a 2-cycle instruction. The 8-bit value specified by ‘data’ is loaded in the accumulator.

Example:  MOV A,#OA3H

MOV A,PSW  Move PSW Contents to Accumulator

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>Parameter:</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 0 0 1 1 1</td>
<td></td>
</tr>
</tbody>
</table>

The contents of the program status word are moved to the accumulator.

Example:  BSCHK: MOV A,PSW

Jump to ‘RB1SET’ routine if bank switch, PSW bit 4, is set.

JB4 RB1 SET  ; JUMP TO ‘RB1SET’ IF ACC

BIT 4 = 1
INSTRUCTION SET

MOV A, Rr  Move Register Contents to Accumulator
 Opcode: 1 1 1 1 1 r2 r1 r0

Eight bits of data are moved from working register ‘r’ into the accumulator.
(A) ← (Rr)  r=0–7
Example: MAR: MOV A,R3  ;MOVE CONTENTS OF REG 3
;TO ACC

MOV A,@Rr Move Data Memory Contents to Accumulator
 Opcode: 1 1 1 1 0 0 0 0 r

The contents of the data memory location addressed by bits 0–5 of register ‘r’ are moved to the accumulator. Register ‘r’ contents are unaffected.
(A) ← ((Rr))  r=0–1
Example: Assume R1 contains 00110110.
MADM: MOV A,@R1  ;MOVE CONTENTS OF DATA MEM
;LOCATION 54 TO ACC

MOV A,T  Move Timer/Counter Contents to Accumulator
 Opcode: 0 1 0 0 0 0 1 0

The contents of the timer/event-counter register are moved to the accumulator. The timer/event-counter is not stopped.
(A) ← (T)
Example: Jump to “EXIT” routine when timer reaches ‘64’, that is, when bit 6 is set—assuming initialization to zero.
TIMCHK: MOV A,T  ;MOVE TIMER CONTENTS TO
;ACC
JB6 EXIT  ;JUMP TO ‘EXIT’ IF ACC BIT
;6=1

MOV PSW,A  Move Accumulator Contents to PSW
 Opcode: 1 1 0 1 0 1 1 1

The contents of the accumulator are moved into the program status word. All condition bits and the stack pointer are affected by this move.
(PSW) ← (A)
Example: Move up stack pointer by two memory locations, that is, increment the pointer by one.
INCPTR: MOV A,PSW  ;MOVE PSW CONTENTS TO ACC
INC A  ;INCREMENT ACC BY ONE
MOV PSW,A  ;MOVE ACC CONTENTS TO PSW
### INSTRUCTION SET

**MOV Rr,A**  Move Accumulator Contents to Register

**Opcode:**
```
  1 0 1 0 1 r2 r1 r0
```

The contents of the accumulator are moved to register ‘r’.

\[(Rr) \leftarrow (A)\]

\[r=0-7\]

**Example:**
```
MRA MOV R0,A
;MOVE CONTENTS OF ACC TO
;REG 0
```

**MOV Rr,#data**  Move Immediate Data to Register

**Opcode:**
```
  1 0 1 1 1 r2 r1 r0  d7 d6 d5 d4 d3 d2 d1 d0
```

This a 2-cycle instruction. The 8-bit value specified by ‘data’ is moved to register ‘r’.

\[(Rr) \leftarrow \text{data}\]

\[r=0-7\]

**Example:**
```
MIR4: MOV R4,#HEXTEN
;THE VALUE OF THE SYMBOL
;"HEXTEN" IS MOVED INTO
;REG 4

MIR5: MOV R5,#PI*(R+R)
;THE VALUE OF THE
;EXPRESSION 'PI*(R+R)'
;IS MOVED INTO REG 5

MIR6: MOV R6,#OADH
;'AD' HEX IS MOVED INTO
;REG 6
```

**MOV @Rr,A**  Move Accumulator Contents to Data Memory

**Opcode:**
```
  1 0 1 0 0 0 0 r
```

The contents of the accumulator are moved to the data memory location whose address is specified by bits 0–5 of register ‘r’. Register ‘r’ contents are unaffected.

\(\langle(Rr)\rangle \leftarrow (A)\)

\[r=0-1\]

**Example:**
```
Assume R0 contains 11000111.
MDMA: MOV @R,A
;MOVE CONTENTS OF ACC TO
;LOCATION 7 (REG)
```

**MOV @Rr,#data**  Move Immediate Data to Data Memory

**Opcode:**
```
  1 0 1 1 0 0 0 0 r  d7 d6 d5 d4 d3 d2 d1 d0
```

This is a 2-cycle instruction. The 8-bit value specified by ‘data’ is moved to the standard data memory location addressed by register ‘r’, bit 0–5.

\(\langle(Rr)\rangle \leftarrow \text{data}\)

\[r=0-1\]

**Example:**
```
Move the hexadecimal value AC3F to locations 62–63.
MIDM: MOV R0,#82
;MOVE '62' DEC TO ADDR REG0
MOV @RO,#OACH
;MOVE 'AC' HEX TO LOCATION 62
INC RO
;INCREMENT REG 0 TO '63'
MOV @RO,#3FH
;MOVE '3F' HEX TO LOCATION 63
```

6-636
## INSTRUCTION SET

### MOV STS, A
Move Accumulator Contents to STS Register

#### Opcode:
```
0 0 0 1 0 0 0 0
```

The contents of the accumulator are moved into the status register. Only bits 4–7 are affected.

(\(STS_4-7\) \(\leftarrow\) \(A_4-7\))

**Example:**
Set \(ST_4\) \(\rightarrow\) "1".

MSTS: MOV A,#OFOH ;SET ACC
MOV STS, A ;MOVE TO STS

### MOV T, A
Move Accumulator Contents to Timer/Counter

#### Opcode:
```
0 1 1 0 0 0 0 0
```

The contents of the accumulator are moved to the timer/event-counter register.

\((T) \leftarrow (A)\)

**Example:** Initialize and start event counter.

INITEC: CLR A ;CLEAR ACC TO ZEROS
MOV T, A ;MOVE ZEROS TO EVENT COUNTER
STRT CNT ;START COUNTER

### MOVD A, Pp
Move Port 4–7 Data to Accumulator

#### Opcode:
```
0 0 0 0 0 1 1 P1 P0
```

This is a 2-cycle instruction. Data on 8243 port 'p' is moved (read) to accumulator bits 0–3. Accumulator bits 4–7 are zeroed.

\((A_0-3) \leftarrow Pp \quad p=4-7\)

\((A_4-7) \leftarrow 0\)

**Note:**
Bits 0–1 of the opcode are used to represent PORTS 4–7. If you are coding in binary rather than assembly language, the mapping is as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>p1</th>
<th>p0</th>
<th>Port</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>7</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Example:**
INPPT5: MOVD A,P5 ;MOVE PORT 5 DATA TO ACC
;BITS 0–3, ZERO ACC BITS 4–7

### MOVD Pp, A
Move Accumulator Data to Port 4, 5, 6 and 7

#### Opcode:
```
0 0 1 1 1 1 P1 P0
```

This is a 2-cycle instruction. Data in accumulator bits 0–3 is moved (written) to 8243 port 'p'. Accumulator bits 4–7 are unaffected. (See NOTE above regarding port mapping.)

\((Pp) \leftarrow (A_0-3) \quad p=4-7\)

**Example:**
Move data in accumulator to ports 4 and 5.
OUTP45: MOVD P4,A ;MOVE ACC BITS 0–3 TO PORT 4
SWAP A ;EXCHANGE ACC BITS 0–3 AND 4–7
MOVD P5,A ;MOVE ACC BITS 0–3 TO PORT 5

---

6-637
### INSTRUCTION SET

**MOVP A, @A**  Move Current Page Data to Accumulator

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>1 0 1 0 0 0 1 1</th>
</tr>
</thead>
</table>

This is a 2-cycle instruction. The contents of the program memory location addressed by the accumulator are moved to the accumulator. Only bits 0–7 of the program counter are affected, limiting the program memory reference to the current page. The program counter is restored following this operation.

(A) → (A)

**Note:**

This is a 1-byte, 2-cycle instruction. If it appears in location 255 of a program memory page, @A addresses a location in the following page.

**Example:**

MOV128: MOV A, #128 ;MOVE '128' DEC TO ACC
MOVP A, @A ;CONTENTS OF 129TH LOCATION IN CURRENT PAGE ARE MOVED TO ACC

**MOVP3 A, @A**  Move Page 3 Data to Accumulator

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>1 1 1 0 0 0 1 1</th>
</tr>
</thead>
</table>

This is a 2-cycle instruction. The contents of the program memory location within page 3, addressed by the accumulator, are moved to the accumulator. The program counter is restored following this operation.

(A) → (A) within page 3

**Example:**

Look up ASCII equivalent of hexadecimal code in table contained at the beginning of page 3. Note that ASCII characters are designated by a 7-bit code; the eighth bit is always reset.

TABSCH: MOV A, #OB8H ;MOVE 'B8' HEX TO ACC (10111000)
ANL A, #7FH ;LOGICAL AND ACC TO MASK BIT ;7 (00111000)
MOVP3, A, @A ;MOVE CONTENTS OF LOCATION '38' HEX IN PAGE 3 TO ACC ;(ASCII '8')

Access contents of location in page 3 labelled 'TAB1'. Assume current program location is not in page 3.

TABSCH: MOV A, #TAB1 ;ISOLATE BITS 0–7 ;OF LABEL ;ADDRESS VALUE
MOVP3 A, @A ;MOVE CONTENT OF PAGE 3 ;LOCATION LABELED 'TAB1' ;TO ACC

**NOP**  The NOP Instruction

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>0 0 0 0 0 0 0 0</th>
</tr>
</thead>
</table>

No operation is performed. Execution continues with the following instruction.

**ORL A, Rr**  Logical OR Accumulator With Register Mask

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>0 1 0 0 1 r2 r1 r0</th>
</tr>
</thead>
</table>

Data in the accumulator is logically ORed with the mask contained in working register 'r'.

(A) → (A) OR (Rr) \( r = 0–7 \)

**Example:**

ORREG: ORL A, R4 ;'OR' ACC CONTENTS WITH ;MASK IN REG 4
## INSTRUCTION SET

### ORL A, @Rr  Logical OR Accumulator With Memory Mask

**Opcode:**

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | r |

Data in the accumulator is logically ORed with the mask contained in the data memory location referenced by register 'r', bits 0–5.

\[(A) ← (A) \text{ OR } ((R)r)\]

\[r=0-1\]

**Example:**

```
ORDM: MOVE R0, #3FH
       ORL A, @R0

; MOVE '3F' HEX TO REG 0
; 'OR' ACC CONTENTS WITH MASK
; IN LOCATION 63
```

### ORL A, #data  Logical OR Accumulator With Immediate Mask

**Opcode:**

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |

This is a 2-cycle instruction. Data in the accumulator is logically ORed with an immediately-specified mask.

\[(A) ← (A) \text{ OR data}\]

**Example:**

```
ORID: ORL A, #'X'

; 'OR' ACC CONTENTS WITH MASK
; 01011000 (ASCII VALUE OF 'X')
```

### ORL Pp, #data  Logical OR Port 1–2 With Immediate Mask

**Opcode:**

| 1 | 0 | 0 | 0 | 1 | 0 | p0 | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |

This is a 2-cycle instruction. Data on port 'p' is logically ORed with an immediately-specified mask.

\[(Pp) ← (Pp) \text{ OR data}\]

\[p=1-2\] (see OUTL instruction)

**Example:**

```
ORP1: ORL P1, #OFFH

; 'OR' PORT 1 CONTENTS WITH
; MASK 'FF' HEX (SET PORT 1
; TO ALL ONES)
```

### ORLD Pp, A  Logical OR Port 4–7 With Accumulator Mask

**Opcode:**

| 1 | 0 | 0 | 0 | 1 | 1 | p1 | p0 |

This is a 2-cycle instruction. Data on 8243 port 'p' is logically ORed with the digit mask contained in accumulator bits 0–3,

\[(Pp) ← (Pp) \text{ OR } (A_{0-3})\]

\[p=4-7\] (See MOVD instruction)

**Example:**

```
ORP7: ORLD P7, A

; 'OR' PORT 7 CONTENTS
; WITH ACC BITS 0–3
```

### OUT DBB, A  Output Accumulator Contents to Data Bus Buffer

**Opcode:**

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

Contents of the accumulator are transferred to the Data Bus Buffer Output register and the Output Buffer Full (OBF) flag is set to one.

\[(DBB) ← (A)\]

\[OBF ← 1\]

**Example:**

```
OUTDBB: OUT DBB, A

; OUTPUT THE CONTENTS OF
; THE ACC TO DBBOUT
```
INSTRUCTION SET

OUTL Pp,A  Output Accumulator Data to Port 1 and 2

Opcode: 0 0 1 1 1 0 p1 p0

This is a 2-cycle instruction. Data residing in the accumulator is transferred (written) to port ‘p’ and latched.

(Pp) ← (A)  P=1-2

Note: Bits 0–1 of the opcode are used to represent PORT 1 and PORT 2. If you are coding in binary rather than assembly language, the mapping is as follows:

<table>
<thead>
<tr>
<th>Bits</th>
<th>p1</th>
<th>p0</th>
<th>Port</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>

Example: OUTLP: MOV A,R7 ;MOVE REG 7 CONTENTS TO ACC
OUTL P2,A ;OUTPUT ACC CONTENTS TO PORT2
MOV A,R6 ;MOVE REG 6 CONTENTS TO ACC
OUTL P1,A ;OUTPUT ACC CONTENTS TO PORT 1

RET  Return Without PSW Restore

Opcode: 1 0 0 0 0 0 1 1

This is a 2-cycle instruction. The stack pointer (PSW bits 0–2) is decremented. The program counter is then restored from the stack. PSW bits 4–7 are not restored.

(SP) ← (SP) - 1
(PC) ← ((SP))

RETR  Return With PSW Restore

Opcode: 1 0 0 1 0 0 1 1

This is a 2-cycle instruction. The stack pointer is decremented. The program counter and bits 4–7 of the PSW are then restored from the stack. Note that RETR should be used to return from an interrupt, but should not be used within the interrupt service routine as it signals the end of an interrupt routine.

(SP) ← (SP) - 1
(PC) ← ((SP))
(PSW4–7) ← ((SP))

RL A  Rotate Left Without Carry

Opcode: 1 1 1 0 0 1 1

The contents of the accumulator are rotated left one bit. Bit 7 is rotated into the bit 0 position.

(A7) ← (A7)  n=0–6

Example: Assume accumulator contains 10110001.
RLNC: RL A ;NEW ACC CONTENTS ARE 01100011
INSTRUCTION SET

RLC A  Rotate Left Through Carry

Opcode: 1111 0111

The contents of the accumulator are rotated left one bit. Bit 7 replaces the carry bit; the carry bit is rotated into the bit 0 position.

\[(A_{n+1}) \leftarrow (A_n)\]
\[(A_0) \leftarrow (C)\]
\[(C) \leftarrow (A_7)\]

Example: Assume accumulator contains a 'signed' number; isolate sign without changing value.

RLTC: CLR C  ;CLEAR CARRY TO ZERO
RLC A  ;ROTATE ACC LEFT, SIGN
RR A  ;ROTATE ACC RIGHT — VALUE
;BITS 0–6 IS RESTORED,
;CARRY UNCHANGED, BIT 7
;IS ZERO

RR A  Rotate Right Without Carry

Opcode: 0111 0111

The contents of the accumulator are rotated right one bit. Bit 0 is rotated into the bit 7 position.

\[(A_n) \leftarrow (A_{n+1})\]
\[(A_7) \leftarrow (A_0)\]

Example: Assume accumulator contains 10110001.

RRNC: RRA  ;NEW ACC CONTENTS ARE 11011000

RRC A  Rotate Right Through Carry

Opcode: 0110 0111

The contents of the accumulator are rotated right one bit. Bit 0 replaces the carry bit; the carry bit is rotated into the bit 7 position.

\[(A_n) \leftarrow (A_{n+1})\]
\[(A_7) \leftarrow (C)\]
\[(C) \leftarrow (A_0)\]

Example: Assume carry is not set and accumulator contains 10110001.

RRTC: RRCA  ;CARRY IS SET AND ACC
;CONTAINS 01011000

SEL RB0  Select Register Bank 0

Opcode: 1100 0101

PSW BIT 4 is set to zero. References to working registers 0–7 address data memory locations 0–7. This is the recommended setting for normal program execution.

(BS) \leftarrow 0
## INSTRUCTION SET

### SEL RB1  Select Register Bank 1

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Description</th>
<th>Example</th>
</tr>
</thead>
</table>
| 1 1 0 1 0 1 0 1 0 1 | PSW bit 4 is set to one. References to working registers 0–7 address data memory locations 24–31. This is the recommended setting for interrupt service routines, since locations 0–7 are left intact. The setting of PSW bit 4 in effect at the time of an interrupt is restored by the RETR instruction when the interrupt service routine is completed. (BS) ← 1 | Assume an IBF interrupt has occurred, control has passed to program memory location 3, and PSW bit 4 was zero before the interrupt. LOC3: JMP INIT ;JUMP TO ROUTINE 'INIT'

INIT: MOV R7,A ;MOV ACC CONTENTS TO LOCATION 7
SEL RB1 ;SELECT REG BANK 1
MOV R7,#OFAH ;MOVE 'FA' HEX TO LOCATION 31

SEL RB0 ;SELECT REG BANK 0
MOV A,R7 ;RESTORE ACC FROM LOCATION 7
RETR ;RETURN—RESTORE PC AND PSW |

### STOP TCNT  Stop Timer/Event Counter

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Description</th>
<th>Example</th>
</tr>
</thead>
</table>
| 0 1 1 0 0 1 0 1 1 | This instruction is used to stop both time accumulation and event counting. | Disable interrupt, but jump to interrupt routine after eight overflows and stop timer. Count overflows in register 7. START: DIS TCNTI ;DISABLE TIMER INTERRUPT
CLR A ;CLEAR ACC TO ZERO
MOV T,A ;MOV ZERO TO TIMER
MOV R7,A ;MOVE ZERO TO REG 7
STRT T ;START TIMER
MAIN: JTF COUNT ;JUMP TO ROUTINE 'COUNT'
JMP MAIN ;CLOSE LOOP
COUNT: INC R7 ;INCREMENT REG 7
MOV A,R7 ;MOVE REG 7 CONTENTS TO ACC
JB3 INT ;JUMP TO ROUTINE 'INT' IF ACC
;BIT 3 IS SET (REG 7=8)
JMP MAIN ;OTHERWISE RETURN TO ROUTINE ;MAIN

INT: STOP TCNT ;STOP TIMER
JMP 7H ;JUMP TO LOCATION 7 (TIMER INTERRUPT ROUTINE) |
INSTRUCTION SET

STRT CNT Start Event Counter

| Opcode: | 0 1 0 0 0 1 0 1 |

The TEST 1 (T1) pin is enabled as the event-counter input and the counter is started. The event-counter register is incremented with each high to low transition on the T1 pin.

Example: Initialize and start event counter. Assume overflow is desired with first T1 input.

```
STARTC: EN TCNTI ; ENABLE COUNTER INTERRUPT
         MOV A,#OFFH ; MOVE 'FF' HEX (ONES) TO ACC
         MOV T,A ; MOVE ONES TO COUNTER.
         STRT CNT ; INPUT AND START
```

STRT T Start Timer

| Opcode: | 0 1 0 1 0 1 0 1 |

Timer accumulation is initiated in the timer register. The register is incremented every 32 instruction cycles. The prescaler which counts the 32 cycles is cleared but the timer register is not.

Example: Initialize and start timer.

```
STARTT: EN TCNTI ; ENABLE TIMER INTERRUPT
         CLR A ; CLEAR ACC TO ZEROS
         MOV T,A ; MOVE ZEROS TO TIMER
         STRT T ; START TIMER
```

SWAP A Swap Nibbles Within Accumulator

| Opcode: | 0 1 0 0 0 1 1 1 |

Bits 0–3 of the accumulator are swapped with bits 4–7 of the accumulator. 

Example: Pack bits 0–3 of locations 50–51 into location 50.

```
PCKDIG: MOV R0,#50 ; MOVE '50' DEC TO REG 0
         MOV R1,#51 ; MOVE '51' DEC TO REG 1
         XCHD A,R0 ; EXCHANGE BIT 0–3 OF ACC AND LOCATION 50
         SWAP A ; SWAP BITS 0–3 AND 4–7 OF ACC
         XCHD A,R1 ; EXCHANGE BITS 0–3 OF ACC AND LOCATION 51
         MOV @R0,A ; MOVE CONTENTS OF ACC TO LOCATION 51
```

XCH A,Rr Exchange Accumulator-Register Contents

| Opcode: | 0 0 1 0 1 r2 r1 r0 |

The contents of the accumulator and the contents of working register 'r' are exchanged. 

Example: Move PSW contents to Reg 7 without losing accumulator contents.

```
XCHAR7: XCH A,R7 ; EXCHANGE CONTENTS OF REG 7 AND ACC
         MOV A,PSW ; MOVE PSW CONTENTS TO ACC
         XCH A,R7 ; EXCHANGE CONTENTS OF REG 7 AND ACC AGAIN
```

6-643
## INSTRUCTION SET

### XCH A,@Rr  Exchange Accumulator and Data Memory Contents

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>0 0 1 0 0 0 0 r</th>
</tr>
</thead>
</table>

The contents of the accumulator and the contents of the data memory location addressed by bits 0–5 of register ‘r’ are exchanged. Register ‘r’ contents are unaffected.

\[(A) \rightarrow ((R_r)) \quad r=0–1\]

**Example:**

Decrement contents of location 52.

```
DEC52: MOV R0,#52
       XCH A,@R0
       DEC A
       XCH A,@R0
```

### XCHD A,@Rr  Exchange Accumulator and Data Memory 4-bit Data

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>0 0 1 1 0 0 0 r</th>
</tr>
</thead>
</table>

This instruction exchanges bits 0–3 of the accumulator with bits 0–3 of the data memory location addressed by bits 0–5 of register ‘r’. Bits 4–7 of the accumulator, bits 4–7 of the data memory location, and the contents of register ‘r’ are unaffected.

\[(A_{0–3}) \rightarrow ((R_{0–3})) \quad r=0–1\]

**Example:**

Assume program counter contents have been stacked in locations 22–23.

```
XCHNI: MOV R0,#23
        CLR A
        XCHD A,@R0
        XRL A,R5
        XORDM: MOV R1,#20H
                XRL A,@R1
```

### XRL A,Rr  Logical XOR Accumulator With Register Mask

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>1 1 0 1 1 r2 r1 r0</th>
</tr>
</thead>
</table>

Data in the accumulator is EXCLUSIVE ORed with the mask contained in working register ‘r’.

\[(A) \leftarrow (A) \oplus (R_r) \quad r=0–7\]

**Example:**

```
XORREG: XRL A,R5
```

### XRL A,@Rr  Logical XOR Accumulator With Memory Mask

<table>
<thead>
<tr>
<th>Opcode:</th>
<th>1 1 0 1 0 0 0 r</th>
</tr>
</thead>
</table>

Data in the accumulator is EXCLUSIVE ORed with the mask contained in the data memory location addressed by register ‘r’, bits 0–5.

\[(A) \leftarrow (A) \oplus ((R_r)) \quad r=0–1\]

**Example:**

```
XORDM: MOV R1,#20H
       XRL A,@R1
```
XRL A,#data  Logical XOR Accumulator With Immediate Mask

| Opcode: | 1 1 0 1 0 0 1 1 | d7 d6 d5 d4 d3 d2 d1 d0 |

This is a 2-cycle instruction. Data in the accumulator is EXCLUSIVE ORed with an immediately-specified mask.

(A) ← (A) XOR data

Example: XORID: XOR A,#HEXTEN ;XOR CONTENTS OF ACC WITH ;MASK EQUAL VALUE OF SYMBOL ;'HEXTEN'
CHAPTER 4
SINGLE-STEP, PROGRAMMING,
AND POWER-DOWN MODES

SINGLE-STEP
The UPI family has a single-step mode which allows the user to manually step through his program one instruction at a time. While stopped, the address of the next instruction to be fetched is available on PORT 1 and the lower 2 bits of PORT 2. The single-step feature simplifies program debugging by allowing the user to easily follow program execution.

Figure 4-1 illustrates a recommended circuit for single-step operation, while Figure 4-2 shows the timing relationship between the SYNC output and the SS input. During single-step operation, PORT 1 and part of PORT 2 are used to output address information. In order to retain the normal I/O functions of PORTS 1 and 2, a separate latch can be used as shown in Figure 4-3.
The sequence of single-step operation is as follows:

1) The processor is requested to stop by applying a low level on SS. The SS input should not be brought low while SYNC is high. (The UPI samples the SS pin in the middle of the SYNC pulse).

2) The processor responds to the request by stopping during the instruction fetch portion of the next instruction. If a double cycle instruction is in progress when the single-step command is received, both cycles will be completed before stopping.

3) The processor acknowledges it has entered the stopped state by raising SYNC high. In this state, which can be maintained indefinitely, the 10-bit address of the next instruction to be fetched is present on PORT 1 and the lower 2 bits of PORT 2.

4) \( \overline{SS} \) is then raised high to bring the processor out of the stopped mode allowing it to fetch the next instruction. The exit from stop is indicated by the processor bringing SYNC low.

5) To stop the processor at the next instruction \( \overline{SS} \) must be brought low again before the next SYNC pulse—the circuit in Figure 4-1 uses the trailing edge of the previous pulse. If SS is left high, the processor remains in the “RUN” mode.

Figure 4-1 shows a schematic for implementing single-step. A single D-type flip-flop with preset and clear is used to generate \( \overline{SS} \). In the RUN mode SS is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single-step, preset is removed allowing SYNC to bring SS low via the clear input. Note that SYNC must be buffered since the SN7474 is equivalent to 3 TTL loads.

The processor is now in the stopped state. The next instruction is initiated by clocking “1” into the flip-flop. This “1” will not appear on SS unless SYNC is high (i.e., clear must be removed from the flip-flop). In response to SS going high, the processor begins an instruction fetch which brings SYNC low. SS is then reset through the clear input and the processor again enters the stopped state.
PROGRAMMING, VERIFYING AND ERASING EPROM (8741A, 8742 EPROM ONLY)

The internal Program Memory of the 8741A and 8742 may be erased and reprogrammed by the user as explained in the following sections. See the data sheet for more detail.

Programming

The programming procedure consists of the following: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. Figure 4-4 illustrates the programming and verifying sequence. The following is a list of the pins used for programming and a description of their functions:

- XTAL 1, Clock Input
- XTAL 2
- RESET Initialization and Address Latching
- TEST 0 Selection of Program or Verify Mode
- EA Activation of Program/Verify Modes
- D0-D7 Address and Data Input
- Data Output During Verify

The detailed Programming sequence (for one byte) is as follows:

1) Initial Conditions: $V_{CC} = V_{DD} = 5V$; Clock Running; $A_0 = 0V$, $CS = 5V$; $EA = 5V$; $D_0-D_7$ and PROG Floating.

2) $RESET = 0V$, $TEST 0 = 0V$ (Select Programming Mode).

3) $EA = 23V$ for 8741A
   $EA = 18V$ for 8742

4) Address applied to $D_0-D_7$ and PORTS 20-22.

5) $RESET = 5V$ (Latch Address).

6) Data applied to $D_0-D_7$.

7) $V_{DD} = 25V$ for 8741A
   $V_{DD} = 21V$ for 8742 (Programming Power).

---

**Figure 4-4. Programming Sequence**
SINGLE-STEP, PROGRAMMING, & POWER-DOWN MODES

8) PROG = 0V followed by one 50 msec pulse of 23V for 8741A
   PROG = 0V followed by one 50 msec pulse of 18V for 8742.
9) VDD = 5V.
10) TEST 0 = 5V (Select Verify Mode).
11) Read data on D0–D7 and verify EPROM cell contents.

WARNING
An attempt to program a mis-socketed 8741A or 8742 will result in severe damage to the part.
An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

Verification
Verification is accomplished by latching in an address as in the Programming Mode and then applying “1” to the TEST 0 input. The word stored at the selected address then appears on the D0–D7 lines. Note that verification can be applied to both ROM’s and EPROM’s independently of the programming procedure. See the data sheet.

The detailed Verifying sequence (for one byte) is as follows:

1) Initial Conditions: VCC = VDD = 5V; Clock Running; A9 = 0V, CS = 5V; EA = 5V; D0–D7 and PROG Floating.
2) <RESET> = 0V, TEST 0 = 5V (Verify Mode).
3) EA = 23V for 8741A
   EA = 18V for 8742
4) Address applied to D0–D7 and PORTS 20–22.
5) <RESET> = 5V (Latch Address)
6) Read data on D0–D7 and verify EPROM cell contents.

Erasing
The program memory of the 8741A or 8742 may be erased to zeros by exposing its translucent lid to shortwave ultraviolet light.

EPROM Light Sensitivity
The erasure characteristics of the 8741A or 8742 EPROM are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Angstrom range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8741A or 8742 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels (available from Intel) should be placed over the 8741A or 8742 window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A or 8742 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms. The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm2 power rating. The erasure time with this dosage is approximately 15 minutes using an ultraviolet lamp with a 12,000 µW/cm2 power rating. The 8741A or 8742 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

EXTERNAL ACCESS
The UPI family has an External Access mode (EA) which puts the processor into a test mode. This mode allows the user to disable the internal program memory and execute from external memory. External Access mode is useful in testing because it allows the user to test the processor’s functions directly. It is only useful for testing since this mode uses D0–D7, PORTS 10–17 and PORTS 20–22.

This mode is invoked by connecting the EA pin to 5V. The 11-bit current program counter contents then come out on PORTS 10–17 and PORTS 20–22 after the SYNC output goes high. (PORT 10 is the least significant bit.) The desired instruction opcode is placed on D0–D7 before the start of state S1. During state S1, the opcode is sampled from D0–D7 and subsequently executed in place of the internal program memory contents.

The program counter contents are multiplexed with the I/O port data on PORTS 10–17 and PORTS 20–22. The I/O port data may be demultiplexed using an external latch on the rising edge of SYNC. The program counter contents may be demultiplexed similarly using the trailing edge of SYNC.

Reading and/or writing the Data Bus Buffer registers is still allowed although only when D0–D7 are not being sampled for opcode data. In practice, since this sampling time is not known externally, reads or
writes on the system bus are done during SYNC high time. Approximately 600ns are available for each read or write cycle.

**POWER DOWN MODE (8041AH/8042 ROM ONLY)**

Extra circuitry is included in the ROM version to allow low-power, standby operation. Power is removed from all system elements except the internal data RAM in the low-power mode. Thus the contents of RAM can be maintained and the device draws only 10 to 15% of its normal power.

The VCC pin serves as the 5V power supply pin for all of the ROM version's circuitry except the data RAM array. The VDD pin supplies only the RAM array. In normal operation, both VCC and VDD are connected to the same 5V power supply.

To enter the Power-Down mode, the **RESET** signal to the UPI is asserted. This ensures the memory will not be inadvertently altered by the UPI during power-down. The VCC pin is then grounded while VDD is maintained at 5V. Figure 4-5 illustrates a recommended Power-Down sequence. The sequence typically occurs as follows:

1) Imminent power supply failure is detected by user defined circuitry. The signal must occur early enough to guarantee the 8041AH or 8042 can save all necessary data before VCC falls outside normal operating tolerance.

2) A “Power Failure” signal is used to interrupt the processor (via a timer overflow interrupt, for instance) and call a Power Failure service routine.

3) The Power Failure routine saves all important data and machine status in the RAM array. The routine may also initiate transfer of a backup supply to the VDD pin and indicate to external circuitry that the Power Failure routine is complete.

4) A **RESET** signal is applied by external hardware to guarantee data will not be altered as the power supply falls out of limits. **RESET** must be low until VCC reaches ground potential.

Recovery from the Power-Down mode can occur as any other power-on sequence. An external 1 μf capacitor on the **RESET** input will provide the necessary initialization pulse.
CHAPTER 5
SYSTEM OPERATION

BUS INTERFACE
The UPI-41AH, 42 Microcomputer functions as a peripheral to a master processor by using the data bus buffer registers to handle data transfers. The DBB configuration is illustrated in Figure 5-1. The UPI-41AH, 42 Microcomputer's 8 three-state data lines (D7-D0) connect directly to the master processor's data bus. Data transfer to the master is controlled by 4 external inputs to the UPI:
- A0 Address Input signifying command or data
- CS Chip Select
- RD Read strobe
- WR Write strobe

The master processor addresses the UPI-41AH, 42 Microcomputer as a standard peripheral device. Table 5-1 shows the conditions for data transfer:

<table>
<thead>
<tr>
<th>CS</th>
<th>A0</th>
<th>RD</th>
<th>WR</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Read DBBOUT</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Read STATUS</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Write DBBIN data, set F1 = 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Write DBBIN command set F1 = 1</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Disable DBB</td>
</tr>
</tbody>
</table>

The sequence for reading the DBBOUT register is shown in Figure 5-2. This operation causes the 8-bit contents of the DBBOUT register to be placed on the system Data Bus. The OBF flag is cleared automatically.

Reading STATUS
The sequence for reading the UPI-41AH, 42 Microcomputer's 8 STATUS bits is shown in Figure 5-3. This operation causes the 8-bit STATUS register contents to be placed on the system Data Bus as shown.

Write Data to DBBIN
The sequence for writing data to the DBBIN register is shown in Figure 5-4. This operation causes the system Data Bus contents to be transferred to the DBBIN register and the IBF flag is set. Also, the F1 flag is cleared (F1 = 0) and an interrupt request is generated. When the IBF interrupt is enabled, a jump to location 3 will occur. The interrupt request is cleared upon entering the IBF service routine or by a system RESET input.
Writing Commands to DBBIN

The sequence for writing commands to the DBBIN register is shown in Figure 5-5. This sequence is identical to a data write except that the A0 input is latched in the F1 flag (F1 = 1). The IBF flag is set and an interrupt request is generated when the master writes a command to DBB.

Operations of Data Bus Registers

The UPI-41AH, 42 Microcomputer controls the transfer of DBB data to its accumulator by executing INput and OUTput instructions. An IN A,DBB instruction causes the contents to be transferred to the UPI accumulator and the mF flag is cleared.

The OUT DBB,A instruction causes the contents of the accumulator to be transferred to the DBBOUT register. The OBF flag is set.

The UPI's data bus buffer interface is applicable to a variety of microprocessors including the 8086, 8088, 8085AH, 8080, and 8048.

A description of the interface to each of these processors follows.

DESIGN EXAMPLES

8085AH Interface

Figure 5-6 illustrates an 8085AH system using a UPI-41AH, 42. The 8085AH system uses a multiplexed address and data bus. During I/O the 8 upper address lines (A8-A15) contain the same I/O address as the lower 8 address/data lines (A0-A7); therefore I/O address decoding is done using only the upper 8 lines to eliminate latching of the address. An 8205 decoder provides address decoding for both the UPI-41AH, 42 and the 8237. Data is transferred using the two DMA handshaking lines of PORT 2. The 8237 performs the actual bus transfer operation. Using the UPI-41AH, 42's OBF master interrupt, the UPI-41A notifies the 8085AH upon transfer completion using the RST 5.5 interrupt input. The IBF master interrupt is not used in this example.

8088 Interface

Figure 5-7 illustrates a UPI-41AH, 42 interface to an 8088 minimum mode system. Two 8-bit latches are used to demultiplex the address and data bus. The address bus is 20-lines wide. For I/O only, the lower 16 address lines are used, providing an addressing range of 64K. UPI address selection is accomplished using an 8205 decoder. The A0 address line of the bus is connected to the corresponding UPI input for register selection. Since the UPI-41A is polled by the 8088, neither DMA nor master interrupt capabilities of the UPI-41AH, 42 are used in the figure.

8086 Interface

The UPI-41AH, 42 can be used on an 8086 maximum mode system as shown in figure 5-8. The address and data bus is demultiplexed using three 8282 latches providing separate address and data buses. The address bus is 20-lines wide and the data bus is 16-lines wide. Multiplexed control lines are decoded by the 8288. The UPI's CS input is provided by linear selection. Note that the UPI-41AH, 42 is both I/O mapped and memory mapped as a result of the linear addressing technique. An address decoder may be used to limit the UPI-41AH, 42 to a specific I/O mapped address. Address line A1 is connected to the UPI's A0 input. This insures that the registers of the UPI will have even I/O addresses. Data will be transferred on D0-D7 lines only. This allows the I/O registers to be accessed using byte manipulation instructions.
**Figure 5-6. 8085AH-UPI System**

**Figure 5-7. 8088-UPI Minimum Mode System**

6-653
8080 Interface

Figure 5-9 illustrates the interface to an 8080A system. In this example, a crystal and capacitor are used for UPI-41AH, 42 timing reference and power-on RESET. If the 2-MHz 8080A 2-phase clock were used instead of the crystal, the UPI-41AH, UPI-42 would run at only 16% full speed.

The A₀ and CS inputs are direct connections to the 8080 address bus. In larger systems, however, either of these inputs may be decoded from the 16 address lines.

The RD and WR inputs to the UPI can be either the IOR and IOW or the MEMR and MEMR signals depending on the I/O mapping technique to be used.

The UPI can be addressed as an I/O device using INPUT and OUTPUT instructions in 8080 software.

8048 Interface

Figure 5-10 shows the UPI interface to an 8048 master processor.

The 8048 RD and WR outputs are directly compatible with the UPI. Figure 5-11 shows a distributed processing system with up to seven UPI's connected to a single 8048 master processor.

In this configuration the 8048 uses PORT 0 as a data bus. I/O PORT 2 is used to select one of the seven UPI's when data transfer occurs. The UPI's are programmed to handle isolated tasks and, since they operate in parallel, system throughput is increased.

GENERAL HANDSHAKING PROTOCOL

1) Master reads STATUS register (RD, CS, A₀ = (0, 0, 1)) in polling or in response to either an IBF or an OBF interrupt.

2) If the UPI DBBIN register is empty (IBF flag = 0), Master writes a word to the DBBIN register (WR, CS, A₀ = (0, 0, 1) or (0, 0, 0)). If A₀ = 1, write command word, set F₁. If A₀ = 0, write data word, F₁ = 0.
3) If the UPI DBBOUT register is full (OBF flag = 1), Master reads a word from the DBBOUT register (RD, CS, AO = (0, 0, 0)).

4) UPI recognizes IBF (via IBF interrupt or JNIBF). Input data or command word is processed, depending on F1; IBF is reset. Repeat step 1 above.

5) UPI-41AH, 42 recognizes OBF flag = 0 (via JOBF). Next word is output to DBBOUT register, OBF is set. Repeat step 1 above.
Figure 5-11. Distributed Processor System
Chapter 6
APPLICATIONS

ABSTRACTS

The UPI-41A is designed to fill a wide variety of low to medium speed peripheral interface applications where flexibility and easy implementation are important considerations. The following examples illustrate some typical applications.

Keyboard Encoder

Figure 6-1 illustrates a keyboard encoder configuration using the UPI and the 8243 I/O expander to scan a 128-key matrix. The encoder has switch matrix scanning logic, N-key rollover logic, ROM look-up table, FIFO character buffer, and additional outputs for display functions, control keys or other special functions.

PORT 1 and PORTs 4–7 provide the interface to the keyboard. PORT 1 lines are set one at a time to select the various key matrix rows.

When a row is energized, all 16 columns (i.e., PORTs 4–7 inputs) are sampled to determine if any switch in the row is closed. The scanning software is code efficient because the UPI instruction set includes individual bit set/clear operations and expander PORTs 4–7 can be directly addressed with single, 2-byte instructions. Also, accumulator bits can be tested in a single operation. Scan time for 128 keys is about 10 ms. Each matrix point has a unique binary code which is used to address ROM when a key closure is detected. Page 3 of ROM contains a look-up table with useable codes (i.e., ASCII, EBCDIC, etc.) which correspond to each key. When a valid key closure is detected the ROM code corresponding to that key is stored in a FIFO buffer in data memory for transfer to the master processor. To avoid stray noise and switch bounce, a key closure must be detected on two consecutive scans before it is considered valid and loaded into the FIFO buffer. The FIFO buffer allows multiple keys to be processed as they are depressed without regard to when they are released, a condition known as N-key rollover.

The basic features of this encoder are fairly standard and require only about 500 bytes of memory. Since the UPI is programmable and has additional memory capacity it can handle a number of other functions. For example, special keys can be programmed to give an entry on closing as well as opening. Also, I/O lines are available to control a 16-digit, 7-segment display. The UPI can also be programmed to recognize special combinations of characters such as commands, then transfer only the decoded information to the master processor.

A complete keyboard application has been developed for the UPI-41A. A description is included in this section. The code for the application is available in the Intel Insite Library (program AB 147).

![Figure 6-1. Keyboard Encoder Configuration](https://example.com/keyboard_encoder_config.png)
Matrix Printer Interface

The matrix printer interface illustrated in Figure 6-2 is a typical application for the UPI-41A. The actual printer mechanism could be any of the numerous dot-matrix types and similar configurations can be shown for drum, spherical head, daisy wheel or chain type printers.

The bus structure shown represents a generalized, 8-bit system bus configuration. The UPI's three-state interface port and asynchronous data buffer registers allow it to connect directly to this type of system for efficient, two-way data transfer.

The UPI's two on-board I/O ports provide up to 16 input and output signals to control the printer mechanism. The timer/event counter is used for generating a timing sequence to control print head position, line feed, carriage return, and other sequences. The on-board program memory provides character generation for 5 x 7, 7 x 9, or other dot matrix formats. As an added feature a portion of the 64 x 8-bit data memory can be used as a FIFO buffer so that the master processor can send a block of data at a high rate. The UPI can then output characters from the buffer at a rate the printer can accept while the master processor returns to other tasks.

The 8295 Printer Controller is an example of an 8041A preprogrammed as a dot matrix printer interface.

Tape Cassette Controller

Figure 6-3 illustrates a digital cassette interface which can be implemented with the UPI-41A. Two sections of the tape transport are controlled by the UPI: digital data/command logic, and motor servo control.

The motor servo requires a speed reference in the form of a monostable pulse whose width is proportional to the desired speed. The UPI monitors a prerecorded clock from the tape and uses its onboard interval timer to generate the required speed reference pulses at each clock transition.

Recorded data from the tape is supplied serially by the data/command logic and is converted to 8-bit words by the UPI, then transferred to the master processor. At 10 ips tape speed the UPI can easily handle the 8000 bps data rate. To record data, the UPI uses the two input lines to the data/command logic which control the flux direction in the recording head. The UPI also monitors 4 status lines from the tape transport including: end of tape, cassette...
inserted, busy, and write permit. All control signals can be handled by the UPI's two I/O ports.

**Universal I/O Interface**

Figure 6-4 shows an I/O interface design based on the UPI. This configuration includes 12 parallel I/O lines and a serial (RS232C) interface for full duplex data transfer up to 1200 baud. This type of design can be used to interface a master processor to a broad spectrum of peripheral devices as well as to a serial communication channel.

PORT 1 is used strictly for I/O in this example while PORT 2 lines provide five functions:
- $P_{23}$-$P_{20}$ I/O lines (bidirectional)
- $P_{24}$ Request to send (RTS)
- $P_{25}$ Clear to Send (CTS)
- $P_{26}$ Interrupt to master
- $P_{27}$ Serial data out

The parallel I/O lines make use of the bidirectional port structure of the UPI. Any line can function as an input or output. All port lines are automatically initialized to 1 by a system RESET pulse and remain

---

**Figure 6-3. Tape Transport Controller**

**Figure 6-4. Universal I/O Interface**
latched. An external TTL signal connected to a port line will override the UPI's 50K-ohm internal pull-up so that an INPUT instruction will correctly sample the TTL signal.

Four PORT 2 lines function as general I/O similar to PORT 1. Also, the RTS signal is generated on PORT 2 under software control when the UPI has serial data to send. The CTS signal is monitored via PORT 2 as an enable to the UPI to send serial data. A PORT 2 line is also used as a software generated interrupt to the master processor. The interrupt functions as a service request when the UPI has a byte of data to transfer or when it is ready to receive. Alternatively, the EN FLAGS instruction could be used to create the OBF and IBF interrupts on P24 and P25.

The RS232C interface is implemented using the TEST0 pin as a receive input and a PORT 2 pin as a transmit output. External packages (A0, A1) are used to provide RS232C drive requirements. The serial receive software is interrupt driven and uses the on-chip timer to perform time critical serial control. After a start bit is detected the interval timer can be preset to generate an interrupt at the proper time for sampling the serial bit stream. This eliminates the need for software timing loops and allows the processor to proceed to other tasks (i.e., parallel I/O operations) between serial bit samples. Software flags are used so the main program can determine when the interrupt driven receive program has a character assembled for it.

This type of configuration allows system designers flexibility in designing custom I/O interfaces for specific serial and parallel I/O applications. For instance, a second or third serial channel could be substituted in place of the parallel I/O if required. The UPI's data memory can buffer data and commands for up to 4 low-speed channels (110 baud typewriter, etc.)

Application Notes
The following application notes illustrate the various applications of the UPI family. Other related publications including the 8048 Family Application Handbook are available through the Intel Literature Department.
INTRODUCTION TO THE UPI-41A™

Introduction
Since the introduction in 1974 of the second generation of microprocessors, such as the 8080, a wide range of peripheral interface devices have appeared. At first, these devices solved application problems of a general nature; i.e., parallel interface (8255), serial interface (8251), timing (8253), interrupt control (8259). However, as the speed and density of LSI technology increased, more and more intelligence was incorporated into the peripheral devices. This allowed more specific application problems to be solved, such as floppy disk control (8271), CRT control (8275), and data link control (8273). The advantage to the system designer of this increased peripheral device intelligence is that many of the peripheral control tasks are now handled externally to the main processor in the peripheral hardware rather than internally in the main processor software. This reduced main processor overhead results in increased system throughput and reduced software complexity.

In spite of the number of peripheral devices available, the pervasiveness of the microprocessor has been such that there is still a large number of peripheral control applications not yet satisfied by dedicated LSI. Complicating this problem is the fact that new applications are emerging faster than the manufacturers can react in developing new, dedicated peripheral controllers. To address this problem, a new microcomputer-based Universal Peripheral Interface (UPI-41A) device was developed.

In essence, the UPI-41A acts as a slave processor to the main system CPU. The UPI contains its own processor, memory, and I/O, and is completely user programmable; that is, the entire peripheral control algorithm can be programmed locally in the UPI, instead of taxing the master processor's main memory. This distributed processing concept allows the UPI to handle the real-time tasks such as encoding keyboards, controlling printers, or multiplexing displays, while the main processor is handling non-real-time dependent tasks such as buffer management or arithmetic. The UPI relies on the master only for initialization, elementary commands, and data transfers. This technique results in an overall increase in system efficiency since both processors—the master CPU and the slave UPI—are working in parallel.

This application note presents three UPI-41A applications which are roughly divided into two groups: applications whose complexity and UPI code space requirements allow them to either stand alone or be incorporated as just one task in a "multi-tasking" UPI, and applications which are complete UPI applications in themselves. Applications in the first group are a simple LED display and sensor matrix controllers. A combination serial/parallel I/O device is an application in the second group. Each application illustrates different UPI configurations and features. However, before the application details are presented, a section on the UPI/master protocol requirements is included. These protocol requirements are key to UPI software development. For convenience, the UPI block diagram is reproduced in Figure 1 and the instruction set summary in Table 1.

UPI-41 vs. UPI-41A
The UPI-41A is an enhanced version of the UPI-41. It incorporates several architectural features not found on the "non-A" device:
- Separate Data In and Data Out data bus buffer registers
- User-definable STATUS register bits
- Programmable master interrupts for the OBF and IBF flags
- Programmable DMA interface to external DMA controller.

The separate Data In (DBBIN) and Data Out (DBBOUT) registers greatly simplify the master/UPI protocol compared to the UPI-41. The master need only check IBF before writing to DBBIN and OBF before reading DBBOUT. No data bus buffer lock-out is required.

The most significant nibble of the STATUS register, undefined in the UPI-41, is user-definable in UPI-41A. It may be loaded directly from the most significant nibble of the Accumulator (MOV STS,A). These extra four STATUS bits are useful for transferring additional status information to the master. This application note uses this feature extensively.

A new instruction, EN FLAGS, allows OBF and IBF to be reflected on PORT 2 BIT 4 and PORT 2 BIT 5 respectively. This feature enables interrupt-driven data transfers when these pins are interrupt sources to the master.

By executing an EN DMA instruction PORT 2 BIT 6 becomes a DRQ (DMA Request) output and PORT 2 BIT 7 becomes DACK (DMA Acknowledge). Setting DRQ requests a DMA cycle to an external DMA controller. When the cycle is granted, the DMA controller returns DACK plus either RD (Read) or WR (Write). DACK automatically forces
CS and A0 low internally and clears DRQ. This selects the appropriate data buffer register (DBBOUT for DACK and RD, DBBIN for DACK and WR) for the DMA transfer.

Like the "non-A", the UPI-41A is available in both ROM (8041A) and EPROM (8741A) Program Memory versions. This application note deals exclusively with the UPI-41A since the applications use the "A"s enhanced features.

UPI/MASTER PROTOCOL

As in most closely coupled multiprocessor systems, the various processors communicate via a shared resource. This shared resource is typically specific locations in RAM or in registers through which status and data are passed. In the case of a master processor and a UPI-41A, the shared resource is 3 separate, master-addressable, registers internal to the UPI. These registers are the status register (STATUS), the Data Bus Buffer Input register (DBBIN), and the Data Bus Output register (DBBOUT). [Data Bus Buffer direction is relative to the UPI]. To illustrate this register interface, consider the 8085A/UPI system in Figure 2.

Looking into the UPI from the 8085A, the 8085A sees only the three registers mentioned above. If the 8085A wishes to issue a command to the UPI, it does so by writing the command to the DBBIN register according to the decoding of Table 2. Data for the UPI is also passed via the DBBIN register. (The UPI differentiates commands and data by examining the A0 pin. Just how this is done is covered shortly.) Data from the UPI for the 8085A is passed in the DBBOUT register. The 8085A may interrogate the UPI's status by reading the UPI's STATUS register. Four bits of the STATUS register act as flags and are used to handshake data and commands into and out of the UPI. The STATUS register format is shown in Figure 3.

BIT 0 is OBF (Output Buffer Full). This flag indicates to the master when the UPI has placed data in the DBBOUT register. OBF is set when the UPI writes to DBBOUT and is reset when the master reads DBBOUT. The master finds meaningful data in the DBBOUT register only when OBF is set.

The Input Buffer Full (IBF) flag is BIT 1. The UPI uses this flag as an indicator that the master has written to the DBBIN register. The master uses IBF
to indicate when the UPI has accepted a particular command or data byte. The master should examine IBF before outputting anything to the UPI. IBF is set when the master writes to DBBIN and is reset when the UPI reads DBBIN. The master must wait until IBF=0 before writing new data or commands to DBBIN. Conversely, the UPI must ensure IBF=1 before reading DBBIN.

The third STATUS register bit is F₀ (FLAG 0). This is a general purpose flag that the UPI can set, reset, and test. It is typically used to indicate a UPI error or busy condition to the master.

FLAG 1 (F₁) is the final dedicated STATUS bit. Like F₀ the UPI can set, reset, and test this flag. However, in addition, F₁ reflects the state of the A₀ pin whenever the master writes to the DBBIN register. The UPI uses this flag to delineate between master command and data writes to DBBIN.

The remaining four STATUS register bits are user definable. Typical uses of these bits are as status indicators for individual tasks in a multitasking UPI or as UPI generated interrupt status. These bits find a wide variety of uses in the upcoming applications.

Looking into the 8085A from the UPI, the UPI sees the two DBB registers plus the IBF, OBF, and F₁ flags. The UPI can write from its accumulator to DBBOUT or read DBBIN into the accumulator. The UPI cannot read OBF, IBF, or F₁ directly, but these flags may be tested using conditional jump
### Table 1. Instruction Set Summary

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD A,R7</td>
<td>Add register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A,R7</td>
<td>Add data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A,#data</td>
<td>Add immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ADDC A,R7</td>
<td>Add register with carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC A,R7</td>
<td>Add data memory with carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC A,#data</td>
<td>Add immediate with carry</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ANL A,R7</td>
<td>AND register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ANL A,R7</td>
<td>AND data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A,R7</td>
<td>OR register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A,R7</td>
<td>OR data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A,#data</td>
<td>OR immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>XRL A,R7</td>
<td>Exclusive OR register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XRL A,R7</td>
<td>Exclusive OR data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XRL A,#data</td>
<td>Exclusive OR immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>INC A</td>
<td>Increment A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC A</td>
<td>Decrement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR A</td>
<td>Clear register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL A</td>
<td>Complement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DA A</td>
<td>Decimal Adjust A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SWAP A</td>
<td>Swap digits of A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RL A</td>
<td>Rotate A left</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLC A</td>
<td>Rotate A left through carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RR A</td>
<td>Rotate A right</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RRC A</td>
<td>Rotate A right through carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>IN A,P</td>
<td>Input port to A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>OUTL P,A</td>
<td>Output A to port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ANL P,#data</td>
<td>AND immediate to port</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL P,#data</td>
<td>OR immediate to port</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>IN A,DPB</td>
<td>Input DBB to A, clear IBF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OUT P,DPB</td>
<td>Output A to DBB, set OBF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV STS A</td>
<td>Move to Status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV P,A</td>
<td>Input to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOV P,DPB</td>
<td>Output to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ANLD P,A</td>
<td>AND to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ORLD P,A</td>
<td>OR to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Data Moves</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV A,R7</td>
</tr>
<tr>
<td>MOV A,R7</td>
</tr>
<tr>
<td>MOV A,#data</td>
</tr>
<tr>
<td>MOV R7,A</td>
</tr>
<tr>
<td>MOV @R7,#data</td>
</tr>
<tr>
<td>MOV R7,#data</td>
</tr>
<tr>
<td>MOV @R7,#data</td>
</tr>
<tr>
<td>MOV A,PSW</td>
</tr>
<tr>
<td>MOV PSW,A</td>
</tr>
<tr>
<td>XCH A,R7</td>
</tr>
<tr>
<td>XCH A,R7</td>
</tr>
<tr>
<td>XCHD A,R7</td>
</tr>
<tr>
<td>MOV P,A</td>
</tr>
<tr>
<td>MOV P,A</td>
</tr>
</tbody>
</table>

### Table 2. Register Decoding

<table>
<thead>
<tr>
<th>CS</th>
<th>AO</th>
<th>RD</th>
<th>WR</th>
<th>REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1</td>
<td>READ DBBOUT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>READ STATUS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>WRITE DBBIN (DATA)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>WRITE DBBIN (COMMAND)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 X X X</td>
<td>NO ACTION</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 3. Status Register Format

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>OBF — DBOUT FULL</td>
</tr>
<tr>
<td>6</td>
<td>OB — DBIN FULL</td>
</tr>
<tr>
<td>5</td>
<td>FO — FLAG 0</td>
</tr>
<tr>
<td>4</td>
<td>F1 — FLAG 1</td>
</tr>
<tr>
<td>3</td>
<td>USER DEFINED</td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

---

6-664

AFN-01536A
instructions. The UPI should make sure that OBF is reset before writing new data into DBBOUT to ensure that the master has read previous DBBOUT data. IBF should also be tested before reading DBBIN since DBBIN data is valid only when IBF is set. As was mentioned earlier, the UPI uses F1 to differentiate between command and data contents in DBBIN when IBF is set. The UPI may also write the upper 4-bits of its accumulator to the upper 4-bits of the STATUS register. These bits are thus user definable.

The UPI can test the flags at any time during its internal program execution. It essentially “polls” the STATUS register for changes. If faster response is needed to master commands and data, the UPI’s internal interrupt structure can be used. If IBF interrupts are enabled, a master write to DBBIN (either command or data) sets IBF which generates an internal CALL to location 03H in program memory. At this point, working register contents can be saved using bank switching, the accumulator saved in a spare working register, and the DBBIN register read and serviced. The interrupt logic for the IBF interrupt is shown in Figure 4. A few observations concerning this logic are appropriate. Note that if the master writes to DBBIN while the UPI is still servicing the last IBF interrupt (a RETR instruction has not been executed), the IBF Interrupt Pending line is made high which causes a new CALL to 03H as soon as the first RETR is executed. No EN I (Enable Interrupt) instruction is needed to rearm the interrupt logic as is needed in an 8080 or 8085A system; the RETR performs this function. Also note that executing a DIS I to disable further IBF interrupts does not clear a pending interrupt. Only a CALL to location 03H or RESET clears a pending IBF interrupt.

Keeping in mind that the actual master/UPJ protocol is dependent on the application, probably the best way to illustrate correct protocol is by example. Let’s consider using the UPI as a simple parallel I/O device. (This is a trivial application but it embodies all of the important protocol considerations.) Since the UPI may be either interrupt or non-interrupt driven internally, both cases are considered.

Let’s take the easiest configuration first; using the UPI PORT 1 as an 8-bit output port. From the UPI’s point-of-view, this is an input-only application since all that is required is that the UPI input data from the master. Once the master writes data to the UPI, the UPI reads the DBBIN register and transfers the data to PORT 1. No testing for commands versus data is needed since the UPI “knows” it only performs one task—no commands are needed.

![Figure 4. UPI-41A Interrupt Structure](image-url)
Non-interrupt driven UPI software is shown in Figure 5A while Figure 5B shows interrupt based software. For Figure 5A, the UPI simply waits until it sees IBF go high indicating the master has written a data byte to DBBIN. The UPI then reads DBBIN, transfers it to PORT 1, and returns to waiting for the next data. For the interrupt-driven UPI, Figure 5B, once the EN I instruction is executed, the UPI simply waits for the IBF interrupt before handling the data. The UPI could handle other tasks during this waiting time. When the master writes the data to DBBIN, an IBF interrupt is generated which forms a CALL to location OBF. At this point the UPI reads DBBIN (no testing of IBF is needed since an IBF interrupt implies that IBF is set), transfers the data to PORT 1, and executes an RETR which returns program flow to the main program.

Software for the master 8085A is included in Figure 5C. The only requirement for the master to output data to the UPI is that it check the UPI to be sure the previous data had been taken before writing new data. To accomplish this the master simply reads the status register looking for IBF=0 before writing the next data.

Figure 6A illustrates the case where UPI PORT 2 is used as an 8-bit input port. This configuration is termed UPI output-only as the master does not write (input) to the UPI but simply reads either the STATUS or the DDBOUT registers. In this example only the OBF flag is used. OBF signals the master that the UPI has placed new port data in DDBOUT. The UPI loops testing OBF. When OBF is clear, the master has read the previous data and UPI then reads its input port (PORT 2) and places this data in DDBOUT. It then waits on OBF until the master reads DDBOUT before reading the input port again. When the master wishes to read the input port data, Figure 6B, it simply checks for OBF being set in the STATUS register before reading DDBOUT. While this technique illustrates proper protocol, it should be noted that it is not meant to be a good method of using the UPI as an input port since the master would never get the newest status of the port.

The above examples can easily be combined. Figure 7 shows UPI software to use PORT 1 as an output port simultaneously with PORT 2 as an input port. The program starts with the UPI checking IBF to see if the master has written data destined for the output port into DBBIN. If IBF is set, the UPI reads DBBIN and transfers the data to the output port (PORT 1). If IBF is not set or once the data is transferred to the output port if it was, OBF is tested. If OBF is reset (indicating the master has read DDBOUT), the input port (PORT 2) is read and transferred to DDBOUT. If OBF is set, the master has yet to read DDBOUT so the program just loops back to test IBF.

The master software is identical to the separate input/output examples; the master must test IBF.
and OBF before writing output port data into DBBIN or before reading input port from DDBOUT respectively.

In all of the three examples above, the UPI treats information from the master solely as data. There has been no need to check if DBBIN information is a command rather than data since the applications do not require commands. But what if both PORTs 1 and 2 were used as output ports? The UPI needs to know into which port to put the data. Let’s use a command to select which port.

Recall that both commands and data pass through DBBIN. The state of the A0 pin at the time of the write to DBBIN is used to distinguish commands from data. By convention, DBBIN writes with A0=0 are for data, and those with A0=1 are commands. When DBBIN is written into, F1 (FLAG 1) is set to the state of A0. The UPI tests F1 to determine if the information in the DBBIN register is data or command.

For the case of two output ports, let’s assume that the master selects the desired port with a command prior to writing the data. (We could just use F1 as a port select but that would not illustrate the subtle differences between commands and data). Let’s define the port select commands such that BIT 1=1 if the next data is for PORT 1 (Write PORT 1=0000 0010) and BIT 2 =1 if the next data is for PORT 2 (Write PORT 2=0000 0100). (The number of the set bit selects the port.) Any other bits are ignored. This assignment is completely arbitrary; we could use any command structure, but this one has the advantage of being simple.

Note that the UPI must “remember” from DBBIN write to write which port has been selected. Let’s use F0 (FLAG 0) for this purpose. If a Write PORT 1 command is received, F0 is reset. If the command is Write PORT 2, F0 is set. When the UPI finds data in DBBIN, F0 is interrogated and the data is loaded into the previously selected port. The UPI software is shown in Figure 8A.

Initially, the UPI simply waits until IBF is set indicating the master has written into DBBIN. Once IBF is set, DBBIN is read and F1 is tested for a command. If F1=1, the DBBIN byte is a command. Assuming a command, BIT 1 is tested to see if the command selected PORT 1. If so, F0 is cleared and the program returns to wait for the data. If BIT 1=0, BIT 2 is tested. If BIT 2 is set, PORT 2 is selected so F0 is set. The program then loops back waiting for the next master input. This input is the desired port data. If BIT 2 was not set, F0 is not changed and no action is taken.

When IBF=1 is again detected, the input is again tested for command or data. Since it is necessarily data, DBBIN is read and F0 is tested to determine which port was previously selected. The data is then output to that port, following which the program waits for the next input. Note that since F0 still selects the previous port, the next input could be more data for that port. The port selection command could be thought of as a port select flip-flop control; once a selection is made, data may be repeatedly written to that port until the other port is selected.

Master software, Figure 8B, simply must check IBF before writing either a command or data to DBBIN. Otherwise, the master software is straightforward.

For the sake of completeness, UPI software for implementing two input ports is given in Figure 9. This case is simpler than the dual output case since the UPI can assume that all writes to DBBIN are port selection commands so no command/data testing is required. Once the Port Read command is input, the selected port is read and the port data is placed in DDBOUT. Note that in this case F0 is used as a UPI
error indicator. If the master happened to issue an invalid command (a command without either BIT 1 or 2 set), F0 is set to notify the master that the UPI did not know how to interpret the command. F0 is also set if the master commanded a port read before it had read DBBOUT from the previous command. The UPI simply tests OBF just prior to loading DBBOUT and if OBF=1, F0 is set to indicate the error.

All of the above examples are, in themselves, rather trivial applications of the UPI although they could easily be incorporated as one of several tasks in a UPI handling multiple small tasks. We have covered them primarily to introduce the UPI concept and to illustrate some master/UPI protocol. Before moving on to more realistic UPI applications, let’s discuss two UPI features that do not directly relate to the master/UPI protocol but greatly enhance the UPI’s transfer capability.

In addition to the OBF and IBF bits in the STATUS register, these flags can also be made available directly on two port pins. These port pins can then be used as interrupt sources to the master. By executing an EN FLAGS instruction, PORT 2 pin 4 reflects the condition of OBF and PORT 2 pin 5 reflects the inverted condition of IBF (IBF). These dedicated outputs can then be enabled or disabled via their respective port bit values; i.e., P24 reflects OBF as long as an instruction is executed which sets P24 (i.e. ORL P2,#10H). The same action applies to the IBF output except P25 is used. Thus P24 may serve as a DATA AVAILABLE interrupt output. Likewise for P25 as a READY-TO-ACCEPT-DATA interrupt. This greatly simplifies interrupt-driven master-slave data transfers.

**Example Applications**

Each of the following three sections presents the hardware and software details of a UPI application. Each application utilizes one of the protocols mentioned in the last section. The first example is a simple 8-digit LED display controller. This application requires only that the UPI perform input operations from the DBBIN; DBBOUT is not used. The reverse is true for the second application: a sensor matrix controller. The final application involves both DBBOUT and DBBIN operations: a combination serial/parallel I/O device.

The core master processor system with which these applications were developed is the iSBC 80/30 single board computer. This board provides an especially convenient UPI environment since it contains a dedicated socket specifically interfaced for the UPI-41A. The 80/30 uses the 8085A as the master processor. The I/O and peripheral complement on the 80/30 include 12 vectored priority interrupts (8 on an 8259 Programmable Interrupt Controller and 4 on the 8085A itself), an 8253 Programmable Interval Timer supplying three 16-bit programmable timers (one is dedicated as a programmable baud rate generator), a high speed serial channel provided by a 8251 Programmable USART, and 24 parallel I/O

![Figure 9. Dual Input Port Example](image)
lines implemented with an 8255A Programmable Parallel Interface. The memory complement contains 16K bytes of RAM using 2117 16K bit Dynamic RAMs and the 8202 Dynamic RAM Controller, and up to 8K bytes of ROM/EPROM with sockets compatible with 2716, 2758, or 2332 devices. The 80/30's RAM uses a dual port architecture. That is, the memory can be considered a global system resource, accessible from the on-board 8086A as well as from remote CPUs and other devices via the MULTIBUS. The 80/30 contains MULTIBUS control logic which allows up to 16 80/30s or other bus masters to share the same system bus. (More detailed information on the iSBC 80/30 and other iSBC products may be found in the latest Intel Systems Data Catalog.)

A block diagram of the iSBC 80/30 is shown in Figure 10. Details of the UPI interface are shown in Figure 11. This interface decodes the UPI registers in the following format:

<table>
<thead>
<tr>
<th>Register</th>
<th>Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read STATUS</td>
<td>IN E5H</td>
</tr>
<tr>
<td>Write DBBIN (command)</td>
<td>OUT E5H</td>
</tr>
<tr>
<td>Read DBBOUT (data)</td>
<td>IN E4H</td>
</tr>
<tr>
<td>Write DBBIN (data)</td>
<td>OUT E4H</td>
</tr>
</tbody>
</table>

8-Digit Multiplexed LED Display

The traditional method of interfacing an LED display with a microprocessor is to use a data latch along with a BDC-to-7-segment decoder for each digit of the display. Thus two ICs, seven current limiting resistors, and about 45 connections are required for each digit. These requirements are, of course, multiplied by the total number of digits desired. The obvious disadvantages of this method are high parts count and high power dissipation since each digit is “ON” continuously. Instead, a scheme of time multiplexing the display can be used to decrease both parts count and power dissipation.

Display multiplexing basically involves connecting the same segment (a, b, c, d, e, f, or g) of each digit in parallel and driving the common digit element (anode or cathode) of each digit separately. This is shown schematically in Figure 12. The various digits of the display are not all on at once; rather, only one digit at a time is energized. As each digit is energized, the appropriate segments for that digit are turned on. Each digit is enabled in this way, in sequence, at a rate fast enough to ensure that each digit appears to be “ON” continuously. This implies that the display must be “refreshed” at periodic intervals to keep the digits flicker-free. If the CPU had to handle this task, it would have to suspend normal processing, go update the display, and then return to its normal flow. This extra burden is ideally handled by a UPI. The master CPU could simply give characters to the UPI and let the UPI do the actual segment decoding, display multiplexing, and refreshing.

As an example of this technique, Figure 13 shows the UPI controlling an 8-digit LED display. All digit segments are connected in parallel and are driven through segment drivers by the UPI PORT 1. The lower 3 bits of PORT 2 are inputs to a 3-to-8 decoder which selects an individual digit through a digit driver. A fourth PORT 2 line is used as a decoder enable input. The remaining PORT 2 lines plus the TEST 0 and TEST 1 inputs are available for other tasks.

Internally, the UPI uses the counter/timer in the interval timer mode to define the interval between display refreshes. Once the timer is loaded with the desired interval and started, the UPI is free to handle other tasks. It is only when a timer overflow interrupt occurs that the UPI handles the short display multiplexing routine. The display multiplexing can be considered a background task which is entirely interrupt-driven. The amount of time spent multiplexing is such that there is ample time to handle a non-timer task in the UPI foreground. (We'll discuss this timing shortly.)

When a timer interrupt occurs, the UPI turns off all digits via the decoder enable. The next digit's segment contents are retrieved from the internal data memory and output via PORT 1 to the segment drivers. Finally, the next digit's location is placed on PORT 2 (P20–P22) and the decoder enabled. This displays the digit's segment information until the next interrupt. The timer is then restarted for the next interval. This process continues repeatedly for each digit in sequence.

As a prelude to discussing the UPI software, let's examine the internal data memory structure used in this application, Figure 14. This application requires only 14 of the 64 total data memory locations. The top eight locations are dedicated to the Display Map; one location for each digit. These locations contain the segment and decimal point information for each character. Just how characters are loaded into this section of memory is covered shortly. Register R7 of Register Bank 1 is used as the temporary Accumulator store during the interrupt service routines. Register R3 stores the digit number of the next digit to be displayed. R9 is a temporary storage register for characters during input routine. R9 is
the offset pointer pointing to the Display Map location of the next digit. That makes 12 locations so far. The remaining two locations are the two stack locations required to store the return address plus status during the timer and input interrupt service routines. The remaining unused locations, all of Register Bank 0, 14 bytes of stack, 4 in Register Bank 1, and 24 general purpose RAM locations, are all available for use by any foreground task.

The UPI software consists of only three short routines. One, INIT, is used strictly during initialization. DISPLA is the multiplexing routine called at a timer interrupt. INPUT is the character input handler called at an IBF interrupt. The flow charts for these routines are shown in Figures 14A through 14C.

INIT initializes the UPI by simply turning off all segment and digit drivers, filling the Display Map with blank characters, loading and starting the timer, and enabling both timer and IBF interrupts. Although the flow chart shows the program looping at this point, it is here that the code for any foreground task is inserted. The only restrictions on this foreground task are that it not use I/O lines dedicated to the display and that it not require dedicated use of the timer. It could share the timer if precautions are taken to ensure that the display will still be refreshed at the required interval.
Figure 11. UPI Interface on iSBC 80/30

Figure 12. LED Multiplexing
Figure 13. UPI Controlled 8-Digit LED Display

Figure 14. LED Display Controller Data Memory Allocation

Figure 14A. INIT Routine Flow
The INPUT routine handles the character input. It is called when an IBF interrupt occurs. After the usual swapping of register banks and saving of the accumulator, DBBIN is read and stored in register R2. DBBIN contains the Display Data Word. The format for this word, Figure 15, has two fields: Digit Select and Character Select. The Digit Select field selects the digit number into which the character from the Character Select field is placed. Notice that the character set is not limited strictly to numerics, some alphanumeric capability is provided. Once DBBIN is read, the offset for the selected digit is computed and placed in the Display Map Pointer R0. Next the segment information for the selected character is found through a look-up table starting in page 3 of the program memory. This segment information is then stored at the location pointed at by the Display Map Pointer. If the Character Select field specified a decimal point, the segment corresponding to the decimal point is ANDed into the present segment information for that digit. After the accumulator is restored, execution is returned to the main program.

The DISPLA routine simply implements the multiplexing actions described earlier. It is called whenever a timer interrupt occurs. After saving pre-interrupt status by switching register banks and storing the Accumulator, all digit drivers are turned off. The Display Map Pointer is then updated using the Current Digit Register to point at that digit's segment information in the Display Map. This information is output to PORT 1; the segment drivers. The number of the current digit, R3, is then sent to the digit select decoder and the decoder is enabled. This turns on the current digit. The digit counter is incremented and tested to see if all eight digits have been refreshed. If so, the digit counter is reset to zero. If not, nothing is done. Finally, the timer is loaded and restarted, the Accumulator is restored, and the routine returns execution to the main program. Thus DISPLA refreshes one digit each time it is CALLED by the timer interrupt. The digit remains on until the next time DISPLA is executed.

The UPI software listing is included as Appendix A1. Appendix A2 shows the 8085A test routine used...
If we assume a 50 Hz refresh rate and an 8-digit display, this means the DISPLA routine must be CALLed 50 × 8 or 400 times/sec. This transfers, using the timer interval of 87 μs at 5.5296 MHz, to a timer count of 227. (Recall from the UPI-41A User’s Manual that the timer is an “8-bit up-counter”). Hence the TIME equate of 227D in the UPI listing. Obviously, different frequency sources or display lengths would require that this equate be modified.

With the UPI running at 5.5296 MHz, the instruction cycle time is 2.713 μs. The DISPLA routine requires 28 instruction cycles, therefore, the routine executes in 76 μs. Since DISPLA is CALLed 400 times/sec, the total time spent refreshing the display during one second is then 30 ms or 3% of the total UPI time. This leaves 97.0% for any foreground tasks that could be added.

While the basic UPI software is useful just as it stands, there are several enhancements that could be incorporated depending on the application. Auto-incrementing of the digit location could be added to the input routine to alleviate the need for the master to keep track of digit numbers. This could be (optionally) either right-handed or left-handed entry a la TI or HP calculators. The character set could be easily modified by simply changing the lookup table. The display could be expanded to 16 digits at the expense of one additional PORT 2 digit select line, the replacement of the 3-to-8 decoder with a 4-to-16 decoder, and 8 more Display Map locations.

Now let’s move on to a slightly more complex application that is UPI output-only—a sensor matrix controller.

**Sensor Matrix Controller**

Quite often a microprocessor system is called upon to read the status of a large number of simple SPST switches or sensors. This is especially true in a process or industrial control environment. Alarm systems are also good examples of systems with a large sensor population. If the number of sensors is small, it might be reasonable to dedicate a single input port pin for each sensor. However, as the number of sensors increase, this technique becomes very wasteful.

A better arrangement is to configure the sensors in a matrix organization like that shown in Figure 16. This arrangement of 16 sensors requires only 4 input and 4 output lines; half the number needed if dedicated inputs were used. The line saving becomes even more substantial as the number of sensors increases.
In Figure 16, the basic operation of the matrix involves scanning individual row select lines in sequence while reading the column return lines. The state of any particular sensor can then be determined by decoding the row and column information. The typical configuration pulls up the column return lines and the selected row is held low. Deselected rows are held high. Thus a return line remains high for an open sensor on the selected row and is pulled low for a closed sensor. Diode isolation is used to prevent a phantom closure which would occur when a sensor is closed on a selected row and there are two or more closures on a deselected row. Germanium diodes are used to provide greater noise margin at the return line input.

If the main processor was required to control such a matrix it would periodically have to output at the row port and then read the column return port. The processor would need to maintain in memory a map of the previous state of the matrix. A comparison of the new return information to the old information would then be made to determine whether a sensor change had occurred. Any changes would be processed as needed. A row counter and matrix map pointer also require maintenance each scan. Since in most applications sensors change very slowly compared to most processing actions, the processor probably would scan the rows only periodically with other tasks being processed between scans.

Rather than require the processor to handle the rather mundane tasks of scanning, comparing, and decoding the matrix, why not use a dedicated processor? The UPI is perfect.

Figure 17 shows a UPI configuration for controlling up to 128 sensors arranged in a 16×8 matrix. The 4-to-16 line decoder is used as the row selector to save port pins and provides the expansion to 128 sensors over the maximum of 64 sensors if the port had been used directly. It also helps increase the port drive capability. The column return lines go directly into PORT 1. Features of this design include complete matrix management. As the UPI scans the matrix it compares its present status to the previous scan. If any change is detected, the location of the change is decoded and loaded, along with the sensor's present state, into DBBOUT. This byte is called a Change Word. The Master processor has only to read one byte to determine the status and coordinate of a changed sensor. If the master had not read a previous Change Word in DBBOUT (OBF=1) before a new sensor change is detected, the new Change Word would be loaded into DBBOUT and OBFI would be set.
Word is loaded into an internal FIFO. This FIFO buffers up to 40 changes before it fills. The status of the FIFO and OBF is made available to the master either by polling the UPI STATUS register, Figure 18A, or as interrupt sources on port pins P24 and P25 respectively, Figure 17. The FIFO NOT EMPTY pin and bit are true as long as there are changes not yet read in the FIFO. As long as the FIFO is not empty, the UPI monitors OBF and loads new Change Words from the FIFO into DBBOUT. Thus, the UPI provides complete FIFO management.

and updates of the sensor status. \( R_1 \) is a general FIFO pointer. The FIFO is implemented as a circular buffer with In and Out pointer registers which are stored in \( R_4 \) and \( R_5 \) respectively. These registers are moved into FIFO pointer \( R_1 \) for actual transfers into or out of the FIFO. \( R_2 \) is the Row Select Counter. It stores the number of the row being scanned.

Internally, the matrix scanning software is programmed to run as a foreground task. This allows the timer/counter to be used by any background task although the hardware configuration leaves only 2 inputs (TEST 0 and TEST 1) plus 2 I/O port pins available. Also, to add a background task, the FIFO would have to be made smaller to accommodate the needed register and data memory space. (It would be possible however to turn the table here and make the scanning software timer/counter interrupt-driven where the timer times the scan interval.)

The data memory organization for this application is shown in Figure 19. The upper 16 bytes form the Matrix Map and store the sensor states from the previous scan; one bit for each sensor. The Change Word FIFO occupies the next 40 locations. (The top and bottom addresses of this FIFO are treated as equate variables in the program so that the FIFO size may easily be changed to accommodate the register needs of other tasks.) Register \( R_0 \) serves as a pointer into the matrix map area for comparisons Register \( R_3 \) is the Column Counter. This counter is normally set to \( 00H \); however, when a change is detected somewhere in a particular row, it is used to inspect each sensor status bit individually for a change. When a changed counter sensor bit is found, the Row Select Counter and Column Counter are combined to give the sensor's matrix coordinate. This coordinate is temporarily stored in the Change Word Store, register \( R_6 \). Register \( R_7 \) is the Compare Result. As each row is scanned, the return information is Exclusive-OR'd with the return information from the previous scan of that row. The result of this operation is stored in \( R_7 \). If \( R_7 \) is zero, there have been no changes on that row. A non-zero result indicates at least one changed sensor.

The basic program operation is shown in the flow chart of Figure 20. At RESET, the software initializes the working registers, the ports, and clears the STATUS register. To get a starting point from which to perform the sensor comparisons, the current status of the matrix is read and stored in the Matrix Map. At this point, the UPI begins looking for changed sensors starting with the first row.
Before delving further into the flow, let's pause to describe the general format of the operation. The UPI scans the matrix one row at a time. If no changes are detected on a particular row, the UPI simply moves to the next row after checking the status of DBBOUT and the FIFO. If a change is detected, the UPI must check each bit (sensor) within the row to determine the actual sensor location. (More than one sensor on the scanned row could have changed.) Rather than test all 8 bits of the row before checking the DBBOUT and FIFO status again, the UPI performs the status check in between each of the bit tests. This ensures the fastest response to the master reading previous Change Words from DBBOUT and the FIFO.

With this general overview in mind, let's go first thru the flow chart assuming we are scanning a row where no changes have occurred. Starting at the Scan-and-Compare section, the UPI first checks if the entire matrix has been scanned. If it has, the various pointers are reset. If not, the address of the next row is placed on PORTs 20 thru 23. This selects the desired row. The state of the row is then read on PORT 1; the column return lines. The state of the row is compared to the previous state by retrieving the previous state from the matrix map and performing an Exclusive-OR with the present state. Since we are assuming that no change has occurred, the result is zero. No coordinate decoding is needed and the flow branches to the FIFO-DBBOUT Management section.

The FIFO-DBBOUT Management section simply maintains the FIFO and loads DBBOUT whenever Change Words are present in the FIFO and DBBOUT is clear (OBF=0). The section first tests if the FIFO is full. (If we assume our “no-change” row is the first row scanned, the FIFO obviously would not be full.) If it is, the UPI waits until OBF=0, at which point the next Change Word is retrieved from the FIFO and placed in DBBOUT. This “unfills” the FIFO making room for more Change Words. At this point, the Column Counter, R3, is checked. For rows with no changes, the Column Counter is always zero so the test simply falls through. (We cover the case for changes shortly.) Now the FIFO is tested for being empty. If it is, there is no sense in any further tests so the flow simply goes back up to scan the next row. If the FIFO is not empty, DBBOUT is tested again through OBF. If a Change Word is in DBBOUT waiting for the master to read it, nothing can be done and the flow likewise branches up for the next row. However, if the DBBOUT is free and remembering that the previous test showed that the FIFO was not empty, DBBOUT is loaded with the next Change Word and the last two conditional tests repeat.
APPLICATIONS

Now let's assume the next row contains several changed sensors. Like before, the row is selected, the return lines read, and the sensor status compared to the previous scan. Since changes have occurred, the Exclusive-OR result is now non-zero. Any 1's in the result reflect the positions of the changed sensors. This non-zero result is stored in the Compare Result register, R7. At this point, the Column Counter is preset to 8. To determine the changed sensors' locations, the Compare Result register is shifted bit-by-bit to the left while decrementing the Column Counter. After each shift, BIT 7 of the result is tested. If it is a one, a changed sensor has been found. The Column Counter then reflected the sensor's matrix column position while the Scan Row Select register holds its row position. These registers are then combined in R6, the Change Word Store, to form the sensor's matrix coordinate section of the Change Word. The 8th bit of the Change Word Store is coded with the sensor's present state (Figure 18). This byte forms the complete Change Word. It is loaded into the next available FIFO position. If BIT 7 of the Compare Result had been zero, that particular sensor had not changed and the coordinate decoding is not performed.

In between each shift, test, and coordinate encode (if necessary), the FIFO-DBBOUT Management is performed. It is the Column Counter test within this section that routes the flow back up to the Change Word Encoding section if the entire Compare Result (row) has not been shifted and tested.

The FIFO is implemented as a circular buffer with IN and OUT pointers (R4 and R5 respectively). The operations of the FIFO is best understood using an example, Figure 21. This series of figures show how the FIFO, DBBOUT, and OBF interact as changes are detected and Change Words are read by the master. The letters correspond to sequential Change Words being loaded into the FIFO. Note that the figures show only a 4x8 FIFO however, the principles are the same in the 40x8 FIFO.

Figure 21A shows the condition where no Change Words have been loaded into the FIFO or DBBOUT. In Figure 21B a change, "A", has been detected, decoded, and loaded into the FIFO at the location equal to the value of the FIFO-IN pointer. The FIFO-OUT pointer is reset to the bottom of the FIFO since it had reached the FIFO top. Now that a Change Word is in the FIFO, OBF is checked to see if DBBOUT is empty. Because OBF=0, DBBOUT is empty and the Change Word is loaded from the FIFO location pointed at by the FIFO-OUT pointer. This is shown in Figure 21C. Loading DBBOUT automatically sets OBF. OBF remains set until the master reads DBBOUT. Figures 21D and 21E show two more Change Words loaded into the FIFO. In Figure 21F the first Change Word is finally read by the master resetting OBF. This allows the next Change Word to be loaded into DBBOUT. Note that each time the FIFO is loaded, the FIFO-IN pointer increments. Each time DBBOUT is read the FIFO-OUT pointer increments unless there are no more Change Words in the FIFO. Both pointers wrap around to the bottom once they reach the FIFO top. The remaining figures show more Change Words being loaded into the FIFO. When the entire FIFO fills and DBBOUT can not be loaded (OBF=1), scanning stops until the master reads DBBOUT making room for more Change Words.

As was mentioned earlier, two interrupt outputs to the master are available: Change Word Ready (P25, OBF) and FIFO NOT EMPTY (P24). The Change Word Ready interrupt simply reflects OBF and is handled automatically by the UPI since an EN FLAGS instruction is executed during initialization. The FIFO NOT EMPTY interrupt is generated and cleared as appropriate, each pass through the FIFO management code.

No debouncing is provided although it could be added. Rather, the scan time is left as an equate variable so that it could be varied to account for both debounce time and expected sensor change rates. The minimum scan time for this application is 2msec when using a 6MHz clock. Since the matrix controller is coded as a foreground task, scan time simply uses a software delay loop.

The UPI software is included as Appendix B1. Appendix B2 is 8085A test software which builds a Change Word buffer starting at BUFSTR. This software simply polls the STATUS register looking for Change Word Ready to go true. DBBOUT is then read and loaded into the buffer. Now let's move on to an application which combines both the foreground and background concepts.

Combination I/O Device

The final UPI application was designed especially to add additional serial and parallel I/O ports to the iSBC 80/30. This UPI simulates a full-duplex UART (Universal Asynchronous Receiver/Transmitter) combined with an 8-bit parallel I/O port. Features of the UART include: software selectable baud rates (110, 300, 600, or 1200 baud), double buffering for both the transmitter and receiver, and receiver testing for false start bit, framing, and overrun errors. For parallel I/O, one 8-bit port is programmable for either input or output. The output port is statically latched and the input port is sampled.
Figure 21A-J. FIFO Operation Example
Figure 22 shows the interface of this combination I/O device to the dedicated UPI socket on the iSBC 80/30. The only external requirement is a 76.8 kHz source which serves as the baud rate standard. The internal baud rates are generated as multiples of this external clock. This clock is obtained from one of the 8253 counters. Otherwise, an RS-232 driver and receiver already available for UPI use in serial I/O applications. Sockets are also provided for termination of the parallel port.

There are three commands for this application. Their format is shown in Figure 23. The CONFIGURE command specifies the serial baud rate and the parallel I/O direction. Normally this command is issued once during system initialization. The I/O command causes a parallel I/O operation to be performed. If the parallel port direction is out, the UPI expects the data byte immediately following an I/O command to be data for the output port. If the port is in the input direction, an I/O command causes the port to be read and the data placed in DBBOUT. The RESET ERROR command resets the serial receiver error bits in the STATUS register.

The STATUS register format is shown in Figure 24. Looking at each bit, BIT 0 (OBF) functions as a busy bit. When OBF is set, no writes to DBBIN are allowed. BIT 5 is the TxINT (Transmitter Interrupt) bit. It is asserted whenever the transmitter buffer register is empty. The master uses this bit to determine when the transmitter is ready to accept a data character.

BITS 6 and 7 are receiver error flags. The framing error flag, BIT 6, is set whenever a character is received with an invalid stop bit. BIT 7, overrun error, is set if a character is received before the master has read a previous character. If an overrun occurs, the previous character is overwritten and lost. Once an error occurs, the error flag remains set until reset by a RESET ERROR command. A set error flag does not inhibit receiver operation however.

Figure 25 shows the port pin definition for this application. PORT 1 is the parallel I/O port. The UART uses PORT 2 and the Test inputs. P20 is the transmitter data out pin. It is set for a mark and reset for a space. P23 is a transmitter interrupt output. This pin has the same timing as the TxINT bit in the STATUS register. It is normally used in interrupt-driven systems to interrupt the master processor when the transmitter is ready to accept a new data character.

The OBF flag is brought out on P24 as a master interrupt when data is available in DBBOUT. P26 is a diagnostic pin which pulses at four times the selected baud rate. (More about this pin later.) The receiver data input uses the TEST 0 input. One of the PORT 2 pins could have been used, however, the...
software can test the TEST 0 in one instruction without first reading a port.

The TEST 1 input is the baud rate external source. The UART divides this input to determine the timing needed for the selected baud rate. The input is a non-synchronous 76.8 kHz source.

Internally, when the CONFIGURE command is received and the selected baud rate is determined, the internal timer/counter is loaded with a baud rate constant and started in the event counter mode. Timer/counter interrupts are then enabled. The baud rate constant is selected to provide a counter interrupt at four times the desired baud rate. At each interrupt, both the transmitter and receiver are handled. Between interrupts, any new commands and data are recognized and executed.

As a prelude to discussing the flow charts, Figure 26 shows the register definition. Register Bank 0 serves the UART receiver and parallel I/O while Register Bank 1 handles the UART transmitter and commands. Looking at RB0 first, R3 is the receiver status register, RxSTS. Reflected in the bits of this register is the current receiver status in sequential order. Figure 27 shows this bit definition. BIT 0 is the Rx flag. It is set whenever a possible start bit is received. BIT 1 signifies that the start bit is good and character construction should begin with the next received bit. BIT 1 is the Good Start flag. BIT 2 is the Byte Finished flag. When all data bits of a character are received, this flag is set. When all the bits, data and stop bits are received, the assembled character is loaded into the holding register (R4 in Figure 27) BIT 3, the Data Ready flag, is set. The foreground routine which looks for commands and data continuously, looks at this bit to determine when the receiver has received a character. BITS 4 and 5 signify any error conditions for a particular character.

The parallel I/O port software uses BITS 6 and 7. BIT 6 codes the I/O direction specified by the last CONFIGURE command. BIT 7 is set whenever an I/O command is received. The foreground routine tests this bit to determine when an I/O operation has been requested by the master.

As was mentioned, R4 is the receiver holding register. Assembled characters are held in this register until the foreground routine finds DBBOUT free, at which time the data is transferred from R4 to DBBOUT. R5 is the receiver tick counter. Recall that counter interrupts occur at four times the baud rate. Therefore, once a start bit is found, the receiver only needs to look at the data every four interrupts or tick counts. R5 holds the current tick count.

R6 is the receiver de-serializing register. Data characters are assembled in this register. R6 is preset to 80H when a good start bit is received. As each bit is
sampled every four timer ticks, they are rotated into the leftmost bit of R6. The software knows the character assembly is complete when the original preset bit rotates into the carry.

An image of the upper 4 bits of the STATUS register is stored in R7. These bits are the TxINT, Framing and Overrun bits. This image is needed since the UPI may load the upper 4 STATUS register bits from its accumulator; however, it cannot read STATUS directly.

In Register Bank 1 (Figure 26), R1 holds the baud rate constant which is found from decoding the baud rate select bits of the CONFIGURE command. The counter is reloaded with this constant every timer tick. Like the receiver, the transmitter only needs to update the transmitter output every four ticks. R2 holds the transmitter tick count. The value of R2 determines which portion of the data is being transmitted; start bit, data bits, or stop bit. The transmit serializer is R3. R3 holds the data character as each character bit is transmitted.

R4 is the transmitter holding register. It provides the double buffering for the transmitter. While transmitting one character, it is possible to load the next character into R4 via DBBIN. The TxINT bit in STATUS and pin on PORT 2 reflect the "fullness" of R4. If the holding register is empty, the interrupt bit and pin are set. They are reset when the master writes a new data byte for the transmitter into DBBIN. The transmitter status register (TxSTS) is R5. Like RxSTS, TxSTS contains flag bits which indicate the current state of the transmitter. This flag bit format is shown in Figure 28.

TxSTS BIT 0 is the Tx flag. It is set whenever the transmitter is transmitting a character. It is set from the beginning of the start bit until the end of the stop bit. BIT 1 is the Tx request flag. This bit is set by the foreground routine when it transfers a new character from DBBIN to the Tx holding register, R4. The transmitter software uses this flag to tell if new data is available. It is reset when the transmitter transfers the character from the holding register to the serializer.

BIT 2 is the pipelined Tx data bit. The transmitter uses a pipelining technique which sets up the next output level in BIT 2 after processing the current timer tick. The output level is always changed at the same point after a timer tick interrupt. This technique ensures that no bit timing distortion results from different length processing paths through the receiver and transmitter routines.

BIT 3 of TxSTS is the Start Bit flag. It is set by the transmitter when the start bit space is set up in the pipelined data bit. This allows the transmitter to differentiate between the start bit and the data bits on following timer ticks.

The flow charts for this application are shown in Figures 29A–F. At reset, the INIT routine is executed which initializes the registers and port pins. After initialization, IBF and OBF are tested in MNLOOP. These flags are tested continually in this loop. If IBF is set, F1 is tested for command or data execution is transferred to the appropriate routine (CMD or DATA). If IBF=0, OBF is checked. If OBF=0 (DBBOUT is free), the Rx data ready and I/O flags in RxSTS are tested. If Rx data ready is set, the received data is retrieved from the Rx holding register and transferred to DBBOUT. Any error flags associated with that data are also transferred to STATUS. If the I/O flag is set and the I/O direction is input, PORT 1 is read and the data transferred to DBBOUT. In either case, F0 and F1 are set to indicate the data source.

If IBF is set by a command write to DBBIN, CMD reads the command and decodes the desired operation. If an I/O operation is specified, the I/O flag is set to indicate to the MNLOOP and DATA routines that an I/O operation is to be performed. If the command is a CONFIGURE command, the constant for the selected baud rate is loaded into both Baud Rate Constant register and the timer/counter. The timer/counter is started in the event counter mode and timer/counter interrupts are enabled. In addition, the I/O port is initialized to all 1's if the I/O direction bit specifies an input port. If the command is a RESET ERROR command, the two error flags in STATUS are cleared.

If the IBF flag is set by a data write, the DATA routine reads DBBIN and places the data in the appropriate place. If the I/O flag is set, the data is for the output port so the port is loaded. If the I/O flag is reset, the data is for the UART transmitter. Data for the transmitter resets the TxINT bit and pin plus sets the Tx request flag in TxSTS. The data is transferred to the Tx holding register, R4.

---

**Figure 28. TxSTS Register**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Rx FLAG</td>
</tr>
<tr>
<td>6</td>
<td>Transmitting Request Flag</td>
</tr>
<tr>
<td>5</td>
<td>Pipelined Data Bit</td>
</tr>
<tr>
<td>4</td>
<td>Start Bit Flag</td>
</tr>
<tr>
<td>3</td>
<td>Not Used</td>
</tr>
</tbody>
</table>

---

6-682

AFN-01536A
Once a CONFIGURE command is received and the counter started, timer/counter interrupts start occurring at four times the selected baud rate. These interrupts cause a vector to the TIMINT routine, Figure 29D. A 76.8 kHz counter input provides a 13.02 μs counter resolution. Since it requires several UPI instruction cycles to reload the counter, the counter is set to two counts less than the desired baud rate and the counter is reloaded in TIMINT synchronous with the second low-going transition after the interrupt. Once the counter is reloaded, an output port (P26) is toggled to give an external indication of internal counter interval. This is a helpful diagnostic feature. After the tick sample output, the pipelined transmitter data in TxSTS is output to the TxD pin. Although this occurs every timer tick, the pipelined data is changed only every fourth tick.

The receiver is now handled, Figure 29E. The Rx flag in RxSTS is examined to see if the receiver is currently in the process of receiving a character. If it is not, the RxD input is tested for a space condition which might indicate a possible start bit. If the input is a mark, no start bit is possible and execution
branches to the transmitter flow, XMIT. If the input 
is a space, the Rx flag is set before proceeding with 
XMIT.

If the Rx flag is found set when entering RCV, the 
receiver is in the process of receiving a character. If 
so, the start bit flag is then tested to determine if a 
good start bit was received. The Rx tick counter is 
initialized to 4 and the Rx deserializer is set to 80H. 
A mark indicates a bad start bit; the Rx flag is reset 
to abort the reception.

If the start bit flag is set, the program is somewhere 
in the middle of the received character. Since the 
data should be sampled every fourth timer tick, the 
tick counter is decremented and tested for zero. If 
non-zero no sample is needed and execution con-

Figure 29B. CMD Flow Chart

Figure 29C. Data Flow Chart

continues with XMIT. If zero, the tick counter is reset 
to four. Now the byte finished flag is tested to deter-
mine if the data sample is a data or stop bit. If reset, 
the sample is a data bit. The sample is done and the 
new bit rotated into the Rx deserializer. If this rotate

6-684
If the start bit flag is reset, the Tx tick counter is incremented and tested. The test is performed modulo 4. If the counter mod 4 is not zero, it has not been four ticks since the transmitter was handled last so the routine simply returns. If the counter mod 4 is zero, it is time to handle the transmitter and the Tx flag is tested.

The Tx flag indicates whether the transmitter is active. If the transmitter is inactive, no character is currently being transmitted so the Tx request flag is tested to see if a new character is waiting in the Tx buffer. If no character is waiting (Tx request flag=0), the Tx interrupt pin and bit are set before returning to the foreground. If there is a character waiting, it is retrieved from the buffer and placed in the Tx serializer. The Tx request flag is reset while the Tx and start bit flags are set. A space is placed in the Tx pipelined data bit so a start bit will be output on the next tick. Since the Tx buffer is now empty, the Tx interrupt bit and pin are set to indicate the availability of the buffer to the master. The routine then returns to the foreground.

If the tick counter mod 4 is zero and the Tx flag indicates the transmitter is in the middle of a character, the tick counter is checked to see what transmitter operation is needed. If the counter is 28H (40D), all data bits plus the stop bits are complete. The character is therefore done and the Tx flag is reset. If the counter is 24H (36D), the data bits are complete and the next output should be a mark for the stop bit so a mark is loaded into the Tx pipelined data bit.

If neither of the above conditions are met for the counter, the transmitter is some place in the data field, so the next data bit is rotated out of the Tx serializer into the pipelined data bit. The next tick outputs this bit.

At this point the program execution is returned to the foreground.

That completes the discussion of the combination I/O device flow charts. The UPI software listing is shown in Appendix C1. Appendix C2 is example 8085A driver software.

Several observations concerning the drivers are appropriate. Notice that since the receiver and input port of the UPI use the OBF flag and interrupt output, the interrupt and flag are cleared when the master reads DBBOUT. This is not true for the transmitter. There is always some time after a master write of new transmitter data before the transmitter bit and pin are cleared. Thus in an interrupt-driven system, edge-sensitive interrupts should be
APPLICATIONS

Figure 29E. RCV Flow Chart

used. For polled-systems, the software must wait after writing new data for IBF=0 before re-examin-
ing the Tx interrupt flag in STATUS.

Notice that this application uses none of the user data memory above Register Bank 1 and only 361 bytes of program memory. This leaves the door open for many improvements. Improvements that come to mind are increased buffering of the transmit or received data, modem control pins, and parallel port handshaking inputs.

This completes our discussion of specific UPI applications. Before concluding, let’s look briefly at two debug techniques used during the development of these applications that you might find useful in your own designs.

DEBUG TECHNIQUES

Since the UPI is essentially a single-chip microcomputer, the classical data, address, and control buses are not available to the outside world during normal operation. This fact normally makes debugging a UPI design difficult; however, certain “tricks” can be included in the UPI software to ease this task.

If a UPI is handling multiple tasks, it is usually easier to code and debug each task individually. This is fairly standard procedure. Since each task usually utilizes only a subset of the total number of I/O pins,
coding only one task leaves some I/O pins free. Port output instructions can then be added in the task code being debugged which toggle these unused pins to determine which section of task code is being executed at any particular time. The task can also be made to "wait" at various points by using an extra pin as an input and adding code to loop until a particular input condition is met.

One example of using an extra pin as an output is included in the combination serial/parallel device code. During initial development the receiver was not receiving characters correctly. Since this could be caused by incorrect sampling, three lines of code were added to toggle BIT 6 of PORT 2 at each tick of the sample clock. This code is at lines 184 and 185 of the listing. Thus by looking at the location of the tick sample pulse with respect to the received bit, the UPI sampling interval can be observed. The tick sample time was incorrect and the code was modified accordingly. Similar techniques could be applied at other locations in the program.

The EPROM version of the UPI (8741A) also contains another feature to aid in debug: the capability to single step thru a program. The user may step thru the program instruction-by-instruction. The address of the next instruction to be fetched is available on PORT 1 and the lower 2 bits of PORT 2. Figure 30 shows the timing used in the discussion below. When the single step input, SS, is brought low, the internal processor responds by stopping during the fetch portion of the next instruction. This action is acknowledged by the processor raising the SYNC

Figure 29F. XMIT Flow Chart
output. The address of the instruction to be fetched is then placed on the port pins. This state may be held indefinitely. To step to the next instruction, SS is raised high, which causes SYNC to go low, which is then used to return SS low. This allows the processor to advance to the next instruction. If SS is left high, the processor continues to execute at normal speed until SS goes low.

To preserve port functionality, port data is valid while SYNC is low. Figure 31 shows the external circuitry required to implement single step while preserving port functionality. S1 is the RUN/STOP switch. When in the RUN position, the 7474 is held preset so SS is high and the UPI executes normally. When switched to STOP, the preset is removed and the next low-going transition of SYNC causes the 7474 to clear, lowering SS. While sync is low, the port data is valid and the current instruction is executing. Low SYNC is also used to enable the tri-state buffers when the ports are used as inputs. When execution is complete, SYNC goes high. This transition latches the valid port data in the 74LS374. SYNC going high also signifies that the address of the next instruction will appear on the port pins. This state can be held indefinitely with the address data displayed on the LEDs.

When the S2 is depressed, the 7474 is set which causes SS to go high. This allows the processor to fetch and execute the instruction whose address was displayed. SYNC going low during execution, clears...
the 7474 lowering $\overline{SS}$. Thus the processor again stops when execution is complete and the next fetch is started.

All UPI functions continue to operate while single stepping (the processor is actually executing NOPs internally while stopped). Both IBF and timer/counter interrupts can be serviced. The only change is that the interval timer is prescaled on single stepped instructions and, of course, will not indicate the correct intervals in real time. The total number of instruction which would have been executed during a given interval is the same however.

The single step circuitry can be used to step through a complete program; however, this might be a time-consuming job if the program is long or if only a portion is to be examined. The circuitry could easily be modified to incorporate the output toggling technique to determine when to run and stop. If you would like to step thru a particular section of code, an extra port pin could replace switch $S_1$. Extra instructions would then be added to lower the port when entering the code section and raise the port when exiting the section. The program would then stop when that section of code is reached allowing it to be stepped through. At the end of the section, the program would execute at normal speed.

**CONCLUSION**

Well, that's it. Machine readable (floppy disk or paper tape) source listings of UPI software for these applications are available in Insite, the Intel library of user-donated programs. Also available in Insite are the source listings for some of Intel's pre-programmed UPI products.

For information about Insite, write to:

Insite
Intel Corp.
3065 Bowers Ave.
Santa Clara, Ca 95051
APPENDIX A
F1 ASM49 F3 LED PRINT( LP ) MODOBJECT

ISIS-II MCS-4B/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 1

LOC OBJ LINE SOURCE STATEMENT
1  #MOD41A
2  ******************************************************
3  * UPI-41A 8-DIGIT LED DISPLAY CONTROLLER  *
4  ******************************************************
5  
6  
7  THIS PROGRAM USES THE UPI-41A AS A LED DISPLAY CONTROLLER
8  WHICH SCANS AND REFRESHES EIGHT SEVEN-SEGMENT LED DISPLAYS.
9  THE CHARACTERS ARE DEFINED BY INPUT FROM A MASTER CPU IN THE
10  FORM OF ONE EIGHT BIT WORD PER DIGIT-CHARACTER SELECTION.
11  
12  
13  
14  
15  ******************************************************
16  
17  REGISTER DEFINITIONS.
18  
19  ----------
20  R0 DISPLAY MAP POINTER NOT USED
21  R1 NOT USED NOT USED
22  R2 DATA WORD AND CHARACTER STORAGE NOT USED
23  R3 DIGIT COUNTER NOT USED
24  R4 NOT USED NOT USED
25  R5 NOT USED NOT USED
26  R6 NOT USED NOT USED
27  R7 ACCUMULATOR STORAGE NOT USED
28  ******************************************************
29  
30  PORT PIN DEFINITIONS
31  
32  ----------
33  PIN PORT 1 FUNCTION PORT 2 FUNCTION
34  
35  PO-7 SEGMENT DRIVER CONTROL DIGIT DRIVER CONTROL
36  
37  EJECT

APPLICANS

6-091
APPLICATIONS

ISIS-II MCS-48/UP-41 MACRO ASSEMBLER, V3.0  PAGE 2

LOC OBJ  LINE  SOURCE STATEMENT
36 ;*****************************************************************
37 ,DISPLAY DATA WORD BIT DEFINITION:
38 ; BIT FUNCTION
39 ; ---
40 ; 0-4  CHARACTER SELECT
41 ; 5-7  DIGIT SELECT
42 ;
43 ;CHARACTER SELECT:
44 ; D4  D3  D2  D1  D0  CHARACTER
45 ; 0 0 0 0 0 0  0
46 ; 0 0 0 0 0 1  1
47 ; 0 0 1 0 0 2
48 ; 0 0 0 1 1 3
49 ; 0 0 1 0 0 4
50 ; 0 1 0 1 0 5
51 ; 0 0 1 1 0 6
52 ; 0 1 1 1 1 7
53 ; 0 1 0 0 0 8
54 ; 0 1 0 0 1 9
55 ; 0 1 0 0 0 A
56 ; 0 1 0 1 1 B
57 ; 0 1 1 0 0 C
58 ; 0 1 1 0 1 D
59 ; 0 1 1 1 0 E
60 ; 0 1 1 1 1 F
61 ; 1 0 0 0 0 G
62 ; 1 0 0 1 0 H
63 ; 1 0 0 1 1 I
64 ; 1 0 1 0 0 J
65 ; 1 0 1 0 1 K
66 ; 1 0 1 1 0 L
67 ; 1 0 1 1 1 M
68 ; 1 1 0 1 0 N
69 ; 1 1 0 1 1 O
70 ; 1 1 1 0 0 P
71 ; 1 1 1 0 1 Q
72 ; 1 1 1 1 0 R
73 ; 1 1 1 1 1 S
74 ; 1 1 1 1 0 T
75 ; 1 1 1 1 1 U
76 ; 1 1 1 1 1 "BLANK"
77 ;
78 ;DIGIT SELECT:
79 ; D7  D6  D5  DIGIT NUMBER
80 ; 0 0 0 1  A
81 ; 0 0 1 2
82 ; 0 1 0 3
83 ; 0 1 1 4
84 ; 1 0 0 5
85 ; 1 0 1 6
86 ; 1 1 0 7
87 ; 1 1 1 8
88 ;*****************************************************************
89 ;REJECT
APPLICATIONS

ISIB-II MCS-48/UPI-41 MACRO ASSEMBLER V3.0

LOC  OBJ  LINE  SOURCE STATEMENT

90  <TKey>**************************************************************************
91   EQUATES
92   THE FOLLOWING CODE DESIGNATES "TIME" AS A VARIABLE. THIS
93   ADJUSTS THE AMOUNT OF CYCLES THE TIMER COUNTS BEFORE
94   A TIMER INTERRUPT OCCURS AND REFRESHES THE DISPLAY, APPROXIMATELY
95   50 TIMER PER SECOND.
96   FFF1
97   **************************************************************************
98   INTERRUPT BRANCHING
99   THIS PORTION OF MEMORY IS DEDICATED FOR USE OF RESET AND
100   INTERRUPT BRANCHING WHEN THE INTERRUPTS ARE ENABLED THE
101   CODE AT THE FOLLOWING DESIGNATED SPOTS ARE EXECUTED WHEN A
102   RESET OR A INTERRUPT OCCURS
103   ORG 0
104   JMP START ; RESET
105   NOP
106   JMP INPUT ; IBF INTERRUPT
107   NOP
108   NOP
109   JMP DISPLAY ; TIMER INTERRUPT
110   **************************************************************************
111   INITIALIZATON
112   THE FOLLOWING CODE SETS UP THE UPI-41 AND DISPLAY HARDWARE
113   INTO OPERATIONAL FORMAT. THE DISPLAY IS TURNED OFF. THE DISPLAY
114   MAP IS FILLED WITH "BLANK" CHARACTERS. THE TIMER SET AND THE
115   INTERRUPTS ARE ENABLED
116   0000 0000 0409
117   START: SEL RB1
118   0000 0409
119   MOV R0,R3H ;DISPLAY MAP POINTER BOTTOM OF DISPLAY MAP
120   0000 2DFF
121   BLKMAP MOV A,#FFH ;FF="BLANK"
122   0010 A0
123   MOV R0,A ;BLANK TO DISPLAY MAP
124   0011 1B
125   INC R0 ;INCREMENT DISPLAY MAP POINTER
126   0012 FB
127   MOV A,R0 ;DISPLAY MAP POINTER TO ACCUMULATOR
128   0013 2B0E
129   BLKMAP ;BLANK DISPLAY MAP TILL FILLED
130   0015 BB00
131   MOV R3,#00H ;SET DIGIT COUNTER TO 0
132   0017 23F1
133   MOV A,#TIME ; TIMER VALUE
134   0019 62
135   MOV T,A ;LOAD TIMER
136   001A 55
137   STRT T ;START TIMER
138   001B 25
139   EN TCNTI ;ENABLE TIMER INTERRUPT
140   001C 05
141   EN I ; ENABLE IBF INTERRUPT
142   **************************************************************************
143   USER PROGRAM
144   A USER PROGRAM WOULD INITIALIZE AT THIS POINT. THE FOLLOWING
145   CODE IS UN CONCLUDED WITH
146   SYNC CHARACTERS (OAH). A CHECKSUM BYTE IMMEDIATELY PRECEDES THE
147   FINAL SYNC WHEN READING. THE CONTROLLED
148   **************************************************************************
149   #EJECT

AFN-01536A
DISPLAY ROUTINE

This portion of the program is an interrupt routine which is
acted upon when the timer count is completed. The routine updates
one display digit from the display map per interrupt sequentially.
Thus eight timer interrupts will have refreshed the entire display.
Register bank 1 is selected and the accumulator is saved upon
entering the routine. Once the display has been refreshed the timer
is reset and the accumulator and pre-interrupt register bank is restored.

LOC OBJ LINE SOURCE STATEMENT

138:******************************************************************************
139:DISPLAY ROUTINE
140:THIS PORTION OF THIS PROGRAM IS AN INTERRUPT ROUTINE WHICH IS
141:ACTED UPON WHEN THE TIMER COUNT IS COMPLETED. THE ROUTINE UPDATES
142:ONE DISPLAY DIGIT FROM THE DISPLAY MAP PER INTERRUPT SEQUENTIALLY.
143:THUS EIGHT TIMER INTERRUPTS WILL HAVE REFRESHED THE ENTIRE DISPLAY.
144:REGISTER BANK 1 IS SELECTED AND THE ACCUMULATOR IS SAVED UPON
145:ENTERING THE ROUTINE. ONCE THE DISPLAY HAS BEEN REFRESHED THE TIMER
146:IS RESET AND THE ACCUMULATOR AND PRE-INTERRUPT REGISTER BANK IS RESTORED.
147:
001D 09 148 DISPLAY SEL R81:REGISTER BANK 1
001E AF 149 MOV R7.A:SAVE ACCUMULATOR
001F 8A08 150 ORL P2.08H:TURN DIGIT DRIVERS OFF
0020 6B 151 MOV A.R3:DIGIT COUNTER TO ACCUMULATOR
0021 438B 152 ORL A.38H:"OR" TO GET DISPLAY MAP ADDRESS
0022 AB 153 MOV RO.A:DISPLAY MAP POINTER
0023 F0 154 MOV A.50:GET CHARACTER FROM DISPLAY MAP
0024 39 155 OUTL P1.A:OUTPUT CHARACTER TO SEGMENT DRIVERS
0025 F8 156 MOV A.R3:DIGIT COUNTER VALUE TO ACCUMULATOR
0026 3A 157 OUTL P2.A:OUTPUT TO DIGIT DRIVERS
0027 1B 158 INC R3:INCREMENT DIGIT COUNTER
0028 D307 159 XRL A.407:CHECK IF AT LAST DIGIT
0029 9420 160 JNI SETIME:RESET TIMER IN NOT LAST DIGIT
002A B000 161 MOV R3.00H:RESET DIGIT COUNTER
002B 23F1 162 SETIME:MOV A.5TIME:TIMER VALUE
002C 62 163 MOV T.A:LOAD TIMER
002D 55 164 STRT T:START TIMER
002E 6F 165 MOV A.R7:RESTORE ACCUMULATOR
002F 00 166 RETr:RETURN
167:******************************************************************************
168 *REJECT

6-694
APPLICATIONS

ISIS-II MCS-48/UP-41 MACRO ASSEMBLER, V3.0

Page 5

LOC OBJ LINE SOURCE STATEMENT

167 ;************************************************************************
168 ; INPUT CHARACTER AND DIGIT ROUTINE
169 ; THIS PORTION OF THE PROGRAM IS AN INTERRUPT ROUTINE WHICH
170 ; IS ACTED UPON WHEN THE IBF BIT IS SET. THE ROUTINE GETS THE
171 ; DISPLAY DATA WORD FROM THE DBB AND DEFINES BOTH THE DIGIT AND
172 ; THE CHARACTER TO BE DISPLAYED. THIS IS DONE BY MEANS OF A
173 ; CHARACTER LOOK-UP TABLE AND A DISPLAY MAP FOR DIGIT AND CHARACTER
174 ; LOCATION. SPECIAL CONSIDERATION IS TAKEN FOR A DECIMAL POINT WHICH IS
175 ; SIMPLY ADDED TO THE EXISTING CHARACTER IN THE DISPLAY MAP. REGISTER
176 ; BANK 1 IS SELECTED AND THE ACCUMULATOR IS SAVED UPON ENTERING
177 ; THE ROUTINE. ONCE THE DATA WORD HAS BEEN FULLY DEFINED THE ACCUMULATOR
178 ; AND THE PRE-INTERUPT REGISTER BANK IS RESTORED.
179 ;************************************************************************

0036 D5 182 INPUT: SEL R81 REGISTER BANK 1
0037 AF 184 MOV R7.A SAVE ACCUMULATOR
0038 22 185 IN A DBB GET DATA
0039 AA 186 MOV R2.A SAVE DATA WORD
0040 47 187 SNAP A DEFINE DIGIT LOCATION
0041 77 188 RR A
0042 3307 189 AML A. #07H
0043 4338 190 ORL A. #3H
0044 A8 191 MOV R0.A DIGIT LOCATION IN DIGIT POINTER
0045 FA 192 MOV A. R2 SAVED DATA WORD TO ACCUMULATOR
0046 331F 193 ANL A. #1FH DEFINE CHARACTER LOOK-UP-TABLE LOC.
0047 E3 194 MOV R3.A GET CHARACTER
0048 AA 195 MOV R2.A SAVE CHARACTER
0049 D27F 196 XRL A. #7FH IS CHARACTER DECIMAL POINT
004A 4AE 197 JZ DPOINT IS CHARACTER
004B FA 198 MOV A. R2 SAVED CHARACTER TO ACCUMULATOR
004C A0 199 MOV R0.A CHARACTER TO DISPLAY MAP
004D 0431 200 JMP RETURN
004E FA 201 DPOINT MOV A. R2 SAVED CHARACTER TO ACCUMULATOR
004F 30 202 ANL A. #00 "AND" WITH OLD CHARACTER
0050 A0 203 MOV R0.A BACK TO DISPLAY MAP
0051 FF 204 RETURN MOV A. R7 RESTORE ACCUMULATOR
0052 93 205 RETR

206 ;************************************************************************
207 $EJECT
APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER. V3 0

208 ;*********************************************************************
209  
210 , THIS LOOK-UP TABLE ORIGINATES IN PAGE 3 OF THE UPI-41 PROGRAM
211 . MEMO: IT IS USED TO DEFINE THE CORRECT LEVEL OF EACH SEGMENT
212 , AND DECIMAL POINT FOR A SELECTED CHARACTER FROM THE INPUT ROUTINE.
213 ; INVERSE LOGIC IS USED BECAUSE OF THE SPECIFIC DRIVER CIRCUITRY; THUS
214 ; A 1 ON A GIVEN SEGMENT MEANS IT IS OFF AND A 0 MEANS IT IS ON
215 ;

216 ;********SEGMENTS********

O300 217 DRO 300H ;DP G E D C B A
O300 C0 218 CHO DB O00H .1 1 0 0 0 0 0 0
O301 F9 219 CHl DB OF9H .1 1 1 1 1 0 0 1
O302 A4 220 CH2 DB OAH .1 0 1 0 0 1 0 0
O303 B0 221 CH3 DB O80H .1 0 1 1 0 0 0 0
O304 99 222 CH4 DB 99H .1 0 0 1 1 0 0 1
O305 92 223 CH5 DB 92H .1 0 0 0 1 0 1 0
O306 B2 224 CH6 DB B2H .1 0 0 0 0 0 1 0
O307 FB 225 CH7 DB OFBH .1 1 1 1 1 0 0 0
O308 B0 226 CH8 DB BOH .1 0 0 0 0 0 0 0
O309 9B 227 CH9 DB 9BH .1 0 0 1 1 0 0 0
O30A 9B 228 CHA DB D2H .1 0 0 0 1 0 0 0
O30B B3 229 CHB DB B3H .1 0 0 0 0 0 1 1
O30C Cb 230 CHC DB OC8H .1 1 1 1 0 0 0 1
O30D B1 231 CHD DB OA1H .1 1 1 1 1 0 0 1
O30E B6 232 CHE DB O86H .1 0 0 0 0 1 0 0
O30F BE 233 CHF DB OB6H .1 0 0 0 1 1 1 0
O310 7F 234 CHG DB 7FH .1 0 1 1 1 1 1 1
O311 C2 235 CHH DB OC2H .1 1 0 0 0 0 1 0
O312 B9 236 CIA DB OB9H .1 1 1 0 0 0 0 0
O313 FB 237 CHJ DB O8FH .1 1 1 1 1 1 0 1
O314 E1 238 CHK DB OE1H .1 1 1 1 1 1 0 0
O315 C7 239 CHL DB OC7H .1 0 0 1 0 1 1 0
O316 AB 240 CHN DB OA8H .1 0 1 0 0 1 0 0
O317 A3 241 CHQ DB OA3H .1 0 0 1 0 0 0 1
O318 BC 242 CHIP DB BC6H .1 0 0 0 1 1 0 0
O319 AF 243 CHR DB 0AFH .1 0 1 0 1 1 1 1
O31A B7 244 CHT DB O87H .1 0 1 0 0 1 1 1
O31B C1 245 CHU DB OC1H .1 1 0 0 0 0 1 1
O31C 91 246 CHV DB 91H .1 0 1 0 1 1 1 0
O31D BF 247 CHWASH DB OSFH .1 1 1 1 1 1 1 1
O31F FD 248 CHAFDS DB OF0H .1 1 1 1 1 1 0 0
O31F FF 249 BLANK DB OFFH .1 1 1 1 1 1 1 1

250 ;*********************************************************************
251 END

USER SYMBOLS
BLANK 031F BLKMAP 000E CHO 0300 CHI 0301 CH2 0302 CH3 0303 CH4 0304 CH5 0305
CH6 0306 CH7 0307 CH8 0308 CH9 0309 CHA 030A CHAPS 021E CHB 030B CHC 030C
CHD 030D CHASH 031D CHDP 0310 CHE 030E CHF 030F CHG 0211 CHH 0312 CHI 0313
CHJ 0314 CHL 0315 CHM 0316 CHN 0317 CHP 0318 CHR 0319 CHT 031A CHU 031B
CHO 031C DISP0A 0010 DPOINT 004E INPUT 0036 RETURN 0051 SETIME 0030 START 0009 TIME FFF1

ASSEMBLY COMPLETE. NO ERRORS
APPLICATIONS

F1 ASM4B F3 SENSOR NDOBJECT PRINT (LP)

ISIS-II MCS-48/UP1-41 MACRO ASSEMBLER, V3.0 PAGE 1

LOC OBJ LINE SOURCE STATEMENT

1 *MOD41A
2 : ****************************
3 : * UPI-41A SENSOR MATRIX CONTROLLER *
4 : ****************************
5 :
6 : THIS PROGRAM USES THE UPI-41A AS A SENSOR MATRIX CONTROLLER
7 : IT HAS MONITORING CAPABILITIES OF UP TO 128 SENSORS, THE COORDINATE
8 : AND SENSOR STATUS OF EACH DETECTED CHANGE IS AVAILABLE TO THE MASTER
9 : MICROPROCESSOR IN A SINGLE BYTE. A 40x8 FIFO QUEUE IS PROVIDED FOR
10 : DATA BUFFERING, BOTH HARDWARE OR POLLED INTERRUPT METHODS CAN BE USED
11 : TO NOTIFY THE MASTER OF A DETECTED SENSOR CHANGE.
12 : ****************************
13 :
14 : REGISTER DEFINITIONS.
15 : REGISTER RB0 RB1
16 :
17 :
18 : R0 MATRIX MAP POINTER NOT USED
19 : R1 FIFO POINTER NOT USED
20 : R2 SCAN ROW SELECT NOT USED
21 : R3 COLUMN COUNTER NOT USED
22 : R4 FIFO-IN NOT USED
23 : R5 FIFO-OUT NOT USED
24 : R6 CHANGE WORD NOT USED
25 : R7 COMPARE NOT USED
26 :
27 : ****************************
28 :
29 : PORT PIN DEFINITIONS:
30 :
31 :
32 :
33 : PO-7 COLUMN LINE INPUTS PO-3 ROW SELECT OUTPUTS
34 : P0-7 FIFO NOT EMPTY INTERRUPT
35 : P5 OBF INTERRUPT
36 : P6-7 NOT USED
37 :
38 : ****************************
39 :
40 END
APPLICATIONS

ISIS-II MCS-48/UP-41 MACRO ASSEMBLER, V3.0

LOC OBJ LINE SOURCE STATEMENT

41. *****************************************************
42. "CHANGE WORD BIT DEFINITION"
43. 
44. * CHANGE WORD BIT DEFINITION *
45. BIT FUNCTION
46. DO-6 SENSOR COORDINATE
47. D7 SENSOR STATUS
48. 
49. *****************************************************
50. "STATUS REGISTER BIT DEFINITION"
51. 
52. "STATUS REGISTER BIT DEFINITION"
53. BIT FUNCTION
54. 
55. D0 DBF
56. D1-3 IBF, FO, FI (NOT USED)
57. D4 FIFO NOT EMPTY
58. D7-7 USED DEFINED (NOT USED)
59. 
60. *****************************************************
61. "EQUIVATES"
62. 
63. "EQUIVATES"
64. THE FOLLOWING CODE DESIGNATES THREE VARIABLES, SCANTM, FIFOBA
65. AND FIFOA. SCANTM ADJUSTS THE LENGTH OF A DELAY BETWEEN
66. SCANNING SWITCH. THIS SIMULATES DEBOUNCE FUNCTIONS. FIFOBA
67. IS THE BOTTOM ADDRESS OF THE FIFO. FIFOA IS THE TOP ADDRESS
68. OF THE FIFO. THIS MAKES IT POSSIBLE TO HAVE A FIFO 3 TO 40
69. BYTE IN LENGTH
70.
71. *****************************************************
72. 
73. 000F SCANTM EQU OFH ; SCAN TIME ADJUST
74. 0008 FIFOBA EQU O8H ; FIFO BOTTOM ADDRESS
75. 000F FIFOA EQU OFH ; FIFO TOP ADDRESS
76. 
77. "EJECT"
78.
LOC OBJ LINE SOURCE STATEMENT

79  .**********************************************************************
80
81  .INITIALIZATION
82
83  .THE PROGRAM STARTS AT THE FOLLOWING CODE UPON RESET WITHIN
84  .THIS INITIALIZATION SECTION THE REGISTERS THAT MAINTAIN THE MATRIX
85  .MAP. FIFO AND ROW SCANNING ARE SET UP. PORT 1 IS SET HIGH FOR USE
86  .AS AN INPUT PORT FOR THE COLUMN STATUS. BIT 4 OF STATUS REGISTER IS
87  .WRITTEN TO CONVEY A FIFO EMPTY CONDITION. THE INITIAL COLUMN STATUS
88  .OF ALL THE ROWS IN THE SENSOR MATRIX IS THEN READ INTO THE MATRIX
89  .MAP. ONCE THE MATRIX MAP IS FILLED THE OBF INTERRUPT (PORT 2-4) IS
90  .ENABLED.
91
92  .**********************************************************************

93

94  ORG 0
95
96  INITMX MOV R0, #3FH  ; MATRIX MAP POINTER REGISTER, TOP ADDRESS
97  MOV R2, #0FH  ; SCAN ROW SELECT REGISTER, TOP ROW
98  MOV R4, #1FFBA  ; FIFO INPUT ADDRESS REGISTER, BOTTOM OF FIFO
99  MOV R5, #1FFOTB  ; FIFO OUTPUT ADDRESS REGISTER, TOP OF FIFO
100  ORL P1, #0FFH  ; INITIALIZE PORT 1 HIGH FOR INPUTS
101  MOV A, #00H  ; INITIALIZE STATUS REGISTER. FIFO EMPTY
102  MOV STS,A  ; WRITE TO STATUS REGISTER. BITS 4-7
103  OUTL A.R2  ; SCAN ROW SELECT TO ACCUMULATOR
104  IN A,P2  ; OUTPUT SCAN ROW SELECT TO PORT 2
105  MOV A, #01H  ; INPUT COLUMN STATUS PORT 1
106  MOV A.R2  ; INITIALIZE STATUS REGISTER. FIFO EMPTY
107  OUTL A.R2  ; CHECK SCAN ROW SELECT REGISTER VALUE FOR 0
108  MOV A, #00H  ; LOAD MATRIX MAP WITH COLUMN STATUS
109  MOV A, #00H  ; INITIALIZE PORT 2.
110  MOV R2, #10H  ; IF 0 ENABLE OBF INTERRUPT
111  DEC R0  ; DECREMENT TO NEXT MATRIX MAP ADDRESS
112  DEC R2  ; DECREMENT TO SCAN NEXT ROW
113  MOV R2, #10H  ; BIT 4 HIGH IN ROW SCAN SELECT REGISTER
114  MOV A.R2  ; ROW SCAN SELECT VALUE TO ACCUMULATOR
115  OUTL A.P2  ; INITIALIZE PORT 2. BIT 4 FOR "EN FLAGS"
116  EJECT

6-699
THE FOLLOWING CODE IS THE SCAN AND COMPARE SECTION OF THE PROGRAM.

UPON Entering this SECTION A CHECK Is MADE to SEE IF THE ENTIRE MATRIX
HAS BEEN SCANNED. IF SO THE REGISTERS THAT MAINTAIN THE MATRIX MAP AND ROW
SCANNING ARE RESET TO THE BEGINNING OF THE SENSOR MATRIX. IF THE ENTIRE
MATRIX HASN'T BEEN SCANNED THE REGISTERS INCREMENT TO SCAN THE NEXT ROW.
FROM THIS POINT ON THE ROW SCAN SELECT REGISTER IS USED FOR TWO FUNCTIONS.
BITS 0-3 FOR SCANNING AND BITS 4 AND 5 FOR THE EXTERNAL INTERRUPTS. THUSLY
ALL USAGE OF THE REGISTERS IS DONE BY LOGICALLY MASKING IT SO AS TO ONLY
AFFECT THE FUNCTION DESIRED ONCE THE REGISTERS ARE RESET. ONE ROW OF THE
SENSOR MATRIX IS SCANNED. A DELAY IS EXECUTED TO ADJUST FOR SCAN TIME
(DEBOUNCE). A BYTE OF COLUMN STATUS IS THEN READ INTO THE MATRIX MAP
AT THE TIME THE NEW COLUMN STATUS IS COMPARED TO THE OLD. THE RESULT IS
STORED IN THE COMPARE REGISTER. THE PROGRAM IS THEN ROUTED ACCORDING TO
WHETHER OR NOT A CHANGE WAS DETECTED.

LOC OBJ LINE SOURCE STATEMENT

0014 FA 138 ADJREQ MOV A,R2 ,SCAN ROW SELECT TO ACUMULATOR
0015 530F 139 ANL A,#OFH ,CHECK FOR 0 SCAN VALUE ONLY. NOT INTERRUPT
0020 C626 140 J2 RETRQ ,IF 0 RESET REGISTERS
0022 C8 141 DEC RO ,DECREMENT MATRIX MAP POINTER
0023 CA 142 DEC R2 ,DECREMENT SCAN ROW SELECT
0024 042C 143 JMP SCANMX ,SCAN MATRIX
0026 BB3F 144 RSETMX MOV RO,#3FH ,RESET MATRIX MAP POINTER REGISTER. TOP ADDRESS
0028 FA 145 MOV A,R2 ,SCAN ROW SELECT TO ACCUMULATOR
0029 430F 146 ORL A,#OFH ,RESET SCAN ROW SELECT. NO INTERRUPT CHANGE
002A 4A 147 MOV R2,A ,SCAN ROW SELECT REGISTER
002C FA 148 SCANMX MOV A,R2 ,SCAN ROW SELECT TO ACCUMULATOR
002D 3A 149 OUTL P2,A ,OUTPUT SCAN ROW SELECT TO PORT 2
002E BB0F 150 MOV R3,#SCANTM ,SET DELAY FOR OUTPUT SCAN TIME
0030 EB30 151 DELAY2, DELAY ,DELAY
0032 09 152 IN A,P1 ,INPUT COLUMN STATUS FROM PORT 1 TO ACCUMULATOR
0033 20 153 XCH A,#RO ,STORE NEW COLUMN STATUS SAVE OLD IN ACCUMULATOR
0034 D0 154 XRL A,#RO ,COMPARE OLD WITH NEW COLUMN STATUS
0035 AF 155 MOV R7,A ,SAVE COMPARE RESULT IN COMPARE REGISTER
0036 C669 156 J2 CHFFUL ,IF THE SAME. CHECK IF FIFO IS FULL
157
158 HJECT

6-700
LOC OBJ  LINE  SOURCE STATEMENT

159. ........................................................................................................

160. CHANGE WORD ENCODING

161. 166. THE FOLLOWING CODE IS THE CHANGE WORD ENCODING SECTION. THIS

164. SECTION IS ONLY EXECUTED IF A CHANGE WAS DETECTED. THE COLUMN COUNTER

165. IS SET AND DECREMENTED TO DESIGNATE EACH OF THE 8 COLUMNS. THE COMPAR

166. REGISTER IS LOOKED AT ONE BIT AT A TIME TO FIND THE EXACT LOCATION OF

167. THE CHANGE(S) WHEN A CHANGE IS FOUND IT IS ENCODED BY GIVING IT A

168. COORDINATE FOR ITS LOCATION. THIS IS DONE BY COMBINING THE PRESENT VALUE

169. IN THE ROW SCAN SELECT REGISTER AND THE COLUMN COUNTER. THE ACTUAL STATUS

170. OF THAT SENSOR IS ESTABLISHED BY LOOKING AT THE CORRESPONDING BYTE IN

171. THE MATRIX MAP. THIS STATUS IS COMBINED WITH THE COORDINATE TO ESTABLISH

172. THE CHANGE WORD. THE CHANGE WORD IS THEN STORED IN THE CHANGE WORD REGISTER

173.

174. ........................................................................................................

175. 003B BB0B 176  MOV  R3. #0BH  .SET COLUMN COUNTER REGISTER TO 8

176 003A CB 177  RRLOOK  DEC  R3  .DECREMENT COLUMN COUNTER

177 003B F0 178  MOV  A. @R0  .COLUMN STATUS TO ACCUMULATOR

178 003C 77 179  RR  A  .ROTATE COLUMN STATUS RIGHT

179 003D A0 180  MOV  @R0. A  .ROTATED COLUMN STATUS BACK TO MATRIX MAP

180 003E FF 181  MOV  A. R7  .COMPARE REGISTER VALUE TO ACCUMULATOR

181 003F 77 182  RR  A  .ROTATE COMPARE VALUE RIGHT

182 0040 AF 183  MOV  R7. A  .ROTATED COMPARE VALUE TO COMPARE REGISTER

183 0041 F245 184  JB7  ENCODE  .TEST BIT 7 IF CHANGE DETECTED ENCODE CHANGE WORD

184 0043 0469 185  JMP  CHFFUL  .IF NO CHANGE IS DETECTED CHECK FOR FIFO FULL

185 0045 FA 186  ENCODE  MOV  A. R2  .SCAN ROW SELECT TO ACCUMULATOR 000XXXX

186 0046 530F 187  ANL  A. #0FH  .ROTATE ONLY SCAN VALUE

187 0048 E7 188  RL  A  .ROTATE LEFT  000XXXX

188 0049 E7 189  RL  A  .ROTATE LEFT  000XXXX

189 004A E7 190  RL  A  .ROTATE LEFT  000XXXX

190 004B 48 191  ORL  A. R3  .ESTABLISH MATRIX COORDINATE 0XXXXXX

191 004C AE 192  MOV  R6. A  .(OR) COLUMN COUNTER VALUE WITH ACCUMULATOR

192 004D F0 193  MOV  A. @R0  .COLUMN STATUS FROM MATRIX MAP TO ACCUMULATOR

193 004E 5380 194  ANL  A. #0OH  .0 ALL BITS BUT BIT 7

194 0050 4E 195  ORL  A. R6  .(OR) SENSOR STATUS WITH COORDINATE FOR COMPLETED CHANGE WORD

195 0051 AE 196  MOV  R6. A  .SAVE CHANGE WORD  XXXXXXX

196 197  MOV  R6. A  .SAVE CHANGE WORD  XXXXXXX

197 198 #EJECT

198 199 #EJECT
APPENDIX

ISIS-II MCS-48/UP-41 MACRO ASSEMBLER. V3.0 Page 6

LOC OBJ LINE SOURCE STATEMENT

0005 FC 217 LOADFF MOV A.R4 : FIFO INPUT ADDRESS TO ACCUMULATOR
0003 A9 218 MOV A.R1,A : FIFO POINTER USED FOR INPUT
0004 FE 219 MOV A.R6 : CHANGE WORD TO ACCUMULATOR
0055 A1 220 MOV @R1.A : LOAD FIFO AT FIFO INPUT ADDRESS
0036 221 LASTN MOV A.R10H : BIT 10 FOR FIFO NOT EMPTY
0038 222 MOV STS.A : WRITE TO STATUS REGISTER. FIFO NOT EMPTY
0059 223 INTRH: ORL P2.@OH : FIFO NOT EMPTY INTERRUPT PORT 2-5 HIGH
0058 FA 224 MOV A.R2 : TON SCAN SELECT TO ACCUMULATOR
005C 225 ORL A.@2OH : SAVE INTERRUPT. NO CHANGE TO SCAN VALUE
005E AA 226 MOV R2.A : ROW SCAN SELECT REGISTER
005F 227 ADJFM MOV A.@FIFOA : FIFO TOP ADDRESS TO ACCUMULATOR
0061 DC 228 XRL A.R4 : COMPARE WITH CURRENT FIFO INPUT ADDRESS
0062 C667 229 JZ RSFIN : IF THE SAME RESET FIFO INPUT REGISTER
0064 IC 230 INC R4 : NEXT FIFO INPUT ADDRESS
0065 0469 231 JMP CHFULL : CHECK FIFO FULL
0067 BC08 232 RSFIN MOV R4,#FIFOA : RESET FIFO INPUT REGISTER-BOTTOM OF FIFO
0069 FC 233 CHFILL MOV A.R4 : FIFO INPUT ADDRESS TO ACCUMULATOR
006A DD 234 XRL A.R5 : COMPARE INPUT WITH OUTPUT FIFO ADDRESS
006B 967D 235 JNZ CHCNTR : IF NOT SAME CHECK COLUMN COUNTER VALUE
006D 866D 236 CHFB1 JObF CHFB1 : IF DBF IS 1 THEN CHECK DBF
006F 232F 237 ADJFDT MOV A.@FIFOA : FIFO TOP ADDRESS TO ACCUMULATOR
0071 DD 238 XRL A.R3 : COMPARE TOP TO OUTPUT FIFO ADDRESS
0072 C677 239 JZ RSFFDT : IF THE SAME RESET FIFO OUTPUT REGISTER
0074 1D 240 INC R3 : NEXT FIFO OUTPUT ADDRESS
0075 0479 241 JMP LOADD8 : LOAD DBBOUT
0077 BD08 242 RSFD1T MOV R5,#FIFOA : RESET FIFO OUTPUT ADDRESS TO BOTTOM OF FIFO
0079 FD 243 LOADD8 MOV A.R5 : OUTPUT FIFO ADDRESS TO ACCUMULATOR
007A A9 244 MOV R1.A : FIFO POINTER USED FOR OUTPUT
007B F1 245 MOV A.@R1 : CHANGE WORD TO ACCUMULATOR
007C 02 246 OUT DB1.A : CHANGE WORD TO DBBOUT
007D FB 247 CHCNTR MOV A.R3 : COLUMN COUNTER TO ACCUMULATOR
007E 963A 248 JNZ RRLD0K : IF NOT 0 FINISH CHANGE WORD ENCODING
0080 230B 249 CHFFEM MOV A.#FIFOA : FIFO BOTTOM ADDRESS TO ACCUMULATOR

6-702
<table>
<thead>
<tr>
<th>LOC</th>
<th>OBJ</th>
<th>LINE</th>
<th>SOURCE STATEMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0082</td>
<td>DC</td>
<td>252</td>
<td>XRL A, R4 . COMPARF FIFO INPUT ADDRESS WITH FIFO BOTTOM ADD</td>
</tr>
<tr>
<td>0083</td>
<td>C6BC</td>
<td>253</td>
<td>JZ ADFJEM . IF THE SAME, ADJUST TO CHECK FOR FIFO EMPTY</td>
</tr>
<tr>
<td>0085</td>
<td>FC</td>
<td>254</td>
<td>MOV A, R4 . FIFO INPUT ADDRESS TO ACCUMULATOR</td>
</tr>
<tr>
<td>0086</td>
<td>07</td>
<td>255</td>
<td>DEC A . DECREMENT FIFO Input ADDRESS IN ACCUMULATOR</td>
</tr>
<tr>
<td>0087</td>
<td>DD</td>
<td>256</td>
<td>XRL A, R5 . COMPARE INPUT TO OUTPUT FIFO ADDRESSES</td>
</tr>
<tr>
<td>0088</td>
<td>C691</td>
<td>257</td>
<td>JZ STATMT . IF SAME, WRITE STATUS REGISTER FOR FIFO EMPTY</td>
</tr>
<tr>
<td>008A</td>
<td>049C</td>
<td>258</td>
<td>JMP CHOBF2 . CHECK OBF</td>
</tr>
<tr>
<td>008C</td>
<td>32DF</td>
<td>259</td>
<td>ADJFEM MOV A, RFIFOTA . FIFO TOP ADDRESS TO ACCUMULATOR</td>
</tr>
<tr>
<td>008D</td>
<td>BD</td>
<td>260</td>
<td>XRL A, R5 . COMPARE TOP TO OUTPUT FIFO ADDRESS</td>
</tr>
<tr>
<td>008F</td>
<td>967C</td>
<td>261</td>
<td>JNZ CHOBF2 . IF NOT SAME THEN FIFO IS NOT EMPTY, CHECK OBF</td>
</tr>
<tr>
<td>0091</td>
<td>2300</td>
<td>262</td>
<td>STATMT MOV A, RUMH . CLEAR BIT 0 FOR FIFO EMPTY</td>
</tr>
<tr>
<td>0093</td>
<td>90</td>
<td>263</td>
<td>MOV STS.A . WRITE TO STATUS REGISTER</td>
</tr>
<tr>
<td>0094</td>
<td>9ADF</td>
<td>264</td>
<td>INTRLO: ANL P2, MODFH . FIFO EMPTY, INTERRUPT PORT 2-5 LOW</td>
</tr>
<tr>
<td>0096</td>
<td>93DF</td>
<td>265</td>
<td>MOV A, R2 . SCAN ROM SELECT TO ACCUMULATOR</td>
</tr>
<tr>
<td>0097</td>
<td>93DF</td>
<td>266</td>
<td>ANL A, MODFH . SAVE INTERRUPT, NO CHANGE TO SCAN VALUE</td>
</tr>
<tr>
<td>0099</td>
<td>AA</td>
<td>267</td>
<td>MOV R2, A . SCAN ROM SELECT REGISTER</td>
</tr>
<tr>
<td>009A</td>
<td>041D</td>
<td>268</td>
<td>JMP ADJREQ . ADJUST REGISTERS</td>
</tr>
<tr>
<td>009C</td>
<td>861D</td>
<td>269</td>
<td>CHOBF2 JOBF ADJREQ . IF OBF=1 THEN ADJUST REGISTERS</td>
</tr>
<tr>
<td>009E</td>
<td>046F</td>
<td>270</td>
<td>JMP ADJFDT . ADJUST FIFO OUT ADDRESS TO LOAD DBOUT</td>
</tr>
<tr>
<td>271</td>
<td>272</td>
<td>END</td>
<td></td>
</tr>
</tbody>
</table>

**APPLICATIONS**

**USER SYMBOLS**

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>DEFINITION</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADJFEM</td>
<td>00BC ADJFIN 005F ADJFDT 006F ADJREG 001D CHCNTR 007D CHFFEM 0080 CHFFUL 0069 CHOBF1 00AD</td>
</tr>
<tr>
<td>CHOBF2</td>
<td>009C DELAY2 0030 ENCODE 0045 FIFOTA 000B FIFOTA 002F FILLMX 000D INITMX 0000 INTRH1 0039</td>
</tr>
<tr>
<td>DELAY</td>
<td>0094 LOADDB 0079 LOADFF 0032 OBFINT 001B RRLOOK 003A RSEREG 0026 RSFFIN 0007 RSFFDT 0077</td>
</tr>
<tr>
<td>SCANXM</td>
<td>002C SCANTM 000F STATMT 0091 STATNE 0056</td>
</tr>
</tbody>
</table>

**ASSEMBLY COMPLETE. NO ERRORS**
PROGRAMMABLE KEYBOARD INTERFACE

- Simultaneous Keyboard and Display Operations
- Interface Signals for Contact and Capacitive Coupled Keyboards
- 128-Key Scanning Logic
- 10.7msec Matrix Scan Time for 128 Keys and 6MHz Clock
- Eight Character Keyboard FIFO

This application is a general purpose programmable keyboard and display interface device designed for use with 8-bit microprocessors like the MCS-80 and MCS-85. The keyboard portion can provide a scanned interface to 128-key contact or capacitive-coupled keyboards. The keys are fully debounced with N-key rollover and programmable error generation on multiple new key closures. Keyboard entries are stored in an 8-character FIFO with overrun status indication when more than 8 characters are entered. Key entries set an interrupt request output to the master CPU.

The display portion of the UPI-41A provides a scanned display interface for LED, incandescent and other popular display technologies. Both numeric displays and simple indicators may be used. The UPI-41A has a 16X4 display RAM which can be...
ORDERING INFORMATION:
This part may be ordered as an 8041A with ROM code number 8278. The source code is available through Insite.

Throughout this application of the UPI-41A, it will be referred to by its ROM code number, 8278. The 8278 is packaged in a 40-pin DIP. The following is a brief functional description of each pin.

Table 1. Pin Description

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin. No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0-D7</td>
<td>12-19</td>
<td>I/O</td>
<td>Data Bus: Three-state, bi-directional data bus lines used to transfer data and commands between the CPU and the 8278.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write: Write strobe which enables the master CPU to write data and commands between the CPU and the 8278.</td>
</tr>
<tr>
<td>RD</td>
<td>8</td>
<td>I</td>
<td>Read: Read strobe which enables the master CPU to read data and status from the 8278 internal registers.</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>I</td>
<td>Chip Select: Chip select input used to enable reading and writing to the 8278.</td>
</tr>
<tr>
<td>A0</td>
<td>9</td>
<td>I</td>
<td>Control/Data: Address input used by the CPU to indicate control or data.</td>
</tr>
<tr>
<td>RESET</td>
<td>4</td>
<td>I</td>
<td>Reset: A low signal on this pin resets the 8278.</td>
</tr>
<tr>
<td>X1, X2</td>
<td>2,3</td>
<td>I</td>
<td>Freq. Reference Inputs: Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.</td>
</tr>
<tr>
<td>IRQ</td>
<td>23</td>
<td>O</td>
<td>Interrupt Request: Interrupt Request Output to the master CPU. In the keyboard mode the IRQ line goes low with each FIFO read and returns high if there is still information in the FIFO or an ERROR has occurred.</td>
</tr>
<tr>
<td>M0-M6</td>
<td>27-33</td>
<td>O</td>
<td>Matrix Scan Lines: Matrix scan outputs. These outputs control a decoder which scans the key matrix columns and the 16 display digits. Also, the Matrix scan outputs are used to multiplex the return lines from the key matrix.</td>
</tr>
<tr>
<td>RL</td>
<td>1</td>
<td>I</td>
<td>Keyboard Return Line: Input from the multiplexer which indicates whether the key currently being scanned is closed.</td>
</tr>
<tr>
<td>HYS</td>
<td>22</td>
<td>O</td>
<td>Hysteresis: Hysteresis output to the analog detector. (Capacitive keyboard configuration). A &quot;0&quot; means the key currently being scanned has already been recorded.</td>
</tr>
<tr>
<td>KCL</td>
<td>34</td>
<td>O</td>
<td>Key Clock: Key Clock output to the analog detector (capacitive keyboard configuration) used to reset the detector before scanning a key.</td>
</tr>
<tr>
<td>SYNC</td>
<td>11</td>
<td>O</td>
<td>Output Clock: High frequency (400 kHz) output signal used in the key scan to detect a closed key (capacitive keyboard configuration).</td>
</tr>
<tr>
<td>Bl-B3</td>
<td>35-38</td>
<td>O</td>
<td>Display Outputs: These four lines contain binary coded decimal display information synchronized to the keyboard column scan. The outputs are for multiplexed digital displays.</td>
</tr>
<tr>
<td>ERROR</td>
<td>24</td>
<td>O</td>
<td>Error Signal: This line is high whenever two new key closures are detected during a single scan or when too many characters are entered into the keyboard FIFO. It is reset by a system RESET pulse or by a &quot;1&quot; input on the CLR pin or by the CLEAR ERROR command.</td>
</tr>
<tr>
<td>CLR</td>
<td>39</td>
<td>I</td>
<td>Clear Error: Input used to clear an ERROR condition in the 8278.</td>
</tr>
<tr>
<td>BP</td>
<td>21</td>
<td>O</td>
<td>Tone Enable: Tone enable output. This line is high for 10ms following a valid key closure; it is set high and remains high during an ERROR condition.</td>
</tr>
<tr>
<td>VCC, VDD</td>
<td>40,26</td>
<td>I</td>
<td>Power: +5 volt power input: +5V ±10%.</td>
</tr>
<tr>
<td>GND</td>
<td>20,7</td>
<td>I</td>
<td>Ground: Signal ground.</td>
</tr>
</tbody>
</table>
DBB register is a bi-directional 8-bit buffer register which connects the internal 8278 bus buffer register to the external bus. When the chip is not selected (CS = 1) the DBB is in the high impedance state. The DBB acts as an input when (RD, WR, CS) = (1, 0, 0) and an output when (RD, WR, CS) = (0, 1, 0).

Table 2. I/O Control and Data Buffers

<table>
<thead>
<tr>
<th>CS</th>
<th>A0</th>
<th>WR</th>
<th>RD</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Read DBB Data</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Read STATUS</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Write Data to DBB</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Write Command to DBB</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Disable 8278 Bus, High Impedance</td>
</tr>
</tbody>
</table>

Scan Counter

The scan counter provides the timing to scan the keyboard and display. The four MSB's (M3-M6) scan the display digits and provide column scan to the keyboard via a 4 to 16 decoder. The three LSB's (M0-M2) are used to multiplex the row return lines into the 8278.

Keyboard Debounce and Control

The 8278 system configuration is shown in Figure 3. The rows of the matrix are scanned and the outputs are multiplexed by the 8278. When a key closure is detected, the debounce logic waits about 12 msec to check if the key remains closed. If it does, the address of the key in the matrix is transferred into a FIFO buffer.

FIFO and FIFO Status

The 8278 contains an 8x8 FIFO character buffer. Each new entry is written into a successive FIFO location and each is then read out in the order of entry. A FIFO status register keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or key entries will be recognized as an error. The status can be read by a RD with CS low and A0 high. The status logic also provides a IRQ signal to the master processor whenever the FIFO is not empty.

Display Address Registers and Display RAM

The Display Address registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The display RAM can be directly read by the CPU after the correct mode and address is set. Data entry to the display can be set to either left or right entry.

Figure 3. System Configuration for Capacitive-Coupled Keyboard
APPLICATIONS

Figure 4. System Configuration for Contact Keyboard

COMMANDS

The 8278 operating mode is programmed by the master CPU using the A0, WR and D0-D7 inputs as shown below:

\[
\begin{array}{c|c|c}
A0, CS & \text{INVALID} & \text{VALID} & \text{INVALID} \\
--- & --- & --- & --- \\
WR & \text{INVALID} & \text{VALID} & \text{INVALID} \\
D0-D7 & \text{INVALID} & \text{VALID} & \text{INVALID} \\
\end{array}
\]

The master CPU presents the proper command on the D0-D7 data lines with A0 = 1 and then sends a WR pulse. The command is latched by the 8278 on the rising edge of the WR and is decoded internally to set the proper operating mode. See the 8041A/8741A data sheet for timing details.

Command Summary

**KEYBOARD/DISPLAY MODE SET**

<table>
<thead>
<tr>
<th>CODE</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>E</th>
<th>I</th>
<th>D</th>
<th>K</th>
</tr>
</thead>
</table>

Where the mode set bits are defined as follows:
- K—the keyboard mode select bit
  - 0—normal key entry mode
  - 1—special function mode: Entry on key closure and on key release
- D—the display entry mode select bit
  - 0—left display entry
  - 1—right display entry
- I—the interrupt request (IRQ) output enable bit.
  - 0—enable IRQ output
  - 1—disable IRQ output
- E—the error mode select bit
  - 0—error on multiple key depression
  - 1—no error on multiple key depression
- N—the number of display digits select
  - 0—16 display digits
  - 1—8 display digits

**NOTE:**
The default mode following a RESET input is all bits zero:

\[
0 0 0 0 0 0 0 0
\]

**READ FIFO COMMAND**

| CODE | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

**READ DISPLAY COMMAND**

| CODE | 0 | 1 | 1 | A1 | A3 | A2 | A1 | A0 |
Where AI indicates Auto Increment and A3-A0 is the address of the next display character to be read out.

\[
\begin{align*}
\text{AI} = 1 & \quad \text{AUTO increment} \\
\text{AI} = 0 & \quad \text{no AUTO increment}
\end{align*}
\]

**WRITE DISPLAY COMMAND**

**CODE**

\[
\begin{array}{c|c|c|c|c|c|c|c}
& 1 & 0 & 0 & \text{AI} & \text{A3} & \text{A2} & \text{A1} & \text{A0} \\
\hline
\end{array}
\]

Where AI indicates Auto Increment and A3-A0 is the address of the next display character to be written.

**CLEAR/BLANK COMMAND**

**CODE**

\[
\begin{array}{c|c|c|c|c|c|c|c}
& 1 & 0 & 1 & \text{UD} & \text{BD} & \text{CD} & \text{CF} & \text{CE} \\
\hline
\end{array}
\]

Where the command bits are defined as follows:

- CE = Clear ERROR
- CF = Clear FIFO
- CD = Clear Display to all High
- BD = Blank Display to all High
- UD = Unblank Display

The display is cleared and blanked following a Reset.

**Status Read**

The status register in the 8278 can be read by the master CPU using the A0, RD, and D0-D7 inputs as shown below:

![Status Read Diagram]

The status bits are defined as follows:

- IBF = Input Buffer Full Flag
- OBF = Output Buffer Full Flag
- KE = Keyboard Error Flag (multiple depression)
- B = BUSY Flag
- S3-S0 = FIFO Status

**STATUS DESCRIPTION**

The S3-S0 status bits indicate the number of entries (0 to 8) in the 8-level FIFO. A FIFO overrun will lock status at 1111. The overrun condition will prevent further key entries until cleared.

A multiple key closure error will set the KE flag and prevent further key entries until cleared.

The IBF and OBF flags signify the status of the 8278 data buffer registers used to transfer information (data, status or commands) to and from the master CPU.

The IBF flag is set when the master CPU writes Data or Commands to the 8278. The IBF flag is cleared by the 8278 during its response to the Data or Command.

The OBF flag is set when the 8278 has output data ready for the master CPU. This flag is cleared by a master CPU Data READ.

The Busy flag in the status register is used as a LOCKOUT signal to the master processor during response to any command or data write from the master.

The master must test the Busy flag before each read (during a sequence) to be sure that the 8278 is ready with valid DATA.

The ERROR and TONE outputs from the 8278 are set high for either type of error. Both types of error are cleared by the CLR input, by the CLEAR ERROR command, or by a reset. The FIFO and Display buffers are cleared independently of the Errors.

FIFO status is used to indicate the number of characters in the FIFO and to indicate whether an error has occurred. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO. The character read will be the last one entered. FIFO status will remain at 0000 and the error condition will not be set.

**Data Read**

The master CPU can read DATA from the 8278 FIFO or Display buffers by using the A0, RD, and D0-D7 inputs.

The master sends a \( \overline{RD} \) pulse with A0 = 0 and CS = 0 and the 8278 responds by outputting data on lines D0-D7. The data is strobed by the trailing edge of RD.
APPLICATIONS

DATA READ SEQUENCE
Before reading data, the master CPU must send a command to select FIFO or Display data. Following the command, the master must read STATUS and test the BUSY flag and the OBF flag to verify that the 8278 has responded to the previous command. A typical DATA READ sequence is as follows:

After the first read following a Read Display or Read FIFO command, successive reads may occur as soon as OBF rises.

Data Write
The master CPU can write DATA to the 8278 Display buffers by using the A0, WR and D0-D7 inputs as follows:

The master CPU presents the Data on the D0-D7 lines with A0=0 and then sends a WR pulse. The data is latched by the 8278 on the rising edge of WR.

DATA WRITE SEQUENCE
Before writing data to the 8278, the master CPU must first send a command to select the desired display entry mode and to specify the address of the next data byte. Following the commands, the master must read STATUS and test the BUSY flag (B) and IBF flag to verify that the 8278 has responded. A typical sequence is shown below.

INTERFACE CONSIDERATIONS
Scanned Keyboard Mode
With N-key rollover each key depression is treated independently from all others. When a key is depressed the debounce logic waits for a full scan of 128 keys and then checks to see if the key is still down. If it is, the key is entered into the FIFO.

If two key closures occur during the same scan the ERROR output is set, the KE flag is set in the Status word, the TONE output is activated and IRQ is set, and no further inputs are accepted. This condition is cleared by a high signal on the CLEAR input or by a system RESET input or by the CLEAR ERROR command.

In the special function mode both the key closure and the key release cause an entry to the FIFO. The release is entered with the MSB=1.

Any key entry triggers the TONE output for 10ms.

The HYS and KCL outputs enable the analog multiplexer and detector to be synchronized for interface to capacitive coupled keyboards.

Data Format
In the scanned keyboard mode, the code entered into the FIFO corresponds to the position or address of the switch in the keyboard. The MSB is relevant only for special function keys in which code "0" signifies closure and "1" signifies release. The next four bits are the column count which indicates which column the key was found in. The last three bits are from the row counter.

Display
Display data is entered into a 16×4 display register and may be entered from the left, from the right or
Figure 5. Keyboard Timing

Figure 6. Key Entry and Error Timing

Figure 7. Display Timing
into specific locations in the display register. A new data character is put out on Bq-B3 each time the Mq-M3 lines change (i.e., once every 0.75ms with a 6 MHz crystal). Data is blanked during the time the column select lines change by raising the display outputs. Output data is positive true.

**LEFT ENTRY**
The left entry mode is the simplest display format in that each display position in the display corresponds to a byte (or nibble) in the Display RAM. ADDRESS 0 in the RAM is the left-most display character and ADDRESS 15 is the right-most display character. Entering characters from position zero causes the display to fill from the left. The 17th character is entered back in the left-most position and filling again proceeds from there.

**RIGHT ENTRY**
Right entry is the method used by most electronic calculators. The first entry is placed in the right-most display character. The next entry is also placed in the right-most character after the display is shifted left one character. The left-most character is shifted off the end and is lost.

<table>
<thead>
<tr>
<th>1ST ENTRY</th>
<th>14 15 0</th>
<th>DISPLAY RAM ADDRESS</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 4 0 1 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 4 0 1 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1 13 14 15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 2 14 15 16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 2 14 15 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 3 15 16 17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 3 15 16 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 4 16 17 18</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM ADDRESS 0 with sequential entry is recommended. A Clear Display command should be given before display data is entered if the number of data characters is not equal to 16 (or 8) in this mode.

**AUTO INCREMENT**
In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Left Entry—Auto Increment mode has no undesirable side effects and the result is predictable:

<table>
<thead>
<tr>
<th>DISPLAY ADDRESS</th>
<th>0 1 2 3 4 5 6 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>1ST ENTRY</td>
<td>1</td>
</tr>
<tr>
<td>2ND ENTRY</td>
<td>0 1 2 3 4 5 6 7</td>
</tr>
<tr>
<td>COMMAND 100101</td>
<td>1 2</td>
</tr>
</tbody>
</table>

**ENTER NEXT AT LOCATION 5 AUTO INCREMENT**

<table>
<thead>
<tr>
<th>DISPLAY ADDRESS</th>
<th>0 1 2 3 4 5 6 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>3RD ENTRY</td>
<td>1 2 3 3 4 5 6 7</td>
</tr>
<tr>
<td>4TH ENTRY</td>
<td>1 2 3 3 4 5 6 7</td>
</tr>
</tbody>
</table>

In the Right Entry mode, Auto Incrementing and non-Incrementing have the same effect as in the Left Entry except that the address sequence is interrupted.

<table>
<thead>
<tr>
<th>DISPLAY ADDRESS</th>
<th>0 1 2 3 4 5 6 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>1ST ENTRY</td>
<td>1</td>
</tr>
<tr>
<td>2ND ENTRY</td>
<td>2 3 4 5 6 7 0 1</td>
</tr>
<tr>
<td>COMMAND 100101</td>
<td>2 3 4 5 6 7 0 1</td>
</tr>
</tbody>
</table>

| 3RD ENTRY       | 3 3 1 2 |
| 4TH ENTRY       | 3 4 1 2 |

6-711
Starting at an arbitrary location operates as shown below.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>10010101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**DISPLAY RAM ADDRESS**

**ENTER NEXT AT LOCATION 5 AUTO INCREMENT**

<table>
<thead>
<tr>
<th>1ST ENTRY</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>2ND ENTRY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

| 8TH ENTRY | 4 | 5 | 6 | 7 | 8 | 1 | 2 | 3 |
| 9TH ENTRY | 5 | 6 | 7 | 8 | 9 | 2 | 3 | 4 |

Entry appears to be from the initial entry point.
Complex Peripheral Control with the UPI-42
COMPLEX PERIPHERAL CONTROL WITH THE UPI-42

TABLE OF CONTENTS

INTRODUCTION
DOT MATRIX PRINTING
THE PRINTER MECHANISM
HARDWARE INTERFACE
TECHNICAL BACKGROUND
SOFTWARE
Introduction
Functional Overview
Memory and Register Allocation
Description of Functional Blocks and Flowcharts
CONCLUSION

APPENDICES
Appendix A. Software Listing
Appendix B. Printer Enhancements
Appendix C. Printer Mechanism
    Drive Circuit Schematics

FIGURES

1. UPI-42 Pin Configuration
2. UPI-42 Block Diagram
3. UPI-41A, 42 Functional Block Diagram
4. Character E in 5 x 7 Dot Matrix Format
5. Carriage Stepper Motor Assembly
6. Print Head Solenoid Assembly
7. Hardware Interface Block Diagram
8. Hardware Interface Schematic
9. UPI-42 and 8243 I/O Port Map
10. Stepper Motor Step Sequence Waveforms
11. Carriage Stepper Motor Step Sequence
12. Paper Feed Stepper Motor Step Sequence
13. Carriage Stepper Motor Drive Timing
14. Carriage Stepper Motor Predetermined Time Constants
15. Paper Feed Stepper Motor Predetermined Time Constants
16. PTS Lags PT Timing
17. PTS Leads PT Timing
18. Components of Print Head Assembly Line Motion and Printing
19. Data Memory Allocation Map
20. Register Bank 0 Register Assignment
21. Register Bank 0 Status Byte Flag Assignments
22. Register Bank 1
Register Assignment

23. Register Bank 1 Status
Byte Flag Assignments

24. Program Memory Allocation Map

25. ASCII Character Code TEST
Output and Print Example

26. Carriage Stepper Motor
Phase/Step Data

FLOW CHARTS

1. Main Program Body
2. Power-On/Reset Initialization
3. Home Print Head Assembly
4. External Status Switch Check
5. Character Buffer Fill
6. Carriage Stepper Motor Drive
   and Line Printing
7. Carriage Stepper Motor
   Acceleration Time Storage
8. Process Characters for Printing
9. Translate Character-to-Dots
10. Decelerate Carriage
    Stepper Motor
11. Paper Feed Stepper Motor Drive

Additional sources of information on Intel's UPI devices;
"UPI User's Manual"
Includes the following Application Notes;
Programmable Keyboard Interface
Using the 8295 Dot Matrix Printer Controller
An 8741A/8041A Digital Cassette Controller

"8048 Family Applications Handbook"
"1983 Microprocessor and Peripheral Handbook"
"MCS-48 and UPI-41A/42 Assembly Language Manual"
"Specifications for Impact Dot Matrix Printer Model-3210", Epson, Jan 8, 1981
INTRODUCTION

The UPI-42 is the newest member of Intel's Universal Peripheral Interface (UPI) microcomputer family. It represents a significant growth in UPI capabilities, resulting in a broader spectrum of applications. The UPI-42 incorporates twice the EPROM/ROM of the UPI-41A, 2048 vs 1024 bytes, twice the RAM, 128 vs 64 bytes, and operates at a maximum speed twice that of the UPI-41A, i.e. 12 MHz vs 6 MHz. The ROM based 8042 and the EPROM based 8742 provide more highly integrated solutions for complex stepping motor and dot matrix printer applications. Those applications previously requiring a microprocessor plus a UPI chip can now be implemented entirely with the UPI-42.

The software features of the UPI-42, such as indirect Data and Program Memory addressing, two independent and selectable 8 byte register banks, and directly software testable I/O pins, greatly simplify the external interface and software flow. The software and hardware design of the UPI-42 allows a complex peripheral to be controlled with a minimum of external hardware.

![Figure 1. UPI-42 Pin Configuration](image)

Many microcomputer systems need real time control of peripheral devices such as a printer, keyboard, complex motor control or process control. These medium speed but still time consuming tasks require a fair amount of system software overhead. This processing burden can be reduced by using a dedicated peripheral control processor

Until recently, the dedicated control processor approach was usually not cost effective due to the large number of components needed; CPU, RAM, ROM, I/O, and Timer/Counters. To help make the approach more cost effective, in 1977 Intel introduced the UPI-41 family of Universal Peripheral Interface controllers consisting of an 8041 (ROM) device and an 8741 (EPROM) device. These devices integrated the common microprocessor system functions into one 40 pin package. The UPI-42 family, consisting of the 8042 and 8742, further extends the UPI's cost effectiveness through more memory and higher speed.

Another member of the UPI family is the Intel 8243 Input/Output Expander chip. This chip provides the UPI-41A and UPI-42 with up to 16 additional independently programmable I/O lines, and interfaces directly to the UPI-41A/42. Up to seven 8243s can be cascaded to provide over 100 I/O lines.

The UPI is a single chip microcomputer with a standard microprocessor interface. The UPI's architecture, illustrated in Figure 3, features on-chip program memory, ROM (8041A/8042) or EPROM (8741A/8742), data memory (RAM), CPU, timer/counter, and I/O. Special interface registers are provided which enable the UPI to function as a peripheral to an 8-bit central processor.

Using one of the UPI devices, the designer simply codes his proprietary peripheral control algorithm into the UPI device itself, rather than into the main system software. The UPI device then performs the peripheral control task while the host processor simply issues commands and transfers data. With the proliferation of microcomputer systems, the use of UPIs or slave microprocessors to off load the main system microprocessor has become quite common.

This Application Note describes how the UPI-42 can be used to control dot matrix printing and the printer mechanism, using stepper motors for carriage/print head assembly and paper feed motion. Previous Intel Application Notes AP-27, AP-54, and AP-91 describe using intelligent processors and peripherals to control single solenoid driven printer mechanisms with 80 character line buffering and bidirectional printing. This Application Note expands on these previous themes and extends the concept of complex device control by incorporating full 80 character line buffering, bidirectional printing, as well as drive and feedback control of two four phase stepper motors.

The Application Note assumes that the reader is familiar with the 8042/8742 and 8243 Data Sheets, and UPI-41A/42 Assembly Language. Although some background information is included, it also assumes a basic understanding of stepper motors and dot matrix printer mechanisms. A complete software listing is included in Appendix A.

6-716
DOT MATRIX PRINTING

A dot matrix printer print head typically consists of seven to nine solenoids, each of which drives a stiff wire, or hammer, to impact the paper through an inked ribbon. Characters are formed by firing the solenoids to form a matrix of "dots" (impacts of the wires). Figure 4 shows how the character "E" is formed using a 5 x 7 matrix. The columns are labeled C1 through C5, and the rows R1 through R7. The print head moves left-to-right across the paper, so that at time T1 the head is over column C1. The character is formed by activating the proper solenoids as the print head sweeps across the character position.

Dot matrix printers are a cost effective way of providing good quality hard copy output for microcomputer systems. There is an ever increasing demand for the moderately priced printer to provide more functionality with improved cost and performance. Using stepper motors to control the paper feed and carriage/print head assembly motion is one way of enabling the dot matrix printer to provide more capabilities, such as expanded or contracted characters, dot or line graphics, variable line and character spacing, and subscript or superscript printing.

However, stepper motors require fairly complex control algorithms. Previous solutions involved the use of a main CPU, UPI, RAM, ROM, and I/O onboard the peripheral. The CPU acted as supervisor and used parallel processing to achieve accurate stepper motor control via a UPI, character buffering via the I/O device, RAM, and ROM. The CPU performed real-time decoding of each character into a dot matrix pattern. This Application Note demonstrates that the increased memory and performance of the UPI-42 facilitates integrating these control functions to reduce the cost and component count.

THE PRINTER MECHANISM

The printer mechanism used in this application is the Epson Model 3210. It consists of four basic subassemblies; the chassis or frame, the paper feed mechanism and stepper motor, the carriage motion mechanism and stepper motor, and the print head assembly.

The paper feed mechanism is a tractor feed type. It accommodates up to 8.5 inch wide paper (not including tractor feed portion). There is no platen as such; the paper is moved through the paper guide by two sprocketed wheels mounted on a center sprocket shaft. The sprocket shaft is driven by a four phase stepper motor. The rotation of the stepper motor is transmitted to the sprocket shaft through a series of four reduction gears.
The carriage motion mechanism consists of another four phase stepper motor which controls the left-to-right or right-to-left print head assembly motion. The print speed is 80 CPS maximum. Both the speed of the stepper motor and the movement of the print head assembly are independently controllable in either direction. The rotation of the stepper motor is converted to the linear motion of the print head assembly via a series of reduction gears and a toothed drive belt. The drive belt also controls a second set of reduction gears which advances the print ribbon as the print head assembly moves.

Two optical sensors provide feedback information on the carriage assembly position and speed. The first of these optical sensors, called the 'HOME RESET' or HR, is mounted near the left-most physical position to which the print head assembly can move. As the print head assembly approaches the left-most position, a flange on the print head assembly interferes with the light source and sensor, causing the output of the sensor to shift from a logic level one to zero. The right-most printer position is monitored in software rather than by another optical sensor. The right-most print position is a function of the number of characters printed and the distance required to print them.

The second optical sensor, called the 'PRINT TIMING SIGNAL' or PTS, provides feedback on carriage stepper motor velocity and relative position within a
given step of the motor. The feedback is generated by the optical sensor as an "encoder disk" moves across it. Figure 5 illustrates the carriage stepper motor, optical sensor, encoder disk and reduction gears, and drive belt assembly. The optical sensor outputs a pulse train with the same period as the phase shift signal used to drive the stepper, but slightly out of phase with it when the motor is at a constant speed (see Software Functional Block: Phase Shift Data for additional details). The disk acts as a timing wheel, providing feedback to the UPI software of the carriage speed, position, and optimum position for energizing the print head solenoids. The two optical sensors are monitored under software and provide the critical feedback needed to control the print head assembly and paper feed motion accurately. The process of stepper motor drive and control via feedback signals is called "closed loop" stepper motor control, and is covered in more detail in the software discussion.

The print head assembly consists of nine solenoids and nine wires or hammers. Figure 6 illustrates a print head assembly. The available dot matrix measures 9 x 9. This large matrix enables the Epson 3210 print mechanism to print a variety of character fonts, such as expanded or contracted characters, as well as line or block graphics (see Appendix B, Printer Enhancements). It also facilitates printing lower case ASCII characters with "lower case descenders." That is to say, certain lower case letters (e.g. y, p, etc.) will print below the bottom part of all upper case letters.

Figure 5. Carriage Stepper Motor Assembly

Figure 6. Print Head Solenoid Assembly
HARDWARE DESCRIPTION

Figure 7 shows a block diagram of the UPI-42 and 8243 interface to the printer mechanism drive circuit. A complete schematic is shown in Figure 8. The UPI-42 provides all signals necessary to control character buffering and handshaking, paperfeed and carriage motion stepper motor timing, print head solenoid activation, and monitoring of external status switches.

The Epson 3210 printer mechanism manual recommends a specific interface circuit to provide proper drive levels to the stepper motors windings and print head solenoids. The hardware interface used for this Application Note followed those recommendations exactly (see Appendix C, Printer Mechanism Drive Circuit Schematics).

I/O Ports

The lower half of the UPI-42 Port 2, pins 0-3, provides an interface to the 8243 I/O expander. The PROG pin of the UPI-42 is used as a strobe to clock address and data information via the Port 2 interface. The extra 16 I/O lines of the 8243 become PORTS 4, 5, 6, and 7 to the UPI software. Combined, the UPI-42 and 8243 provide a total of 28 independently programmable I/O line. These lines are used as follows:
Figure 8. Hardware Interface Schematic

<table>
<thead>
<tr>
<th>Port</th>
<th>No of lines</th>
<th>Bits</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8</td>
<td>0-7</td>
<td>O</td>
<td>Character dot column data to print head solenoids (same)</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>6</td>
<td>O</td>
<td>Print head solenoid trigger</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>7</td>
<td>O</td>
<td>Print head solenoid trigger</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>4,5</td>
<td>O</td>
<td>Host system data transfer handshaking (ACK/BUSY)</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>0-3</td>
<td>O</td>
<td>Carriage &amp; paper feed stepper motors</td>
</tr>
<tr>
<td>5</td>
<td>3</td>
<td>1-3</td>
<td>O</td>
<td>Stepper motor select and current limiting</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>I</td>
<td>Paper End sense</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>O</td>
<td>Print head trigger reset (unused)</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>0,2,3</td>
<td>-</td>
<td>External status switches; (LF, FF, TEST, ON/OFF Line)</td>
</tr>
<tr>
<td>7</td>
<td>5</td>
<td>0-3</td>
<td>I</td>
<td></td>
</tr>
</tbody>
</table>

Figure 9. UPI-42 and 8243 I/O Port Map

Note: The notation used in the balance of this Application Note, when referring to a port number and a particular pin or bit, is Port 23 rather than Port 2 bit 3.

The two printer mechanism optical sensors, discussed in the Printer Mechanism description, are tied to the two "Test Input" pins, T0 and T1, of the UPI-42 through a buffer circuit for noise supression. These inputs are directly testable in software.
**Host System Interface**

The host system interfaces to the printer through a parallel port to the UPI-42 Data Bus. Four handshaking signals are used to control data transfer: Data Strobe (STB!), Acknowledge (ACK), Busy (BUSY), and Online or Select. The Data Strobe line of the host parallel port is tied directly to the UPI-42 WR/ pin. This provides a low going pulse on the UPI-42 WR/ pin whenever a data byte is written to the UPI-42. The ACK and BUSY handshaking signals are tied to two UPI-42 I/O port lines for software control of data transfer. The “On Line” handshaking signal is tied to a single-pole single-throw fixed position switch, which externally enables or disables character transfer from the host system. Characters transmitted to the UPI-42 by the host are loaded into the UPI-42 Data Bus Buffer In (DBBIN) register, and the Input Buffer Full (IBF) interrupt and UPI-42 status flag are set (see Figure 9, UPI-42 and 8243 I/O Ports).

**Stepper Motor Interface**

Port 4 (41-43) of the 8243, provides both carriage and paper feed stepper motor phase shift signals to the printer mechanism drive circuit. Each of the two stepper motors is driven by 2 two phase excitation signals (4 phases). Figure 10 shows the wave form for each stepper motor. Each signal consists of two components (Sig. 1 A/B & Sig. 2 C/D) 180 degrees out of phase with the other. Each of these signal pairs (A/B & C/D) is 90 degrees out of phase with the other pair. For each signal pair, one port line supplies both halves by using an inverter.

Each of the resulting eight stepper motor drive signals is interfaced to a discrete drive transistor through an inverter. The emitter of the drive transistor is tied to the open collector of the inverter to provide high current sinking capability for the drive transistor. Each half of the motor winding is tied to the collector of the drive transistor (see Appendix C, Printer Mechanism Drive Circuit Schematic).

Each stepper motor requires two current levels for operation. These levels are called “Rush” current and “Hold” current. Rush current refers to the high current required to cause the rotor to rotate within its windings as the polarity of the power applied to the windings is changing. Each change in the polarity of the power applied to the motor windings is called a step or phase shift. Hold current refers to the low level of current required to stabilize and maintain the rotor in a fixed position when the the polarity applied to the windings is not changing. Hold current is simply Rush current with a current limiting transistor switched in. Switching from Hold to Rush current “selects” or enables that stepper motor to move with the next step signal output. In the balance of this Application Note, the term “select” will be used to refer to turning on Rush current, and “deselect” will refer to switching to Hold current.

Three 8243 port lines are dedicated to the select/deselect control of the two stepper motors. One line is for the paper feed stepper motor, and two lines are for the carriage motion stepper motor (80 and 132 column). These lines are labeled SLF, 80Col, and 132Col, and are 8243 PORT 53, 52, and 51, respectively.

By varying the voltage applied to the stepper motor biasing circuit and the current, it is possible to vary the distance the motor moves the print head assembly with each step. Enabling one of two different voltage biasing levels, and changing the timing rate at which the motor is stepped, facilitates either 80 or 132 character column printing. Only 80 character column printing is implemented in the software design. Appendix B, Printer Enhancements, details the software algorithm for handling 132 character printing.

**Print Head Interface**

A total of eleven I/O lines are used to control the print head solenoids and solenoid firing (see Figure 9 above). Nine are used for character dot data, one for the Print Head Trigger, and one for Reset of the Print Head Trigger circuit. Each of the nine character dot data lines is buffered by an open collector hex inverter.
The Print Head Trigger output is tied to the Trigger input of a 555 Monostable Multivibrator. The output pulse generated by the 555 triggers the print head solenoids to fire. The 555 Output pulse width is independent of the input trigger waveform. The pulse width is determined by an RC network across the 555 inputs and the voltage level applied to the Control Voltage 555 input. The 555 Output is tied to the base of a PNP transistor through an inverter, biased in a normally off configuration. The PNP transistor supplies enough drive to pull up the open collector inverter on each print head solenoid line, Port 10-17 and 26. The 555 Output pulse momentarily enables the print head solenoid line open collector inverter output, turning on the solenoid drive transistor, and firing the print head hammer. The 555 Output pulse width is approximately 400 us. Further details of the print head firing operation can be found in the software description below.

Miscellaneous Interface Signals
The 8243 Port 5 pin 0 is tied to the Paper End Detector, a reed switch located on the printer paper guide. This sensor detects when the paper is nearly exhausted.

Three LED status lights complete the hardware interface design. One status light is used for each of the following: Power ON/OFF, On/Off Line, and Out of Paper.

BACKGROUND
Before a detailed discussion of the software begins, a few terms and software functions referenced throughout the software need introduction.

A. What is a Stepper Motor?
A stepper motor has the ability to rotate in either direction as well as start and stop at predetermined angular positions. The stepper motor's shaft (rotor) moves in precise angular increments for each input step. The displacement is repeated for each input step command, accurately positioning the rotor for a given number and sequence of steps.

The stepper motor controls position, velocity, and direction. The accuracy of stepper motors is generally 5 percent of one step. The number of steps in each revolution of the shaft varies, depending on the intended application.

B. Open/Closed Loop Stepper Motor Drive and Control
The carriage stepper motor is closed loop driven. The paper feed stepper motor is open loop driven.

There are two major types of stepper motor control known by the broad headings of open and closed loop.

Open loop is simply continuous pulses to drive the motor at a predetermined rate based on the voltage, current, and the timing of the step pulses applied. Closed loop control is characterized by continuous monitoring of the stepper motor, through feedback signals, and adjusting the motor's operation based upon the feedback received.

C. Stepper Motor Drive Phase Shift or Step Sequence
Each change in the polarity of the power applied to the motor windings is called a step or phase shift. The sequence of the steps or phase shifts, and the pattern of polarity changes output to the stepper motor, determines the direction of rotation.

Figure 10 shows the waveforms for each of the two stepper motors. Figure 11 lists the step sequence for carriage motor clockwise rotation, which moves the print head assembly Left-to-Right. Figure 11 also lists the step sequence for counterclockwise rotations; the print head assembly moves Right-to-Left. Figure 12 lists the step sequence for the paper feed stepper motor clockwise drive. The phase sequence, for either stepper motor, may begin at any point within the sequence list, but must then continue in order.

<table>
<thead>
<tr>
<th>Step No.</th>
<th>A-Step</th>
<th>B-Step</th>
<th>C-Step</th>
<th>D-Step</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
<td>On</td>
</tr>
<tr>
<td>2</td>
<td>On</td>
<td>Off</td>
<td>On</td>
<td>Off</td>
</tr>
<tr>
<td>3</td>
<td>Off</td>
<td>On</td>
<td>On</td>
<td>Off</td>
</tr>
<tr>
<td>4</td>
<td>Off</td>
<td>On</td>
<td>Off</td>
<td>On</td>
</tr>
</tbody>
</table>

Carriage stepper motor rotates clockwise
Print head assembly moves from left to right

<table>
<thead>
<tr>
<th>Step No.</th>
<th>A-Step</th>
<th>B-Step</th>
<th>C-Step</th>
<th>D-Step</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>On</td>
<td>Off</td>
<td>On</td>
<td>Off</td>
</tr>
<tr>
<td>2</td>
<td>On</td>
<td>Off</td>
<td>Off</td>
<td>On</td>
</tr>
<tr>
<td>3</td>
<td>Off</td>
<td>On</td>
<td>Off</td>
<td>On</td>
</tr>
<tr>
<td>4</td>
<td>Off</td>
<td>On</td>
<td>On</td>
<td>Off</td>
</tr>
</tbody>
</table>

Carriage stepper motor rotates counter clockwise
Print head assembly moves from right to left

Figure 11. Carriage Stepper Motor Step Sequence
C. Acceleration and Deceleration of Stepper Motors

The carriage stepper motor starts from a fixed position, accelerates to a constant speed, maintains constant speed, and then decelerates to a fixed position. Printing may occur from the time and position the print head assembly reaches constant speed, until the time and position the print head assembly begins to decelerate from constant speed. Whether printing occurs during any carriage stepper motor drive sequence is controlled by software. Figure 18, below, illustrates these components of print head assembly line motion.

Due to inertia, a finite time interval and angular displacement is required to accelerate a stepper motor to its full speed. Conversely, deceleration must begin some time before the final angular position. The time interval and angular displacement of the carriage stepper motor translates into the distance the print head assembly travels before it reaches a constant speed. The distance traveled during acceleration is constant. The distance the print head assembly travels during deceleration must be the same as the distance traveled during acceleration in order to accurately align the character dot columns from one line to the next.

E. Stepper Motor Predetermined Time Constant

Whenever the stepper motor is stepped, or energized, the angular velocity of the rotor is greater than the constant speed which is ultimately required. This is called "overshoot." The frictional load of the carriage assembly (motor rotor, reduction gears, drive belt and print head assembly, or paper feed sprocket shaft and wheels) provides damping or frictional load. Damping slows the motor to less than the required constant speed and is called "undershoot" (see Figure 13, Carriage Stepper Motor Drive Timing). A constant rate of speed is achieved through the averaging of the overshoot and undershoot within each step.
The Predetermined Time (PT) Constant is the time required to average the overshoot and undershoot of the particular stepper motor for a desired constant rate of speed. The PT also is the time required to move the print head assembly a specific distance, accounting for both overshoot and undershoot of the stepper motor.

Changing the Predetermined Time Constant changes the angular displacement of the stepper motor rotor, this in turn changes the output. Figure 14 lists the Time Constants for both standard and condensed character printing. Figure 15 lists the paper feed stepper motor Time Constants used for various line spacing formats. This Application Note implements standard character print and paper feed (6 lines per inch) Time Constants. See Appendix B, Printer Enhancements, for details on implementing non-standard Time Constants.

<table>
<thead>
<tr>
<th>Character mode</th>
<th>Predetermined time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard or Enlarged</td>
<td>2.08ms +10%</td>
</tr>
<tr>
<td>Character</td>
<td>-4%</td>
</tr>
<tr>
<td>Condensed Character</td>
<td>4.16ms +10%</td>
</tr>
<tr>
<td></td>
<td>-4%</td>
</tr>
</tbody>
</table>

Figure 14. Carriage Stepper Motor Predetermined Time Constants

<table>
<thead>
<tr>
<th>Paper feed pitch</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0.12mm(1/16&quot;)/1 pulse</td>
<td></td>
</tr>
<tr>
<td>4.23mm(1/8&quot;)/36 pulses</td>
<td></td>
</tr>
<tr>
<td>3.18mm(1/8&quot;)/27 pulses</td>
<td></td>
</tr>
<tr>
<td>2.82mm(1/9&quot;)/24 pulses</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Paper feed time</th>
<th>Approx.</th>
</tr>
</thead>
<tbody>
<tr>
<td>150ms/4.23mm</td>
<td>6.6 lines/s</td>
</tr>
<tr>
<td>113ms/3.18mm</td>
<td>8.8 lines/s</td>
</tr>
<tr>
<td>100ms/2.82mm</td>
<td>10 lines/s</td>
</tr>
</tbody>
</table>

Figure 15. Paper Feed Stepper Motor Predetermined Time Constants

PTS is the point of peak angular velocity within a step of the motor. PTS is a function of the slot spacing on the encoder disk, shown in Figure 5. The spacing is determined by the mechanics of the printer mechanism.

When the carriage stepper motor is accelerated from a fixed position, the effects of damping slows the angular velocity of energizing the stepper motor. This causes PTS to occur after the PT, or PTS lags PT. When PTS lags PT, the next step signal is output at PTS rather than at PT. If the step signal is output at PTS, the rotor could be midway through a rotation. Energizing the motor at PT could cause it to bind or shift in the wrong direction. When the carriage stepper motor is at a constant rate of speed, PTS leads PT and the step signal is output at PT (see Figure 13).

D. Relationship Between PTS and PT

Figure 13 illustrates how PTS lags PT at the start of acceleration, and moves to lead PT as the motor achieves constant speed. Figure 13 also illustrates the relationship between HR, PTS, PT, acceleration, constant speed, and printing. Figure 16 and 17 illustrate the relationship between PTS and PT during acceleration and at constant speed.
The time between each step, for a constant number of steps, required for the motor to reach a constant speed, is calculated and stored in Data Memory during acceleration. The values stored are used, in reverse order, during deceleration as the Predetermined Time (PT) Constants. This ensures that the acceleration and deceleration distance traveled by the print head assembly is the same, and that it accurately aligns character dot columns from one line to the next during printing. The time values stored are called "Stored Time Constants." Steps T1 through T11 in Figure 13, represent the Stored Time Constants.

The equations for the Stored Time Constants are given at the bottom of Figure 13, Carriage Stepper Motor Drive Timing.

H. Print Head Assembly "Home" Position

The "logical" Home position for the print head assembly is the left-most position at which printing begins (for L-to-R motion) or ends (for R-to-L motion). The "physical" Home position is the logical HOME position, plus the distance required by the carriage stepper motor to fully accelerate the print head assembly to a constant speed. Printing can only occur when the print head is moving at a constant speed. The printer mechanism manual stipulates eleven step time periods are required to ensure the the print head assembly is at a constant speed. These eleven step time periods are the Stored Time Constants described above. Figure 18 illustrates the components of print head assembly line motion and character printing.

Figure 18. Components of Print Head Assembly Line Motion and Printing
SOFTWARE

Introduction

The software description is presented in three sections. First, a brief overview of the software to familiarize the reader with the interdependencies and overall program flow. Second, data and program memory allocation and status register flag definitions. And third, each of the ten software blocks is presented with its own flowchart.

Software Overview

The software is written in Intel UPI-41A/42 Assembly Language. A block structure approach is used for ease of development, maintenance, and comprehension. The software is divided into five principal parts.

1. Initialization
2. Character Buffering or Input
3. Stepper Motor Drive and Control
4. Character Processing
5. Character Printing or Output

The five principal parts are incorporated into ten software blocks, listed below.

1. Power On/Reset Initialization
2. Home Print Head Assembly
3. External Status Switch Check
4. Character Buffer Fill
5. Carriage Stepper Motor Drive and Line Printing
6. Accelerate Stepper Motor Time Storage
7. Process Characters for Printing
8. Translate Character-to-Dots
9. Decelerate Carriage Stepper Motor
10. Paperfeed Stepper Motor Drive

Flow Chart No. 1 illustrates the overall software algorithm. Below, is a description of the algorithm.
Upon power-on or reset, a software and hardware initialization is performed. This stabilizes and sets inactive the printer hardware and electronics. The print head assembly is then moved to establish its HOME position. The default status registers are set for character buffering, carriage, and paper feed stepper motor drive. The External Status switches are checked; FORMFEED, LINEFEED, ON/OFF LINE, and Character Print TEST. If the printer is ON LINE, the software will loop on filling the Data Memory Character Buffer.

Character or data input to the UPI-42 is interrupt driven. Characters sent by the host system set the Input Buffer Full (IBF) interrupt and the IBF Program Status flag. Character input servicing (completed during the paper feed and carriage stepper motor drive end Delay subroutine) tests for various ASCII character codes, loads characters into the Character Buffer (CB), and repeats until one of several conditions sets the CB Full status flag. Once the CB Full flag is set, further character transmission by the host system is inhibited and printing can begin.

The carriage stepper motor is initialized, and drive begins for the direction indicated. The motor is accelerated to constant speed, printable character codes are translated to dot patterns and printed (if printing is enabled), and the motor is accelerated to a stop. Two timing loops guarantee both constant speed and protection (Failsafe Time) against stepper motor burn out due to high current overload. The two optical sensors, described in the Printer Mechanism section above, are constantly monitored to maintain constant speed, and trigger print head solenoid firing.

Once the line is printed and the carriage stepper motor drive routine has been completed, a Linefeed is forced. The paper feed stepper motor drive subroutine tests the number of lines to move, and energizes the paper feed stepper motor for the required distance. The lines per page default is 66; if 66 lines have been received, a Formfeed to Top-of-Next-Page is performed. The Top-Of-Page is set at Power On/Reset.

When the EOF code is received, the EOF status flag is set. When the last line has been printed, the EOF check will force the print head assembly to the HOME position. The EOF flag is tested following each Paper Feed stepper motor drive. The next entry to the External Status Check subroutine begins a loop which waits for input from either the external status switches or the host system.

The software character dot matrix used in this application is 5 x 7 of the available 9 x 9 print head solenoid matrix. Although lower case descenders and block/line graphics characters are not implemented, Appendix B, Printer Enhancements, discusses how and where these enhancements could be added. The software implements the full 95 ASCII printable characters set.

Memory and Register Allocation

Data Memory Allocation (RAM)
The UPI-42 has 128 bytes of Data Memory. Sixteen bytes are used by the two 8 byte register banks (R0 and R1). Sixteen additional bytes are used for the Program Stack. The Stored Time Constants utilize 11 bytes, while the stepper motor phase storage requires 4 bytes. Below is a detailed description of Data and Program Memory.

<table>
<thead>
<tr>
<th>Hex Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2F-7FH</td>
<td>40 Character Line Buffer (80 Bytes)</td>
</tr>
<tr>
<td>25-2BH</td>
<td>Stored Time Constants Buffer (11 Bytes)</td>
</tr>
<tr>
<td>2AH</td>
<td>Unused</td>
</tr>
<tr>
<td>29H</td>
<td>Character Print Test ASCII Code</td>
</tr>
<tr>
<td>22H</td>
<td>Start Temporary Storage</td>
</tr>
<tr>
<td>21H</td>
<td>Pseudo Register/ Paperfeed Stepper Motor Last Phase Indirect Address</td>
</tr>
<tr>
<td>20H</td>
<td>Pseudo Register/ Carriage Stepper Motor Forward/Reverse Last Phase</td>
</tr>
<tr>
<td>1FH</td>
<td>Pseudo Register/ Last Phase of Stepper Motor Not Being Driven</td>
</tr>
<tr>
<td>0-1FH</td>
<td>Register Bank 1 Character Processing</td>
</tr>
<tr>
<td>8-17H</td>
<td>8 Level Stack</td>
</tr>
<tr>
<td>0-67H</td>
<td>Register Bank 0 Stepper Motor Forward/Reverse Acceleration/Drive</td>
</tr>
</tbody>
</table>

Figure 19. Data Memory Allocation Map

Register Bank 0 is used for stepper motor drive functions. Register Bank 1 is used for character processing. Each register bank's register assignments is listed in Figure 20 and 22, respectively. Each register bank has one register allocated as a Status Register. Figure 21 and 23 detail the Status Register flag assignments. Note that bit 7 of each Status Byte is used as a print head assembly motion direction flag. This saves coding of the Select Register Bank (SEL RBN) instruction at each point the flag is checked.

<table>
<thead>
<tr>
<th>Register</th>
<th>Program Label</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0</td>
<td>TmpR00</td>
<td>R0 Temporary Register</td>
</tr>
<tr>
<td>R1</td>
<td>TStrR0</td>
<td>Store Time Register</td>
</tr>
<tr>
<td>R2</td>
<td>GSIR20</td>
<td>General Status Register</td>
</tr>
<tr>
<td>R3</td>
<td>PhzR30</td>
<td>Stepper Motor Step Register</td>
</tr>
<tr>
<td>R4</td>
<td>CntR40</td>
<td>Count Register</td>
</tr>
<tr>
<td>R5</td>
<td>TConR0</td>
<td>Time Constant Register</td>
</tr>
<tr>
<td>R6</td>
<td>LnCHR0</td>
<td>Line Count Register</td>
</tr>
<tr>
<td>R7</td>
<td>OpnR70</td>
<td>Available, Scratch</td>
</tr>
</tbody>
</table>

Figure 20. Register Bank 0 Register Assignment
The UPI-42 has 2048 bytes of Program Memory divided into eight pages, each 256 bytes. Figure 24 illustrates the Program Memory allocation map by page.

<table>
<thead>
<tr>
<th>Page</th>
<th>Hex Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Page 7</td>
<td>1792-2047</td>
<td>Character to Dot Pattern Lookup Table; Page 2: ASCII 50H-7EH</td>
</tr>
<tr>
<td>Page 6</td>
<td>1536-1791</td>
<td>Character to Dot Pattern Lookup Table; Page 1: ASCII 20H-4FH (sp-M)</td>
</tr>
<tr>
<td>Page 5</td>
<td>1280-1535</td>
<td>Miscellaneous Subroutines: InitAI/AllOff, Clear Data Memory, Home Print Head Assembly, Character Print Test, Initialize Carriage Stepper Motor, Delay, Stepper Motor Deselect, Paper Feed Stepper Motor Drive</td>
</tr>
<tr>
<td>Page 4</td>
<td>1024-1279</td>
<td>Stepper Motor Step Lookup Table(Indexed), Character Processing and Translation, Print Head Firing</td>
</tr>
<tr>
<td>Page 3</td>
<td>768-1023</td>
<td>Carriage Stepper Motor Acceleration, Time Calculation and Storage, Stepper Motor Deceleration, Carriage Stepper Motor Drive</td>
</tr>
<tr>
<td>Page 2</td>
<td>51-767</td>
<td>Character to Dot Pattern Lookup Table Page 1: Pg=1, 0=Pg 2, Character Initialized, 1=Done/0=Not Done, Carriage Stepper Motor Direction L-to-R:1, R-to-L:0</td>
</tr>
<tr>
<td>Page 1</td>
<td>256-511</td>
<td>Initialization - Jump-on-Reset, Main Program Body, External Status Switch Check, Character Buffer Fill</td>
</tr>
</tbody>
</table>
| Page 0 | 0-255 | }

Software Functional Blocks

Below is a description and flow chart for each of the ten software blocks listed above.

1. Power-On/Reset Initialization

The first operational part in Flow Chart No. 1 is the Power-On or Reset Initialization. Flowchart No. 2 illustrates the Initialization sequence in detail.
Initialization first disables both interrupts. This is done as a precaution to prevent the system software from hanging-up should an interrupt occur before the proper registers and Data Memory values are initialized.

Initialization then deactivates the system electronics. This is also a precaution to protect the printer mechanism and includes the print head solenoid (trigger and data) lines and the stepper motor select lines. The host system handshake signals are activated to inhibit data transfer from the host until the printer is ready to accept data.

Next, Data Memory is cleared from 20H to 7FH. This includes; the 80 byte Character Buffer, the 11 byte Stored Time Constants buffer, and the 4 bytes used as pseudo registers. The pseudo registers are Data Memory locations used as if they were registers. They serve as storage locations for step data used in accurately reversing the direction of the carriage stepper motor, and stabilizing either of the stepper motors not being driven.

The Data Memory locations 00H through 1FH are not cleared. These locations are Register Bank 0 (00H-07H), Program Stack (08H-17H), and Register Bank 1 (18H-1FH) (see Figure 19). Clearing the Program Registers or Stack would cause the initialization subroutine to become lost. The registers are used from the beginning of the program. Care is taken to initialize the registers and stack accurately prior to each program subroutine as required.

Upon power-on, it is necessary to initialize the two stepper motors, verify their operation, and locate the print head assembly in the left-most 'HOME' position. This sequence serves as a system checkout. If a failure occurs, the motors are deselected and the external status light is turned on. Each stepper motor is selected and energized for a sequence of four steps. This serves to align and stabilize each stepper motor's rotor position, preventing the rotor from skipping or binding when the first drive sequence begins.

At the end of each stepper motor's initialization, the last step data address is stored in one of the Data Memory pseudo registers. The last step data address is recalled at the beginning of the next corresponding stepper motor drive sequence, and used as the basis of the next step sequence. This ensures that the stepper motor always receives the exact next step data, in sequence, to guarantee smooth stepper motor motion. This also guarantees the motor never skips or jerks, which would misalign the start, stop, and character dot column positions. A stepper motor not being driven has its last phase data output held constant to stabilize it.

Following any stepper motor drive sequence of either motor, a delay of 30-60 ms occurs by switching the current to Hold Current, stabilizing the motor before it is deselected.

2. Home Print Head Assembly

At the end of the carriage stepper motor four step initialization, the output of the HR optical sensor is tested. The level of the HR signal indicates which drive sequence will be required to 'HOME' the print head assembly. If the print head assembly is to the right of HR, HR is high, the print head assembly need only be moved to from Right-to-Left until HR is low, then decelerated to locate the physical home position. If HR is low, the print head assembly must be moved first Left-to-Right until HR is high, then Right-to-Left to locate both the logical and physical 'HOME' positions. In each case, the software accelerates the carriage stepper motor, generating the Stored Time Constants then decelerates the stepper motor using the Stored Time Constants (see Background section above). Flow Chart No. 3 details the HOME print head assembly subroutine. Figures 13 and 18 illustrate the components of acceleration and print head assembly line motion.
Flow Chart No. 3. HOME Print Head Assembly

The carriage stepper motor drive subroutines used to HOME the print head assembly and to print, are the same. A status flag, called Do-Not-Print, determines whether the Character Processing subroutine is called. The flag is set by the subroutine which calls the Carriage Stepper Motor Drive subroutine. Details of the carriage and paper feed stepper motor drive and character processing subroutines are covered separately below.

3. External Status Switch Check

Once the system is initialized and the print head is at the HOME position, the software enters a loop which continually monitors the four external status switches, and exits if any one is active. Flow Chart No. 4 details the External Status Switch Check subroutine.

Flow Chart No. 4. External Status Switch Check

If the LINEFEED or FORMFEED switch is set, the Paper Feed subroutine is called. The Paper Feed subroutine is discussed in detail below. If the ONLINE switch is set, the Character Buffer (CB) Fill subroutine is called.

If the Character Print TEST switch is set, the Data Memory Character Buffer (CB) is automatically loaded with the ASCII code sequence, beginning at 20H (a Space character), the first ASCII printable character code. The software then proceeds as if the CB had been filled by characters received from the host system. The External Status Switch Check subroutine is exited and character printing begins. When the line has finished printing, a linefeed occurs (as shown in the main program Flow Chart No. 1) and the program returns to the External Status Switch Check subroutine. If the TEST switch remains active, the ASCII character code is incremented and program continues as before. This will eventually print all 95 ASCII printable characters. An example of the TEST printer output, the complete ASCII character code printed, is shown in Figure 25.
4. Character Buffer Fill

The Character Buffer (CB) Fill subroutine is called from three points within the main program; External Status Switch subroutine, and the Delay subroutine following the carriage and paper feed stepper motor drive subroutines. Flowchart No. 5 details the Character Buffer Fill subroutine operation.

The approximate 80 ms total pre-deselect delay at the end of each stepper motor drive sequence, 40 ms carriage and 40 ms paper feed stepper motor pre-deselect delay, is sufficient to load an entire 80 character line. Half the CB is filled at the end of printing the current line, and the second half is filled at the end of a paper feed. There is no time lost in printing throughput due to filling the character buffer.

Character input is interrupt driven. When the IBF interrupt is enabled, a transmitted character sets the IBF interrupt and IBF Program Status flag. Three instructions make up the IBF interrupt service routine. This short routine disables further interrupts, sets the BUSY handshake line active, inhibiting further transmission by the host, and returns. The subroutine can be executed at virtually any point in the software flow without effecting the printer mechanism operation. Processing of the received character takes place during one of the three program segments mentioned above. The BUSY line remains active until the character is processed by the CB Fill subroutine.

The CB is 80 bytes from the top of Data Memory (30H-7FH). It is a FIFO for forward, left-to-right printing, and a LIFO for reverse, right-to-left, printing. Loading the CB always begins at the top, 7FH. One character may be loaded into the buffer each time the CB Fill subroutine is called.

The CB is always filled with 80 bytes of data prior to printing. If the total number of characters input up to a Carriage Return (CR)/Linefeed (LF), does not completely fill the CB, the CR code is loaded into the CB and the balance of the CB is padded with 20H (Space Character) until the CB is full. A Linefeed (LF) character following a Carriage Return is ignored. A LF is always forced at the end of a printed line. When the CB is full, the CB Full status byte flag is set and printing can begin.

A LF character alone is treated as a CR/LF at the end of a full 80 character line. This is a special case of a printed line and is handled during character processing for printing (see No. 7, Processing Characters for Printing, below). A Formfeed (FF) character sets the FF status byte flag. The flag is tested at each paper feed stepper motor drive subroutine entry.

When the software is available to load the CB with a character, entry to the CB Fill subroutine checks three status flags; CB Full, CB Pad, and IBF flag. If the CB Full flag is set, the program returns without entering the body of the CB Fill subroutine. The CB Pad flag will cause another Space character to be loaded. If the IBF flag is not set, the program returns. If the IBF flag is set, the character is read from the Data Bus Buffer register, tested for printable or nonprintable ASCII code, and, if printable, loaded into the CB. If the character is a non-printable ASCII code and not an acceptable ASCII control code (CR, LF, FF, EOF), a 20H (Space Character) is loaded into the CB.

Exiting the CB Full subroutine with the CB Full or CB
Figure 25. ASCII Character Code TEST
Output and Print Example

Pad flag set does not re-enable IBF interrupts or reset the BUSY line. If neither of these flags is set, exiting the CB Fill subroutine sets BUSY inactive and IBF interrupts are enabled. Once the CB Full status byte flag is set, IBF interrupts are disabled until the CB has been entirely emptied, the line printed, or the system Reset.

5. Carriage Stepper Motor Drive and Line Printing
The carriage stepper motor drive subroutine controls both L-to-R and R-to-L print head assembly motion. Upon entering the subroutine, the HR signal level is tested to determine the direction of print head assembly motion and the Direction status flag is set. The default control register values are loaded and balance of the default status flags are set for stepper motor control and character processing. The default control register values include PT and the step sequence look-up table start address for the direction indicated.
The direction flag is tested throughout the carriage stepper motor drive and character processing subroutines. This enables the same subroutines to control activities for either direction, simplifying and shorting the overall program. Flow Chart No. 6 illustrates the carriage stepper motor drive subroutine.

Next, the carriage and paper feed stepper motor step data is initialized. The last step data output to the paper feed stepper motor is loaded into the Last Phase pseudo register. This data is masked with each step data output to the carriage stepper motor. Masking the step data in this manner guarantees the paper feed motor signals do not change as the carriage stepper motor is being driven.

Figure 26 illustrates the carriage stepper motor step sequence verses the actual step data output for clockwise rotation, Left-to-Right motion, and counterclockwise rotation, Right-to-Left print head assembly motion. An eight step sequence is depicted in the figure. Note that the sequence for Right-to-Left motion is the reverse of the sequence for Left-to-Right motion. Note also, that for the L-to-R sequence step 4 is the same as step 0, step 5 the same as step 1, etc., through step 7 matching step 3. The four step sequence simply repeats itself until the motor is stopped via the Deceleration subroutine.

When the carriage stepper motor is driven for a specific direction of print head assembly motion, the step sequence must be consistent for the motion to be smooth and accurate. The same holds true for the transition from one direction of motion to the other. Since the sequence for one direction is the opposite for the other direction, incrementing the sequence for L-to-R and decrementing for R-to-L provides the needed step data flow. For example, referring to Figure 26, if the print head assembly moved L-to-R and the last step output was #1, the first step for R-to-L motion would be #7. Thus, when the carriage stepper motor is initialized for a clockwise (L-to-R) or counterclockwise (R-to-L) rotation, the last step sequence number is incremented or decremented to obtain the proper next step. In this way, the smooth motion of the stepper motors is assured.

The step data is referenced indirectly via the step sequence number. The step data is stored in a Program Memory look-up table whose addresses correspond to the step sequence numbers. For example, as shown in
Figure 26, at location 0 the step data “1001” is stored. This method is particularly well suited to the UPI-42 software. The UPI-42 features a number of instructions which perform an indirect move or data handling operation. One of these instructions, MOVPT A,A, unlike the others, allows data to be moved from Page 3 of Program Memory to any other page of Program Memory. This instruction allows the step data to be centrally located on Page 3 of Program Memory and accessed by various subroutines.

Each time the carriage stepper motor step data is output, the step data lookup table address is incremented or decremented, depending upon the direction of rotation, and tested for restart of the sequence. The address is tested because the actual step data, Figure 26, is not a linear sequence and thus is not an easily testable condition for restarting the sequence. The sequence number is tested for rollover of the sequence count from 03H to 04H and clockwise motor rotation via the Jump on Accumulator Bit instruction (JBN), with 00H loaded to restart the sequence. The same bit is tested when decrementing the sequence count for counterclockwise motor rotation, R-to-L motion, because the count rolls over from 00H to 0FFH, with 03H loaded to restart the sequence.

At this point the UPI-42 Timer/Counter is loaded, the step signal is output, and the timer started. The next step data to be output has been determined and the At-Speed flag is tested for entry to one of two subroutines; Stepper Motor Acceleration Time Storage or Character Processing.

The first entry to the Acceleration Time Storage subroutine initializes the subroutine and returns. All other entries to one of the two subroutines perform the necessary operations, detailed below (Blocks 6 and 7), and returns. The program loops until the PT times out or the PTS level change is detected. PTS is tied to T0 of the UPI-42. The level present on T0 is directly tested via conditional jump instructions. The software loops on polling the timer Time Out Program Status flag and the T0 input level.

As described in the Background section above (shown in Figure 13), if PT times out before PTS is detected, the software waits for PTS before outputting the next step signal. If PT times out before PTS, a second timer count value is loaded into the UPI-42 timer. The timer value is called “Failsafe.” This is the maximum time the stepper motor can be selected, with no rotor motion, and not damage the motor. If PTS is not detected, either the carriage stepper motor is not rotating or the optical sensor is defective. In either case, program execution halts, the motor is desellected, and the external status light is turned on to indicate a malfunction. A system reset is required to recover from this condition. The Failsafe time is approximately 20 milliseconds, including PT.

The Failsafe time loop also serves as a means of tracking the elapsed time between PT time out and PTS. Entry to the Failsafe time loop sets the Failsafe/Constant Time Window status flag. This flag is tested by the Acceleration Time Storage subroutine for branching to the proper time storage calculation to be perform (see Figure 13 and Block 6 below for further description).

During the Failsafe timer loop, if PTS is detected and verified as true, the Failsafe timer value is read and stored in the Time Storage register. This value is used during the next Acceleration Time Storage subroutine call to calculate the Stored Time Constant (see Block 6 below). If PTS is invalid, the flow returns to the timer loop just exited, again waiting for PTS or Failsafe time out.

During the PT time loop, if PTS is detected and verified, the Sync flag is tested for entry to the print head solenoid firing subroutine. This flag is set by the first entry to the Character Processing subroutine. The flag synchronizes the solenoid firing with character processing. Only if characters are processed for printing will the solenoids be enabled, via the Sync flag, for firing. This prevents the solenoids from being fired without valid character dot data present.

As described in the Background section “Relationship Between PTS and PT,” PTS is the point of peak angular velocity within a step of the motor. After PTS is detected the motor speed ramps down, compensating for the overshoot of the rotor motion. PTS is the optimum time for print head solenoid firing, as shown in Figure 13. This is the most stable point of motor rotation and, thus, the print head assembly motion. If PTS is detected during PT, printing is enabled, the Sync flag is set, and the solenoid trigger is fired.

The firing of the solenoid trigger, following PTS, is very time critical. The time between PTS and solenoid firing must be consistent for accurate dot column alignment throughout the printed line. The software is designed to meet this requirement by placing all character processing and motor control overhead before the solenoid firing subroutine is called. The actual instruction sequence which fires the print head solenoid trigger is plus or minus one instruction for any call to the subroutine.

Once the timer loop is complete, the software tests for Exit conditions. If the Exit conditions fail, the software loops to output the next step signal, starts the PT timer, and continues to accelerate the carriage stepper motor, or process, and print characters. If the Exit test is true, the carriage stepper motor is decelerated to a fixed position, and the program returns to the main program flow (see Flowchart 1).

The exit conditions are different for the two directions of print head assembly motion. For L-to-R printing, if a Carriage Return (CR) character code is read from CB, the carriage stepper motor drive terminates and the motor is decelerated to a fixed position. There are two conditions for terminating carriage stepper motor drive upon detecting a CR during L-to-R motion. If less than half a character line (40 characters) has been printed,
the print head assembly returns to the HOME position to start the next printed line. Otherwise, the print head assembly continues to the right-most position for a full 80 character line, and then begins printing the next line from R-to-L. R-to-L printing always returns the print head assembly to the HOME position before the next line is printed L-to-R. When HR is high, character printing always stops and the carriage stepper motor drive subroutine exits to the deceleration subroutine.

6. Accelerate Stepper Motor Time Storage

As described above, when the carriage stepper motor is accelerated the step time required to guarantee the motor is at a constant rate of speed translates to a specific distance traveled by the print head assembly (see Figure 18). In order to position the print head assembly accurately for bi-directional printing, the distance traveled during deceleration must be the same as during acceleration. The Carriage Motor Acceleration Time Storage subroutine calculates the step times needed to accelerate the carriage stepper motor, and stores them in Data Memory for use as PT during deceleration.

The first call of the Carriage Stepper Motor Acceleration Time Storage subroutine initializes the required registers and status flags. The time calculation begins with the second carriage stepper motor step signal output. The program returns to the carriage stepper motor drive subroutine and loops on PT. Each subsequent call of the Acceleration Time Storage subroutine tests the Failsafe/Constant flag and branches accordingly (see Flow Chart 7). The Acceleration Time Storage subroutine has two parts which correspond to PTS leading or PTS lagging PT.

![Flow Chart No. 7. Carriage Stepper Motor Acceleration Time Storage](image)

If the Failsafe/Constant flag is set, PTS lagged PT. The time from PT time out to PTS, Tx (see Figure 13), must be added to the PT and stored in Data Memory. As described above, if PT lagged PT, the Failsafe time is loaded and PTS is again polled during the time loop. When PTS occurs within the Failsafe time, the timer is stopped and the timer value stored. The UPI-42 timer is an up timer, which means that the value stored is the time remaining of the Failsafe time when PTS occurred. The elapsed time must be calculated by subtracting the time remaining (the value stored) from the Failsafe time constant. This is done in software by using two's complement arithmetic. If the Failsafe flag is not set PTS led PT, and PT is the Stored Time Constant stored.

Indirect addressing of Data Memory is used to reference the Stored Time Constant Data Memory location. The Data Memory location address is decremented each time the Acceleration Time Storage subroutine is exited and a Stored Time Constant has been generated.

The last Acceleration Time Storage subroutine exit sets the At-Speed status flag and initializes the character processing registers and flags.

3. Process Characters for Printing

The Character Processing subroutine is entered only if the Home Reset (HR) optical sensor signal is high and printing is enabled. Otherwise, the software simply returns to the Carriage Stepper Motor Drive subroutine. There are two cases when printing is not enabled; during the HOME subroutine operation, and when the print head assembly returns to the HOME position after printing less than half an 80 character line. If printing is enabled, the Sync status flag is set.

All character processing operations use the second UPI-42 Data Memory Register Bank, RB1. Register Bank 1 is independent of Data Memory Register Bank 0, used for stepper motor control. The use of two independent register banks greatly simplifies the software flow, and helps to ensure the accuracy of event sequences that must be handled in parallel. Each register bank must be initialized only once for any entry to either the Carriage Stepper Motor Drive or Character Processing subroutines. A single UPI-42 Assembly Language instruction selects the appropriate register bank. Initializing the character processing registers includes loading the maximum character count (80), dot matrix size count (6), and CB start address. The CB start address is print direction dependant, as described in Block 4, above.

Character processing reads a character from the CB, tests for control codes, translates the character to dots, and conditionally exits, returning to the Carriage Stepper Motor Drive subroutine. Flow Chart 8 details the character processing subroutine.
Flow Chart No. 8. Process Characters for Printing

Each character requires six steps of the carriage stepper motor to print; five for the 5 character dot columns and 1 for the blank dot column between each character. Reading a character from the CB and character-to-dot pattern translation takes place during the last character dot column, or blank column, time.

The first character line entry to the Character Processing subroutine appears to the software as if a last character dot column (blank column) had been entered. The next character, in this case the first character in the line, is translated and printing can begin. This method of initializing the Character Processing subroutine utilizes the same software for both start-up and normal character flow. Once a character code has been translated to a dot matrix pattern starting address in the look-up table, all subsequent entries to the Character Processing subroutine simply advance the dot column data address and outputs the data.

The decision to translate the character to dots during the blank column time was an arbitrary one. As was the choice of the blank column following rather than preceding the actual character dot matrix printing.

4. Translate Character-to-Dots

Character-to-dot pattern translation involves converting the ASCII code into a look-up table address, where the first of the five bytes of character dot column data is stored. The address is then incremented for the next column of dot pattern data until the full character has been printed.

The dot pattern look-up table occupies two pages, or approximately 512 bytes of Program Memory. A printable ASCII character is tested for its dot pattern location page and the offset address, from zero, on that page. Both the page test and page offset calculations use two's complement arithmetic, with a jump on carry or not carry causing the appropriate branching. Once the pattern page and address are determined the indirect addressing and data move instructions are used to read and output the data to the print head solenoids. Flowchart 9 details the Character-to-Dots Translation subroutine.

In the case of R-to-L printing, although the translation operation is the same, the character is printed in reverse. This requires that the character dot pattern address be incremented by five, before printing begins, so that the first dot column data output is the last dot column data of the character. The dot pattern look-up table address is then decremented rather than incremented, as in L-to-R printing, for the balance of the character. Translation still takes place during the last character dot column, the blank column, and the blank column follows the character matrix.

Only one control code, a Carriage Return (CR), is encountered by the character translation subroutine. Linefeed (LF) characters are stripped off by the CB Fill subroutine. If a CR code is detected the software tests for a mid-line exit condition; less than half the line printed exits the stepper motor drive subroutine and HOMEs the print head assembly before printing the next line. If the test fails, more than half the line has been printed, the CR is replaced by a 20H (Space character) and printing continues for the balance of the line; the space characters padding the CB are printed.

6-737
As mentioned above, the character dots are printed and the print head trigger is fired when the PTS signal is detected and verified and the carriage stepper motor is At Speed.

When the character to print test fails the CB Buffer size count equals zero, the Carriage Stepper Motor Drive subroutine exit flags are set, and the flow passes to the Deceleration and Delay subroutines and programs returns to the main program flow.

9. Decelerate Carriage Stepper Motor
The transition from the Carriage Stepper Motor Drive subroutine to the Deceleration subroutine outputs the next step signal in sequence, and then initializes the Deceleration subroutine registers; Stored Time Constants Data Memory buffer end address and size. The Stored Time Constant Buffer is a LIFO for deceleration of the carriage stepper motor. The buffer size is used as the step count. When the step count decrements to zero, the step signal output is terminated, and the last step sequence number is stored in the carriage stepper motor Next Step pseudo register. The last step sequence number is recalled, during initialization of the next carriage stepper motor drive, as the basis of the next step data signal to be output. See Flow Chart 10.

When the carriage stepper motor is decelerated, Fail-safe protection and PTS monitoring are not necessary. The Deceleration subroutine acts as its own failsafe mechanism. Should the stepper motor hang-up, the subroutine would exit and deselect the motor in sufficient time to protect the motor from burnout. Since neither Failsafe nor print head solenoid firing take place during deceleration, PTS is not needed. PT is replaced by the Stored Time Constant values in Data Memory. The Deceleration subroutine determines the next step signal to output, loads the Timer with the Stored Time Constant, starts the UPI-42 Timer, and loops until time out. The subroutine loops to output the next step until all of the Stored Time Constants have been used. The program returns to the Carriage Stepper Motor Drive subroutine and the motor is deselected following the Delay subroutine execution. The Delay subroutine is called to stabilize the stepper motor before it is deselected. During the DELAY subroutine, the IBF interrupt is enabled and characters are processed. A paper feed is forced following the carriage stepper motor being deselected.

10. Paper Feed Stepper Motor Drive
The paper feed stepper motor subroutine outputs a predefined number of step signals to advance the paper, in one line increments, for the required number of lines. The number of step signals per line increment is a function of the defined number of lines per inch, given the distance the paper moves in one step. Figure 16 lists three step (or pulse) count and line spacing configura-
tions, as well as the distance the paper moves in one step. Standard 6 lines per inch spacing has been implemented in this Application Note (Appendix B details how variable line spacing could be implemented). Flowchart 11 illustrates the Paper Feed subroutine.

Flow Chart No. 11. Paper Feed Stepper Motor Drive

The number of lines the paper is to be moved is called the “Line Count.” The Line Count defaults to one unless the Formfeed flag is set, or the total number of lines previously moved equals a full page. The default total lines per page for this application is 66. When the total number of lines moved equals 66, the paper is moved to the top of the next page. The Top-of-Page is set at power-on or reset.

If the Formfeed flag has been set in the Character Buffer Fill subroutine, the software calculates the number of lines needed for a top of next page paper feed. The resulting line count is loaded in the Line Count Register. The Paper Feed subroutine loops on the line count until done and then returns to the main program body.

Once the Paper Feed subroutine is complete, the software loops to test the End of File (EOF) Flag (see Flow Chart 1). If EOF is set, the print head assembly is moved to the HOME position, the program again enters the External Status Switch Test subroutine, and begins polling the external status switches. If EOF is not set, the program directly calls the External Status Switch Check subroutine, and the program repeats for the next line.

CONCLUSION

Although the full speed, 12 MHz, of the UPI-42 was used, the actual speed required is approximately 8-9 MHz. 1400 bytes of the available 2K bytes of Program Memory were used; 500 bytes for the 95 character ASCII code dot pattern look-up table, 900 bytes for operational software. This means that the UPI-42 has excess processing power and memory space for implementing the additional functions such as those listed below and discussed in Appendix B.

- Special Characters or Symbols
- Lower Case Descenders
- Inline Control Codes
- Different Character Formats
- Variable Line Spacing

The software developed for this Application Note was not fully optimized and could be further packed by combining functions. This would require creating another status register, which could also serve to implement some of the features listed above. Since the full 16 byte stack is not used for subroutine nesting, there are 6-8 bytes of Program Stack Data Memory that could be used for this purpose. In several places, extra code was added for clarity of the Application Note. For example, each status byte flag is set with a separate instruction, using an equate label, rather than setting several flags simultaneously at the same point in the code.

This Application Note has demonstrated that the UPI-42 is easily capable of independently controlling a complex peripheral device requiring real time event monitoring. The moderate size of the program required to implement this application attests to the effectiveness of the UPI-42 for peripheral control.
APPENDIX A.
SOFTWARE LISTING

1 $MOD42 TITLE('UPI 42 APP NOTE');
2 *MACROFILE NOSYMBOLS NOGEN DEBUG
3 4 INCLUDE(:F1:ANECD.OVI)
 5 ; PG
 6 ;
 7 ; Complex Peripheral Control With the UPI-42
 8 ; Intel Corporation
 9 ; 3065 Bowers Avenue
10 ; Santa Clara, Ca. 95051
11 ; Written By Christopher Scott
12 ;
13 ; Notes and Comments
14 ; Three Assembly Language files comprise the full Application
15 ; Note source code:
16 ;
17 ; 1. ANECD.OVI App Note Equates, Constants, Declarations, Overlay
18 ;
19 ; 2. 42ANC.SRC UPI-42 App Note Code Source
20 ;
21 ; 3. CHRTBL.OVI Character Table, Overlay (Character Lookup Tables)
22 ;
23 ;
24 ; Equates, Constants and System Definitions
25 ;
26 ; Data & Program Memory Allocations
27 ;
28 ; Program Memory
29 ;
30 ;
31 ; Page No. Hex Addr Description
32 ;
33 ;
34 ;
35 ;
36 ;
37 ;
38 ;
39 ;
40 ;
41 ;
42 ;
43 ;
44 ;
45 ;
46 ;
47 ;
48 ;
49 ;
50 ;
51 ;
52 ;
53 ;
54 ;
55 ;
56 ;
57 ;
58 ;
59 ;
60 ;
61 ;
62 ;
63 ;
64 ;
65 ;
66 ;
67 ;
68 ;
69 ;
70 ;
Data Memory

<table>
<thead>
<tr>
<th>Dec.</th>
<th>Hex</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>108</td>
<td>SI1B</td>
<td>END</td>
</tr>
</tbody>
</table>

Data Memory Equates:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0050</td>
<td>CHBFSZ EQU 50H char buffer size 0-7F = 50</td>
</tr>
<tr>
<td>0051</td>
<td>CHBFIS EQU 81 char buffer size 0-7F = 81</td>
</tr>
<tr>
<td>0069</td>
<td>H1FCpl EQU 0D9H =Cpl(1/2 CHBFSZ) =&gt; cpl of 27H = 0D9H</td>
</tr>
<tr>
<td>007F</td>
<td>FCBFST EQU 79H start of char buffer</td>
</tr>
<tr>
<td>00BF</td>
<td>CBCFBIS EQU 89H init CB strr-allows xtra Dec by 1</td>
</tr>
<tr>
<td>002F</td>
<td>CBCFBIS EQU 2FH init CB strr-allows xtra Inc by 1</td>
</tr>
<tr>
<td>0051</td>
<td>CBCFBIS EQU 81 load char cnt reg w/char buff.Init Size</td>
</tr>
<tr>
<td>00F2</td>
<td>ENUF EQU 2FH END OF CHAR BUFFER</td>
</tr>
<tr>
<td>00F8</td>
<td>ASBFIS EQU 0BH Accelerate strp mtr buf count</td>
</tr>
<tr>
<td>00A0</td>
<td>DBSBFS EQU 0AH Decelerate strp mtr buf count</td>
</tr>
<tr>
<td>0025</td>
<td>SFBAS EQU 2FH STPR MTR BUFFER START</td>
</tr>
<tr>
<td>007F</td>
<td>SFBAS EQU 2FH STPR MTR BUFFER START</td>
</tr>
<tr>
<td>0050</td>
<td>SFBAS EQU 7FH Data Memory Top</td>
</tr>
<tr>
<td>0020</td>
<td>LASTPH EQU 20H last phi pseudo reg addr</td>
</tr>
<tr>
<td>0021</td>
<td>CPSADR EQU 21H CR phi pseudo reg</td>
</tr>
<tr>
<td>0022</td>
<td>CPSADR EQU 22H LF phi pseudo reg</td>
</tr>
<tr>
<td>0023</td>
<td>CPSADR EQU 23H Char Print Test code start tmp store</td>
</tr>
</tbody>
</table>

Register Bank 0

Register Bank 0 Data Memory Address
<table>
<thead>
<tr>
<th>Address</th>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>142</td>
<td>TapA00 Equ 00H</td>
</tr>
<tr>
<td>0001</td>
<td>143</td>
<td>TStrAO Equ 01H</td>
</tr>
<tr>
<td>0002</td>
<td>144</td>
<td>QStrA0 Equ 02H</td>
</tr>
<tr>
<td>0003</td>
<td>145</td>
<td>PhA01 Equ 03H</td>
</tr>
<tr>
<td>0004</td>
<td>146</td>
<td>CntA0 Equ 04H</td>
</tr>
<tr>
<td>0005</td>
<td>147</td>
<td>TConA0 Equ 05H</td>
</tr>
<tr>
<td>0006</td>
<td>149</td>
<td>LntC0 Equ 06H</td>
</tr>
<tr>
<td>0007</td>
<td>151</td>
<td>OpnA70 Equ 07H</td>
</tr>
</tbody>
</table>

**Register allocation (cont)**

<table>
<thead>
<tr>
<th>Address</th>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>203</td>
<td>TapR10 Equ R0</td>
</tr>
<tr>
<td>0001</td>
<td>204</td>
<td>AdvR1 Equ R1</td>
</tr>
<tr>
<td>0002</td>
<td>205</td>
<td>ChStR1 Equ R2</td>
</tr>
<tr>
<td>0003</td>
<td>206</td>
<td>CDtC1 Equ R3</td>
</tr>
<tr>
<td>0004</td>
<td>207</td>
<td>CDotR1 Equ R4</td>
</tr>
<tr>
<td>0005</td>
<td>208</td>
<td>CntR1 Equ R5</td>
</tr>
<tr>
<td>0006</td>
<td>209</td>
<td>StrC1 Equ R6</td>
</tr>
<tr>
<td>0007</td>
<td>211</td>
<td>OpnR71 Equ R7</td>
</tr>
</tbody>
</table>

**Register Bank 1 Data Memory Address**
= 217 TempA10 Equ 24 ; temporary/scratch register
= 216 CharA11 Equ 25 ; char data memory addr register
= 217 ChStA1 Equ 26 ; RBI Char Status Reg address
= 218 CDotA1 Equ 27 ; Char dot count register
= 219 CDotA1 Equ 28 ; Char dot temp storage register
= 220 CntnA Equ 29 ; Char count temp register
= 221 StrnA1 Equ 30 ; Store Char Register
= 222
= 223 DpA1 Equ 31 ; Available
= 224
= 225
= 226 ;

= 227 ;

= 228 ;

= 229 ;

= 230 ;

= 231 Bit

= 232 ;

= 233 ;

= 234 ;

= 235 ;

= 236 ;

= 237 ;

= 238 ;

= 239 ;

= 240 ;

= 241 ;

= 242 ;

= 243 ;

= 244 ;

= 245 ;

= 246 ChPrn Equ 80H ; Chprn Mtr Direction: L-to-R = 1
= 247 ChrICF Equ 7FH ; Chprn Mtr Direction: R-to-L = 0
= 248 ChInTnD Equ O00H ; Set Char Init Done
= 249 ChnInTnD Equ O0FH ; Reset Char Init Not Done
= 250 ChnPrn Equ 20H ; Page 1 char. set resrty bit (ORL)
= 251 ChnPrn Equ 00FH ; Page 2 char. set resrty bit (ANL)
= 252 TstPrn Equ 10H ; Char print test
= 253 TstPrn Equ 00FH ; Normal char input
= 254
= 255 EDF Equ 00H ; Set EDF Flag
= 256 EDF Equ 0FH ; Clear EDF Flag - Not EDF
= 257 CRFL Equ 04H ; CR/LF
= 258 CR Equ 0FH ; Clear CR/LF
= 259 EDF Equ 02H ; Full Line in Char Buffer
= 260 EDF Equ 0F0H ; Not Full Line in Char Buffer
= 261 IntnB Equ O1H ; Init of CB registers done
= 262 CB F Equ 0FEH ; Init of CB registers not done
= 263
= 264
= 265 ;

= 266 ;

= 267 ;

= 268 ;

= 269 ;

= 270 ;

= 271 ;

= 272 RLPBn Equ 04H ; R-to-L print lookup table addr shift
= 273
= 274 AscH Equ 20H ; Hex nmb of first Ascii Char
= 275 AscL Equ 7FH ; Hex nmb of last Ascii Char
= 276
= 277 CR Equ 0FH ; ASCII control code 2's complement
= 278 LF Equ 0F0H ;
= 279 FF Equ 0F4H ;
= 280 ESC Equ 0EH ;
= 281 AsC Equ 0EH ;
= 282 FT Equ 0CBH ;
= 283 CR Equ ODH ; Ascii code (hex)
= 284 SPACE Equ 20H ; Ascii code (hex)
= 285
= 286 LF Equ 81H ; Ascii End 2's complement test line start
= 287 FS Equ 82H ; Ascii End 2's complement - within line print
= 288 AsC Equ 7FH ; Ascii mask, strip off MSB
= 289 PGl Equ 66 ; Page Line Count: Defaults 66
= 290 PGL Equ 0CAH ; Printed lines per page test
= 291 EDF Equ 1BH ; EDF asci code cpl
= 292
= 293 ;

= 294 ; Loop count values
316 DLYCL EQU 80H  ; DELAY COUNT Long
317 DLYCS EQU 30H  ; DELAY COUNT Short
318 DlyTim EQU 256-52 ; TIME DELAY constant ~2.0mS
319 FailTim EQU 256-256  ; FailSafe TIME = "17.0mS
320 CrTim1 EQU 256-52  ; CR Stpr Mtr Phase TIME = ~2.08mS
321 CrTim2 EQU 256-70  ; CR Stpr Mtr Phase TIME = ~2.40mS
322 CrTim3 EQU 256-110  ; CR Stpr Mtr Phase TIME = ~4.16mS
323 LFTMR1 EQU 256-104  ; LF Stpr Mtr Phase TIME = ~4.16mS
324 Status EQU 03H  ; SEE BELOW FOR STATUS BYTE DEF.
307 : TEST: SET FOR CR STPR MTR CONTROL
308  
309  
310 ; PG

0006 = 295 NDicCt EQU 06H  ; Normal Dot Column Count
000A = 296 EDicCt EQU 0AH  ; Expanded Dot Column Count
0004 = 297 PMcnt1 EQU 04H  ; NUMBER OF SM PHASES ON INIT
298  
0004 = 299 ILFcnt EQU 04  ; Init LF step/phz count
0024 = 300 Lp16pE EQU 36  ; Lines Per Inch 6.6
0018 = 301 Lp16pB EQU 27  ; Lines Per Inch 5.6
001B = 302 Lp110 EQU 24  ; Lines Per Inch 10
303  
0001 = 304 LineCt EQU 01  ; Linefeed count
0042 = 305 FeFeCt EQU 66  ; Lines per forefeed count
0003 = 306 Status EQU 03H  ;SEE BELOW FOR STATUS BYTE DEF.
307  ; TEST: SET FOR CR STPR MTR CONTROL
308  
309  
310 ; PG

0080 = 316 DLYCL EQU 80H  ; DELAY COUNT Long
0030 = 317 DLYCS EQU 30H  ; DELAY COUNT Short
00CC = 318 DlyTim EQU 256-52 ; TIME DELAY constant ~2.0mS
0000 = 319 FailTim EQU 256-256  ; FailSafe TIME = "17.0mS
008A = 320 CrTim1 EQU 256-52  ; CR Stpr Mtr Phase TIME = ~2.08mS
008B = 321 CrTim2 EQU 256-70  ; CR Stpr Mtr Phase TIME = ~2.40mS
0082 = 322 CrTim3 EQU 256-110  ; CR Stpr Mtr Phase TIME = ~4.16mS
009B = 324 LFTMR1 EQU 256-104  ; LF Stpr Mtr Phase TIME = ~4.16mS
323  
324 ; I/D port bit masks
325 = 327 NotBsy EQU 0DFH  ; Not Busy
326 = 328 Busy EQU 0OH  ; Busy
327 = 329 Ack EQU 0EFH  ; Ack
328 = 330 ReSack EQU 10H  ; ReSet Ack
329  ; Misc bit Masks
330 = 333 StrpLF EQU 0CH  ; Strip off all bits but LF Stpr Mtr
331 = 334 StrpCR EQU 03H  ; Strip off all bits but CR Stpr Mtr
332  ; Print Head fires on low going edge of Trigger
333 = 336 ; bit W9 in dot column is masked off, always: P2, bit 6
0040 = 338 PTrLO EQU 40H  ; PH TRIGGER BIT - LOW
0000 = 339 PTrGH EQU 00H  ; PH TRIGGER BIT - HIGH
339  
342 ; Stepper Motor Phase State Equates
343  ; Stepper Motor Phase Shift Index Offset Offset
0000 = 346 FStCR EQU 00H  ; LF Stpr mtr phase data start addr
0003 = 347 RSsCR EQU 03H  ; CR Stpr mtr phase data start addr
0008 = 348 STLFF EQU 08H  ; Paper feed stpr mtr phase data start addr
349  ; CARRIAGE STEPPER MOTOR PHASE EQUATES
350 = 352 CRMFP1 EQU 01B  ; CR Stpr Mtr Phase 1
353 = 354 CRMFP2 EQU 11B  ; CR Stpr Mtr Phase 2
354 = 355 CRMFP3 EQU 10B  ; CR Stpr Mtr Phase 3
355 = 356 CRMFP4 EQU 00B  ; CR Stpr Mtr Phase 4
356  ; LINE FEED STEPPER MOTOR PHASE EQUATES
357 = 359 LFHFPI EQU 0000B  ; LF Stpr Mtr Phase 1
360 = 361 LFHFPI EQU 1000B  ; LF Stpr Mtr Phase 2
361 = 362 LFHFPI EQU 0000B  ; LF Stpr Mtr Phase 3
362 = 363 LFHFPI EQU 0000B  ; LF Stpr Mtr Phase 4
= 365 ; STEPPER MOTOR SELECT & CONTROL [CURRENT LIMITING]

= 366 ; PORT BIT ASSIGNMENT:
= 367 ;
= 368 ;
= 369 ;
= 370 ;
= 371 ;
= 372 ;
= 373 ;
= 374 ;
= 375 ;
= 376 ;
= 377 ;
= 378 ;
= 379 ;
= 380 ;
= 381 ;
= 382 ; CODING:
= 383 ;
= 384 ;
= 385 ;
= 386 ;
= 387 ;
= 388 ;
= 389 ;
= 390 ;
= 391 ;
= 392 ;
= 393 ;
= 394 ;
= 395 ;
= 396 ;
= 397 ;
= 398 ;
= 399 ;
= 400 ;
= 401 ;
= 402 ;
= 403 ;
= 404 ;
= 405 ;
= 406 ; Power On / Reset Program Entry
= 407 ;
= 408 ;
= 409 ;
= 410 ;
= 411 ;
= 412 ;
= 413 ;
= 414 ;
= 415 ;
= 416 ;
= 417 ;
= 418 ;
= 419 ;
= 420 ;
= 421 ;
= 422 ;
= 423 ;
= 424 ;
= 425 ;
= 426 ;
= 427 ;
= 428 ;
= 429 ;
= 430 ;
= 431 ;
= 432 ;
= 433 ;
= 434 ;
= 435 ;
= 436 ;
= 437 ;
= 438 ;
= 439 ;
= 440 ;
= 441 ;
= 442 ;

400 ;
401 ; PG

402 ; MAIN PROGRAM BODY

403 ;

404 ;

405 ;

406 ;

407 ;

408 ;

409 ;

410 ;

411 ;

412 ;

413 ;

414 ;

415 ;

416 ;

417 ;

418 ;

419 ;

420 ;

421 ;

422 ;

423 ;

424 ;

425 ;

426 ;

427 ;

428 ;

429 ;

430 ;

431 ;

432 ;

433 ;

434 ;

435 ;

436 ;

437 ;

438 ;

439 ;

440 ;

441 ;

442 ;

6-745
Interrupt Service Routine

Input Buffer Full Interrupt Service Routine

Timer / Counter Interrupt Service Routine

External Status Switch Check/Char. Buffer Fill

...
OnLine: SEL RB1 ; select char buffer registers

I ; enable interrupts

Mov A, ChStr1 ; get the Char Stat Byte

JB1 CBFull ; if Char Buf has full line exit

Call CBFull1 ; read a char into Char Buffer

Jmp CBFX1 ; loop to Char Buf Full test

CBEx: SEL RBO

Ret

; Character Input

Input Buffer Full service routine: test for Char buffer full-exit
else load char into char buffer

Mov A, ChStr1 ; get the RBO stat byte

JB1 CBFull ; if Do Not Print Bit Set - EXIT

CBFull1: JB2 CBPad ; if not pad enable char input

tell the host to send char's

Mov CBFX1 ; load char into char buffer

Acknowled Char input and set Hold/Busy Active

Mov A, ChStr1 ; get the R1 Char Stat Byte

BLinkedIn ; test for CB has been Initialized

Init of all Char handling registers

ORL A, InitReg ; set CB Reg skip Initialization stat bit

Mov ChStr1.A ; save the altered stat byte

Mov CadR1.A#CBFBst ; load char reg w/char buffer size

Mov ChnhR1.A#ChFBs ; load char cnt reg w/char buffer size

DECREMENT BUFFER SIZE

Mov A, ChStr1 ; get the status byte

ORL A, #CBFBst ; test Char Buffer Full Line stat bit

ANL A, #IC1CR ; clear the CR/(LF) stat bit

ANL A, #IC1CB ; reset CB Init bit: init CB reg on entry

Mov ChStr1.A ; store the status byte

LdChar: Mov A, ChStr1 ; get the status byte

DB2 CBPad1 ; if CB not full but CR/LF previously

; received so pad CB

ANL P2.Ack ; output DBB Ack low

In A, DBB ; read the Char

ANL A, #AscStp ; strip off MBS

Mov TmpR10.A ; temp save char

P2.#ResAck ; output DBB ACK High

DECREKENT BUFFER SIZE

test for ASCII printable character

ADD A, #ASCPC1 ; test for Carriage Return

JC AsciiC ; jmp to service

ChrChk

AsciiC: Chr C ; clear carry flag

Mov A, TmpR10 ; get the char back

Mov RChadR1.A ; load data memory w/Char

Jmp CBFX1 ; loop to Char Buf Full test

ChrR10: Mov A, TmpR10 ; get the status byte

Mov A, #FFCPC1 ; test for FormFeed

NZ JNZ CBFX1 ; if not FF Pad the CB

ChrChk: Mov A, TmpR10 ; get the char back

ADD A, #CRCPC1 ; test for Carriage Return

JZ CRCr ; if CR go service it

Mov A, TmpR10 ; get the char back

ADD A, #EDFPC1 ; test for End Of File

JNZ ChrChk1 ; if not EOF jmp to CB Pad

Mov A, TmpR10 ; if EOF, place it in CB

Mov RChadR1.A ; load data memory w/CR Char

Exit

Mov A, TmpR10 ; get the status byte

Mov A, #FFCPC1 ; test for FormFeed

NZ JNZ CBFX1 ; if not FF Pad the CB

Mov RBO ; get the status byte

Mov A, #STRO ; get the status byte

Mov A, #FormFD ; set the formfeed flag

Mov GSR20.A ; store the status byte

Mov A, ChStr1 ; get the status byte

Mov A, #CRLF ; set CR/LF stat bit: pad balance of CB

with Spaces until fill

Mov ChStr1.A ; store the status byte

Mov A, ChStr1 ; get the status byte

; Char Buffer Init Stat bit

ChrChk: Mov A, TmpR10 ; get the char back

ADD A, #CRCPC1 ; test for Carriage Return

JZ CRCr ; if CR go service it

Mov A, TmpR10 ; get the char back

ADD A, #EDFPC1 ; test for End Of File

JNZ ChrChk1 ; if not EOF jmp to CB Pad

Mov A, TmpR10 ; if EOF, place it in CB

Mov RChadR1.A ; load data memory w/CR Char

Exit

Mov A, TmpR10 ; get the status byte

Mov A, #FFCPC1 ; test for FormFeed

NZ JNZ CBFX1 ; if not FF Pad the CB

Mov RBO ; get the status byte

Mov A, #STRO ; get the status byte

Mov A, #FormFD ; set the formfeed flag

Mov GSR20.A ; store the status byte

Mov A, ChStr1 ; get the status byte

Mov A, #CRLF ; set CR/LF stat bit: pad balance of CB

with Spaces until fill

Mov ChStr1.A ; store the status byte

Mov A, ChStr1 ; get the status byte
008A 4302
008C 35FB
008E 53FE
00C0 AA
00C1 04EC

009A 602
009C 603
009E 604
00C0 605
00C1 606

0098 : Store CR char read in LF char (assume its always there) and ignore it
009C CRCh: Mov A,TmpR10 ;get the char back
009E AL : Mov ECadrR1,A ;load data memory w/CR Char
00A0 C5 : SEL RB0
00A4 1E : INC LnCtR0 ;inc the line count
00A8 7E : Mov A,LnCtR0 ;get the line count
00AB 03C4 : Add A,#PLLCpl ;test for page feed in cnt
00AF 04E3 : Mov GSTR20,A ;store the status byte
00B0 8D : Mov GSTR20,A ;save the status byte
00B4 05 : NoFmFd: SEL RB1
00B8 05 : En I ;enable the IBF service
00BC 04D4 : LFTest: JNIBF LFTest ;loop to next char
00C0 9AEF : ANL P2,#NotBsy ;output a not busy to Host
00C4 022 : In A, DBB ;get next Char - assume it's a LF
00C8 02B7 ; detection of CR at print time)
00CC 04304 : SetPad: Mov A,ChStR1 ;set the status byte
00CD 0404 ; ORL A,#CRLF ;set CR/LF stat bit & pad balance of CR
00D0 5EC0 ; with Spaces until fill
00DC 04A0 : Mov ChStR1,A ;store the status byte
00D4 0410 : ORL P2,#ResAck ;store DUB ACK High
00D8 04E3 : jmp to addr step & exit

00E0 1B20 : fill Char Buffer with space
00E4 B1D : CBPa: Mov #CadrR1,.#Space ;load data memory w/Char
00E8 05 : step the char address test for CB full &/or pad
00EC 039 : IBFSRe: DEC CadrR1 ;Decrement dat memory location
00F0 0440 : Mov A,ChStR1 ;get the status byte
00F4 32EC : JB1 CBFull ;test for CB Full
00F8 32EC : JB2 CBFEx ;test for CB pad - exit w/Busy set

00F0 0905 : Set Busy Line Low - Not Busy
00FE 09ADF : ANL P2,#NotBsy ; output a not busy to Host
0100 0467 : EN I ; enable the IBF service
0103 0468 ; exit w/ Busy Still set high
0106 CBFull:
0109 CBFEx: Ret
010C 52 : PG

0100 3622 : L-to-R/R-to-L Carriage Stepper Motor Drive
0104 555 : and Line Printing

0107 058 : ORG 100H
010A 059 :

010B 660 : SMDrv: JTO RAcelc : if Print Head at left drive right
010F 661 ; else drive left

0110 6F3 : FAcel : :L-to-R Accelerate Stepper Motor
0114 B821 : Set the Forward acceleration/drive Entry status bits
0118 655 : Mov A, GSTR20 ;get the status byte
011C 53BF : Mov A,ChStR1 ;get the Char Stat Reg Data Mem Addr,
011E 53DF : Mov A, ChStR1 ; Set L-to-R print bit
0122 5380 : Mov A,ChStR1,A ; Save the Char Stat byte
0126 5375 : Restore the phase register indexes
012A 538A : Store CR char read in LF char (assume its always there) and ignore it
012C 5358 : Mov A,ChStR1 ;get the Char Stat Reg Data Mem Addr,
012E 5360 : Mov A, ChStR1 ; Set L-to-R print bit
0132 5375 : Mov A,ChStR1,A ; Save the Char Stat byte
0136 5366 : Mov A, ChStR1 ; Set L-to-R print bit
013A 5375 : Mov A, ChStR1,A ; Save the Char Stat byte
0118 1B 684 INC Phr30 ;STEP PHASE DB ADDRESS
0119 FB 685 MDV A.Phr30 ;CHECK THE PHASE COUNT REG
011A 521E 686 JB2 IAFzrP ;CHK FOR COUNT BIT ROLLER
011C 2440 687 JMP SDMfit ;skip addr index reset
011E BB00 688 IAFzrP: MDV Phr30, #FBstrcrp ;ZERO CR SM PHASE REGISTER
0120 2440 689 JMP SDMfit
0122 D5 690 ;------------------------------------------------------------------------------------------------------------------
0122 FA 691 RAccel: R-to-t- L Accelerate Stepper Motor
0123 FA 692 Set the Reverse acceleration/drive Entry status bits
012B 53EF 693 MOV A.0Str2; get the status byte
012E DD 694 ANL A.0ClrSnk ;clear Print Ready bit
012F 537F 695 ANL A.0AtSpSpd ;set Not At Speed Flag = 0
0130 527F 696 ANL A.0RPrmt ;set R-to-t phase print bit
0132 EA 697 ORL A.0Rdy ;set sptr mtr ready - Drive On
0132 A5 698 ANL A.0Adint ;set A/D Init Not Done
0136 AA 699 MOV QStr20,A ;restore the status byte
013F 5A 69B RCBrdr: SEL RBI
0140 FA 700 MOV A.0ChSr1 ;set the Char Stat Reg data Mem Addr
0143 52BF 701 MOV A.0RPrmt ;set R-to-t print bit
0147 46 702 MOV ChSr1,A ;save the Char Status byte
0148 AA 706 ;------------------------------------------------------------------------------------------------------------------
014A BB21 707 Restore the phase register index address
014B 46 708 MOV TmpROO, MPRBadr ;get Phz Storage Addr psuedo reg
014C D6 709 MOV A.0Tmr2o ;get stored CR last phase index addr
014D A5 710 MOV Phr30,A ;place last LF phase index addr in Phz Reg
014E AB 712 Set up for next phase bit output before entering timing loops
0150 BB20 713 ;STEP PHASE DB ADDRESS
0154 FA 714 MOV A.Phr30 ;CHECK THE PHASE COUNT REG
0156 AA 715 JB2 IAFzrP ;CHK FOR COUNT BIT ROLLER
015C 46 716 JMP SDMfit
015E BB03 717 IAFzrP: MDV Phr30, #FBstrcrp ;ZERO CR SM PHASE REGISTER
0160 46 718 SDMfit:
0161 ;------------------------------------------------------------------------------------------------------------------
0162 46 719 for stabilization of unused sptr mtr during CR sptr mtr drive.
0164 46 720 ;store the unused sptr mtr current phase bits
0166 FA 721 MOV TmpROO, MPRBadr ;get the CR phz storage addr
016F D6 722 MOV A.0Tmr2o ;get the byte stored there
0171 E3 724 MOVp3 A.0A ;get the phz data byte
0173 BB20 726 MOV TmpROO, #LastPhs pseudo reg to Temp Reg
0177 46 727 MOV A.0Tmr2o,A ;store Last Phase bits - indirect
0179 46 728 ;------------------------------------------------------------------------------------------------------------------
017B 46 729 Set up Sptr Mtr Time Constant
017B 46 730 MOV TConRO, #CrTmr2 ;Load time constant Reg
0181 46 731 ;------------------------------------------------------------------------------------------------------------------
0183 46 732 Select:
0185 46 733 MOV A.0Scr80 ;GET CR SM SELECT BITS
0186 4D 734 MOVD P5.A ;SELECT SM [SCR80]
0188 46 735 ;------------------------------------------------------------------------------------------------------------------
018A 46 736 Set up Sptr Mtr Phase Shift index address register
018B 46 737 ;Output next phase and init timer to Std Time constant
018D FA 738 STRT : MDV A.0TcrnRO ;set time constant from reg
018F 46 739 MOV T ;load the timer
0191 46 740 MOV A.Phr30 ;get the phase reg indirect addr index
0192 46 741 MOVp3 A.0A ;do indirect get of phz bits
0195 46 742 ;------------------------------------------------------------------------------------------------------------------
0196 46 743 ;patch together the CR last and NF phase bits
019A 46 745 MOV TmpROO, #LastPhs pseudo reg to Temp Reg
019E 46 746 ORL A.0Tmr2o ;patch together CR existing & new LF
019F 46 747 MOVD P4,A ;OUTPUT BITS
01A0 46 748 STRT T ;START TIMER
01A1 46 749 ;------------------------------------------------------------------------------------------------------------------
01A2 46 750 At start of timing loop do all Sptr Mtr Accel/Decel or
01A5 46 751 Character Setup overhead
01A7 46 752 Call ADFTst ;call Accel/Decel/Print Test
01A9 46 753 ;------------------------------------------------------------------------------------------------------------------
01AB 46 754 Set up for next phase bit output before entering timing loops
01AC 46 755 PNRdy: ;test for forward / reverse phase start indirect index to load
01AD 46 756 MOV A.0Str20 ;store stat byte
01AE 46 757 JB7 Ac1F2
01B0 46 758 ;------------------------------------------------------------------------------------------------------------------
01B1 46 759 reverse:
01B3 46 760 Set up for next phase bit output before entering timing loops
01B5 46 761 Dec Phr30 ;STEP PHASE DB ADDRESS
01B6 46 762 MDV A.Phr30 ;CHECK THE PHASE COUNT REG
01B7 46 763 JB2 IAFzrP ;CHK FOR COUNT BIT ROLLER
01BE 46 764 JMP ARNstP
01B9 BB03 765 ARZrP: MDV Phr30, #FBstrcrp ;ZERO CR SM PHASE REGISTER
01BD 46 766 ARNstP: JMP ARNstPh
01BF 46 768 ;------------------------------------------------------------------------------------------------------------------
01C0 46 769 reverse:
01C2 46 770 Set up for next phase bit output before entering timing loops
01C4 46 771 Dec Phr30 ;STEP PHASE DB ADDRESS
01C5 46 772 MDV A.Phr30 ;CHECK THE PHASE COUNT REG
01C6 46 773 JB2 IAFzrP ;CHK FOR COUNT BIT ROLLER
01C7 46 774 JMP ARNstP
01C8 BB03 775 ARZrP: MDV Phr30, #FBstrcrp ;ZERO CR SM PHASE REGISTER
01CE 46 776 ARNstP: JMP ARNstPh
01D1 46 778 ;------------------------------------------------------------------------------------------------------------------
6-749
forward:
Set up for next phase bit output before entering timing loops

0164 1B
ACIF2: JNO: Phase R30
STEP PHASE DB ADDR
0165 FB
MOV A,PH:R30
CHECK THE PHASE CNT REG
0166 526A
JB2 AF:IZEP
CHK FOR CNT BIT ROLLOVER
0168 246C
JMP AN:xtPh
:skad addr index reset
016A B800
AF:IZEP MOV Ph:R30,.#F:StCRP ZERO CR SM PHASE REGISTER
0174 AnxtPh:
stage one timer loop - T occurs before Std timeout

778 wait for time out

016C 1682
T: LOOP2: JTF FAILSF
JMP ON TIME OUT-t DOES NOT OCCUR IST

016E 5672
JTJ 71 tCHK1
IS T HIGH-JMP TO tCHK

0170 246C
JMP T: LOOP2
T: LOOP FOR JTJ OR JTF

0172 00
JT2 NOP
delay, then double check T signal

0173 5677
JT1 t:TruW1
JUMP T TEST TRUE-WAIT FOR JTF

0175 246C
JMP T: LOOP2

785 t:TruW1:
test for Print Ready bit - was Print Head Fire Setup Done?

0177 FA
MOV A,G:STR20
get the status byte

017B 027C
JB6 RepPr2
IF Ready Print bit set call PH:Fire

017A 247E
Jmp SkpPHF:
e:skip Print Head Fire

017C 74CA
RdpPr2: Call PH:Fire
print head solenoid fire routine

017D PN:R:q:
SkpPHF:

017E 169B
74: TruW2: JTF N:XTPHZ
JUMP TO SM ERROR

0180 247E
JMP t:TruW2
LOOP TO T:LOOP3

796:
Step into failsafe/startup timer setup - T does not
occurs before Std Time timeout. load failsafe SM protection
999 time and wait for failsafe timeout or T. If T occurs
800 output phase immediately after T verify.

0182 2300
FAILSF: MOV A,#FAIL:Tm
LOAD TIMER w/"15.0ms"

0184 62
MO:V T.A
SM PROTECTION TIMEOUT

0185 5F
STRT T
START TIMER

0186 FA
MOV A,G:ST:R20
get the status byte

0187 4308
ORL A,#FSC:TM
set Failsafe/constant time flag

0189 AA
MOV G:ST:R20.A
store the status byte

018A 5690
T: LOOP3: JT1 t:CHK2
IS T HIGH

018C 16AC
JT: DS:LECT
IF TIME OUT GO SM ERROR

018E 24BA
JMP T: LOOP3
T: LOOP UNTIL T HIGH OR T-OUT

0190 00
NOP t:CHK2:
WAIT

0191 5695
JT1 Str:TM
Jump out and store elapsed time

0193 24BA
JMP T: LOOP3
JUMP TO FAILSF LOOP

0195 65
STRT: JMP to delay time

0196 4D
MOV A.T
read the timer

0197 A1
MOV @STSR0.A
Store the time read in indexed addr

0188 55
- next entry to A/D Memorize Time

0189 47
- routine will add time constant to it

820:
Test is CR Stpr Mtr Drive is finished prior to next phase output

821:
NXTPHZ:

824: test for forward / reverse phase start indirect index to load

0198 FA
MOV A,G:ST:R20
store stat byte

0199 2F27
JB7 FD:rive

827:
Reverse -- test for Reverse Stpr Mtr Drive procedure exit

019A 26AC
ALWAYS drive the CR to the left most HOME position

829
JNT0 ED:Ln
Test if home position jmp stop

019B 124C
MOV A,G:ST:R20
get the status byte

830
JBO Str:RT
Test Ready state before completing

831
; if bit 0 = 1 then Print More

01A0 4302
ORL A,#DO:NoTim
set the do not print flag

01A2 53BF
ANL A,#Cl:Br
Clear Print Ready bit

01A4 AA
MOV G:ST:R20.A
Save the status byte

01A5 244C
Jmp Str:RT
continue CR SM drive

837
- only exit is HR

838:
Forward -- test for Forward Stpr Mtr Drive procedure exit

839
FD:rive:

01A7 FA
MOV A,G:ST:R20
get the status byte

01A8 124C
JBO Str:RT
Test Ready state bit:

840
; if bit 0 = 1 then Print More

841
; else jmp to End of Line exit

842
; jump to start timer again

01A9 5437
DS:LECT:

843
ED:Ln: Call Dec:LSM
Call Stpr Mtr Deceleration

844

845:
\---

848:
\---

01AE FA
MOV A,G:ST:R20
store stat byte

01AF F2B3
JB7 FD:rive
jmp to f drive flag set
0181 53FD
1851 ANL A, #0hPrnt ; reset print flag - OK Print
1852 ANL A, #ClrSts ; only if printing R-to-L
1853
1854 ; update the status byte
1855 FDrvFS: ANL A, #ClrSts ; clear Print Ready bit
1856 ; set the status bit for Store time test
1857
1858 0183 53DF
1859 ANL A, #NatSpd ; Clear At Print Speed Bit
185A
185B Mov GStrR20, A ; save the status byte
185C
185D 0187 B3
185E RET
185F
1860 0188 B3
1861 ; PG
1862
1863 ; Stepper Motor Accel. Time Storage
1864
1865 0200
1866 ORG 200H
1867
1868 0200 920C
1869 DADMs: JB4 DADInt ; is A/D init done - then jmp
186A
186B
186C 0202 B92F
186D Mov TStrR0, #MmsSt ; Load the StrPr Mtr Buffer Start Addr
186E
186F 0204 BC08
1870 Mov CntR40, #SbbFSi ; Load the Buffer Size
1871
1872 0206 FA
1873 Mov A, GStrR20 ; get the status byte
1874
1875 0207 4310
1876 ORL A, #AdIntD ; set not 1st Accel Entry Flag
1877
1878 0209 AA
1879 Mov GStrR20, A ; store the status byte
187A
187B 020A 4436
187C Jmp ADEsit ; exit - 1st entry has not generated
187D
187E 020C EC26
187F Step the A/D Store count
1880
1881 020D FA
1882 Mov A, GStrR20 ; get the status byte
1883
1884 020E 4320
1885 ORL A, #SpdF ; set at speed to more store flag
1886
1887 0211 AA
1888 Mov GStrR20, A ; store the status byte
1889
188A 0212 3226
188B Initialize Char Print Registers: if printing enabled
188C
188D 0212 3226
188E JB1 StorCt ; if Do Not Print stat bit set
188F
1890 0212 3226
1891 ; Skip the Char register init
1892
1893 0214 B5
1894 ; Test for L-to-R (forward) or R-to-L (reverse) printing
1895
1896 0215 FA
1897 Mov A, ChStr1 ; get the status byte
1898
1899 0216 4340
189A ORL A, #ChIntD ; set Char Init Done flag - bypass
189B
189C 0218 AA
189D Mov ChStr1, A ; save the status byte
189E
189F 0219 F21F
1900 JBl LdCBR1 ; test Char Start Byte Returned
1901
1902 0219 B92F
1903 LdCBR: Mov Cadr1, #CBF1S ; load char reg w/char bufr strt R-to-L
1904
1905 021B 4421
1906 Jmp LdCBR2
1907
1908 021F B980
1909 LdCBR1: Mov Cadr1, #CBF1S ; load char reg w/char bufr strt L-to-R
190A
190B 0221 BD51
190C LdCBR2: Mov Ccnt1, #CBF1S ; load char cnt reg w/char bufr size
190D
190E 0223 B001
190F Mov CntC1, #001 ; set the char dot column cnt
1910
1911 0225 C5
1912 SEL RBO
1913
1914 0226 722C
1915 Test for t > Tc or t < Tc
1916
1917 0226 722C
1918 0226 722C
1919 StorCt: JB3 FailST ; test for failsafe time switch
191A
191B
191C 0229 FD
191D Tc = store Time Constant in use
191E
191F 0229 A1
1920 Mov @TsR0, A ; Get time constant currently in use
1921
1922 022A 4435
1923 Jmp ADPret
1924
1925 022C F1
1926 FailST: Mov A, @TsR0 ; get the stored time
1927
1928 022D 03CB
1929 Add A, #TcSp1 ; 12's cpl add
192A
192B 022F 6D
192C Add A, @CnSR0 ; Add: Time stored + Time constant
192D
192E 0230 A1
192F Mov @TsR0, A ; currently in use
1930
1931 0230 A1
1932 Reset the Status bit for Store time test
1933
1934 0231 FA
1935 Mov A, GStrR20 ; get the status byte
1936
1937 AP-161
### Carriage Stepper Motor Deceleration

<table>
<thead>
<tr>
<th>Address</th>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0234 AA</td>
<td>Mov</td>
<td>G8tR20.A</td>
<td>Restore the status byte</td>
</tr>
<tr>
<td>0235 CB</td>
<td>ADPRet:</td>
<td>Dec T8trRO</td>
<td>Step the A/D time data store addr</td>
</tr>
<tr>
<td>0236 83</td>
<td>ADExit:</td>
<td>Ret</td>
<td></td>
</tr>
<tr>
<td>0237 B925</td>
<td></td>
<td></td>
<td>Setup the Deceleration registers</td>
</tr>
<tr>
<td>0239 BDA4</td>
<td>Mov</td>
<td>T8trRO.0MBEn</td>
<td>Load the Stpr Mtr Buffer End Addr</td>
</tr>
<tr>
<td>023C E3</td>
<td>Mov</td>
<td>CntrR40.0DSBFZ</td>
<td>Load the Buffer Size</td>
</tr>
<tr>
<td>023D B820</td>
<td>Mov</td>
<td>TmpR00.#LastPh</td>
<td>Load Last Phz pseudo reg to Temp Reg</td>
</tr>
<tr>
<td>023F 40</td>
<td>ORL</td>
<td>A.0T8mR00</td>
<td>Patch together CR existing &amp; new LF</td>
</tr>
<tr>
<td>0240 3C</td>
<td>MOV</td>
<td>P4.A</td>
<td>PPCR OUTPUT BITS</td>
</tr>
<tr>
<td>0241 81</td>
<td>StrtTD:</td>
<td>MOV A.0T8mR00</td>
<td>Get time from indexed data memory</td>
</tr>
<tr>
<td>0242 62</td>
<td>MOV</td>
<td>T.A</td>
<td>Get time timer</td>
</tr>
<tr>
<td>0243 55</td>
<td>START T</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0244 19</td>
<td>Inc</td>
<td>T8trRO</td>
<td>Step the Memorized time addr index reg</td>
</tr>
<tr>
<td>0245 FA</td>
<td>Mov</td>
<td>A.G8tR20</td>
<td>Test for forward / reverse phase start indirect index to load</td>
</tr>
<tr>
<td>0246 F252</td>
<td></td>
<td></td>
<td>Store stat byte</td>
</tr>
<tr>
<td>0247 B925</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0248 CB</td>
<td>Dec</td>
<td>PhR30</td>
<td>Decrement the phase addr</td>
</tr>
<tr>
<td>0249 FB</td>
<td>MOV</td>
<td>A.PhR30</td>
<td>Get the phz data addr</td>
</tr>
<tr>
<td>024A 524E</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>024C 445A</td>
<td>JMP</td>
<td>DStPPh</td>
<td>Get phase indexed addr</td>
</tr>
<tr>
<td>024E BB03</td>
<td>MOV</td>
<td>PhR30.#RStCRP</td>
<td>ZERO CR SM PHASE REGISTER</td>
</tr>
<tr>
<td>0250 445A</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0252 1B</td>
<td>Inc</td>
<td>PhR30</td>
<td>Increment the phase addr</td>
</tr>
<tr>
<td>0253 FB</td>
<td>MOV</td>
<td>A.PhR30</td>
<td>Get the phz data addr</td>
</tr>
<tr>
<td>0254 5258</td>
<td>JMP</td>
<td>DzroPh</td>
<td>CHX FOR COUNT BIT ROLLOVER</td>
</tr>
<tr>
<td>0256 445A</td>
<td>JMP</td>
<td>DStPPh</td>
<td>Get phase indexed addr</td>
</tr>
<tr>
<td>0258 BB00</td>
<td>MOV</td>
<td>PhR30.#FStCRP</td>
<td>ZERO CR SM PHASE REGISTER</td>
</tr>
<tr>
<td>025A FB</td>
<td>MOV</td>
<td>A.PhR30</td>
<td>Get phase indexed addr</td>
</tr>
<tr>
<td>025B E9</td>
<td>MovP3</td>
<td>A.0A</td>
<td>Get phase from indexed address</td>
</tr>
<tr>
<td>025C BB20</td>
<td>Mov</td>
<td>TmpR00.#LastPh</td>
<td>Load Last Phz pseudo reg to Temp Reg</td>
</tr>
<tr>
<td>025E 40</td>
<td>ORL</td>
<td>A.0T8mR00</td>
<td>Patch together CR existing &amp; new LF</td>
</tr>
<tr>
<td>025F 1663</td>
<td>JMP</td>
<td>DStPPh</td>
<td>JMP ON TIME OUT TO NEXT PH</td>
</tr>
<tr>
<td>0261 445F</td>
<td>JMP</td>
<td>TLoopD</td>
<td>LOOP UNTIL TIME OUT</td>
</tr>
<tr>
<td>0263 3C</td>
<td>MOV</td>
<td>P4.A</td>
<td>PPCR OUTPUT BITS</td>
</tr>
<tr>
<td>0264 EC41</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0266 BB21</td>
<td>Mov</td>
<td>TmpR00.0CPsAdr</td>
<td>Get Phz Storage Addr pseudo reg</td>
</tr>
<tr>
<td>0268 FB</td>
<td>MOV</td>
<td>A.PhR30</td>
<td>Get Phz data</td>
</tr>
<tr>
<td>026A 40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>026B 445F</td>
<td>Mov</td>
<td>@TempR00.A</td>
<td>Store CR Next phase index addr</td>
</tr>
<tr>
<td>026D B47B</td>
<td>JMP</td>
<td>D1yLng</td>
<td></td>
</tr>
<tr>
<td>026E B83</td>
<td>call</td>
<td>DeS1BM</td>
<td></td>
</tr>
<tr>
<td>026F 94</td>
<td>RET</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0271 FB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0272 FF</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Stepper Motor Phase Shift Definitions

<table>
<thead>
<tr>
<th>Address</th>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0300</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0301</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0302</td>
<td>ORO</td>
<td>300H</td>
<td></td>
</tr>
<tr>
<td>0303</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0304</td>
<td>DEFINE PHASE ADDRESSES:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0305</td>
<td>THE PHASE DATA IS ENCODED TO THE ADDRESS CALLED DURING THE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0306</td>
<td>STPR MTR ENERGIZE SEQUENCE CORRESPONDING TO THE NEXT PHASE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0307</td>
<td>OF THE SEQUENCE REQUIRED.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0308</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0309</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0310</td>
<td>CARRAGE MOTOR ENCODING FORWARD - LEFT-to-RIGHT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0311</td>
<td></td>
<td>REVERSE - RIGHT-to-LEFT</td>
<td></td>
</tr>
</tbody>
</table>

---

**6-752**

---

**230795-001**
if L-to-R printing exit the line if less than 1/2 line printed

load char cnt reg w/char buffer size

add the 2's compl of 1/2 chr buffer size

if CDBI/1/2 full set CR/LF stat bit for pad

if CBCI/1/2 set buffer full stat bit

mid-line exit

Clear carry flag

insert a space char

char inserted jmp over get char

get character

call Char lookup/trns table

fetch the char dot column data

page test for balance of char

PageCheck.

get the status byte

fix jmp over page boundaries

Ascii char 50 - 7F Hex

Ascii char 20 - 4F Hex

fall thru to print matrix

end CB count tests

Page Check.

get the status byte

get the status byte

reset NotDone stat Flag

store the status byte

store the status byte

if O reset stat bit Not CB Full Line

reset CB Reg Init Flag - do Init

save the status byte

get Gen Status register addr

clear the ready bit

store the General Status Byte

Test for L-to-R (forward) or R-to-L (reverse) printing

(see GChar1 ASCII char code translation procedure)

A contains LR/RL bit properly set

get char status register addr

Test Chr Stat Byte Returned

if bit 7 = 1 then Print L-to-R

Increment char data memory addr.

Decrement char data memory addr.

fall thru to Get Char

Test for L-to-R (forward) or R-to-L (reverse) printing

(see GChar1 ASCII char code translation procedure)

get char status byte

Test Chr Stat Byte Returned

if bit 7 = 1 then Print L-to-R

skip over L-to-R print addr inc

forward step char dot col index

addr if R-to-L print

exit

if L-to-R print

Page Check.
Character Print SetUp Exit Procedures

Clean Standard Exit

0368 C5 1175 Retn: BEL RBO
0369 B3 1176 Ret ;EXIT - return w/ Reg Bank 0 Reset
1177
1178 : Do Not Print exit: set Stpr Mtr drive routine count loop
036A D5 1179 NRet: SEL RB1
036B FA 1180 Mov A, ChStRI ; get the status byte
036C F27C 1181 JBP SkpMPI ; test print direction
1182 : Reverse
036E C5 1183 SEL RBO ; get the status byte
0370 53BF 1184 Mov A, GStR20 ; reset the print ready bit- skips PHFire call
1185 ANL A, #ClrBnk ; reset the print ready bit- skips PHFire call
1186 B3 1187 Ret
1188 : Forward
0373 D27C 1189 JB6 SkpMPI ; test for first PHFSet entry reg init
1189 ; Initialize register variables upon first entry
1190 ; end of count clears char to print bit in status byte
0375 4340 1191 ORL A, #ChInitD ; set Char Reg Init Done stat bit
0377 A5 1192 Mov ChStRI, A ; save the status byte
0379 BB07 1193 Mov TapR10, #07H ; load CR stpr mtr count during NoPrint
037A 445B 1194 Jmp NPExit
037C EBBB 1195 SkpMPI: DJNZ TapR10, NPExit
037E FA 1196 Mov A, ChStRI ; get the status byte
037F 53BF 1197 ANL A, #ClrND ; reset - char init not done
0381 AA 1198 Mov ChStRI, A ; save the status byte
0382 C5 1199 SEL RBO
0383 FA 1200 Mov A, GStR20 ; get Gen Status register addr
0384 53FE 1201 ANL A, #NotDy ; clear the ready bit
0386 AA 1202 Mov GStR20, A ; store the General Status Byte
0387 B3 1203 NSetEx: Ret
0388 C5 1204 NPExit: SEL RBO
0389 B3 1205 Ret

Mid-Line Exit

EXIT - if CR and not > 1/2 line done during L-to-R print
038A FA 1209 MdLnEx: Mov A, ChStRI ; get the status byte
038B 53FD 1210 Mov ChStRI, A ; save the status byte
038D 53FE 1211 ANL A, #NCBFIn ; if 0 reset stat bit Not CB Full Line
038F AA 1212 Mov ChStRI, A ; save the status byte
0390 C5 1213 SEL RBO
0391 FA 1214 Mov A, GStR20 ; get the RBO status byte
0392 4302 1215 ORL A, #DoNotP ; set the Do Not Print Flag(for RAcel)
0394 53BF 1216 ANL A, #CirBnk ; reset the print ready bit-exit FAccel
0396 AA 1217 Mov GStR20, A ; save the status byte
0397 B3 1218 Ret

Character Dot Generator Math

Look-up Table Page Vectoring

Print Head Firing

0398 AE 1221 ; PG
0399 03E0 1222 ;STORE THE CHAR
039A F69F 1223 ;screen for printable char [char +(cpl 20 Hex + 1 = EO Hex)]
039B 64C9 1224 ;ADD A, #OE0H
039C 97 1225 ;JMP CntLCh
039D 59CF 1226 ;JMP to control char lookup table
039E FE 1227 ;PrtCh: Cir C ;clear carry flag
039F 97 1228 ;Mov A, StrCRI ;get the char again

03A0 03E0 1229 ;screen for char page [char +(cpl 50 Hex + 1 = B0 Hex)]
03A1 03B0 122A ;if carry char on page 2 else page 1
03A2 F6AE 122B ;ADD A, #B00H
03A3 122C ;JC Page2
03A4 122D ;Page 1 Character -- ASCII 20 Hex thru 4F Hex
03A5 FA 122E ;Correct offset for lookup table page
03A6 4320 122F ; (char + EO Hex)*5 = Page 1 index addr)
03A7 64C9 1230 ;Mov A, ChStRI ; get the status byte
03A8 97 1231 ;Jump CntLCh
03A9 4320 1232 ;Mov A, #ChnpF1 ; set the page retina flag bit
03AA AA 1233 ;Mov ChStRI, A ; save the status byte
03AB FE 1234 ;Mov A, StrCRI ; get the char again
03AC 03E0 1235 ;ADD A, #OE0H ;set page 1 relative 00 offset
03AD 64C9 1236 ;Mov A, #ChStRI ; store the status byte
03AE 97 1237 ;Mov A, #ClrBnk ; reset the print ready bit- skips PHFire call
03AF FE 1238 ;Jmp Multi5 ; jump to address math function

6-755
Page 2 Character — ASCII 20 Hex thru 4F Hex
Correct offset for lookup table page two’s complement
of ASCII char code LookUp Table page base char of 50H plus
char * 5 (char + 50 Hex) * 5 = Page 2 index addr)
----------------------------------------------------------------
03AE 97 1258 Page2: C1r 03AE 97 1258 Page2: C1r C , clear carry flag
03AF FA 1259 Mov A, ChSR1 03AF FA 1259 Mov A, ChSR1 A, get the status byte
03B0 53DF 1260 MOV A, CHDLp2 03B0 53DF 1260 MOV A, CHDLp2 set the page entry flag bit
03B2 AA 1261 Mov A, ChSR1 03B2 AA 1261 Mov A, ChSR1 , store the status byte
03B3 FE 1262 Mov A, StrCR1 03B3 FE 1262 Mov A, StrCR1 set the char again
03B4 0380 1263 ADD A, #0BOH 03B4 0380 1263 ADD A, #0BOH set page 2 relative 00 offset
03B6 6A8B 1264 Jmp Mult15 03B6 6A8B 1264 Jmp Mult15 fall thru to address math function
Compute character page offset dot pattern index address
MULTIS: Mov StrCR1, A 03B8 AE 1267 MULTIS: Mov StrCR1, A store the zero offset char
03B9 E7 1268 RL A 03B9 E7 1268 RL A , MULTIPLY CHAR BY 5 TO
03BA E7 1269 RL A 03BA E7 1269 RL A , FIND THE ADDRESS
03BB 6E 1270 ADD A, StrCR1 03BB 6E 1270 ADD A, StrCR1 , ADD 1 TO COMPLETE 5X
03BC AC 1271 MDV CDoSr1.A 03BC AC 1271 MDV CDoSr1.A , SAVE THE ADDRESS
Test for L-to-R (forward) or R-to-L (reverse) printing
(see ASCII char code translation procedure)
03BD FA 1272 MULTIS: Mov StrCR1 03BD FA 1272 MULTIS: Mov StrCR1 get the status byte
03BE F2C4 1273 JB7 03BE F2C4 1273 JB7 LRPn, test Chr Stat Byte Returned
03C0 FC 1274 MOV A, CdSr1 03C0 FC 1274 MOV A, CdSr1 if bit 7 = 1 then Print L-to-R
03C1 0304 1275 ADD A, #RLPSH' 03C1 0304 1275 ADD A, #RLPSH' add char offset - start at end
03C3 AC 1276 MDV CDoSr1.A 03C3 AC 1276 MDV CDoSr1.A, set the status byte
03C4 FA 1277 Mov A, ChSR1 03C4 FA 1277 Mov A, ChSR1 print char for Character SetUp done
03C5 4340 1278 DRl A, #ChintD 03C5 4340 1278 DRl A, #ChintD set 1st char col test bit = 0
03C7 AA 1279 Mov A, ChSR1.A 03C7 AA 1279 Mov A, ChSR1.A store the status byte
03C8 83 1280 Ret 03C8 83 1280 Ret return w/status byte in A
03C9 83 1281 CntlCh: Ret 03C9 83 1281 CntlCh: Ret test for non printable characters goes here
03CA D5 1282 PHFire: SEL 03CA D5 1282 PHFire: SEL RD1
03C8 FB 1300 Mov A, CdtCr1 03C8 FB 1300 Mov A, CdtCr1 set the chr dot column cnt
03CC 96D2 1301 Jnz Fire 03CC 96D2 1301 Jnz Fire if char cnt not O - Fire Head Sol.
03CE BB06 1302 Jmp Cnt0, res. set the 00 offset dot/blank column position
03D0 648D 1303 SetCnt: Mov CdtCr1, #NdTCCt 03D0 648D 1303 SetCnt: Mov CdtCr1, #NdTCCt char dot column count
03D2 2340 1304 Jmp Retn1 03D2 2340 1304 Jmp Retn1 skip PH Fire
03D3 2340 1305 Mov A, #PTcryLo 03D3 2340 1305 Mov A, #PTcryLo set the Prnt Head Trigger byte
03D4 3A 1306 OUTL P2A 03D4 3A 1306 OUTL P2A , FIRE PRINT HEAD
03D5 23C0 1307 Mov A, #PTcryHi 03D5 23C0 1307 Mov A, #PTcryHi set the Prnt Head Trigger byte
03D7 3A 1308 OUTL P2A 03D7 3A 1308 OUTL P2A , FIRE PRINT HEAD
03D8 C9 1309 Retn1: SEL 03D8 C9 1309 Retn1: SEL R80 , EXIT - return w/ Reg Bank 0 Reset
03D9 B3 1310 Ret 03D9 B3 1310 Ret
Entry point for print head solenoid firing
03DA 5D 1299 PHFire: SEL 03DA 5D 1299 PHFire: SEL RD1
03CB 6E 1300 Mov A, CdSr1 03CB 6E 1300 Mov A, CdSr1 set the chr dot column cnt
03CC 96D2 1301 Jnz Fire 03CC 96D2 1301 Jnz Fire if char cnt not O - Fire Head Sol.
03CE BB06 1302 Jmp Cnt0, res. set the 00 offset dot/blank column position
03D0 648D 1303 SetCnt: Mov CdtCr1, #NdTCCt 03D0 648D 1303 SetCnt: Mov CdtCr1, #NdTCCt char dot column count
03D2 2340 1304 Jmp Retn1 03D2 2340 1304 Jmp Retn1 skip PH Fire
03D3 2340 1305 Mov A, #PTcryLo 03D3 2340 1305 Mov A, #PTcryLo set the Prnt Head Trigger byte
03D4 3A 1306 OUTL P2A 03D4 3A 1306 OUTL P2A , FIRE PRINT HEAD
03D5 23C0 1307 Mov A, #PTcryHi 03D5 23C0 1307 Mov A, #PTcryHi set the Prnt Head Trigger byte
03D7 3A 1308 OUTL P2A 03D7 3A 1308 OUTL P2A , FIRE PRINT HEAD
03D8 C9 1309 Retn1: SEL 03D8 C9 1309 Retn1: SEL R80 , EXIT - return w/ Reg Bank 0 Reset
1310
1311
1312 ; PG
1313 ; PaperFeed Strpr Mtr Drive
1314 ;
0400
0401
0402
0403
0404
0405
0406
0407
0408
0409
6-756
230795-001
load step count constant for standard line spacing
test for various line/inch spacing would go here
(load removal of constant setup below)
MOV CntR40, #LPISbP8: init cnt reg for standard line feed

040D FA 0431 LfDrv: Mov A, #STr20
040E 5214 J2B FmFd: jiff linefeed jmp to cnt load
0410 BE01 0433 LnCtlD: Mov LnCtR0, #LineCtl jset line count reg for 1 line
0412 E41B 0434 Jmp LfDrv: jmp to Start of Drive
0414 F2 0435 FmFd: Mov A, LnCtR0 jget the line count
0415 37 0436 Cpl A j1/2's cpl Line Count
0416 0301 0437 Add A, #01: ;Add 2's cpl for Paging
0418 0342 0438 Add A, #PLNct: ;Set line count for FF
041A AE 0439

for stabilization of unused step mtr during CR step mtr drive.
store the unused step mtr current phase bits

041B BB21 043A LFDrv: Mov TmpR0O, #CPSaDr: jget the CR ph storage addr
041D F0 043B Mov A, #TRPmRO: jget the byte stored there
041E E3 043C MovP3 A, #A: jget the ph data byte
041F B20 043D Mov TmpR00, #LastPh: jload Last Phsr pseudo reg to Temp Reg
0421 A0 043E Mov #TimROO, A jstore Last Phase bits - indirect
0430 O00 043F jexchange the phase register index addresses
0422 B822 0440 Mov TmpR00, #LPISdr: jget Phr Indirect Addr pseudo reg
0424 B0 0441 Mov A, #TRPmRO: jget LF last phase index addr
0425 AB 0442 Mov PhrROO, A jplace last LF phase index addr in Phr Reg
0426 BB98 0443 MOV TconRO, #LFTM1R: jLoad time constant Reg
0427 A7 0444

Select the step Mtr

042B 2306 0445 0437 MOV A, #SLF: jGET CR SM SELECT BITS
042A 3D 0446 0438 MOV P3, A: jSELECT SM (SCR80)
0429 10 0447 0439

042B FB 0448 043C MOV A, #PhR30: jget the phr reg indirect addr index
042C E3 0449 043D MovP3 A, #A: jdo indirect get of phr bits
042D BB20 044A 043E patch together the CR last and LF next phase bits
042F 40 044B 043F Mov TmpR00, #LastPh: jload Last Phsr pseudo reg to Temp Reg
0430 3C 044C 0440 jpatch together CR existing & new LF
0433 55 0447 0441 jstart timer and step motor
0434 1B 0448 0439 0442 MOV P4, A: jOUTPUT BITS
0436 523A 0449 043A 0443 MOV: P3, A: jGET CR SM SELECT BITS
0438 F43C 044A 043B 0444 MOV P3, A: jSELECT SM (SCR80)
043A BB08 044B 043C 0445 MOV: P3, A: jGET CR SM SELECT BITS
043C FB 044C 043D 0446 MOV: P3, A: jSELECT SM (SCR80)
043D E3 044D 043E 0447 MOV: P3, A: jSELECT SM (SCR80)
043E BB20 044E 043F 0448 MOV: P3, A: jSELECT SM (SCR80)
0440 40 044F 0449 0440 jGET CR SM SELECT BITS
0441 1645 0450 0441 0451 MOV: P3, A: jSELECT SM (SCR80)
0443 B441 0452 0453 0454 MOV: P3, A: jSELECT SM (SCR80)
0445 3C 0455 0456 0457 MOV: P3, A: jSELECT SM (SCR80)
0446 EC31 0458 0459 0460 MOV: P3, A: jSELECT SM (SCR80)
0448 BC1B 0461 0462 0463 MOV: P3, A: jSELECT SM (SCR80)
044A EE31 0464 0465 0466 MOV: P3, A: jSELECT SM (SCR80)
044C FA 0467 0468 0469 MOV: P3, A: jSELECT SM (SCR80)
044D 53FB 046A 046B 046C MOV: P3, A: jSELECT SM (SCR80)
044F AA 046D 046E 046F MOV: P3, A: jSELECT SM (SCR80)
0450 BB22 0470 0471 0472 MOV: P3, A: jSELECT SM (SCR80)

for testing various line/inch spacing would go here

0408 BC1B 0473 0474 0475 MOV: CntR40, #LPISbP8: init cnt reg for standard line feed
044A EE31 0476 0477 0478 MOV: CntR40, #LPISbP8: init cnt reg for standard line feed
044C FA 0479 0480 0481 MOV: A, #STr20: jGet the status byte
044D 53FB 0482 0483 0484 MOV: A, #LineFz: jreset for line feed
044F AA 0485 0486 0487 MOV: A, #STr20: jsave the status byte
0450 BB22 0488 0489 0490 MOV: A, #STr20: jsave the status byte
0451 SetLrN: Mov TmpR00, #LPISdr: jget Phr Storage Addr pseudo reg
Minor Software Subroutines

System initialization subroutines

reset/set EOF status flag bit = 0

reset/set Ok-to-Print status flag bit = 0

CLEAR all outputs

FORCE PORT Hi - R/ OF 555

TURN ALL PRNT sol's OFF

print head fire tirgger inactive

set comm hlds to ACK hi/Busy hi

clear the status registers

drive accordingly

find the logical left home CR position

delay a long time before continuing

RETURN TO INIT ROUTINE

Home Carriage / Print Head Assembly

At PowerUp or Reset, following CR & LF Stpr Mtr Init, this procedure clears data memory above R0B, Stack and RB1.
0535 CB 1497 DEC RO ; dec buffer, loop if not zero[end]
0536 E933 1498 DJNZ R1,C1DM1 ; RETURN TO INIT ROUTINE
053B 83 1499 RET
1500
1501 ; PG
1502 ; ***********************************************
1503 ; Character Print TEST
1504 ; ***********************************************
1505
1506 PrntSt: ; load the char bufer with successive increments of
1507 ; the ascii code start, test for end of ascii
1508 ; printable chars and print the char stream loaded.
1509
1510 0539 B97F 1511 CTInt: Mov CAdrR1, #FCBF$B ; load char reg w/char bufr strt
1512 1512 Mov CCntR1, #CDBF$B ; load char cnt reg w/char bufr size
1513 ChTst: ; Test char buffer fill with ASCII Char Code
1514 053D FF 1515 Mov A, oprn71 ; get the ascii char
1516 053E AI 1517 Mov @CAdrR1,A ; load data memory w/Char
1518 053F C9 1519 DEC CAdrR1 ; Decrement char memory location
1520 0540 IF 1521 INC oprn71 ; Increment Ascii char number
1522 0541 0382 1523 ADD A, @FBAsEnd ; test for ascii code end
1524 0543 9666 1525 JNZ ChrTgo ; if not end jump over code restart
1526 0545 B200 1527 Mov Oprn71, #Ascii
1528 0547 ED3D 1529 ChrTgo: DJNZ CCntR1, ChTst ; dec buffer, loop if not zero[en]
1530 152A C9 1531 SEL RBO ; ELSE RETURN TO INIT ROUTINE
1532 152B 83 1533 RET
1534
1525 ; PG
1526 ; ***********************************************
1527 ; CR Stpr Mtr Power On Initialization and
1528 ; ***********************************************
1529 ; This routine drives the CR or LF stpr mtr for four phase
1530 ; shifts for initialization.
1531 1531 INITCR: ; POWER ON INIT STPR MTR
1532 054B BC04 1532 MOV CntR40, #PhCnt1 ; load phase cnt reg for INIT
1533 054D 2308 1533 MOV A, #BCRBO ; GET CR SM SELECT BITS
1534 054F 3D 1534 MOVDP P5, #A ; SELECT SM [SCRB0]
1535 0550 BDC0 1535 MOV TConRO, #IntTM2 ; Load time constant Reg
1536 0552 BB00 1536 MOV PhR30, #FStCRP ; zero SM phase reg - forward
1537 0554 FB 1537 MOV A, PhR30 ; get phase index register byte
1538 0555 E3 1538 MovP3 A, #8 ; load indexed phase shift byte
1539 0556 3C 1539 MOVDP P4, #4 ; OUTPUT BITS
1540 0557 FD 1540 STRTTR: MOV A, TConRO ; GET TIME CONSTANT
1541 0558 62 1541 MOV T, #A ;
1542 0559 35 1542 STRT T ; START TIMER
1543 055A 1B 1543 INC PhR30 ; step phase index register
1544 055B FB 1544 MOV A, PhR30 ; CHECK THE PHASE COUNT REG
1545 055C 9260 1545 JB2 2reqR2 ; JMP ON TIME OUT TO NEXT PH
1546 055E A462 1546 JMP NxtPhR ;
1547 0560 BB00 1547 ZroR2: MOV PhR30, #FStCRP ; zero SM phase reg - forward
1548 0548 9C 1548 NxtPhR: MOV A, PhR30 ; get phase index register byte
1549 0549 63 1549 MovP3 A, #8 ; load indexed phase shift byte
1550 054E 1669 1550 MOV T, #A ;
1551 0556 A464 1551 TConR0: JTF NXPHR1 ; JMP ON TIME OUT TO NEXT PH
1552 0556 8464 1552 JMP TConR0 ; LOOP UNTIL TIME OUT
1553 0548 3C 1553 MOVDP P4, #4 ; OUTPUT BITS
1554 0559 EC57 1554 NXPHR1: DJNZ CntR40, STRTTR
1555 ; store the last phase register index addresses
1556 0557 2301 1556 B821 Mov TempR00, #PC8Adr ; get Phz Storage Addr pseudo reg
1557 055D FB 1557 MOV A, PhR30 ; place last CR phase index addr in Phz Reg
1558 055E AC 1558 Mov @TempR00, A ; store CR last phase index addr
1559 055F 47B9 1559 Call DiyLnG ;
1560 0571 490B 1560 Call DaB1SM
1561 0573 83 1561 RET
1562
1563
1564 ; PG
1565 ; ***********************************************
1566 ; Time Delay Subroutines
1567 ; ***********************************************
1568
1569 ; Very Long
1570 0574 B97F 1570 D1yVLg: MOV TempR00, #7FH ; LOAD DELAY COUNT IN REG.
1571 0576 A47E 1571 Jmp DiyST ;
1572
1573 ; Long
1574 057B B980 1574 D1yLnG: MOV TempR00, #17CL ; LOAD DELAY COUNT IN REG.
1575 057A A47E 1575 Jmp DiyST ;
1576

6-759
1577 ; Not So Long - Short
1578 DlySh: MOV TmpROO,#DlyCS ;LOAD DELAY COUNT IN REG.
1579
1580 Delay: ;Start Delay
1581 DlyST: MOV A,#DlyTim ;GET MAX TIMER DELAY
1582 NxtTld MOV T.A ;LOAD TIMER
1583 55 STRT T ;START TIMER
1584
1585 DlyLop: JTF DlyTO ;LOOP
1586
1587 ; Char buffer fill during time loop:
1588 DlyST SEL RBI
1589 MOV A,ChrSR  ;get the character stat reg byte
1590 MOV JB4 SpcP ;test for normal char input
1591 MOV Call IBFSrv  ;or skip if char print test
1592 MOV Sel RBO  ;service the char buffer fill
1593 SpcP: MOV A,JMP DlyLop
1594 DlyTO: DJNZ TmpROO, NxtTld ;dec delay count & test for exit
1595 RET
1596
1597 ; Stepper Motor DeSelect Routine
1598 DESLSM: DESELECT LF/CR SM
1599 SMEROR. MOV A,#SMOFF ;GET LF/CR SM DE-SELECT BITS
1600 SMEROR. MOV PS, A ;DE-SELECT CR SM
1601 RET
1602
1603 Includes:"F1.CHRLBL.OV1"
1604 #include("F1.CHRLBL.OV1")
1605
1606 ; Character Dot Generator Look-up Table Page 1
1607 ; Character Table Page 1, contains
1608 ; 20H ----------------------- 4FH
1609 ; (sp):"#%'/()... /0123456789:;=?><ABCDEFGHIJKLMNOPQRSTUVWXYZ
1610 ; Page 1 — Character Dot Pattern Fetch
1611 ; <<< actual assembled character table code not listed >>>
1612 ; #NoList
1613 ; #List
1614 ; Listing below is for reference only. actual code is not listed
1615 ; at assembly time.
1616 ;
1617 ; asc20: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ; SPACE
1618 ; asc21: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ; !
1619 ; asc22: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ; \n
; asc23: DB 68H, 00H, 68H, 00H, 68H, 00H ;
; asc24: DB 58H, 55H, 00H, 55H, 68H, 00H ;
; asc25: DB 5CH, 6CH, 77H, 13H, 1DH, 1DH ;
; asc26: DB 19H, 26H, 26H, 59H, 2FH, 2FH ;
; asc27: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
; asc28: DB 63H, 5DH, 3EH, 7FH, 7FH, 7FH ;
; asc29: DB 7FH, 7FH, 3EH, 5DH, 63H, 63H ;
; asc30: DB 5DH, 68H, 00H, 68H, 5DH, 00H ;
; asc31: DB 77H, 77H, 41H, 77H, 77H, 77H ;
; asc32: DB 7FH, 3FH, 4FH, 7FH, 7FH, 7FH ;
; asc33: DB 19H, 26H, 26H, 59H, 2FH, 2FH ;
; asc34: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
; asc35: DB 63H, 5DH, 3EH, 7FH, 7FH, 7FH ;
; asc36: DB 7FH, 7FH, 3EH, 5DH, 63H, 63H ;
; asc37: DB 5DH, 68H, 00H, 68H, 5DH, 00H ;
; asc38: DB 77H, 77H, 41H, 77H, 77H, 77H ;
; asc39: DB 7FH, 3FH, 4FH, 7FH, 7FH, 7FH ;
; asc40: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
; asc41: DB 5DH, 68H, 00H, 68H, 5DH, 00H ;
; asc42: DB 77H, 77H, 41H, 77H, 77H, 77H ;
; asc43: DB 7FH, 3FH, 4FH, 7FH, 7FH, 7FH ;
; asc44: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
; asc45: DB 5DH, 68H, 00H, 68H, 5DH, 00H ;
; asc46: DB 77H, 77H, 41H, 77H, 77H, 77H ;
; asc47: DB 7FH, 3FH, 4FH, 7FH, 7FH, 7FH ;
; asc48: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
; asc49: DB 5DH, 68H, 00H, 68H, 5DH, 00H ;
; asc50: DB 77H, 77H, 41H, 77H, 77H, 77H ;
; asc51: DB 7FH, 3FH, 4FH, 7FH, 7FH, 7FH ;
; asc52: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
; asc53: DB 5DH, 68H, 00H, 68H, 5DH, 00H ;
; asc54: DB 77H, 77H, 41H, 77H, 77H, 77H ;
; asc55: DB 7FH, 3FH, 4FH, 7FH, 7FH, 7FH ;
; asc56: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
; asc57: DB 5DH, 68H, 00H, 68H, 5DH, 00H ;
; asc58: DB 77H, 77H, 41H, 77H, 77H, 77H ;
; asc59: DB 7FH, 3FH, 4FH, 7FH, 7FH, 7FH ;
; asc60: DB 7FH, 7FH, 7FH, 7FH, 7FH, 7FH ;
<table>
<thead>
<tr>
<th>Character Dot Pattern Fetch</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>06FO FC</strong></td>
<td></td>
</tr>
<tr>
<td><strong>06F1 A3</strong></td>
<td></td>
</tr>
<tr>
<td><strong>06F2 4380</strong></td>
<td></td>
</tr>
<tr>
<td><strong>06F4 3F</strong></td>
<td></td>
</tr>
<tr>
<td><strong>06F5 83</strong></td>
<td></td>
</tr>
<tr>
<td><strong>0700</strong></td>
<td></td>
</tr>
</tbody>
</table>

**Character Table Page 2, contains**

- 50H 7EH
- "NDPQRSTUVWXYZ\._\(\)?abcdefhijklmnopqrstuvwxyz\(\)?" "

**Page 2 -- Character Dot Pattern Fetch**

- **1769** << Actual assembled character table code not listed >>
- **1770** \*NonList
- **1818** \*List
- **1819** Listing below is for reference only, actual code is not listed at assembly time.

---

**Table Page 2, contains**

- 0DH 07H
- 0AH 06H
- 09H 05H
- 08H 04H
- 07H 03H
- 06H 02H
- 05H 01H
- 04H 00H

**Table**

- asc3A: DB 7FH, 7FH, 68H, 7FH, 7FH
- asc3B: DB 7FH, 3FH, 48H, 7FH, 7FH
- asc3C: DB 7FH, 3FH, 48H, 7FH, 7FH
- asc3D: DB 68H, 68H, 48H, 68H, 68H
- asc3E: DB 7FH, 3EH, 5DH, 68H, 77H
- asc3F: DB 79H, 7EH, 5DH, 7AH, 7DH
- asc40: DB 41H, 3EH, 52H, 3EH, 71H
- asc41: DB 03H, 68H, 68H, 68H, 03H
- asc42: DB 00H, 36H, 36H, 36H, 49H
- asc43: DB 41H, 3EH, 3EH, 3EH, 3EH
- asc44: DB 00H, 3EH, 3EH, 3EH, 3EH
- asc45: DB 00H, 3EH, 3EH, 3EH, 3EH
- asc46: DB 00H, 76H, 76H, 76H, 76H
- asc47: DB 41H, 3EH, 3EH, 3EH, 0DH
- asc48: DB 00H, 77H, 77H, 77H, 00H
- asc49: DB 7FH, 3EH, 00H, 3EH, 7FH
- asc4A: DB 5FH, 3FH, 3FH, 3FH, 40H
- asc4B: DB 00H, 77H, 68H, 5DH, 3EH
- asc4C: DB 00H, 3FH, 3FH, 3FH, 3FH
- asc4D: DB 00H, 7DH, 73H, 7DH, 00H
- asc4E: DB 00H, 04H, 06H, 06H, 06H
- asc4F: DB 55H, 04H, 06H, 06H, 06H
- asc50: DB 00H, 78H, 77H, 6FH, 00H
- asc51: DB 41H, 3EH, 3EH, 3EH, 41H

---

**END Page 1 -- Character Dot Pattern Fetch**
Character Dot Pattern Fetch

| 1832 | asc5A: | DB | 1EH, 2EH, 3AH, 3AH, 3CH |
| 1834 | asc5B: | DB | 00H, 3EH, 3EH, 7FH |
| 1835 | asc5C: | DB | 7DH, 7BH, 77H, 6FH, 5FH |
| 1836 | asc5D: | DB | 7FH, 3EH, 3EH, 00H |
| 1837 | asc5E: | DB | 6FH, 77H, 7BH, 77H, 6FH |
| 1838 | asc5F: | DB | 3FH, 3FH, 3FH, 3FH |
| 1839 | asc60: | DB | 7DH, 7BH, 77H, OFFH, OFFH |
| 1840 | asc61: | DB | 0DFH, 0AH, 0AH, 0AH, 07H |
| 1841 | asc62: | DB | 0BFH, 07H, 07H, 07H, 0CFH |
| 1842 | asc63: | DB | 0CFH, 087H, 0BEH, 0B8H, 0B8H |
| 1843 | asc64: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1844 | asc65: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1845 | asc66: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1846 | asc67: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1847 | asc68: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1848 | asc69: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1849 | asc6A: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1850 | asc6B: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1851 | asc6C: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1852 | asc6D: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1853 | asc6E: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1854 | asc6F: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1855 | asc70: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1856 | asc71: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1857 | asc72: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1858 | asc73: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1859 | asc74: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1860 | asc75: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1861 | asc76: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1862 | asc77: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1863 | asc78: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1864 | asc79: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1865 | asc7A: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1866 | asc7B: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1867 | asc7C: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1868 | asc7D: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |
| 1869 | asc7E: | DB | 07CH, 0ABH, 0ABH, 0ABH, 0ABH |

Program End

ASSEMBLY COMPLETE. NO ERRORS
APPENDIX B. SOFTWARE PRINTER ENHANCEMENTS

This section describes several software enhancements which could be implemented as additions to the software developed for this Application Note. Space is available for most of the items described. Approximately 5 bytes of Data Memory would be required to implement most of the features. Two bytes would be used for status flags, and two bytes for temporary data or count storage. It is possible to use less than five bytes, but this would require the use of some flags, or other Data Memory storage, which will significantly complicate the software coding and debug tasks.

Special Characters or Symbols

Dot matrix printing lends itself well to the creation of custom characters and symbols. There are two aspects to implementing special characters. First, a character look-up table, and second, additional software for decoding and processing the special characters or symbols. Special characters might be scientific notation, mathematical symbols, unique language characters, or block and line graphics characters.

The character look-up table could be an additional page of Program Memory dedicated to the special characters, or replace part, or all, of the existing look-up tables. If an additional look-up table is used, a third page test would be needed at the beginning of the Character Translation subroutine. There is fundamentally no difference between the processing of special characters and standard ASCII printable characters. If the characters require the same 5 x 7 dot matrix, the balance of the software would remain the same. If, however, the special characters require a different matrix, or the manipulation of the matrix, the software becomes more complex.

In general, the major software modification required to implement special characters is the size of the dot matrix printed or the dot matrix configuration used. In the case of scientific characters, it would often be necessary to shift the 5 x 7 matrix pattern within the available 9 x 9 matrix. Block or line graphics characters, on-the-other-hand, would require using the entire 9 x 9 print head matrix and printing during normally blank dot columns. This would require suspending the blank column blanking mechanism implemented in this Application Note. This would be the most complex aspect of implementing special characters. It would possibly change the number of required instructions, and thus the timing between PTS detection and print head solenoid trigger firing. This could cause the dot columns to be misaligned within a printed line and between lines.

In the case of a matrix change, two approaches are possible: dynamically changing the matrix, in line, as standard ASCII characters are being printed, or isolating the special characters to a separate processing flow where special characters are handled as a unique and complete line of characters only. A discussion of inline matrix changes for special characters is beyond the scope of this Appendix. It is sufficient to say that the changes would require the conditions setting the EOLN flag, character count, and dot column count software be modified during character processing and printing.

Lower Case Descenders

The general principle of implementing lower case descenders is to shift the 5 x 7 character dot matrix within the available 9 x 9 print head solenoid matrix. Implementing lower case descenders requires two software modifications and the creation of status flag for the purpose. First, the detection of characters needing descenders and setting a dedicated status flag during the character code to dot pattern translation subroutine. Second, the character dot column data output to the print head solenoids must be shifted for each dot column of the character. At the end of the character, the flag would be reset.

Inline Control Codes

Inline control codes are two to three character sequences, which indicate special hardware conditions or software flow control and branching. The first character indicates that the control code sequence is beginning and is typically an ASCII Escape character (ESC), 1BH. Termination of the inline code sequence would be indicated by a default number of code sequence characters. This would decrease the buffer size available for characters. Full 80 character line buffering would require loading the Character Buffer with a received character as a character is removed from it and processed.

The Inline Control Code test would be performed in two places: in the Character Buffer Fill subroutine and in the Character Processing (translation) subroutine. The test would be performed in the same manner that a Carriage Return (CR) character code test is implemented. Examples are horizontal tabs and expanded or condensed character fonts. In the case of horizontal tabs, 20H (Space Character) would have to be placed in the Character Buffer for inline processing during character processing and printing. Unless fixed position tabs are used, a minimum of a nibble of Data Memory would be required to maintain a "spaces-to-tab" count. Fixed tab positions could be set via another inline control code, by default of the printer software, or through the use of external hardware switch settings. The control code method of setting the tab positions is the most desirable, but the most complex to implement.

Different Character Formats

Figure B1 illustrates three different character fonts; standard, condensed, and enlarged or expanded characters. As the figure illustrates, condensed and
enlarged characters are variations in either the number of dots and/or the space used to print them. Thus, each character is a variation of the stepper motor and/or print head solenoid trigger timings. Figure B2 illustrates the timings required to implement the additional character printing.

In addition to the three character fonts shown, it is possible to print each in bold face by printing each dot twice per dot column position. This would require little software modification, but would require a status flag. Again, care must be used to ensure that the delay in retriggering the solenoids is precisely the same for each type of event. Without this precise timing the dot column alignment will not be accurate. The software modifications needed to implement enlarged or condensed characters is essentially the same. The carriage and print head solenoid firing software flow is the same, but the timing for each changes. For condensed characters, the step Time Constant is doubled to approximately 4.08 ms, and the solenoids are fired four times within each step time. The step rate actually becomes a multiple of the solenoid firing time, and a counter incrementing once for each solenoid firing would be needed. At the count of four, the carriage stepper motor is stepped and the counter reset. In the case of condensed characters, PTS does not play the same role as in standard or enlarged character printing. PTS is not used to indicate the optimum print head solenoid firing time. Solenoid firing is purely a time function for condensed characters. PTS would only be used for Failsafe protection.

Enlarged characters would require the solenoids be fired twice per dot column data, in two sequential dot columns, at the same rate as standard characters. The character dot column data and dot column count would not be incremented at each output but at every other output. A flag could be used for this purpose.

When printing either condensed or enlarged characters, the maximum character count would have to compensate for the increased or decreased characters per line count. When printing enlarged characters, the maximum characters per line would be 40. The Character Buffer could hold two complete lines of characters. But, condensed characters presents a quite different situation. The available character per line increases to 132, well beyond the 80 character Character Buffer size. The solution is to re-initialize the Character Buffer Size Count register count during condensed character processing. This will effectively inhibit the carriage stepper motor drive EOLN detection.

Two status flags would be required; one for standard or enlarged characters, and the second for condensed characters. A third status flag would be required to implement bold face printing. Activating one of the alternate character fonts could be either through the use of external status switches or through inline control code sequences, as detailed above. Note, that if the alternate character fonts are implemented in such a way that format changing is to occur dynamically during any single line being printed, the same control code problems described above also apply. In addition, the effect on the timing and dot column alignment must also be investigated.

**Variable Line Spacing**

Variable line spacing is another feature which could be implemented either through the use of external status switches or inline control codes. The line spacing is a function of the number of steps the stepper motor rotates for a given line. Figure 15, Paper Feed Stepper Motor Predetermined Time Constants, in the Background section above, lists the Time Constants required for three different line spacings; 6, 8, and 10 lines per inch. At the beginning of the Paper Feed Stepper Motor Drive subroutine, the default line count is loaded. The software required is a conditional load for the line spacing, indicated by a status flag set in the External Status Switch Check subroutine or the Character Buffer Fill subroutine. Implementing the three different line spacings would require two additional status flags.
APPENDIX C.
PRINTER MECHANISM
DRIVE CIRCUIT

PRINT PULSE 1
500 ± 20 μs

PRINT PULSE 9

TRIGGER PULSE
200 μs OR LESS

RESET PULSE

Recommended Solenoid Drive Circuit

<table>
<thead>
<tr>
<th>PARTS NO.</th>
<th>TYPE</th>
<th>MAKER</th>
</tr>
</thead>
<tbody>
<tr>
<td>IC1~IC10</td>
<td>SN7406</td>
<td>TI</td>
</tr>
<tr>
<td>IC11</td>
<td>μA555</td>
<td>Fairchild</td>
</tr>
<tr>
<td>D1~D9</td>
<td>DIODE</td>
<td>S5277B</td>
</tr>
<tr>
<td>Q1~Q9</td>
<td>TRANSISTOR</td>
<td>2SD986</td>
</tr>
<tr>
<td>Q10</td>
<td>TRANSISTOR</td>
<td>2SA1015</td>
</tr>
<tr>
<td>Q11</td>
<td>TRANSISTOR</td>
<td>2SD633</td>
</tr>
<tr>
<td>R1~R9</td>
<td>RESISTOR</td>
<td>1.2kΩ ¼</td>
</tr>
<tr>
<td>R10</td>
<td>RESISTOR</td>
<td>22Ω ¼</td>
</tr>
<tr>
<td>R11</td>
<td>RESISTOR</td>
<td>580Ω 2</td>
</tr>
<tr>
<td>R12</td>
<td>RESISTOR</td>
<td>15kΩ ¼</td>
</tr>
<tr>
<td>R13</td>
<td>RESISTOR</td>
<td>1.2kΩ ¼</td>
</tr>
<tr>
<td>VR1</td>
<td>VARIABLE RESISTOR</td>
<td>20kΩ ¼</td>
</tr>
<tr>
<td>C1</td>
<td>CAPACITOR</td>
<td>1μF 100V</td>
</tr>
<tr>
<td>C2</td>
<td>CAPACITOR</td>
<td>0.01μF</td>
</tr>
<tr>
<td>C3</td>
<td>CAPACITOR</td>
<td>0.001μF</td>
</tr>
<tr>
<td>C4</td>
<td>CAPACITOR</td>
<td>10μF 16V</td>
</tr>
<tr>
<td>C5</td>
<td>CAPACITOR</td>
<td>0.1μF fil=</td>
</tr>
<tr>
<td>ZD1</td>
<td>ZENOR DIODE</td>
<td>HZ24</td>
</tr>
<tr>
<td>ZD2</td>
<td>ZENOR DIODE</td>
<td>HZ5C1</td>
</tr>
</tbody>
</table>

6-765
Recommended Carriage Motor Drive Circuit

HOLD SIGNAL  DRIVE SIGNAL

5V±5%

R1  Q1
R2  Q2
R3  Q3
R4  Q4
R5  Q5
R6  Q6
R7  Q7
R8

24V±10%
IN CASE OF Tc=4.18ms
(CONDENSED CHARACTER PRINTING), V=14±20%

R1  Resistor  1kΩ±10% 1A
R2-R5  Resistor  220Ω±10% 1A
R6  Resistor  10kΩ±10% 1A
R7  Resistor  470Ω±10% 3
R8  Resistor  130Ω±10% 7
R9  Resistor  330Ω±10% 3
Q1  Transistor  2SC1815  Toshiba 1
Q2-Q5  Transistor  2SD526-Y  Toshiba 4
Q6  Transistor  2SB669  Matsushita 1
D1-D4  Diode  1S954  NEC 4

PARTS NO.  TYPE  MAKER  QTY
R1  Resistor  1kΩ±10% 1A  1
R2-R5  Resistor  220Ω±10% 1A  4
R6  Resistor  10kΩ±10% 1A  1
R7  Resistor  470Ω±10% 3  1
R8  Resistor  130Ω±10% 7  1
R9  Resistor  330Ω±10% 3  1
Q1  Transistor  2SC1815  Toshiba 1
Q2-Q5  Transistor  2SD526-Y  Toshiba 4
Q6  Transistor  2SB669  Matsushita 1
D1-D4  Diode  1S954  NEC 4
Recommended Paper Feed Motor Drive Circuit

![Diagram of the recommended paper feed motor drive circuit]

<table>
<thead>
<tr>
<th>PARTS NO.</th>
<th>TYPE</th>
<th>MAKER</th>
<th>QTY</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>Resistor</td>
<td>1kΩ±10% 1/4</td>
<td>1</td>
</tr>
<tr>
<td>R2-R5</td>
<td>Resistor</td>
<td>220Ω±10% 1/4</td>
<td>4</td>
</tr>
<tr>
<td>R6</td>
<td>Resistor</td>
<td>10kΩ±10% 1/4</td>
<td>1</td>
</tr>
<tr>
<td>R7</td>
<td>Resistor</td>
<td>470Ω±10% 3</td>
<td>1</td>
</tr>
<tr>
<td>R8</td>
<td>Resistor</td>
<td>130Ω±10% 7</td>
<td>1</td>
</tr>
<tr>
<td>R9</td>
<td>Resistor</td>
<td>330Ω±10% 3</td>
<td>1</td>
</tr>
<tr>
<td>Q1</td>
<td>Transistor</td>
<td>2SC1815</td>
<td>Toshiba</td>
</tr>
<tr>
<td>Q2~Q5</td>
<td>Transistor</td>
<td>2SD526—Y</td>
<td>Toshiba</td>
</tr>
<tr>
<td>Q6</td>
<td>Transistor</td>
<td>2SB669</td>
<td>Matsushita</td>
</tr>
<tr>
<td>D1~D4</td>
<td>Diode</td>
<td>1S954</td>
<td>NEC</td>
</tr>
</tbody>
</table>
An 8741A/8041A Digital Cassette Controller
APPLICATIONS

INTRODUCTION

The microcomputer system designer requiring a low-cost, non-volatile storage medium has a difficult choice. His options have been either relatively expensive, as with floppy discs and bubble memories, or non-transportable, like battery backed-up RAMs. The full-sized digital cassette option was open but many times it too was too expensive for the application. Filling this void of low-cost storage is the recently developed digital mini-cassette. These mini-cassettes are similar to, but not compatible with, dictation cassettes. The mini-cassette transports are inexpensive (well under $100 in quantity), small (less than 25 cu. in.), low-power (one watt), and their storage capacity is a respectable 200K bytes of unformatted data on a 100-foot tape. These characteristics make the mini-cassette perfect for applications ranging from remote datalogging to program storage for hobbyist systems.

The only problem associated with mini-cassette drives is controlling them. While these drives are relatively easy to interface to a microcomputer system, via a parallel I/O port, they can quickly overburden a CPU if other concurrent or critical real-time I/O is required. The cleanest and probably the least expensive solution in terms of development cost is to use a dedicated single-chip controller. However, a quick search through the literature turns up no controllers compatible with these new transports. What to do? Enter the UPI-41A family of Universal Peripheral Interfaces.

The UPI-41A family is a group of two user-programmable slave microcomputers plus a companion I/O expander. The 8741A is the “flag-chip” of the line. It is a complete microcomputer with 1024 bytes of EPROM program memory, 64 bytes of RAM data memory, 16 individually programmable I/O lines, an 8-bit event counter and timer, and a complete slave peripheral interface with two interrupts and Direct Memory Access (DMA) control. The 8041A is the masked ROM, pin compatible version of the 8741A. Figure 2 shows a block diagram common to both parts. The 8243 I/O port expander completes the family. Each 8243 provides 16 programmable I/O lines.

Using the UPI concept, the designer can develop a custom peripheral control processor for his particular I/O problem. The designer simply develops his peripheral control algorithm using the UPI-41A assembly language and programs the EPROM of

Figure 1. Comparison of Mini-Cassette and Floppy Disk Transports and Media.
the 8741A. Voila! He has a single-chip dedicated controller. Testing may be accomplished using either an ICE-41A or the Single-step mode of the 8741A. UPI-41A peripheral interfaces are being used to control printers, keyboards, displays, custom serial interfaces, and data encryption units. Of course, the UPI family is perfect for developing a dedicated controller for digital mini-cassette transports. To illustrate this application for the UPI family let’s consider the job of controlling the Braemar CM-600 Mini-Dek®.

THE CM-600 MINI-DEK®
The Braemar CM-600 is representative of digital mini-cassette transports. It is a single-head, single-motor transport which operates entirely from a single 5-volt power supply. Its power requirements, including the motor, are 200ma for read or write and 700ma for rewind. Tapes speeds are 3 inches per second (IPS) during read or write, 5 IPS fast forward, and 15 IPS rewind. With these speeds and a maximum recording density of 800 bits per inch (BPI), the maximum data rate is 2400 bits per second (BAUD). The data capacity using both sides of a 100-foot tape is 200K bytes. On top of this, the transport occupies only 22.5 cubic inches (3”x3”x2.5”).

All I/O for the CM-600 is TTL-compatible and can be divided into three groups: motor control, data control, and cassette status. The motor group controls are GO/STOP, FAST/SLOW, and FORWARD/REVERSE. The data controls are READ/ WRITE, DATA IN, and DATA OUT. The remaining group of outputs give the transport’s status: CLEAR LEADER, CASSETTE PRESENCE, FILE PROTECT, and SIDE SENSOR. These signals, shown schematically in figure 3 and table 1, give the pin definition of the CM-600 16-pin I/O connector.

RECORDING FORMAT
The CM-600 does not provide either encoding or decoding of the recorded data; that task is left for the peripheral interface. A multitude of encoding techniques from which the user may choose are available. In this single-chip dedicated controller application, a “self-clocking” phase encoding scheme similar to that used in floppy discs was chosen. This scheme specifies that a logic “0” is a bit cell with no transition; a cell with a transition is a logic “1.”
Table 1. CM-600* I/O Pin Definition

<table>
<thead>
<tr>
<th>Pin</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I</td>
<td>Index pin—not used</td>
</tr>
<tr>
<td>2</td>
<td>O</td>
<td>Signal ground</td>
</tr>
<tr>
<td>3</td>
<td>O</td>
<td>Cassette side (0—side B, 1—side A)</td>
</tr>
<tr>
<td>4</td>
<td>I</td>
<td>Data input (0—space, 1—mark)</td>
</tr>
<tr>
<td>5</td>
<td>O</td>
<td>Cassette presence (0—cassette, 1—no cassette)</td>
</tr>
<tr>
<td>6</td>
<td>I</td>
<td>Read/Write (0—read, 1—write)</td>
</tr>
<tr>
<td>7</td>
<td>O</td>
<td>File protect (0—tab present, 1—tab removed)</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>+5V motor power</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td>Power ground</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>Chassis ground</td>
</tr>
<tr>
<td>11</td>
<td>I</td>
<td>Direction (0—forward, 1—rewind)</td>
</tr>
<tr>
<td>12</td>
<td>I</td>
<td>Speed (0—fast, 1—slow)</td>
</tr>
<tr>
<td>13</td>
<td>O</td>
<td>Data output (0—space, 1—mark)</td>
</tr>
<tr>
<td>14</td>
<td>O</td>
<td>Clear leader (0—clear leader, 1—off leader)</td>
</tr>
<tr>
<td>15</td>
<td>I</td>
<td>Motion (0—go, 1—stop)</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td>+5V logic power</td>
</tr>
</tbody>
</table>

Figure 3. Braemar CM-600* Block Diagram

Figure 4 illustrates the encoding of the character 3AH assuming the previous data ended with the data line high. (The least significant bit is sent first.) Notice that there is always a “clocking” transition at the beginning of each cell. Decoding is simply a matter of triggering on this “clocking” transition, waiting 3/4 of a bit cell time, and determining whether a mid-cell transition has occurred. Cells with no mid-cell transitions are data 0’s; cells with transitions are data 1’s. This encoding technique has all the benefits of Manchester encoding with the added advantage that the encoded data may be “decoded by eyeball”: long cells are always 0’s, short cells are always 1’s.

Besides the encoding scheme, the data format is also up to the user. This controller uses a variable byte length, checksum protected block format. Every block starts and ends with a SYNC character (AAH), and the character immediately preceding the last SYNC is the checksum. The checksum is capable of catching 2 bit errors. The number of data characters within a block is limited to 64K bytes. Blocks are separated by an Inter-Record Gap (IRG). The IRG is of such a length that the transport can stop and start within an IRG, as illustrated in the data block timing, figure 5. Braemar specifies a maximum start or stop time of 150ms for the transport, thus the controller uses 450ms for the IRG. This gives plenty of margin for controlling the transport and also for detecting IRGs while skipping blocks.

THE UPI-41A™ CONTROLLER

The goal of the UPI software design for this application was to make the UPI-41A microcomputer into an intelligent cassette control processor. The host processor (8086, 8088, 8085A, etc.) simply issues a high-level command such as READ-a-block or WRITE-a-block. The 8741A accepts the command, performs the requested operation, and returns to the host system a result code telling the outcome of the operation, eg. Good-Completion, Sync Error, etc. Table 2 shows the command and result code repertoire. The 8741A completely manages all the data transfers for reading and writing.

As an example, consider the WRITE-a-block command. When this command is issued, the UPI-41A expects a 16-bit number from the host telling how many data bytes to write (up to 64K bytes per block). Once this number is supplied in the form of two bytes, the host is free to perform other tasks; a bit in the UPI’s STATUS register or an interrupt output will notify the host when a data transfer is required. The 8741A then checks the transport’s status to be sure that a cassette is present and not file protected. If either is false, a result code is
Table 2. Controller Command/Result Code Set

<table>
<thead>
<tr>
<th>Command</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read (01H)</td>
<td>Good-Completion (00H)</td>
</tr>
<tr>
<td></td>
<td>Buffer Overrun Error (41H)</td>
</tr>
<tr>
<td></td>
<td>Bad Synch1 Error (42H)</td>
</tr>
<tr>
<td></td>
<td>Bad Synch2 Error (43H)</td>
</tr>
<tr>
<td></td>
<td>Checksum Error (44H)</td>
</tr>
<tr>
<td></td>
<td>Command Error (45H)</td>
</tr>
<tr>
<td></td>
<td>End of Tape Error (46H)</td>
</tr>
<tr>
<td>Rewind (04H)</td>
<td>Good-Completion (00H)</td>
</tr>
<tr>
<td>Skip (03H)</td>
<td>Good-Completion (00H)</td>
</tr>
<tr>
<td></td>
<td>End of Tape Error (47H)</td>
</tr>
<tr>
<td></td>
<td>Beginning of Tape Error (48H)</td>
</tr>
<tr>
<td>Write (02H)</td>
<td>Good-Completion (00H)</td>
</tr>
<tr>
<td></td>
<td>Buffer Underrun Error (81H)</td>
</tr>
<tr>
<td></td>
<td>Command Error (82H)</td>
</tr>
<tr>
<td></td>
<td>End of Tape Error (83H)</td>
</tr>
</tbody>
</table>

If nothing unusual happened, such as finding clear leader while writing, it returns a Good-Completion result code to the host. If clear leader was encountered, the transport is stopped immediately and an End-of-Tape result code is returned to the host. Another possible error would be if the host is late in supplying data. If this occurs, the controller writes an IRG, stops the drive, and returns the appropriate Data-Underrun result code.

The READ-a-block command also provides error checking. Once this command is issued by the host, the controller checks for cassette presence. If present, it starts the transport. The data output from the transport is then examined and decoded continuously. If the first character is not a SYNC, that's an error and the controller returns a Bad-First-SYNC result code (42H) after advancing to the next IRG. If the SYNC is good, the succeeding characters are read into an on-chip 30 character circular buffer. This continues until an IRG is encountered. When this occurs, the transport is stopped. The controller then tests that the last character. If it is a SYNC, the controller then compares the accumulated internal checksum to the block's checksum, the second to the last character of the block. If they match, a Good-Completion result code (00H) is returned to the host. If either test is bad, the appropriate error result code is returned. The READ command also checks for the End-of-Tape (EOT) clear leader and returns the appropriate error result code if it is found before the read operation is complete.

The 30 character circular buffer allows the host up to 30 character times of response time before the host must collect the data. All data transfers take place thru the UPI-41A Data Bus Buffer Output register (DBBOUT). The controller continually monitors the status of this register and moves characters from the circular buffer to the register whenever it is empty.

The SKIP-n-blocks command allows the host to skip the transport forward or backward up to 127 blocks. Once the command is issued, the controller expects one data byte specifying the number of
blocks to skip. The most significant bit of this byte selects the direction of the skip (0=forward, 1=reverse). SKIP is a dual-speed operation in the forward direction. If the number of blocks to skip is greater than 8, the controller uses fast-forward (5 IPS) until it is within 8 blocks of the desired location. Once within 8 blocks, the controller switches to the normal read speed (3 IPS) to allow accurate placement of the tape. The reverse skip uses only the rewind speed (15 IPS). Like the READ and WRITE commands, SKIP also checks for EOT and beginning-of-tape (BOT) depending upon the tape’s direction. An error result code is returned if either is encountered before the number of blocks skipped is complete.

The REWIND command simply rewinds the tape to the BOT clear leader. The ABORT command allows the termination of any operation in progress, except a REWIND. All commands, including ABORT, always leave the tape positioned on an IRG.

THE HARDWARE INTERFACE

There’s hardly any hardware design effort required for the controller and transport interface in figure 6. Since the CM-600 is TTL compatible, it connects directly to the I/O ports of the UPI controller. If the two are separated (i.e. on different PC cards), it is recommended that TTL buffers be provided.) The only external circuitry needed is an LED driver for the DRIVE ACTIVE status indicator.

The 8741A-to-host interface is equally straightforward. It has a standard asynchronous peripheral interface: 8 data lines (D0–D7), read (RD), write (WR), register select (AO), and chip select (CS). Thus it connects directly to an 8086, 8088, 8085A, 8080, or 8048 bus structure. Two interrupt outputs are provided for data transfer requests if the particular system is interrupt-driven. DMA transfer capability is also available. The clock input can be driven from a crystal directly or with the system clock (6MHz max). The UPI-41A clock may be asynchronous with respect to other clocks within the system.

This application was developed on an Intel iSBC 80/30 single board computer. The iSBC 80/30 is controlled by an 8085A microprocessor, contains 16K bytes of dual-ported dynamic RAM and up to 8K bytes of either EPROM or ROM. Its I/O complement consists of an 8255A Programmable Parallel Interface, an 8251A Programmable Communica-
APPLICATIONS

The Status register contains flags which give the host the status of various operations within the controller. Its format is given in figure 8. The Input Buffer Full (IBF) and Output Buffer Full (OBF) flags show the Status of the DBBIN and DBBOUT registers respectively. IBF indicates when the DBBIN register contains data written by the host. The host may write to DBBIN only when IBF is 0. Likewise, the host may read DBBOUT only when OBF is set to a 1. These bits are handled automatically by the UPI-41A internal hardware. FLAG 0 (F₀) and FLAG 1 (F₁) are general purpose flags used internally by the controller which have no meaning externally.

The remaining four bits are user-definable. For this application they are DRIVE ACTIVE, FILE PROTECT, CASSETTE PRESENCE, and BUSY flags. The FILE PROTECT and CASSETTE PRESENCE flags reflect the state of the corresponding I/O lines from the transport. DRIVE ACTIVE is set whenever the transport motor is on and the controller is performing an operation. The BUSY flag indicates whether the contents of the DBBOUT register is data or a result code. The BUSY flag is set whenever a command is issued by the host and accepted by the controller. As long as BUSY is set, any character found in DBBOUT is a result code. Thus whenever the host finds OBF set, it should test the BUSY flag to determine whether the character is data or a result code.

Notice the OBF and IBF are available as interrupt outputs to the host processor, figure 6. These outputs are self-clearing, that is, OBF is set automatically upon the controller loading DBBOUT and cleared automatically by the host reading DBBOUT. Likewise IBF is cleared to a 0 by the host writing into DBBIN; set to a 1 when the controller reads DBBIN into the accumulator.

The flow charts of figure 9 show the flow of sample host software assuming a polling software interface between the host and the controller. The WRITE command requires two additional count bytes which form the 16-bit byte count. These extra bytes are "handshaked" into the controller using the IBF flag in the STATUS register. Once these bytes are written, the host writes data in response to IBF being cleared. This continues until the host finds OBF set indicating that the operation is complete and reads the result code from DBBOUT. No testing of BUSY is needed since only the result code appears in the DBBOUT register.

The READ command does require that BUSY be tested. Once the READ command is written into the
controller, the host must test BUSY whenever OBF is set to determine whether the contents of DBBOUT is data from the tape or the result code.

THE CONTROLLER SOFTWARE

The UPI-41A software to control the cassette can be divided up into various commands such as WRITE, READ and ABORT. In a previous version of this application note (May 1980), software was described that implemented these commands. This code however did not adequately compensate for speed variations of the motor during record and playback nor for data distortion caused by the magnetic media. Since then, new code has been written to include these effects. This revised software is now available through the INTEL User's Library, INSITE. For more information on this software or INSITE, contact your local INTEL Sales Office.
The Intel® 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48™, MCS-80™, MCS-85™, MCS-86™, and other 8-bit systems.

The UPI-41A™ has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs. The 8641A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041A order. The substitution of 8641A's for 8041A's allows for very fast turnaround for initial code verification and evaluation results.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.

Because it’s a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interlacing peripheral devices to microprocessor systems.

PIN CONFIGURATION

BLOCK DIAGRAM
### Table 1. Pin Description

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0–D7 (BUS)</td>
<td>Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A to an 8-bit master system data bus.</td>
</tr>
<tr>
<td>P10–P17</td>
<td>8-bit, PORT 1 quasi-bidirectional I/O lines.</td>
</tr>
<tr>
<td>P20–P27</td>
<td>8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P20–P23) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4–7 access. The upper 4 bits (P24–P27) can be programmed to provide Interrupt Request and DMA Handshake capability. Software control can configure P24 as OBF (Output Buffer Full), P25 as IBF (Input Buffer Full), P26 as DRQ (DMA Request), and P27 as DACK (DMA ACKnowledge).</td>
</tr>
<tr>
<td>WR</td>
<td>I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.</td>
</tr>
<tr>
<td>RD</td>
<td>I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.</td>
</tr>
<tr>
<td>CS</td>
<td>Chip select input used to select one UPI-41A out of several connected to a common data bus.</td>
</tr>
<tr>
<td>A0</td>
<td>Address input used by the master processor to indicate whether byte transfer is data or command. During a write operation flag F1 is set to the status of the A0 input.</td>
</tr>
<tr>
<td>TEST 0, TEST 1</td>
<td>Input pins which can be directly tested using conditional branch instructions. T1 also functions as the event timer input (under software control). T0 is used during PROM programming and verification in the 8741A.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XTAL1, XTAL2</td>
<td>Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.</td>
</tr>
<tr>
<td>SYNC</td>
<td>Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.</td>
</tr>
<tr>
<td>EA</td>
<td>External access input which allows emulation, testing and PROM/ROM verification.</td>
</tr>
<tr>
<td>PROG</td>
<td>Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243.</td>
</tr>
<tr>
<td>RESET</td>
<td>Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during PROM programming and verification. RESET should be held low for a minimum of 8 instruction cycles after power-up.</td>
</tr>
<tr>
<td>SS</td>
<td>Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.</td>
</tr>
<tr>
<td>VCC</td>
<td>+5V main power supply pin.</td>
</tr>
<tr>
<td>VDD</td>
<td>+5V during normal operation. +25V during programming operation. Low power standby pin in ROM version.</td>
</tr>
<tr>
<td>VSS</td>
<td>Circuit ground potential.</td>
</tr>
</tbody>
</table>
PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>XTAL 1</td>
<td>Clock Input (1 to 6MHz)</td>
</tr>
<tr>
<td>Reset</td>
<td>Initialization and Address Latching</td>
</tr>
<tr>
<td>Test 0</td>
<td>Selection of Program or Verify Mode</td>
</tr>
<tr>
<td>EA</td>
<td>Activation of Program/Verify Modes</td>
</tr>
<tr>
<td>BUS</td>
<td>Address and Data Input</td>
</tr>
<tr>
<td>P20-1</td>
<td>Address Input</td>
</tr>
<tr>
<td>VDD</td>
<td>Programming Power Supply</td>
</tr>
<tr>
<td>PROG</td>
<td>Program Pulse Input</td>
</tr>
</tbody>
</table>

WARNING:

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. A0 = 0V, CS = 5V, EA = 5V, RESET = 0V, TEST0 = 5V, VDD = 5V, clock applied or internal oscillator operating, BUS and PROG floating.
2. Insert 8741A in programming socket
3. TEST 0 = 0V (select program mode)
4. EA = 23V (activate program mode)
5. Address applied to BUS and P20-1

8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 W-s/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 µW/cm² power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.
UPI-41A™ FEATURES AND ENHANCEMENTS

1. Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.

2. 8 Bits of Status

<table>
<thead>
<tr>
<th></th>
<th>ST7</th>
<th>ST6</th>
<th>ST5</th>
<th>ST4</th>
<th>F1</th>
<th>F0</th>
<th>IBF</th>
<th>OBF</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
<td>D5</td>
<td>D4</td>
<td>D3</td>
<td>D2</td>
<td>D1</td>
<td>D0</td>
<td></td>
</tr>
</tbody>
</table>

ST4-ST7 are user definable status bits. These bits are defined by the “MOV STS, A” single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.

MOV STS, A Op Code: 90H

3. RD and WR are edge triggered. IBF, OBF, F1 and INT change internally after the trailing edge of RD or WR.

4. P24 and P25 are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the “EN FLAGS” instruction has been executed, P25 becomes the IBF (Input Buffer Full) pin. A “1” written to P25 enables the IBF pin (the pin outputs the inverse of the IBF Status Bit). A “0” written to P25 disables the IBF pin (the pin remains low). This pin can be used to indicate that the UPI-41A is ready for data.

5. P25 and P27 are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the “EN DMA” instruction has been executed, P26 becomes the DRQ (DMA ReQuest) pin. A “1” written to P26 causes a DMA request (DRQ is activated). DRQ is deactivated by DACK, RD, DACK, WR, or execution of the “EN DMA” instruction.

If “EN DMA” has been executed, P27 becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.
APPLICATIONS

Figure 1. 8085A-8041A Interface

Figure 2. 8048-8041A Interface

Figure 3. 8041A-8243 Keyboard Scanner

Figure 4. 8041A Matrix Printer Interface
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ............ 0°C to 70°C
Storage Temperature ..................... -65°C to +150°C
Voltage on Any Pin With Respect to Ground ..................... 0.5V to +7V
Power Dissipation .................................. 1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

\[ TA=0°C \text{ to } 70°C, \ V_{SS}=0V, \ V_{CC}=V_{DD}=+5V \pm 10\% \]^* 

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IL} )</td>
<td>Input Low Voltage (Except XTAL1, XTAL2, RESET)</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IL1} )</td>
<td>Input Low Voltage (XTAL1, XTAL2, RESET)</td>
<td>-0.5</td>
<td>0.6</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH} )</td>
<td>Input High Voltage (Except XTAL1, XTAL2, RESET)</td>
<td>2.2</td>
<td>( V_{CC} )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH1} )</td>
<td>Input High Voltage (XTAL1, XTAL2, RESET)</td>
<td>3.8</td>
<td>( V_{CC} )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Output Low Voltage (D0–D7)</td>
<td>0.45</td>
<td>V</td>
<td>( I_{OL} = 2.0 \text{ mA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{OL1} )</td>
<td>Output Low Voltage (P10P17, P20P27, Sync)</td>
<td>0.45</td>
<td>V</td>
<td>( I_{OL} = 1.6 \text{ mA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{OL2} )</td>
<td>Output Low Voltage (Prog)</td>
<td>0.45</td>
<td>V</td>
<td>( I_{OL} = 1.0 \text{ mA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>Output High Voltage (D0–D7)</td>
<td>2.4</td>
<td>V</td>
<td>( I_{OH} = -400 \mu\text{A} )</td>
<td></td>
</tr>
<tr>
<td>( V_{OH1} )</td>
<td>Output High Voltage (All Other Outputs)</td>
<td>2.4</td>
<td>V</td>
<td>( I_{OH} = -50 \mu\text{A} )</td>
<td></td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Input Leakage Current (( T_0, T_1, RD, WR, CS, Ao, EA )) ( \leq 10 \mu\text{A} )</td>
<td></td>
<td>( V_{SS} \leq V_{IN} \leq V_{CC} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{OZ} )</td>
<td>Output Leakage Current (( D0–D7, \text{ High Z State} )) ( \leq 10 \mu\text{A} )</td>
<td></td>
<td>( V_{SS}+0.45 \leq V_{IN} \leq V_{CC} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{LI} )</td>
<td>Low Input Load Current (( P10P17, P20P27 ))</td>
<td>0.5</td>
<td>mA</td>
<td>( V_{IL} = 0.8V )</td>
<td></td>
</tr>
<tr>
<td>( I_{LH} )</td>
<td>Low Input Load Current (RESET, SS)</td>
<td>0.2</td>
<td>mA</td>
<td>( V_{IL} = 0.8V )</td>
<td></td>
</tr>
<tr>
<td>( I_{DD} )</td>
<td>V\text{DD} Supply Current</td>
<td>15</td>
<td>mA</td>
<td>Typical = 5 mA</td>
<td></td>
</tr>
<tr>
<td>( I_{CC} + I_{DD} )</td>
<td>Total Supply Current</td>
<td>125</td>
<td>mA</td>
<td>Typical = 60 mA</td>
<td></td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS

\[ TA=0°C \text{ to } 70°C, \ V_{SS}=0V, \ V_{CC}=V_{DD}=+5V \pm 10\% \]^* 

**DBB READ**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AR} )</td>
<td>CS, Ao Setup to RD( \bar{I} )</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{RA} )</td>
<td>CS, Ao Hold After RD( \bar{I} )</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{RR} )</td>
<td>RD Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{AD} )</td>
<td>CS, Ao to Data Out Delay</td>
<td>225</td>
<td>ns</td>
<td>( C_L = 150 \text{ pF} )</td>
<td></td>
</tr>
<tr>
<td>( t_{RD} )</td>
<td>RD( \bar{I} ) to Data Out Delay</td>
<td>225</td>
<td>ns</td>
<td>( C_L = 150 \text{ pF} )</td>
<td></td>
</tr>
<tr>
<td>( t_{DF} )</td>
<td>RD( \bar{I} ) to Data Float Delay</td>
<td>100</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{CY} )</td>
<td>Cycle Time (Except 8741A-8)</td>
<td>2.5</td>
<td>15</td>
<td>( \mu\text{s} )</td>
<td>6.0 MHz XTAL</td>
</tr>
<tr>
<td>( t_{CY} )</td>
<td>Cycle Time (8741A-8)</td>
<td>4.17</td>
<td>15</td>
<td>( \mu\text{s} )</td>
<td>3.6 MHz XTAL</td>
</tr>
</tbody>
</table>

**DBB WRITE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AW} )</td>
<td>CS, Ao Setup to WR( \bar{I} )</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{WA} )</td>
<td>CS, Ao Hold After WR( \bar{I} )</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{WW} )</td>
<td>WR Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{DW} )</td>
<td>Data Setup to WR( \bar{I} )</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{WD} )</td>
<td>Data Hold After WR( \bar{I} )</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### A.C. TIMING SPECIFICATION FOR PROGRAMMING

$T_A = 0^\circ C$ to $70^\circ C$, $V_{CC} = +5V \pm 10\%$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAW</td>
<td>Address Setup Time to RESET I</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWA</td>
<td>Address Hold Time After RESET I</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDW</td>
<td>Data in Setup Time to PROG I</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWD</td>
<td>Data in Hold Time After PROG I</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tPH</td>
<td>RESET Hold Time to Verify</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tVDDW</td>
<td>V_DD Setup Time to PROG I</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tVDDH</td>
<td>V_DD Hold Time After PROG I</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tpW</td>
<td>Program Pulse Width</td>
<td>50</td>
<td>60</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>tTW</td>
<td>Test 0 Setup Time for Program Mode</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWT</td>
<td>Test 0 Hold Time After Program Mode</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDO</td>
<td>Test 0 to Data Out Delay</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWW</td>
<td>RESET Pulse Width to Latch Address</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tr, t</td>
<td>V_DD and PROG Rise and Fall Times</td>
<td>0.5</td>
<td>2.0</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>tCY</td>
<td>CPU Operation Cycle Time</td>
<td>5.0</td>
<td></td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>tRE</td>
<td>RESET Setup Time Before EA 1.</td>
<td>4icy</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note:** If TEST 0 is high, tDO can be triggered by RESET 1.

### D.C. SPECIFICATION FOR PROGRAMMING

$T_A = 25^\circ C \pm 5^\circ C$, $V_{CC} = 5V \pm 5\%$, $V_{DD} = 25V \pm 1V$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOOH</td>
<td>V_DD Program Voltage High Level</td>
<td>24.0</td>
<td>26.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VDDL</td>
<td>V_DD Voltage Low Level</td>
<td>4.75</td>
<td>5.25</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VPH</td>
<td>PROG Program Voltage High Level</td>
<td>21.5</td>
<td>24.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VPL</td>
<td>PROG Voltage Low Level</td>
<td>0.2</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VEAH</td>
<td>EA Program or Verify Voltage High Level</td>
<td>21.5</td>
<td>24.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VEAL</td>
<td>EA Voltage Low Level</td>
<td>5.25</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td>V_DD High Voltage Supply Current</td>
<td>30.0</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IPROG</td>
<td>PROG High Voltage Supply Current</td>
<td>16.0</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>IEA</td>
<td>EA High Voltage Supply Current</td>
<td>1.0</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

### A.C. CHARACTERISTICS—PORT 2

$T_A = 0^\circ C$ to $70^\circ C$, $V_{CC} = +5V \pm 10\%$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCP</td>
<td>Port Control Setup Before Falling Edge of PROG</td>
<td>110</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPC</td>
<td>Port Control Hold After Falling Edge of PROG</td>
<td>100</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPR</td>
<td>PROG to Time P2 Input Must Be Valid</td>
<td>810</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPF</td>
<td>Input Data Hold Time</td>
<td>0</td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tDP</td>
<td>Output Data Setup Time</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPD</td>
<td>Output Data Hold Time</td>
<td>65</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPP</td>
<td>PROG Pulse Width</td>
<td>1200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
A.C. CHARACTERISTICS—DMA

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tACC</td>
<td>DACK to WR or RD</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tCAC</td>
<td>RD or WR to DACK</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tACD</td>
<td>DACK to Data Valid</td>
<td>225</td>
<td></td>
<td>ns</td>
<td>C_L = 150 pF</td>
</tr>
<tr>
<td>tCRQ</td>
<td>RD or WR to DRQ Cleared</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

CRYSTAL OSCILLATOR MODE

CRYSTAL SERIES RESISTANCE SHOULD BE
<75Ω AT 8 MHz; <180Ω AT 3.6 MHz.

LC OSCILLATOR MODE

EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

TYPICAL 8041/8741A CURRENT

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

C_L = 150 pF
WAVEFORMS

READ OPERATION—DATA BUS BUFFER REGISTER.

WRITE OPERATION—DATA BUS BUFFER REGISTER.

PORT 2 TIMING
The 8741A EPROM can be programmed by either of two Intel products:

1. PROMPT-48 Microcomputer Design Aid, or
INPUT AND OUTPUT WAVEFORMS FOR A.C. TESTS

\[ C_L = 150 \text{ pF} \]

Table 2. UPI™ Instruction Set

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Accumulator</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD A,Rr</td>
<td>Add register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A,@Rr</td>
<td>Add data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A,#data</td>
<td>Add immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ADDC A,Rr</td>
<td>Add register to A with carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC A,@Rr</td>
<td>Add data memory to A with carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC A</td>
<td>Add imm. to A with carry</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ANL A,Rr</td>
<td>AND register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ANL A,@Rr</td>
<td>AND data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ANL A,#data</td>
<td>AND immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL A,Rr</td>
<td>OR register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A,@Rr</td>
<td>OR data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A,#data</td>
<td>OR immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>XRL A,Rr</td>
<td>Exclusive OR register to A</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>XRL A,@Rr</td>
<td>Exclusive OR data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XRL A,#data</td>
<td>Exclusive OR immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>INC A</td>
<td>Increment A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC A</td>
<td>Decrement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR A</td>
<td>Clear A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL A</td>
<td>Complement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DA A</td>
<td>Decimal Adjust A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SWAP A</td>
<td>Swap nibbles of A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RL A</td>
<td>Rotate A left</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RCL A</td>
<td>Rotate A left through carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RR A</td>
<td>Rotate A right</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RRC A</td>
<td>Rotate A right through carry</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
### Table 2. UPI™ Instruction Set (Cont'd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input/Output</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>In A, Pp</td>
<td>Input port to A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>OUTL Pp, A</td>
<td>Output A to port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ANL Pp, #data</td>
<td>AND immediate to port</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL Pp, #data</td>
<td>OR immediate to port</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>In A, DBB</td>
<td>Input DBB to A, clear IBF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OUT DBB, A</td>
<td>Output A to DBB, set OFB</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV STS, A</td>
<td>A&lt;4-A7&gt; to Bits 4–7 of Status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOVD A, Pp</td>
<td>Input Expander port to A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOVDP Pp, A</td>
<td>Output A to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ANLD Pp, A</td>
<td>AND A to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ORLD Pp, A</td>
<td>OR A to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td><strong>Data Moves</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV A, Rr</td>
<td>Move register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV A, @Rr</td>
<td>Move data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV A, #data</td>
<td>Move immediate to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MOV Rr, A</td>
<td>Move A to register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV @Rr, A</td>
<td>Move A to data memory</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV @Rr, #data</td>
<td>Move immediate to data register</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MOV A, PSW</td>
<td>Move PSW to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV PSW, A</td>
<td>Move A to PSW</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCH A, Rr</td>
<td>Exchange A and register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCH A, @Rr</td>
<td>Exchange A and data memory</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCHD A, @Rr</td>
<td>Exchange digit of A and register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOVPA A, @A</td>
<td>Move A to next page</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOVPA3, A, @A</td>
<td>Move to next page</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td><strong>Timer/Counter</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV A, T</td>
<td>Read Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV TA</td>
<td>Load Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STRT T</td>
<td>Start Timer</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STRT CNT</td>
<td>Start Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STOP TCNT</td>
<td>Stop Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN TCNTI</td>
<td>Enable Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIS TCNTI</td>
<td>Disable Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Control</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EN DMA</td>
<td>Enable DMA Handshake Lines</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN I</td>
<td>Enable IBF Interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIS I</td>
<td>Disable IBF Interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN FLAGS</td>
<td>Enable Master Interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SEL RB0</td>
<td>Select register bank 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SEL RB1</td>
<td>Select register bank 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Registers</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INC Rr</td>
<td>Increment register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INC @Rr</td>
<td>Increment data memory</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC Rr</td>
<td>Decrement register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Subroutine</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALL addr</td>
<td>Jump to subroutine</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>RET</td>
<td>Return</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>RETR</td>
<td>Return and restore status</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td><strong>Flags</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLR C</td>
<td>Clear Carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL C</td>
<td>Complement Carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR F0</td>
<td>Clear Flag 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL F0</td>
<td>Complement Flag 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR F1</td>
<td>Clear F1 Flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL F1</td>
<td>Complement F1 Flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>Branch</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP addr</td>
<td>Jump unconditional</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>DJNZ Rr, addr</td>
<td>Jump indirect and jump</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JC addr</td>
<td>Jump on Carry = 1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNC addr</td>
<td>Jump on Carry = 0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JZ addr</td>
<td>Jump on A Zero</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNZ addr</td>
<td>Jump on A not Zero</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JT0 addr</td>
<td>Jump on T0 = 1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNT0 addr</td>
<td>Jump on T0 = 0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JT1 addr</td>
<td>Jump on T1 = 1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNT1 addr</td>
<td>Jump on T1 = 0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JF0 addr</td>
<td>Jump on F0 Flag = 1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JF1 addr</td>
<td>Jump on F1 Flag = 1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JTF addr</td>
<td>Jump on Timer</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JTFH addr</td>
<td>Jump on Timer</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNBF addr</td>
<td>Jump on IBF Flag = 1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JONBF addr</td>
<td>Jump on IBF Flag = 1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JBB addr</td>
<td>Jump on Accumulator Bit</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
8042/8742
UNIVERSAL PERIPHERAL INTERFACE
8-BIT MICROCOMPUTER

- 8042/8742: 12 MHz
- Pin, Software and Architecturally Compatible with 8041A/8741A
- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- 2048 x 8 ROM/EPROM, 128 x 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- Fully Compatible with all Intel and Most Other Microprocessor Families
- Interchangeable ROM and EPROM Versions
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Available in EXPRESS
— Standard Temperature Range

The Intel 8042/8742 is a general-purpose Universal Peripheral Interface that allows the designer to grow his own customized solution for peripheral device control. It contains a low-cost microcomputer with 2K of program memory, 128 bytes of data memory, 8-bit CPU, I/O ports, 8-bit timer/counter, and clock generator in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in the MCS-48™, MCS-51™, MCS-80™, MCS-85™, iAPX-88, iAPX-86 and other 8-, 16-bit systems.

The 8042/8742 is software, pin, and architecturally compatible with the 8041A, 8741A. The 8042/8742 doubles the on-chip memory space to allow for additional features and performance to be incorporated in upgraded 8041A/8741A designs. For new designs, the additional memory and performance of the 8042/8742 extends the UPI concept to more complex motor control tasks, 80-column printers and process control applications as examples.

To allow full user flexibility, the program memory is available as ROM in the 8042 version or as UV-erasable EPROM in the 8742 version. The 8742 and the 8042 are fully pin compatible for easy transition from prototype to production level designs.

---

Figure 1. Block Diagram

Figure 2. Pin Configuration
### Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEST 0, TEST 1</td>
<td>1</td>
<td>I</td>
<td>Test Inputs: Input pins which can be directly tested using conditional branch instructions.</td>
</tr>
<tr>
<td></td>
<td>39</td>
<td></td>
<td>Frequency Reference: TEST 1 (T&lt;sub&gt;1&lt;/sub&gt;) also functions as the event timer input (under software control). TEST 0 (T&lt;sub&gt;0&lt;/sub&gt;) is used during PROM programming and verification in the 8742.</td>
</tr>
<tr>
<td>XTAL 1, XTAL 2</td>
<td>2</td>
<td>I</td>
<td>Inputs: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td></td>
<td>RESET is also used during PROM programming and verification.</td>
</tr>
<tr>
<td>RESET</td>
<td>4</td>
<td>I</td>
<td>Reset: Input used to reset status flip-flops and to set the program counter to zero.</td>
</tr>
<tr>
<td>SS</td>
<td>5</td>
<td>I</td>
<td>Single Step: Single step input used in conjunction with the SYNC output to step the program through each instruction. (8742 only)</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>I</td>
<td>Chip Select: Chip select input used to select one UPI microcomputer out of several connected to a common data bus.</td>
</tr>
<tr>
<td>EA</td>
<td>7</td>
<td>I</td>
<td>External Access: External access input which allows emulation, testing and PROM/ROM verification. This pin should be tied low if unused.</td>
</tr>
<tr>
<td>RD</td>
<td>8</td>
<td>I</td>
<td>Read: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.</td>
</tr>
<tr>
<td>A&lt;sub&gt;0&lt;/sub&gt;</td>
<td>9</td>
<td>I</td>
<td>Command/Data Select: Address input used by the master processor to indicate whether byte transfer is data (A&lt;sub&gt;0&lt;/sub&gt;=0, F1 is reset) or command (A&lt;sub&gt;0&lt;/sub&gt;=1, F1 is set).</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write: I/O write input which enables the master CPU to write data and command words to the UPI INPUT DATA BUS BUFFER.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYNC</td>
<td>11</td>
<td>O</td>
<td>Output Clock: Output signal which occurs once per UPI-42 instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.</td>
</tr>
<tr>
<td>D&lt;sub&gt;0&lt;/sub&gt;-D&lt;sub&gt;7&lt;/sub&gt; (BUS)</td>
<td>12-19</td>
<td>I/O</td>
<td>Data Bus: Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-42 microcomputer to an 8-bit master system data bus.</td>
</tr>
<tr>
<td>P&lt;sub&gt;10&lt;/sub&gt;-P&lt;sub&gt;17&lt;/sub&gt;</td>
<td>27-34</td>
<td>I/O</td>
<td>Port 1: 8-bit, PORT 1 quasi-bidirectional I/O lines.</td>
</tr>
<tr>
<td>P&lt;sub&gt;20&lt;/sub&gt;-P&lt;sub&gt;27&lt;/sub&gt;</td>
<td>21-24 35-38</td>
<td>I/O</td>
<td>Port 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P&lt;sub&gt;20&lt;/sub&gt;-P&lt;sub&gt;23&lt;/sub&gt;) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P&lt;sub&gt;24&lt;/sub&gt;-P&lt;sub&gt;27&lt;/sub&gt;) can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P&lt;sub&gt;24&lt;/sub&gt; as Output Buffer Full (OBF) interrupt, P&lt;sub&gt;25&lt;/sub&gt; as Input Buffer Full (IBF) interrupt, P&lt;sub&gt;26&lt;/sub&gt; as DMA Request (DREQ), and P&lt;sub&gt;27&lt;/sub&gt; as DMA Acknowledge (DACK).</td>
</tr>
<tr>
<td>PROG</td>
<td>25</td>
<td>I/O</td>
<td>Program: Multifunction pin used as the program pulse input during PROM programming.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>During I/O expander access the PROG pin acts as an address/data strobe to the 8243. This pin should be tied high if unused.</td>
</tr>
<tr>
<td>V&lt;sub&gt;CC&lt;/sub&gt;</td>
<td>40</td>
<td></td>
<td>Power: +5V main power supply pin.</td>
</tr>
<tr>
<td>V&lt;sub&gt;DD&lt;/sub&gt;</td>
<td>26</td>
<td></td>
<td>Power: +5V during normal operation. +21V during programming operation. Low power standby pin in ROM version.</td>
</tr>
<tr>
<td>V&lt;sub&gt;SS&lt;/sub&gt;</td>
<td>20</td>
<td></td>
<td>Ground: Circuit ground potential.</td>
</tr>
</tbody>
</table>
UPI-42 FEATURES

1. Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.

![Input and Output Data Bus Buffers](image)

2. 8 Bits of Status

<table>
<thead>
<tr>
<th>ST&lt;sub&gt;7&lt;/sub&gt;</th>
<th>ST&lt;sub&gt;6&lt;/sub&gt;</th>
<th>ST&lt;sub&gt;5&lt;/sub&gt;</th>
<th>ST&lt;sub&gt;4&lt;/sub&gt;</th>
<th>F&lt;sub&gt;1&lt;/sub&gt;</th>
<th>F&lt;sub&gt;0&lt;/sub&gt;</th>
<th>IBF</th>
<th>OBF</th>
</tr>
</thead>
<tbody>
<tr>
<td>D&lt;sub&gt;7&lt;/sub&gt;</td>
<td>D&lt;sub&gt;6&lt;/sub&gt;</td>
<td>D&lt;sub&gt;5&lt;/sub&gt;</td>
<td>D&lt;sub&gt;4&lt;/sub&gt;</td>
<td>D&lt;sub&gt;3&lt;/sub&gt;</td>
<td>D&lt;sub&gt;2&lt;/sub&gt;</td>
<td>D&lt;sub&gt;1&lt;/sub&gt;</td>
<td>D&lt;sub&gt;0&lt;/sub&gt;</td>
</tr>
</tbody>
</table>

ST<sub>4</sub>-ST<sub>7</sub> are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.

MOV STS, A Op Code 90H

<table>
<thead>
<tr>
<th>D&lt;sub&gt;7&lt;/sub&gt;</th>
<th>D&lt;sub&gt;6&lt;/sub&gt;</th>
<th>D&lt;sub&gt;5&lt;/sub&gt;</th>
<th>D&lt;sub&gt;4&lt;/sub&gt;</th>
<th>D&lt;sub&gt;3&lt;/sub&gt;</th>
<th>D&lt;sub&gt;2&lt;/sub&gt;</th>
<th>D&lt;sub&gt;1&lt;/sub&gt;</th>
<th>D&lt;sub&gt;0&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

3. RD and WR are edge triggered. IBF, OBF, F<sub>1</sub> and INT change internally after the trailing edge of RD or WR.

During the time that the host CPU is reading the status register, the 8042/8742 is prevented from updating this register or is 'locked out.'

4. P<sub>24</sub> and P<sub>25</sub> are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P<sub>24</sub> becomes the OBF (Output Buffer Full) pin. A "1" written to P<sub>24</sub> enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P<sub>24</sub> disables the OBF pin (the pin remains low). This pin can be used to indicate that the UPI-42 is ready for data.

5. P<sub>26</sub> and P<sub>27</sub> are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed, P<sub>26</sub> becomes the DRQ (DMA ReQuest) pin. A "1" written to P<sub>26</sub> causes the DMA request (DRQ is activated). DRQ is deactivated by DACK RD, DACK WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P<sub>27</sub> becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.

6. The RESET input on the 8042/8742 includes a 2-stage synchronizer to support reliable reset operation for 12 MHz operation.

7. When EA is enabled on the 8042/8742, the program counter is placed on Port 1 and the lower three bits of Port 2 (MSB = P<sub>22</sub>, LSB = P<sub>19</sub>). On the 8042/8742 this information is multiplexed with PORT DATA (see port timing diagrams at end of this data sheet).
APPLICATIONS

Figure 3. 8088-8042/8742 Interface

Figure 4. 8048H-8042/8742 Interface

Figure 5. 8042/8742-8243 Keyboard Scanner

Figure 6. 8042/8742 80-Column Matrix Printer Interface

PROGRAMMING, VERIFYING, AND ERASING THE 8742 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>XTAL 1</td>
<td>Clock Input</td>
</tr>
<tr>
<td>Reset</td>
<td>Initialization and Address Latching</td>
</tr>
<tr>
<td>Test 0</td>
<td>Selection of Program or Verify Mode</td>
</tr>
<tr>
<td>EA</td>
<td>Activation of Program/Verify Modes</td>
</tr>
<tr>
<td>BUS</td>
<td>Address and Data Input</td>
</tr>
<tr>
<td>P20-12</td>
<td>Address Input</td>
</tr>
<tr>
<td>VDD</td>
<td>Programming Power Supply</td>
</tr>
<tr>
<td>PROG</td>
<td>Program Pulse Input</td>
</tr>
</tbody>
</table>

WARNING

An attempt to program a missocketed 8742 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. \( A_0 = 0V, CS = 5V, EA = 5V, \text{RESET} = 0V, \text{TEST0} = 5V, \) \( V_{DD} = 5V, \) clock applied or internal oscillator operating. BUS floating, PROG = 5V.
2. Insert 8742 in programming socket
3. \( \text{TEST0} = 0V \) (select program mode)
4. \( EA = 18V \) (active program mode)*
5. Address applied to BUS and P20-22
6. \( \text{RESET} = 5V \) (latch address)
7. Data applied to BUS**
8. \( V_{DD} = 21V \) (programming power)**
9. \( \text{PROG} = V_{CC} \) followed by one 50 ms pulse to 18V**
10. \( V_{DD} = 5V \).
11. \( \text{TEST0} = 5V \) (verify mode)
12. Read and verify data on BUS
13. TEST 0 = 0v
14. \text{RESET} = 0v \text{ and repeat from step 5}
15. Programmer should be at conditions of step 1 when 8742 is removed from socket

*When verifying ROM, \text{EA} = 12v.
**Not used in verifying ROM procedure.

8742 Erasure Characteristics

The erasure characteristics of the 8742 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8742 in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8742 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8742 window to prevent unintentional erasure.

The recommended erasure procedure for the 8742 is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 \text{mW/cm²} power rating. The 8742 should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.
### ABSOLUTE MAXIMUM RATINGS*

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient Temperature Under Bias</td>
<td>0°C to 70°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-65°C to +150°C</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Voltage on Any Pin With Respect to Ground</td>
<td>-0.5V to +7V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>1.5 Watt</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. CHARACTERISTICS (TA = 0°C to +70°C, VCC = VDD = ±5V ±10%)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8042/8742</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min.</td>
<td>Max.</td>
</tr>
<tr>
<td>VIL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOL1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOFL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IL1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IL11</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ICC + IDD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIO</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### D.C. CHARACTERISTICS—PROGRAMMING (TA = 25°C ±5°C, VCC = 5V ±5%, VDD = 21V ±0.5V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDOH</td>
<td>VDD Program Voltage High Level</td>
<td>20.5</td>
<td>21.5</td>
<td>V.</td>
<td></td>
</tr>
<tr>
<td>VDDL</td>
<td>VDD Voltage Low Level</td>
<td>4.75</td>
<td>5.25</td>
<td>V.</td>
<td></td>
</tr>
<tr>
<td>VPH</td>
<td>PROG Program Voltage High Level</td>
<td>17.5</td>
<td>18.5</td>
<td>V.</td>
<td></td>
</tr>
<tr>
<td>VPL</td>
<td>PROG Voltage Low Level</td>
<td>VCC−0.5</td>
<td>VCC</td>
<td>V.</td>
<td></td>
</tr>
<tr>
<td>VEAH</td>
<td>EA Program or Verify Voltage High Level</td>
<td>17.5</td>
<td>18.5</td>
<td>V.</td>
<td></td>
</tr>
<tr>
<td>VEAL</td>
<td>EA Voltage Low Level</td>
<td>5.25</td>
<td>6.25</td>
<td>V.</td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td>VDD High Voltage Supply Current</td>
<td>30.0</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PROG</td>
<td>PROG High Voltage Supply Current</td>
<td>1.0</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IEA</td>
<td>EA High Voltage Supply Current</td>
<td>1.0</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### A.C. CHARACTERISTICS

\( T_A = 0^\circ C \) to \( +70^\circ C \), \( V_{SS} = 0V \), \( V_{CC} = V_{DD} = +5V \pm 10\% \)

#### DBB READ

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8042</th>
<th>8742</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AR} )</td>
<td>CS, ( A_0 ) Setup to RD( \downarrow )</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RA} )</td>
<td>CS, ( A_0 ) Hold After RD( \uparrow )</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RR} )</td>
<td>RD Pulse Width</td>
<td>160</td>
<td>160</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{AD} )</td>
<td>CS, ( A_0 ) to Data Out Delay</td>
<td>130</td>
<td>130</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{RD} )</td>
<td>RD( \downarrow ) to Data Out Delay</td>
<td>130</td>
<td>130</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{DF} )</td>
<td>RD( \uparrow ) to Data Float Delay</td>
<td>85</td>
<td>85</td>
<td>ns</td>
</tr>
</tbody>
</table>

#### DBB WRITE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8042</th>
<th>8742</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AW} )</td>
<td>CS, ( A_0 ) Setup to WR( \downarrow )</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WA} )</td>
<td>CS, ( A_0 ) Hold After WR( \uparrow )</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WW} )</td>
<td>WR Pulse Width</td>
<td>160</td>
<td>160</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{DW} )</td>
<td>Data Setup to WR( \uparrow )</td>
<td>130</td>
<td>130</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{WD} )</td>
<td>Data Hold After WR( \uparrow )</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
</tbody>
</table>

#### CLOCK

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8042</th>
<th>8742</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{CY} )</td>
<td>Cycle Time</td>
<td>1.25</td>
<td>9.20</td>
<td>( \mu s )</td>
</tr>
<tr>
<td>( t_{CYC} )</td>
<td>Clock Period</td>
<td>833</td>
<td>613</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{PWH} )</td>
<td>Clock High Time</td>
<td>33</td>
<td>38</td>
<td>ns</td>
</tr>
<tr>
<td>( t_{PWL} )</td>
<td>Clock Low Time</td>
<td>33</td>
<td>38</td>
<td>ns</td>
</tr>
<tr>
<td>( t_R )</td>
<td>Clock Rise Time</td>
<td>10</td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>( t_F )</td>
<td>Clock Fall Time</td>
<td>10</td>
<td>10</td>
<td>ns</td>
</tr>
</tbody>
</table>

**NOTE:**

1. \( t_{CY} = 15/f(\text{XTAL}) \)
### A.C. CHARACTERISTICS (TA=25°C±5°C, Vcc=5V±5%, Vdd=21V±0.5V)

#### PROGRAMMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAW</td>
<td>Address Setup Time to RESET†</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWA</td>
<td>Address Hold Time After RESET†</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDW</td>
<td>Data in Setup Time to PROG†</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWD</td>
<td>Data in Hold Time After PROG</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tPH</td>
<td>RESET Hold Time to Verify</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t-DDW</td>
<td>VDD Setup Time to PROG†</td>
<td>0</td>
<td>1.0</td>
<td>mS</td>
<td></td>
</tr>
<tr>
<td>t-DHH</td>
<td>VDD Hold Time After PROG†</td>
<td>0</td>
<td>1.0</td>
<td>mS</td>
<td></td>
</tr>
<tr>
<td>tpW</td>
<td>Program Pulse Width</td>
<td>50</td>
<td>60</td>
<td>mS</td>
<td></td>
</tr>
<tr>
<td>tDW</td>
<td>Test 0 Setup Time for Program Mode</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t-WT</td>
<td>Test 0 Hold Time After Program Mode</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDO</td>
<td>Test 0 to Data Out Delay</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t-DDW</td>
<td>RESET Pulse Width to Latch Address</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t-R</td>
<td>VDD and PROG Rise and Fall Times</td>
<td>0.5</td>
<td>100</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>t-CY</td>
<td>CPU Operation Cycle Time</td>
<td>4.0</td>
<td></td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>t-RE</td>
<td>RESET Setup Time Before EA†</td>
<td>4tCY</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTE:**
If TEST 0 is high, tDO can be triggered by RESET†.

### A.C. CHARACTERISTICS DMA

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8042</th>
<th>8742</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td></td>
</tr>
<tr>
<td>tACC</td>
<td>DACK to WR or RD</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>t-CAC</td>
<td>RD or WR to DACK</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>t-ACD</td>
<td>DACK to Data Valid</td>
<td>130</td>
<td>130</td>
<td>ns</td>
</tr>
<tr>
<td>t-DRQ</td>
<td>RD or WR to DRQ Cleared</td>
<td>110</td>
<td>130</td>
<td>ns[1]</td>
</tr>
</tbody>
</table>

**NOTE:**
1. Cc = 150 pF.

### A.C. CHARACTERISTICS PORT 2 (TA = 0°C to + 70°C, Vcc = +5V ± 10%)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>f(tcy)</th>
<th>8042/8742 [3]</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td></td>
</tr>
<tr>
<td>t-CP</td>
<td>Port Control Setup Before Falling Edge of PROG</td>
<td>1/15 tCY−28</td>
<td>55</td>
<td>ns[1]</td>
</tr>
<tr>
<td>t-PC</td>
<td>Port Control Hold After Falling Edge of PROG</td>
<td>1/10 tCY</td>
<td>125</td>
<td>ns[2]</td>
</tr>
<tr>
<td>t-PR</td>
<td>PROG to Time P2 Input Must Be Valid</td>
<td>18/15 tCY−16</td>
<td>650</td>
<td>ns[1]</td>
</tr>
<tr>
<td>t-F</td>
<td>Input Data Hold Time</td>
<td></td>
<td>0</td>
<td>150</td>
</tr>
<tr>
<td>t-DP</td>
<td>Output Data Hold Time</td>
<td>2/10 tCY</td>
<td>250</td>
<td>ns[1]</td>
</tr>
<tr>
<td>t-DD</td>
<td>Output Data Hold Time</td>
<td>1/10 tCY−80</td>
<td>45</td>
<td>ns[2]</td>
</tr>
<tr>
<td>t-P</td>
<td>PROG Pulse Width</td>
<td>6/10 tCY</td>
<td>750</td>
<td>ns</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Cc = 80 pF.
2. Cc = 20 pF.
3. tcy = 1.25 μs.

---

6-796
A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

DRIVING FROM EXTERNAL SOURCE-TWO OPTIONS

LC OSCILLATOR MODE

CRYSTAL OSCILLATOR MODE

EACH C SHOULD BE APPROXIMATELY 20 pF INCLUDING STRAY CAPACITANCE
WAVEFORMS

READ OPERATION—DATA BUS BUFFER REGISTER

WRITE OPERATION—DATA BUS BUFFER REGISTER

CLOCK TIMING
The 8742 EPROM can be programmed by the following Intel products:

1. Universal PROM Programmer (UPP 103) peripheral of the Intellec® Development System with a UPP-549 Personality Card.

2. IUP-200/IUP-201 PROM Programmer with the IUP-F87/44 Personality Module.

NOTES:
1. PROG must float if EA is LOW or if TEST0 = 5V for the 8742. For the 8042 PROG must always float.
2. A0 must be held low (i.e., = 0V) during PROGRAM VERIFY MODES.
3. TEST 0 must be held high.
WAVEFORMS (Continued)

DMA

PORT 2

EXPANDER PORT

OUTPUT

PORT 20-3 DATA

PORT CONTROL

OUTPUT DATA

EXPANDER PORT

INPUT

PORT 20-3 DATA

PORT CONTROL

INPUT DATA

PORT TIMING DURING EA

SYNC

P10-17 PORT DATA

PC

PORT DATA

PC

ON THE RISING EDGE OF SYNC AND EA IS ENABLED, PORT DATA IS VALID AND CAN BE STROBED. ON THE TRAILING EDGE OF SYNC THE PROGRAM COUNTER CONTENTS ARE AVAILABLE.
### Table 2. UPI™ Instruction Set

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ACCUMULATOR</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD A, Rr</td>
<td>Add register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A, @Rr</td>
<td>Add data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADD A, #data</td>
<td>Add immediate to A with carry</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ADDC A, Rr</td>
<td>Add register to A with carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ADDC A, #data</td>
<td>Add data memory to A with carry</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ANL A, Rr</td>
<td>AND register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ANL A, #data</td>
<td>AND data memory to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL A, Rr</td>
<td>OR register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>ORL A, #data</td>
<td>OR data memory to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>XRL A, Rr</td>
<td>Exclusive OR register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XRL A, #data</td>
<td>Exclusive OR data memory to A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>INC A</td>
<td>Increment A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC A</td>
<td>Decrement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR A</td>
<td>Clear A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL A</td>
<td>Complement A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DA A</td>
<td>Decimal Adjust A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SWAP A</td>
<td>Swap nibbles of A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RL A</td>
<td>Rotate A left</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RLC A</td>
<td>Rotate A left through carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RR A</td>
<td>Rotate A right</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>RRC A</td>
<td>Rotate A right through carry</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INPUT/OUTPUT</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IN A, Pp</td>
<td>Input port to A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>OUTL Pp, A</td>
<td>Output A to port</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>ORL Pp, #data</td>
<td>OR immediate to port</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>IN A, DBB</td>
<td>Input DBB to A, clear IBF</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OUT DBB, A</td>
<td>Output A to DBB, set OFB</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV STS, A</td>
<td>A&lt;sub&gt;2-7&lt;/sub&gt; to Bits 4-7 of Status</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV Pp, A</td>
<td>Input Expander port to A</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOVDP Pp, A</td>
<td>Output A to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ANLD Pp, A</td>
<td>AND A to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>ORLD Pp, A</td>
<td>OR A to Expander port</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>DATA MOVES</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV A, Rr</td>
<td>Move register to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV A, @Rr</td>
<td>Move data memory to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV A, #data</td>
<td>Move immediate TO A</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MOV Rr, A</td>
<td>Move A to register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV @Rr, A</td>
<td>Move A to data memory</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV Rr, #data</td>
<td>Move immediate to register</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MOV @Rr, #data</td>
<td>Move immediate to data memory</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>MOV A, PSW</td>
<td>Move PSW to A</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV PSW, A</td>
<td>Move A to PSW</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCH A, Rr</td>
<td>Exchange A and register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>XCHD A, @Rr</td>
<td>Exchange digit of A and register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOVAP A, @A</td>
<td>Move to A from current page</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>MOVAP3, A, @A</td>
<td>Move to A from page 3</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>TIMER/COUNTER</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV A, T</td>
<td>Read Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>MOV T, A</td>
<td>Load Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STRT T</td>
<td>Start Timer</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STRT CNT</td>
<td>start Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>STOP TCNT</td>
<td>Stop Timer/Counter</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN TCNTI</td>
<td>Enable Timer/Counter Interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIS TCNTI</td>
<td>Disable Timer/Counter Interrupt</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CONTROL</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EN DMA</td>
<td>Enable DMA Handshake Lines</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN I</td>
<td>Enable IBF Interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DIS I</td>
<td>Disable IBF Interrupt</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>EN FLAGS</td>
<td>Enable Master Interrupts</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SEL RB0</td>
<td>Select register bank 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>SEL RB1</td>
<td>Select register bank 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>REGISTERS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INC Rr</td>
<td>Increment register</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>INC @Rr</td>
<td>Increment data memory</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DEC Rr</td>
<td>Decrement register</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SUBROUTINE</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALL addr</td>
<td>Jump to subroutine</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>RET</td>
<td>Return</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>RETR</td>
<td>Return and restore status</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>
Table 2. UPI™ Instruction Set (Continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Bytes</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FLAGS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLR C</td>
<td>Clear Carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL C</td>
<td>Complement Carry</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR F0</td>
<td>Clear Flag 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL F0</td>
<td>Complement Flag 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CLR F1</td>
<td>Clear F1 Flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPL F1</td>
<td>Complement F1 Flag</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td><strong>BRANCH</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP addr</td>
<td>Jump unconditional</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JMP @A</td>
<td>Jump indirect</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>DJNZ RR, addr</td>
<td>Decrement register and jump</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JC addr</td>
<td>Jump on Carry=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNC addr</td>
<td>Jump on Carry=0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JZ addr</td>
<td>Jump on A Zero</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNZ addr</td>
<td>Jump on A not Zero</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JT0 addr</td>
<td>Jump on TO=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNT0 addr</td>
<td>Jump on TO=0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JT1 addr</td>
<td>Jump on T1=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNT1 addr</td>
<td>Jump on T1=0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JFO addr</td>
<td>Jump on F0 Flag=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JF1 addr</td>
<td>Jump on F1 Flag=1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JTF addr</td>
<td>Jump on Timer Flag =1, Clear Flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JNIBF addr</td>
<td>Jump on IBF Flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JOBF addr</td>
<td>Jump on OBF Flag</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>JBb addr</td>
<td>Jump on Accumulator Bit</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>
The Intel® 8243 is an input/output expander designed specifically to provide a low cost means of I/O expansion for the MCS-48® family of single chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.

The 8243 consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only 4 I/O lines of the 8048 be used for I/O expansion, and also allows multiple 8243's to be added to the same bus.

The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS-48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.
I dressed as ports 4-7. The as an extension of the on-chip
The 8243 contains four 4-bit
occurs over Port 2
All
sor. Each transfer consists of two 4-bit nibbles:
• OR

FUNCTIONAL DESCRIPTION

General Operation
The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:
• Transfer Accumulator to Port.
• Transfer Port to Accumulator.
• AND Accumulator to Port.
• OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:
The first containing the “op code” and port address and the second containing the actual 4-bits of data. A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243’s may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROG</td>
<td>7</td>
<td>Clock Input. A high to low transition on PROG signifies that address and control are available on P20-P23, and a low to high transition signifies that data is available on P20-P23.</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>Chip Select Input. A high on CS inhibits any change of output or internal status.</td>
</tr>
<tr>
<td>P20-P23</td>
<td>11-8</td>
<td>Four (4) bit bi-directional port contains the address and control bits on a high to low transition of PROG. During a low to high transition contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation.</td>
</tr>
<tr>
<td>GND</td>
<td>12</td>
<td>0 volt supply.</td>
</tr>
<tr>
<td>P40-P43</td>
<td>2-5</td>
<td>Four (4) bit bi-directional I/O ports.</td>
</tr>
<tr>
<td>P50-P53</td>
<td>1, 23-21</td>
<td>May be programmed to be input (during read), low impedance latched output (after write), or a tri-state (after read). Data on pins P20-P23 may be directly written, ANDed or ORed with previous data.</td>
</tr>
<tr>
<td>P60-P63</td>
<td>20-17</td>
<td></td>
</tr>
<tr>
<td>P70-P73</td>
<td>13-16</td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>24</td>
<td>+5 volt supply.</td>
</tr>
</tbody>
</table>

Power On Initialization
Initial application of power to the device forces input/output ports 4, 5, 6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if VCC drops below 1V.

Write Modes
The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi, A takes new data, OR’s it with the old data and then writes it to the port. ANLD Pi, A takes new data, AND’s it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

Read Mode
The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the tri-state mode while port 2 is returned to the input mode.

Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output. A read of any port will leave that port in a high impedance state.
**ABSOLUTE MAXIMUM RATINGS**

- Ambient Temperature Under Bias: 0°C to 70°C
- Storage Temperature: -65°C to +150°C
- Voltage on Any Pin With Respect to Ground: -0.5 V to +7V
- Power Dissipation: 1 Watt

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS**  
\( T_A = 0°C \) to 70°C, \( V_{CC} = 5V \)  
10%

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>VCC+0.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOL1</td>
<td>Output Low Voltage Ports 4-7</td>
<td>0.45</td>
<td>V</td>
<td>IOL = 4.5 mA*</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOL2</td>
<td>Output Low Voltage Port 7</td>
<td>1</td>
<td>V</td>
<td>IOL = 20 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH1</td>
<td>Output High Voltage Ports 4-7</td>
<td>2.4</td>
<td>V</td>
<td>IOH = 240µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIL1</td>
<td>Input Leakage Ports 4-7</td>
<td>-10</td>
<td>20</td>
<td>µA</td>
<td>Vin = VCC to OV</td>
<td></td>
</tr>
<tr>
<td>IIL2</td>
<td>Input Leakage Port 2, CS, PROG</td>
<td>-10</td>
<td>10</td>
<td>µA</td>
<td>Vin = VCC to OV</td>
<td></td>
</tr>
<tr>
<td>VOL3</td>
<td>Output Low Voltage Port 2</td>
<td>45</td>
<td>V</td>
<td>IOL = 0.6 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>10</td>
<td>20</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH2</td>
<td>Output Voltage Port 2</td>
<td>2.4</td>
<td>V</td>
<td>IOH = 100µA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOL</td>
<td>Sum of all IOL from 16 Outputs</td>
<td>72</td>
<td>mA</td>
<td>4.5 mA Each Pin</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*See following graph for additional sink current capability

**A.C. CHARACTERISTICS**  
\( T_A = 0°C \) to 70°C, \( V_{CC} = 5V \)  
10%

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1A</td>
<td>Code Valid Before PROG</td>
<td>100</td>
<td>ns</td>
<td>80 pF Load</td>
<td></td>
</tr>
<tr>
<td>C1B</td>
<td>Code Valid After PROG</td>
<td>60</td>
<td>ns</td>
<td>20 pF Load</td>
<td></td>
</tr>
<tr>
<td>C1C</td>
<td>Data Valid Before PROG</td>
<td>200</td>
<td>ns</td>
<td>80 pF Load</td>
<td></td>
</tr>
<tr>
<td>C1D</td>
<td>Data Valid After PROG</td>
<td>20</td>
<td>ns</td>
<td>20 pF Load</td>
<td></td>
</tr>
<tr>
<td>C1H</td>
<td>Floating After PROG</td>
<td>0</td>
<td>150</td>
<td>ns</td>
<td>20 pF Load</td>
</tr>
<tr>
<td>C1K</td>
<td>PROG Negative Pulse Width</td>
<td>700</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1CS</td>
<td>CS Valid Before/After PROG</td>
<td>50</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1PO</td>
<td>Ports 4-7 Valid After PROG</td>
<td>700</td>
<td>ns</td>
<td>100 pF Load</td>
<td></td>
</tr>
<tr>
<td>C1LP1</td>
<td>Ports 4-7 Valid Before/After PROG</td>
<td>100</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C1ACC</td>
<td>Port 2 Valid After PROG</td>
<td>650</td>
<td>ns</td>
<td>80 pF Load</td>
<td></td>
</tr>
</tbody>
</table>
WAVEFORMS

PROG

PORT 2

INSTRUCTION FLOAT DATA FLOAT

PORT 2

OUTPUT VALID

PORTS 4-7

PREVIOUS OUTPUT VALID OUTPUT VALID

PORTS 4-7

INPUT VALID

CS

\[ t_A \quad t_B \quad t_C \quad t_D \quad t_K \quad t_{ACC} \quad t_{PO} \quad t_{PO} \quad t_{PO} \quad t_{CS} \quad t_{CS} \]
Sink Capability

The 8243 can sink 5 mA @ .45V on each of its 16 I/O lines simultaneously. If, however, all lines are not sinking simultaneously or all lines are not fully loaded, the drive capability of any individual line increases as is shown by the accompanying curve. For example, if only 5 of the 16 lines are to sink current at one time, the curve shows that each of those 5 lines is capable of sinking 9 mA @ .45V (if any lines are to sink 9 mA the total IOL must not exceed 45 mA or five 9 mA loads).

Example: How many pins can drive 5 TTL loads (1.6 mA) assuming remaining pins are unloaded?

$$I_{OL} = 5 \times 1.6 \text{ mA} = 8 \text{ mA}$$

$$\epsilon I_{OL} = 60 \text{ mA from curve}$$

# pins = 60 mA / 8 mA/pin = 7.5 = 7

In this case, 7 lines can sink 8 mA for a total of 56mA. This leaves 4 mA sink current capability which can be divided in any way among the remaining 8 I/O lines of the 8243.

Example: This example shows how the use of the 20 mA sink capability of Port 7 affects the sinking capability of the other I/O lines.

An 8243 will drive the following loads simultaneously.

2 loads — 20 mA @ 1V (port 7 only)
8 loads — 4 mA @ .45V
6 loads — 3.2 mA @ .45V

Is this within the specified limits?

$$\epsilon I_{OL} = (2 \times 20) + (8 \times 4) + (6 \times 3.2) = 91.2 \text{ mA}$$

From the curve: for $$I_{OL} = 4 \text{ mA}$$, $$\epsilon I_{OL} \approx 93 \text{ mA}$$.

Since 91.2 mA < 93 mA the loads are within specified limits.

Although the 20 mA @ 1V loads are used in calculating $$\epsilon I_{OL}$$, it is the largest current required @ .45V which determines the maximum allowable $$\epsilon I_{OL}$$.

NOTE: A 10 to 50KΩ pullup resistor to +5V should be added to 8243 outputs when driving to 5V CMOS directly.
Figure 4. Expander Interface

Figure 5. Output Expander Timing

Figure 6. Using Multiple 8243's
The Intel® 8295 Dot Matrix Printer Controller provides an interface for microprocessors to the LRC 7040 Series dot matrix impact printers. It may also be used as an interface to other similar printers.

The chip may be used in a serial or parallel communication mode with the host processor. In parallel mode, data transfers are based on polling, interrupts, or DMA. Furthermore, it provides internal buffering of up to 40 characters and contains a 7 x 7 matrix character generator accommodating 64 ASCII characters.
### Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PFEED</td>
<td>1</td>
<td>I</td>
<td>Paper Feed: Paper feed input switch.</td>
</tr>
<tr>
<td>XTAL1</td>
<td>2</td>
<td>I</td>
<td>Crystal: Inputs for a crystal to set internal oscillator frequency. For proper operation use 6 MHz crystal.</td>
</tr>
<tr>
<td>XTAL2</td>
<td>3</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>RESET</td>
<td>4</td>
<td>I</td>
<td>Reset: Reset input, active low. After reset the 8295 will be set for 12 characters/inch single width printing; solenoid strobe at 320 msec.</td>
</tr>
<tr>
<td>NC</td>
<td>5</td>
<td></td>
<td>No Connection: No connection or tied high.</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>I</td>
<td>Chip Select: Chip select input used to enable the RD and WR inputs except during DMA.</td>
</tr>
<tr>
<td>GND</td>
<td>7</td>
<td></td>
<td>Ground: This pin must be tied to ground.</td>
</tr>
<tr>
<td>RD</td>
<td>8</td>
<td>I</td>
<td>Read: Read input which enables the master CPU to read data and status. In the serial mode this pin must be tied to VCC.</td>
</tr>
<tr>
<td>VCC</td>
<td>9</td>
<td></td>
<td>Power: +5 volt power input: +5V ± 10%.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write: Write input which enables the master CPU to write data and commands to the 8295. In the serial mode this pin must be tied to VSS.</td>
</tr>
<tr>
<td>SYNC</td>
<td>11</td>
<td>O</td>
<td>Sync: 2.5 µs clock output. Can be used as a strobe for external circuitry.</td>
</tr>
<tr>
<td>D0</td>
<td>12</td>
<td>I/O</td>
<td>Data Bus: Three-state bidirectional data bus buffer lines used to interface the 8295 to the host processor in the parallel mode. In the serial mode D0—D2 sets up the baud rate.</td>
</tr>
<tr>
<td>D1</td>
<td>13</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td>14</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>D3</td>
<td>15</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>D4</td>
<td>16</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>D5</td>
<td>17</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>D6</td>
<td>18</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>D7</td>
<td>19</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td></td>
<td>Ground: This pin must be tied to ground.</td>
</tr>
<tr>
<td>VCC</td>
<td>40</td>
<td></td>
<td>Power: +5 volt power input: +5 ± 10%.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>HOME</td>
<td>39</td>
<td>I</td>
<td>Home: Home input switch, used by the 8295 to detect that the print head is in the home position.</td>
</tr>
<tr>
<td>DACR/SIN</td>
<td>38</td>
<td>I</td>
<td>DMA Acknowledge/Serial Input: In the parallel mode used as DMA acknowledgment; in the serial mode, used as input for data.</td>
</tr>
<tr>
<td>DRQ/CTS</td>
<td>37</td>
<td>O</td>
<td>DMA Request/Clear to Send: In the parallel mode used as DMA request output pin to indicate to the 8257 that a DMA transfer is requested; in the serial mode used as clear-to-send signal.</td>
</tr>
<tr>
<td>IRQ/SER</td>
<td>36</td>
<td>O</td>
<td>Interrupt Request/Serial Mode: In parallel mode it is an interrupt request input to the master CPU; in serial mode it should be strapped to VSS.</td>
</tr>
<tr>
<td>MOT</td>
<td>35</td>
<td>O</td>
<td>Motor: Main motor drive, active low.</td>
</tr>
<tr>
<td>STB</td>
<td>34</td>
<td>O</td>
<td>Solenoid Strobe: Solenoid strobe output. Used to determine duration of solenoids activation.</td>
</tr>
<tr>
<td>S1</td>
<td>33</td>
<td>O</td>
<td>Solenoid: Solenoid drive outputs; active low.</td>
</tr>
<tr>
<td>S2</td>
<td>32</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>31</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>S4</td>
<td>30</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>S5</td>
<td>29</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>S6</td>
<td>28</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>S7</td>
<td>27</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>26</td>
<td></td>
<td>Power: +5V power input (+5V ± 10%). Low power standby pin.</td>
</tr>
<tr>
<td>VCC</td>
<td>25</td>
<td></td>
<td>Power: Tied high.</td>
</tr>
<tr>
<td>GP1</td>
<td>24</td>
<td>O</td>
<td>General Purpose: General purpose output pins.</td>
</tr>
<tr>
<td>GP2</td>
<td>23</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>TOF</td>
<td>22</td>
<td>I</td>
<td>Top of Form: Top of form input, used to sense top of form signal for type T printer.</td>
</tr>
<tr>
<td>PFM</td>
<td>21</td>
<td>O</td>
<td>Paper Feed Motor Drive: Paper feed motor drive, active low.</td>
</tr>
</tbody>
</table>
The 8295 interfaces microcomputers to the LRC 7040 Series dot matrix impact printers, and to other similar printers. It provides internal buffering of up to 40 characters. Printing begins automatically when the buffer is full or when a carriage return character is received. It provides a modified 7x7 matrix character generator. The character set includes 64 ASCII characters.

Communication between the 8295 and the host processor can be implemented in either a serial or parallel mode. The parallel mode allows for character transfers into the buffer via DMA cycles. The serial mode features selectable data rates from 110 to 4800 baud.

The 8295 also offers two general purpose output pins which can be set or cleared by the host processor. They can be used with various printers to implement such functions as ribbon color selection, enabling form release solenoid, and reverse document feed.

### COMMAND SUMMARY

<table>
<thead>
<tr>
<th>Hex Code</th>
<th>Description</th>
<th>Hex Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Set GP1. This command brings the GP1 pin to a logic high state. After power on it is automatically set high.</td>
<td>09</td>
<td>Tab character.</td>
</tr>
<tr>
<td>01</td>
<td>Set GP2. Same as the above but for GP2.</td>
<td>0A</td>
<td>Line feed.</td>
</tr>
<tr>
<td>02</td>
<td>Clear GP1. Sets GP1 pin to logic low state, inverse of command 00.</td>
<td>0B</td>
<td>Multiple Line Feed; must be followed by a byte specifying the number of line feeds.</td>
</tr>
<tr>
<td>03</td>
<td>Clear GP2. Same as above but for GP2. Inverse command 01.</td>
<td>0C</td>
<td>Top of Form. Enables the line feed output until the Top of Form input is activated.</td>
</tr>
<tr>
<td>04</td>
<td>Software Reset. This is a pacify command. This command is not effective immediately after commands requiring a parameter, as the Reset command will be interpreted as a parameter.</td>
<td>0D</td>
<td>Carriage Return. Signifies end of a line and enables the printer to start printing.</td>
</tr>
<tr>
<td>05</td>
<td>Print 10 characters/in. density.</td>
<td>0E</td>
<td>Set Tab #1, followed by tab position byte.</td>
</tr>
<tr>
<td>06</td>
<td>Print 12 characters/in. density.</td>
<td>0F</td>
<td>Set Tab #2, followed by tab position byte. Should be greater than Tab #1.</td>
</tr>
<tr>
<td>07</td>
<td>Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.</td>
<td>10</td>
<td>Set Tab #3, followed by tab position byte. Should be greater than Tab #2.</td>
</tr>
<tr>
<td>08</td>
<td>Enable DMA mode; must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.</td>
<td>11</td>
<td>Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers.</td>
</tr>
<tr>
<td>09</td>
<td>Print 12 characters/in. density.</td>
<td>12</td>
<td>Set Strobe Width; must be followed by strobe width selection byte. This command adjusts the duration of the strobe activation.</td>
</tr>
</tbody>
</table>

### PROGRAMMABLE PRINTING OPTIONS

#### CHARACTER DENSITY

The character density is programmable at 10 or 12 characters/inch (32 or 40 characters/line). The 8295 is automatically set to 12 characters/inch at power-up. Invoking the Print Double-Width command halves the character density (5 or 6 characters/inch). The 10 char/in or 12 char/in command must be re-issued to cancel the Double-Width mode. Different character density modes may not be mixed within a single line of printing.

#### PRINT INTENSITY

The intensity of the printed characters is determined by the amount of time during which the solenoid is on. This on-time is programmable via the Set Strobe-Width command. A byte following this command sets the solenoid on-time according to Table 2. Note that only the three least significant bits of this byte are important.

### Table 2. Solenoid On-Time

<table>
<thead>
<tr>
<th>D7—D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
<th>Solenoid On (microsec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>200</td>
</tr>
<tr>
<td>x</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>240</td>
</tr>
<tr>
<td>x</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>280</td>
</tr>
<tr>
<td>x</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>320</td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>360</td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>400</td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>440</td>
</tr>
<tr>
<td>x</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>480</td>
</tr>
</tbody>
</table>

#### TABULATIONS

Up to three tabulation positions may be specified with the 8295. The column position of each tabulation is selected by issuing the Set Tab commands, each fol-
lowed by a byte specifying the column. The tab positions will then remain valid until new Set Tab commands are issued.

Sending a tab character (09H) will automatically fill the character buffer with blanks up to the next tab position. The character sent immediately after the tab character will thus be stored and printed at that position.

**CPU TO 8295 INTERFACE**

Communication between the CPU and the 8295 may take place in either a serial or parallel mode. However, the selection of modes is inherent in the system hardware; it is not software programmable. Thus, the two modes cannot be mixed in a single 8295 application.

**PARALLEL INTERFACE**

Two internal registers on the 8295 are addressable by the CPU: one for input, one for output. The following table describes how these registers are accessed.

<table>
<thead>
<tr>
<th>RD</th>
<th>WR</th>
<th>CS</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Input Data Register</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Output Status Register</td>
</tr>
</tbody>
</table>

**Input Data Register**—Data written to this register is interpreted in one of two ways, depending on how the data is coded.

1. A command to be executed (0XH or 1XH).
2. A character to be stored in the character buffer for printing (2XH, 3XH, 4XH, or 5XH). See the character set, Table 2.

**Output Status Register**—8295 status is available in this register at all times.

<table>
<thead>
<tr>
<th>STATUS BIT:</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FUNCTION:</td>
<td>x</td>
<td>x</td>
<td>PA</td>
<td>DE</td>
<td>x</td>
<td>x</td>
<td>ibf</td>
<td>x</td>
</tr>
</tbody>
</table>

**PA**—Parameter Required; PA = 1 indicates that a command requiring a parameter has been received. After the necessary parameters have been received by the 8295, the PA flag is cleared.

**DE**—DMA Enabled; DE = 1 whenever the 8295 is in DMA mode. Upon completion of the required DMA transfers, the DE flag is cleared.

**IBF**—Input Buffer Full; IBF = 1 whenever data is written to the Input Data Register. No data should be written to the 8295 when IBF = 1.

A flow chart describing communication with the 8295 is shown in Figure 3.

The interrupt request output (IRQ, Pin 36) is available on the 8295 for interrupt driven systems. This output is asserted true whenever the 8295 is ready to receive data.

To improve bus efficiency and CPU overhead, data may be transferred from main memory to the 8295 via DMA cycles. Sending the Enable DMA command (08H) activates the DMA channel of the 8295. This command must be followed by two bytes specifying the length of the data string to be transferred (least significant byte first). The 8295 will then assert the required DMA requests to the 8257 DMA controller without further CPU intervention. Figure 4 shows a block diagram of the 8295 in DMA mode.
SERIAL INTERFACE
The 8295 may be hardware programmed to operate in a serial mode of communication. By connecting the IRQ/SER pin (pin 36) to logic zero, the serial mode is enabled immediately upon power-up. The serial Baud rate is also hardware programmable; by strapping pins 14, 13, and 12 according to Table 3, the rate is selected. CS, RD, and WR must be strapped as shown in Figure 5.

Table 3. Serial Baud Rate

<table>
<thead>
<tr>
<th>Pin 14</th>
<th>Pin 13</th>
<th>Pin 12</th>
<th>Baud Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>110</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>150</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>300</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>600</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1200</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>2400</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>4800</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4800</td>
</tr>
</tbody>
</table>

The serial data format is shown in Figure 5. The CPU should wait for a clear to send signal (CTS) from the 8295 before sending data.

8295 TO PRINTER INTERFACE
The strobe output signal of the 8295 determines the duration of the solenoid outputs, which hold the data to the printer. These solenoid outputs cannot drive the printer solenoids directly. They should be buffered through solenoid drivers as shown in Figure 6. Recommended solenoid and motor driver circuits may be found in the printer manufacturer's interface guide.

OSCILLATOR AND TIMING CIRCUITS
The 8295's internal timing generation is controlled by a self-contained oscillator and timing circuit. A 6 MHz crystal is used to derive the basic oscillator frequency. The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 7. The recommended crystal connection is shown in Figure 8.
8295 CHARACTER SET

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>space</td>
<td>30</td>
<td>0</td>
<td>40</td>
<td>@</td>
<td>50</td>
<td>P</td>
</tr>
<tr>
<td>21</td>
<td>!</td>
<td>31</td>
<td>1</td>
<td>41</td>
<td>A</td>
<td>51</td>
<td>Q</td>
</tr>
<tr>
<td>22</td>
<td>&quot;</td>
<td>32</td>
<td>2</td>
<td>42</td>
<td>B</td>
<td>52</td>
<td>R</td>
</tr>
<tr>
<td>23</td>
<td>#</td>
<td>33</td>
<td>3</td>
<td>43</td>
<td>C</td>
<td>53</td>
<td>S</td>
</tr>
<tr>
<td>24</td>
<td>$</td>
<td>34</td>
<td>4</td>
<td>44</td>
<td>D</td>
<td>54</td>
<td>T</td>
</tr>
<tr>
<td>25</td>
<td>%</td>
<td>35</td>
<td>5</td>
<td>45</td>
<td>E</td>
<td>55</td>
<td>U</td>
</tr>
<tr>
<td>26</td>
<td>&amp;</td>
<td>36</td>
<td>6</td>
<td>46</td>
<td>F</td>
<td>56</td>
<td>V</td>
</tr>
<tr>
<td>27</td>
<td>(</td>
<td>37</td>
<td>7</td>
<td>47</td>
<td>G</td>
<td>57</td>
<td>W</td>
</tr>
<tr>
<td>28</td>
<td>)</td>
<td>38</td>
<td>8</td>
<td>48</td>
<td>H</td>
<td>58</td>
<td>X</td>
</tr>
<tr>
<td>29</td>
<td>,</td>
<td>39</td>
<td>9</td>
<td>49</td>
<td>I</td>
<td>59</td>
<td>Y</td>
</tr>
<tr>
<td>2A</td>
<td>;</td>
<td>3A</td>
<td>:</td>
<td>5A</td>
<td>J</td>
<td>5A</td>
<td>Z</td>
</tr>
<tr>
<td>2B</td>
<td>+</td>
<td>3B</td>
<td>;</td>
<td>4B</td>
<td>K</td>
<td>5B</td>
<td>L</td>
</tr>
<tr>
<td>2C</td>
<td>-</td>
<td>3C</td>
<td>&lt;</td>
<td>4C</td>
<td>L</td>
<td>5C</td>
<td>M</td>
</tr>
<tr>
<td>2D</td>
<td>.</td>
<td>3D</td>
<td>&gt;</td>
<td>4D</td>
<td>M</td>
<td>5D</td>
<td>N</td>
</tr>
<tr>
<td>2E</td>
<td>/</td>
<td>3E</td>
<td>\</td>
<td>4E</td>
<td>N</td>
<td>5E</td>
<td>O</td>
</tr>
<tr>
<td>2F</td>
<td>?</td>
<td>3F</td>
<td>?</td>
<td>4F</td>
<td>O</td>
<td>5F</td>
<td>—</td>
</tr>
</tbody>
</table>

ABSOLUTE MAXIMUM RATINGS*

- Ambient Temperature Under Bias: −0°C to 70°C
- Storage Temperature: −65°C to +150°C
- Voltage on Any Pin With Respect to Ground: −0.5V to +7V
- Power Dissipation: 1.5 Watt

Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS (TA = 0°C to 70°C, VCC = VDD = ±5V ± 10%, VSS = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage (All Except X1, X2, RESET)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.5</td>
<td>0.8</td>
<td></td>
</tr>
<tr>
<td>VIL1</td>
<td>Input Low Voltage (X1, X2, RESET)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-0.5</td>
<td>0.6</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage (All Except X1, X2, RESET)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.2</td>
<td>VCC</td>
<td></td>
</tr>
<tr>
<td>VIH1</td>
<td>Input High Voltage (X1, X2, RESET)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3.8</td>
<td>VCC</td>
<td></td>
</tr>
<tr>
<td>VOH1</td>
<td>Output High Voltage (All Other Outputs)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2.4</td>
<td>VCC</td>
<td></td>
</tr>
<tr>
<td>IL</td>
<td>Input Leakage Current (RD, WR, CS, A0)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>±10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOL</td>
<td>Output Leakage Current (D0-D7, High Z State)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>±10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td>VDD Supply Current</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>IDD + ICC</td>
<td>Total Supply Current</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>60</td>
<td>125</td>
<td></td>
</tr>
<tr>
<td>IL1</td>
<td>Low Input Load Current (Pins 24, 27–38)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IL1</td>
<td>Low Input Load Current (RESET)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IH</td>
<td>Input High Leakage Current (Pins 22, 38)</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CI/IO</td>
<td>I/O Capacitance</td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>20</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
A.C. CHARACTERISTICS \((T_A = 0^\circ C\) to \(70^\circ C\), \(V_{CC} = V_{DD} = +5V \pm 10\%, V_{SS} = 0V\))

### DBB READ

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AR})</td>
<td>CS, (A_0) Setup to RD (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RA})</td>
<td>CS, (A_0) Hold After RD (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RR})</td>
<td>RD Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{AD})</td>
<td>CS, (A_0) to Data Out Delay</td>
<td></td>
<td>225</td>
<td>ns</td>
<td>(C_L = 150) pF</td>
</tr>
<tr>
<td>(t_{RD})</td>
<td>RD (\uparrow) to Data Out Delay</td>
<td></td>
<td>225</td>
<td>ns</td>
<td>(C_L = 150) pF</td>
</tr>
<tr>
<td>(t_{DF})</td>
<td>RD (\uparrow) to Data Float Delay</td>
<td></td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CY})</td>
<td>Cycle Time</td>
<td></td>
<td>2.5</td>
<td>15</td>
<td>(\mu s)</td>
</tr>
</tbody>
</table>

### DBB WRITE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AW})</td>
<td>CS, (A_0) Setup to WR (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WA})</td>
<td>CS, (A_0) Hold After WR (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WW})</td>
<td>WR Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DW})</td>
<td>Data Setup to WR (\uparrow)</td>
<td></td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WD})</td>
<td>Data Hold to WR (\uparrow)</td>
<td></td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

### DMA AND INTERRUPT TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{ACC})</td>
<td>DACK Setup to Control</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CAC})</td>
<td>DACK Hold After Control</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CRQ})</td>
<td>WR to DRQ Cleared</td>
<td></td>
<td>200</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{ACD})</td>
<td>DACK to Data Valid</td>
<td></td>
<td>225</td>
<td>ns</td>
<td>(C_L = 150) pF</td>
</tr>
</tbody>
</table>

### A.C. TESTING INPUT, OUTPUT WAVEFORM

![A.C. TESTING INPUT, OUTPUT WAVEFORM](image.png)

### A.C. TESTING LOAD CIRCUIT

![A.C. TESTING LOAD CIRCUIT](image.png)
WAVEFORMS

READ OPERATION—OUTPUT BUFFER REGISTER

CS OR AO

RD

DATA BUS (OUTPUT)

DATA VALID

WRITE OPERATION—INPUT BUFFER REGISTER

CS OR AO

WR

DATA BUS (INPUT)

DATA MAY CHANGE

DATA VALID

DATA MAY CHANGE

DMA AND INTERRUPT TIMING

DACK

RD WR

DRQ

DATA BUS

VALID

SYSTEM'S ADDRESS BUS

SYSTEM'S ADDRESS BUS

SYSTEM'S ADDRESS BUS

SYSTEM'S ADDRESS BUS

DATA MAY CHANGE

DATA MAY CHANGE

DATA MAY CHANGE

DATA MAY CHANGE

WRITE CONTROL

WRITE CONTROL

WRITE CONTROL

WRITE CONTROL

DATA VALID

DATA VALID

DATA VALID

DATA VALID

DATA VALID

DATA VALID

DATA VALID

DATA VALID
WAVEFORMS (Continued)

**PRINTER INTERFACE TIMING**

- **MOTOR DRIVE**
- **HOME**
- **SOLENOID DATA**
- **SOLENOID STROBE**
- **PFEED**
- **PFM**

### Symbol Table

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Typical</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_{DH}$</td>
<td>Print delay from home inactive</td>
<td>1.8 ms</td>
</tr>
<tr>
<td>$S_{DS}$</td>
<td>Solenoid data setup time before strobe active</td>
<td>25 μs</td>
</tr>
<tr>
<td>$S_{HS}$</td>
<td>Solenoid data hold after strobe inactive</td>
<td>&gt;1 ms</td>
</tr>
<tr>
<td>$M_{HA}$</td>
<td>Motor hold time after home active</td>
<td>3.2 ms</td>
</tr>
<tr>
<td>$P_{SP}$</td>
<td>PFEED setup time after PFM active</td>
<td>58 ms</td>
</tr>
<tr>
<td>$P_{HP}$</td>
<td>PFM hold time after PFEED active</td>
<td>9.75 ms</td>
</tr>
</tbody>
</table>
The ICE™-42 module resides in the Intellec Microcomputer Development System and interfaces to any user-designed 8042 or 8041A system through a cable terminating in an 8042 emulator microprocessor and a pin-compatible plug. The emulator processor, together with 2K bytes of user program RAM located in the ICE-42 buffer box, replaces the 8042 device in the user system while maintaining the 8042 electrical and timing characteristics. Powerful Intellec debugging functions are thus extended into the user system. Using the ICE-42 module, the designer can emulate the system's 8042 chip in real-time or single-step mode. Breakpoints allow the user to stop emulation on user-specified conditions, and a trace qualifier feature allows the conditional collection of 1000 frames of trace data. Using the single-line 8042 assembler the user may alter program memory using the 8042 assembler mnemonics and symbolic references, without leaving the emulator environment. Frequently used command sequences can be combined into compound commands and identified as macros with user-defined names.
FUNCTIONAL DESCRIPTION

Integrated Hardware and Software Development

The ICE-42 emulator allows hardware and software development to proceed interactively. This approach is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-42 module, prototype hardware can be added to the system as it is designed. Software and hardware integration occurs while the product is being developed.

The ICE-42 emulator assists four stages of development:

SOFTWARE DEBUGGING

This emulator operates without being connected to the user's system before any of the user's hardware is available. In this stage ICE-42 debugging capabilities can be used in conjunction with the Intellec text editor and 8042 macroassembler to facilitate program development.

HARDWARE DEVELOPMENT

The ICE-42 module's precise emulation characteristics and full-speed program RAM make it a valuable tool for debugging hardware.

SYSTEM INTEGRATION

Integration of software and hardware begins when any functional element of the user system hardware is connected to the 8042 socket. As each section of the user's hardware is completed, it is added to the prototype. Thus, each section of the hardware and software is "system" tested in real-time operation as it becomes available.

SYSTEM TEST

When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-42 module is then used for real-time emulation of the 8042 chip to debug the system as a completed unit.

The final product verification test may be performed using the 8742 EPROM version of the 8042 microcomputer. Thus, the ICE-42 module provides the ability to debug a prototype or production system at any stage in its development without introducing extraneous hardware or software test tools.

Symbolic Debugging

The ICE-42 emulator permits the user to define and to use symbolic, rather than absolute, references to program and data memory addresses. Thus, there is no need to recall or look up the addresses of key locations in the program, or to become involved with machine code.

When a symbol is used for memory reference in an ICE-42 emulator command, the emulator supplies the corresponding location as stored in the ICE-42 emulator symbol table. This table can be loaded with the symbol table produced by the assembler during application program assembly. The user obtains the symbol table during software preparation simply by using the "DEBUG" switch in the 8042 macroassembler. Furthermore, the user interactively modifies the emulator symbol table by adding new symbols or changing or deleting old ones. This feature provides great flexibility in debugging and minimizes the need to work with hexadecimal values.

Through symbolic references in combination with other features of the emulator, the user can easily:

- Interpret the results of emulation activity collected during trace.
- Disassemble program memory to mnemonics, or assemble mnemonic instructions to executable code.
- Reference labels or addresses defined in a user program.

Automated Debugging and Testing

MACRO COMMAND

A macro is a set of commands given a name. A group of commands executed frequently can be defined as a macro. The user executes the group of commands by typing a colon followed by the macro name. Up to ten parameters may be passed to the macro.

Macro commands can be defined at the beginning of a debug session and then used throughout the whole session. One or more macro definitions can be saved on diskette for later use. The Intellec text editor may be used to edit the macro file. The macro definitions are easy to include in any later emulation session.
The power of the development system can be applied to manufacturing testing as well as development by writing test sequences as macros. The macros are stored on diskettes for use during system test.

**COMPOUND COMMAND**

Compound commands provide conditional execution of commands (IF command) and execution of commands repeatedly until certain conditions are met (COUNT, REPEAT commands).

Compound commands may be nested any number of times, and may be used in macro commands.

**Example:**

```
*DEFINE .I=0 ; Define symbol .I to 0
*COUNT 100H ; Repeat the following commands 100H times.
.*IF .I AND 1 THEN ; Check if .I is odd
..*CBYTE,.I=.I ; Fill the memory at location .I to value .I
.*END
.*.I=.I+1 ; Increment .I by 1.
.*END ; Command executes upon carriage-return after END
```

(The Asterisks are system prompts; the dots indicate the nesting level of compound commands.)

**Operating Modes**

The ICE-42 software is an Intellec RAM-based program that provides easy-to-use commands for initiating emulation, defining breakpoints, controlling trace data collection, and displaying and controlling system parameters. ICE-42 commands are configured with a broad range of modifiers that provide maximum flexibility in describing the operation to be performed.

**EMULATION**

The ICE-42 module can emulate the operation of prototype 8042 system, at real-time speed (up to 12M Hz) or in single steps. Emulation commands to the ICE-42 module control the process of setting up, running, and halting an emulation of the user's 8042-based system. Breakpoints and tracepoints enable the ICE-42 emulator to halt emulation and provide a detailed trace of execution in any part of the user's program. A summary of the emulation commands is shown in Table 1.

**Table 1 Major Emulation Commands**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GO</td>
<td>Begins real-time emulation and optionally specifies break conditions.</td>
</tr>
<tr>
<td>BR0, BR1, BR</td>
<td>Sets or displays either or both Breakpoint Registers used for stopping real-time emulation.</td>
</tr>
<tr>
<td>STEP</td>
<td>Performs single-step emulation.</td>
</tr>
<tr>
<td>QR0, QR1</td>
<td>Specifies match conditions for qualified trace.</td>
</tr>
<tr>
<td>TR</td>
<td>Specifies or displays trace-data collection conditions and optionally sets Qualifier Register (QR0, QR1).</td>
</tr>
<tr>
<td>Synchronization Line Commands</td>
<td>Sets and displays status of synchronization line outputs or latched inputs. Used to allow real-time emulation or trace to start and stop synchronously with external events.</td>
</tr>
</tbody>
</table>

**Breakpoints**

The ICE-42 hardware includes two breakpoint registers that allow halting of emulation when specified conditions are met. The emulator continuously compares the values stored in the breakpoint registers with the status of specified address, opcode, operand, or port values, and halts emulation when this comparison is satisfied. When an instruction initiates a break, that instruction is executed completely before the break takes place. The ICE-42 emulator then regains control of the console and enters the interrogation mode. With the breakpoint feature, the user can request an emulation break when the program:

- Executes an instruction at a specific address or within a range of addresses.
ICE™-42 IN-CIRCUIT EMULATOR

- Executes a particular opcode.
- Receives a specific signal on a port pin.
- Fetches a particular operand from the user program memory.
- Fetches an operand from a specific address in program memory.

Trace and Tracepoints

Tracing is used with real-time and single-step emulation to record diagnostic information in the trace buffer as a program is executed. The information collected includes opcodes executed, port values, and memory addresses. The ICE-42 emulator collects 1000 frames of trace data.

If desired this information can be displayed as assembler instruction mnemonics for analysis during interrogation or single-step mode. The trace-collection facility may be set to run conditionally or unconditionally. Two unique trace qualifier registers, specified in the same way as breakpoint registers, govern conditional trace activity. The qualifiers can be used to condition trace data collection to take place as follows:

- Under all conditions (forever).
- Only while the trace qualifier is satisfied.
- For the frames or instructions preceding the time when a trace qualifier is first satisfied (pre-trigger trace).
- For the frames or instructions after a trace qualifier is first satisfied (post-triggered trace).

Table 2 shows an example of trace display.

INTERROGATION AND UTILITY

Interrogation and utility commands give convenient access to detailed information about the

---

Table 2 Trace Display (Instruction Mode)

<table>
<thead>
<tr>
<th>FRAME</th>
<th>LOC</th>
<th>OBJ</th>
<th>INSTRUCTION</th>
<th>P1</th>
<th>P2</th>
<th>TO</th>
<th>T1</th>
<th>DBYIN</th>
<th>YOUT</th>
<th>YSTS</th>
<th>TOVF</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>100H</td>
<td>2355</td>
<td>MOV A,#55H</td>
<td>FFH</td>
<td>FFH</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>6FH</td>
<td>02H</td>
<td>0</td>
</tr>
<tr>
<td>0004</td>
<td>102H</td>
<td>39</td>
<td>OUTL P1,A</td>
<td>FFH</td>
<td>FFH</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>6FH</td>
<td>02H</td>
<td>0</td>
</tr>
<tr>
<td>0008</td>
<td>103H</td>
<td>3A</td>
<td>OUTL P2,A</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>6FH</td>
<td>02H</td>
<td>0</td>
</tr>
<tr>
<td>0012</td>
<td>104H</td>
<td>22</td>
<td>IN A, DBB</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>6FH</td>
<td>02H</td>
<td>0</td>
</tr>
<tr>
<td>0014</td>
<td>105H</td>
<td>37</td>
<td>CPL A</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>6FH</td>
<td>02H</td>
<td>0</td>
</tr>
<tr>
<td>001B</td>
<td>106H</td>
<td>02</td>
<td>OUT DBB,A</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>6FH</td>
<td>00H</td>
<td>0</td>
</tr>
<tr>
<td>001E</td>
<td>107H</td>
<td>BA03</td>
<td>MOV R2,#D3H</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>99H</td>
<td>00H</td>
<td>0</td>
</tr>
<tr>
<td>0022</td>
<td>109H</td>
<td>8410</td>
<td>MOV R0,#.TABLE0</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
</tr>
<tr>
<td>002B</td>
<td>108H</td>
<td>8960</td>
<td>MOV R1,#.TABLE1</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
</tr>
<tr>
<td>.LOOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0030</td>
<td>10DH</td>
<td>F0</td>
<td>MOV A,@RO</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0032</td>
<td>10EH</td>
<td>A1</td>
<td>MOV @R1,A</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0034</td>
<td>10FH</td>
<td>18</td>
<td>INC R0</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0036</td>
<td>110H</td>
<td>19</td>
<td>INC R1</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0038</td>
<td>111H</td>
<td>EADD</td>
<td>DJNZ R2,.LOOP</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
</tr>
<tr>
<td>.LOOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0040</td>
<td>10DH</td>
<td>F0</td>
<td>MOV A,@RO</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0042</td>
<td>10EH</td>
<td>A1</td>
<td>MOV @R1,A</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0044</td>
<td>10FH</td>
<td>18</td>
<td>INC R0</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0046</td>
<td>110H</td>
<td>19</td>
<td>INC R1</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0050</td>
<td>111H</td>
<td>EADD</td>
<td>DJNZ R2,.LOOP</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
</tr>
<tr>
<td>.LOOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0054</td>
<td>10DH</td>
<td>F0</td>
<td>MOV A,@RO</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0056</td>
<td>10EH</td>
<td>A1</td>
<td>MOV @R1,A</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0058</td>
<td>10FH</td>
<td>18</td>
<td>INC R0</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0060</td>
<td>110H</td>
<td>19</td>
<td>INC R1</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0062</td>
<td>111H</td>
<td>EADD</td>
<td>DJNZ R2,.LOOP</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>66H</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
</tr>
<tr>
<td>0066</td>
<td>113H</td>
<td>00</td>
<td>NOP</td>
<td>55H</td>
<td>55H</td>
<td>0</td>
<td>0</td>
<td>99H</td>
<td>01H</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
user program and the state of the 8042 that is useful in debugging hardware and software. Changes can be made in memory and in the 8042 registers, flags, and port values. Commands are also provided for various utility operations such as loading and saving program files, defining symbols, displaying trace data, controlling system synchronization and returning control to ISIS-II. A summary of the basic interrogation and utility commands is shown in Table 3. Two additional time-saving emulator features are discussed below.

Table 3 Major Interrogation and Utility Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HELP</td>
<td>Displays help messages for ICE-42 emulator command-entry assistance.</td>
</tr>
<tr>
<td>LOAD</td>
<td>Loads user object program (8042 code) into user-program memory, and user symbols into ICE-42 emulator symbol table.</td>
</tr>
<tr>
<td>SAVE</td>
<td>Saves ICE-42 emulator symbol table and/or user object program in ISIS-II hexadecimal file.</td>
</tr>
<tr>
<td>LIST</td>
<td>Copies all emulator console input and output to ISIS-II file.</td>
</tr>
<tr>
<td>EXIT</td>
<td>Terminates ICE-42 emulator operation.</td>
</tr>
<tr>
<td>DEFINE</td>
<td>Defines ICE-42 emulator symbol or macro.</td>
</tr>
<tr>
<td>REMOVE</td>
<td>Removes ICE-42 emulator symbol or macro.</td>
</tr>
<tr>
<td>ASM</td>
<td>Assembles mnemonic instructions into user-program memory.</td>
</tr>
<tr>
<td>DASM</td>
<td>Disassembles and displays user-program memory contents.</td>
</tr>
<tr>
<td>Change/Display Commands</td>
<td>Change or display value of symbolic reference in ICE-42 emulator symbol table, contents of key-word references (including registers, I/O ports, and status flags), or memory references.</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>Evaluates expression and displays resulting value.</td>
</tr>
<tr>
<td>MACRO</td>
<td>Displays ICE-42 macro or macros.</td>
</tr>
<tr>
<td>INTERRUPT</td>
<td>Displays contents for the Data Bus and timer interrupt registers.</td>
</tr>
<tr>
<td>SECONDS</td>
<td>Displays contents of emulation timer, in microseconds.</td>
</tr>
<tr>
<td>PRINT</td>
<td>Displays trace data pointed to by trace buffer pointer.</td>
</tr>
<tr>
<td>MODE</td>
<td>Sets or displays the emulation mode, 8041A or 8042.</td>
</tr>
</tbody>
</table>
Table 4 HELP Command

<table>
<thead>
<tr>
<th>Help</th>
<th>Emulation:</th>
<th>Trace Collection:</th>
<th>Misc:</th>
</tr>
</thead>
<tbody>
<tr>
<td>*HELP</td>
<td>GD GR SY Q</td>
<td>TR QR QRO QRL SY1</td>
<td>BASE</td>
</tr>
<tr>
<td>Help is available for the</td>
<td>BR BRDBR1</td>
<td>DISABLE</td>
<td>&lt;expr&gt;</td>
</tr>
<tr>
<td>following items. Type HELP</td>
<td></td>
<td>TRACE Display:</td>
<td>&lt;expr&gt;</td>
</tr>
<tr>
<td>followed by the item name.</td>
<td></td>
<td>ERROR</td>
<td>&lt;identifier&gt;</td>
</tr>
<tr>
<td>The help items cannot be</td>
<td></td>
<td>EVALUATE</td>
<td>&lt;instruction&gt;</td>
</tr>
<tr>
<td>abbreviated. (For more</td>
<td></td>
<td>HELP</td>
<td>&lt;mask&gt;constant&gt;</td>
</tr>
<tr>
<td>information, type HELP HELP</td>
<td></td>
<td>&lt;ICE4C#keyword&gt;</td>
<td>&lt;match&gt;condition&gt;</td>
</tr>
<tr>
<td>or HELP INFO.)</td>
<td></td>
<td>INFO</td>
<td>&lt;numeric&gt;constant&gt;</td>
</tr>
<tr>
<td>Emulation</td>
<td></td>
<td>&lt;DISPLAY&gt;</td>
<td>&lt;partition&gt;</td>
</tr>
<tr>
<td>GO BR SY Q TR QR QRO QRL SY</td>
<td></td>
<td>REMOVE CBYTE</td>
<td>&lt;string&gt;</td>
</tr>
<tr>
<td>Oldest Newest</td>
<td></td>
<td>SY LO SY LO</td>
<td>&lt;stringconstant&gt;</td>
</tr>
<tr>
<td>Change/</td>
<td></td>
<td>DEFINE</td>
<td>&lt;symbolicref&gt;</td>
</tr>
<tr>
<td>Display/ Define/ Remove:</td>
<td></td>
<td>STACK</td>
<td>&lt;mode&gt;</td>
</tr>
<tr>
<td>INFO</td>
<td></td>
<td>SY</td>
<td>&lt;trace&gt;reference&gt;</td>
</tr>
<tr>
<td>&lt;DISPLAY&gt;</td>
<td></td>
<td>DBYTE</td>
<td>&lt;unlimited&gt;match&gt;condition&gt;</td>
</tr>
<tr>
<td>DEFINE</td>
<td></td>
<td>DASM LIST</td>
<td>&lt;user&gt;symbols&gt;</td>
</tr>
<tr>
<td>Macro:</td>
<td></td>
<td>&lt;true*list&gt;</td>
<td>&lt;macro.DISPLAY&gt;</td>
</tr>
<tr>
<td>DEFINE</td>
<td></td>
<td>&lt;true*list&gt;</td>
<td>&lt;macro.INVOCATION&gt;</td>
</tr>
<tr>
<td>DEFINE</td>
<td></td>
<td>&lt;true*list&gt;</td>
<td>REPEAT</td>
</tr>
<tr>
<td>DEFINE</td>
<td></td>
<td>&lt;true*list&gt;</td>
<td>END</td>
</tr>
<tr>
<td>Disable</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>@</td>
</tr>
<tr>
<td>Enable</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>@</td>
</tr>
<tr>
<td>Include</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>@</td>
</tr>
<tr>
<td>Put</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>END</td>
</tr>
<tr>
<td>Macro DISPLAY</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>@</td>
</tr>
<tr>
<td>REPEAT</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>END</td>
</tr>
<tr>
<td>*HELP IF</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>END</td>
</tr>
<tr>
<td>IF - The conditional command allows conditional execution of one or more commands based on the values of boolean conditions.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IF &lt;expr&gt; 'THEN &lt;cr&gt;</td>
<td></td>
<td>&lt;true*list&gt;:='&lt;command&gt; &lt;cr&gt; @</td>
<td></td>
</tr>
<tr>
<td>&lt;true*list&gt;</td>
<td></td>
<td>&lt;false*list&gt;:='&lt;command&gt; &lt;cr&gt; @</td>
<td></td>
</tr>
<tr>
<td>'ORIF &lt;expr&gt; &lt;cr&gt;</td>
<td></td>
<td>&lt;command&gt; :='An ICE-42 command.</td>
<td></td>
</tr>
<tr>
<td>&lt;true*list&gt; @</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>END</td>
</tr>
<tr>
<td>'ELSE &lt;cr&gt;</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>END</td>
</tr>
<tr>
<td>END</td>
<td></td>
<td>&lt;false*list&gt;</td>
<td>END</td>
</tr>
</tbody>
</table>

The <expr>s are evaluated in order as 16-bit unsigned integers. If one is reached whose value has low-order bit 1 (TRUE), all commands in the <true*list> following that <expr> are then executed and all commands in the other <true*list>s and in the <false*list> are skipped. If all <expr>s have value with low-order bit 0 (FALSE), then all commands in all <true*list>s are skipped and, if ELSE is present, all commands in the <false*list> are executed.

(EX: IF .LOOP=5 THEN
  STEP
  ELSE
  GO
  END)

* * *
* * *
* * *
* * *
*EXIT

6-823
ICE™-42 IN-CIRCUIT EMULATOR

may be used in the instruction operand field. The emulator supplies the absolute address or data values as stored in the emulator symbol table. These features eliminate user time spent translating to and from machine code and searching for absolute addresses, with a corresponding reduction in transcription errors.

HELP

The HELP file allows display of ICE-42 command syntax information at the Intellec console. By typing "HELP", a listing of all items for which help messages are available is displayed. Typing "HELP <Item>" then displays relevant information about the item requested, including typical usage examples. Table 4 shows some sample HELP messages.

EMULATION ACCURACY

The speed and interface demands of a high-performance single-chip microcomputer require extremely accurate emulation, including full-speed, real-time operation with the full function of the microcomputer. The ICE-42 module achieves accurate emulation with an 8042 emulator chip, a special configuration of the 8042 microcomputer family, as its emulation processor.

Each of the 40 pins on the user plug is connected directly to the corresponding 8042 pin on the emulator chip. Thus the user system sees the emulator as an 8042 microcomputer at the 8042 socket. The resulting characteristics provide extremely accurate emulation of the 8042 including speed, timing characteristics, load and drive values, and crystal operation. However, the emulator may draw more power from the user system than a standard 8042 family device.

Additional emulator processor pins provide signals such as internal address, data, clock, and control lines to the emulator buffer box. These signals let static RAM in the buffer box substitute for on-chip program ROM or EPROM. The emulator chip also gives the ICE module "back-door" access to internal chip operation, allowing the emulator to break and trace execution without interfering with the values on the user-system pins.

Figure 1 A Typical 8042 Development Configuration. The host system is an Intellec Model 225, plus 1 megabyte dual double-density flexible disk storage. The ICE-42 module is connected to a user prototype system.

SPECIFICATIONS

ICE™-42 Operating Requirements

Intellec Microcomputer Development System
(64K RAM required)
System console
Intellec Diskette Operating System (single or double density) ISIS-II (Version 3.4 or later).

Equipment Supplied

- Printed circuit boards (2)

- Emulation buffer box, Intellec interface cables, and user-interface cable with 8042 emulation processor
- Crystal power accessory
- Operating instructions manuals
- Diskette-based ICE-42 software (single and double density)

Emulation Clock

User's system clock (up to 12MHz) or ICE-42 crystal power accessory (12 MHz)
Environmental Characteristics

Operating Temperature — 0° to 40°C

Operating Humidity — Up to 95% relative humidity without condensation.

Physical Characteristics

Printed Circuit Boards
Width: 12.00 in. (30.48 cm)
Height: 6.75 in. (17.15 cm)
Depth: 0.50 in. (1.27 cm)

Buffer Box
Width: 8.00 in. (20.32 cm)
Length: 12.00 in. (30.48 cm)
Depth: 1.75 in. (4.44 cm)
Weight: 4.0 lb. (1.81 kg)

Electrical Characteristics

DC Power Requirements
(from Intellec® system)

\[ V_{CC} = +5V, \pm 5\% \]
\[ I_{CC} = 13.2A \text{ max}; 11.0A \text{ typical} \]
\[ V_{DD} = +12V, \pm 5\% \]
\[ I_{DD} = 0.1A \text{ max}; 0.05A \text{ typical} \]
\[ V_{BB} = -10V, \pm 5\% \]
\[ I_{BB} = 0.05A \text{ max}; 0.01A \text{ typical} \]

User plug characteristics at 8042 socket —
Same as 8042 or 8742 except that the user system sees an added load of 25 pF capacitance and 50μA leakage from the ICE-42 emulator user plug at ports 1, 2, T0, and T1.

ORDERING INFORMATION

Part Number Description

ICE-42 8042 Microcontroller In-Circuit Emulator, cable assembly and interactive diskette software.

AFN-00148B

6-825
MCS®-48
DISKETTE-BASED SOFTWARE
SUPPORT PACKAGE

- Extends Intellec microcomputer development system to support MCS-48 development
- MCS-48 assembler provides conditional assembly and macro capability
- Takes advantage of powerful ISIS-II file handling and storage capabilities
- Provides assembler output in standard Intel hex format

The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes, and provides both conditional and macroassembler programming. Output may be loaded either to an ICE-49 module for debugging or into the iUP Universal PROM Programmer for 8748 PROM programming. The MCS-48 assembler operates under the ISIS-II operating system on Intel Development systems.
FUNCTIONAL DESCRIPTION

The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. The ability to refer to program addresses with symbolic names eliminates the errors of hand translation and makes it easier to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify which portions of the master source document should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices. Macro capability allows the programmer use of a single label to define a routine. The MCS-48 assembler will assemble the code required by the reserved routine whenever the macro label is inserted in the text. Output from the assembler is in standard Intel hex format. It may be either loaded directly to an in-circuit emulator (ICE-49) module for integrated hardware/software debugging, or loaded into the iUP Universal PROM Programmer for 8748 PROM programming. A sample assembly listing is shown in Table 1.

SPECIFICATIONS

Operating Environment

(All) Intel Microcomputer Development Systems (Series II, Series III/Intel equivalent)
Intel Personal Development System

Documentation Package

Titles of: User Guides
Operating Instructions
Reference Manuals

Ordering Information

Part Number Description
MDS-D48 MCS-48 Disk Based Assembler
Requires Software License

SUPPORT:

Hotline Telephone Support, Software Performance Reports (SPR), Software Updates, Technical Reports, Monthly Newsletters are available.

Table 1. Sample MCS-48 Diskette-Based

<table>
<thead>
<tr>
<th>LOC</th>
<th>OBJ</th>
<th>SEQ</th>
<th>SOURCE STATEMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0001E</td>
<td>13</td>
<td>ALPHA</td>
<td>EQU 30</td>
</tr>
<tr>
<td>0002E</td>
<td>14</td>
<td>BETA</td>
<td>EQU 40</td>
</tr>
<tr>
<td>0003E</td>
<td>15</td>
<td>COUNT</td>
<td>EQU 5</td>
</tr>
<tr>
<td>0100D</td>
<td>16</td>
<td>ORG</td>
<td>100H</td>
</tr>
<tr>
<td>0100D</td>
<td>B016</td>
<td>16</td>
<td>MOV</td>
</tr>
<tr>
<td>0102D</td>
<td>B025</td>
<td>19</td>
<td>LI</td>
</tr>
<tr>
<td>0104D</td>
<td>B032</td>
<td>20</td>
<td>MOV</td>
</tr>
<tr>
<td>0106D</td>
<td>B037</td>
<td>21</td>
<td>CLR</td>
</tr>
<tr>
<td>0107D</td>
<td>B042</td>
<td>22</td>
<td>LP</td>
</tr>
<tr>
<td>0108D</td>
<td>B047</td>
<td>23</td>
<td>ADDC</td>
</tr>
<tr>
<td>0109D</td>
<td>B052</td>
<td>24</td>
<td>LSR</td>
</tr>
<tr>
<td>010AD</td>
<td>18</td>
<td>26</td>
<td>INC</td>
</tr>
<tr>
<td>0100C</td>
<td>19</td>
<td>27</td>
<td>INC</td>
</tr>
<tr>
<td>0100D</td>
<td>EA07</td>
<td>28</td>
<td>DUNZ</td>
</tr>
</tbody>
</table>

USER SYMBOLS

ALPHA 30H BETA 40H COUNT 5H

ASSEMBLY COMPLETE NO ERRORS

Table 1. Sample MCS-48 Diskette-Based

<table>
<thead>
<tr>
<th>ISS II ASSEMBLER SYMBOL CROSS REFERENCE</th>
<th>PAGE 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYMBOL CROSS REFERENCE</td>
<td></td>
</tr>
<tr>
<td>ALPHA 1M 17</td>
<td></td>
</tr>
<tr>
<td>BETA 1M 17</td>
<td></td>
</tr>
<tr>
<td>COUNT 1M 17</td>
<td></td>
</tr>
<tr>
<td>INIT 7M 17</td>
<td></td>
</tr>
<tr>
<td>LI 1M</td>
<td></td>
</tr>
<tr>
<td>LP 22H 28</td>
<td></td>
</tr>
</tbody>
</table>

Documentation Package

Titles of: User Guides
Operating Instructions
Reference Manuals

Ordering Information

Part Number Description
MDS-D48 MCS-48 Disk Based Assembler
Requires Software License

SUPPORT:

Hotline Telephone Support, Software Performance Reports (SPR), Software Updates, Technical Reports, Monthly Newsletters are available.
iUP-200/iUP-201
UNIVERSAL PROM PROGRAMMERS

MAJOR iUP-200/iUP-201 FEATURES:

■ Serial interface to all INTELLEC® Development Systems
■ Powerful PROM Programming Software utility (IPPS)
■ Support for all Intel PROM families through multiple device Personality Modules
■ iUP system self-tests plus device integrity checks

ADDITIONAL iUP-201 FEATURES:

■ 24-character alpha-numeric display
■ Full hexadecimal plus 11-function keypads
■ Off-line editing and device duplication
■ 16K bytes RAM expandable to 32K bytes

The iUP-200 and iUP-201 Universal Prom Programmers provide programming and verification of data in all the Intel programmable ROMs (PROMs). They can also be used for programming the PROM memory portions of Intel's single-chip microcomputer and peripheral devices. When used with any INTELLEC Development System, the iUP-200 and iUP-201 provide on-line programming and verification with the aid of the Intel PROM Programming Software utility (IPPS). In addition, the iUP-201 supports off-line, stand-alone, program editing and PROM duplication. The iUP-200 is completely expandable to the iUP-201.
FUNCTIONAL DESCRIPTION

On-Line System

Hardware Components—The basic iUP-200 and iUP-201 consist of a free-standing unit that, when interfaced directly to any Intel Development System equipped with at least 64K bytes of user memory, provides "on-line" PROM programming and verification of Intel programmable devices. In addition, the units can read the contents of the ROM versions of these devices. Communication with the host is accomplished through a standard RS232C serial data link. A serial converter is needed when using the MDS-800 as a host system. These converters are available from other manufacturers. Each unit contains an 8085 CPU, selectable power supply, 2.3K bytes of static RAM, 8K bytes of pre-programmed EPROM, a programmable timer, and circuitry for interfacing to a Personality Module, keyboard, display, and host system. The pre-programmed EPROM contains the firmware needed for all iUP edit and control functions.

The interface between the iUP and the target PROM is accomplished using a family or single-device Personality Module. No additional sockets or adaptors are necessary. These Personality Modules are iUP front panel inserted units containing all the hardware and firmware necessary for programming either a family of Intel PROMs or a single Intel device. Figure 1 diagrams the on-line system data flow.

The iUP-201 will also accept Intel hexadecimal programs developed on a non-Intel Development System. Only a few keystrokes are required to download the program into iUP RAM for editing and loading into a PROM.

Software Components—The Intel PROM Programming Software utility (iPPS) is included with both the iUP-200 and iUP-201. Created to run on any INTELLEC Development System, iPPS provides user control of all reading, programming, and verification functions through an easy to use language driven interface. All iPPS commands, as well as program address and data information, are entered through the development system ASCII keyboard and displayed on the system CRT. These plain English commands allow the user to read and write data to or from any of three logical devices: the target PROM, the INTELLEC system memory, or a disk file system. Additional commands control iPPS program execution, display information and status, allow rearrangement of data from any of the three logical devices, and provide user assistance information in the form of a HELP command. Figure 2 summarizes these commands.

Loading programs into a PROM from INTELLEC system memory or directly from a disk file is accomplished under iPPS control. Access to the disk allows the user to create and manipulate data in a virtual buffer with an address range up to 16M. This large block of data can be formatted into different PROM word sizes for program storage into several different PROM types. In addition, a program from any of the three logical devices can be "interleaved" with a second program and entered into a specific target PROM or PROMs.

iPPS supports data manipulation in any Intel format: 8080 hexadecimal ASCII, 8080 absolute object, 8086 hexadecimal ASCII, 8086 absolute object, and 286 absolute object. Addresses and data can be displayed in one of several number bases including binary, octal, decimal, and hexadecimal. The user can easily change defaulted data formats as well as number bases.

iPPS requires that version 3.4 or later of Intel's ISIS-II Operating System be resident in INTELLEC Development System memory at the time of execution. The software is designed to run under control of ISIS "Submit Files" thereby freeing the user from repetitious command entry.

System Expansion—The iUP-200 can be easily expanded, by the user, for off-line operation. The Keyboard/Expansion Kit (iUP-PAK) is available from Intel or your local Intel Distributor.
### Program Control Group
- **EXIT**
  - Exits iPPS and returns control to ISIS-II
- **< ESC >**
  - Terminates current command
- **REPEAT**
  - Repeats full execution of previous command
- **ALTER**
  - Allows edit and re-execution of previous command

### Utility Group
- **DISPLAY**
  - Displays PROM, Buffer, or File data on the console
- **PRINT**
  - Prints PROM, Buffer or File data on a printer
- **HELP**
  - Selectively displays user assistance information
- **MAP**
  - Displays Buffer structure and status
- **BLANKCHECK**
  - Checks for unprogrammed PROM
- **OVERLAY**
  - Checks if non-blank PROM can be programmed
- **TYPE**
  - Selects PROM type
- **INIT**
  - Initializes the default number base and file type
- **WORKFILES**
  - Specifies drive device for temporary work files

### Buffer Group
- **SUBSTITUTE**
  - Examines and modifies Buffer data
- **LOADDATA**
  - Loads a section of the buffer with a constant
- **VERIFY**
  - Verifies data in PROM with Buffer data

### Formatting Group
- **FORMAT**
  - Interactively formats the Buffer, PROM, or File data and places the result in a workfile

### Copy Group
- **COPY (File to PROM)**
  - Programs PROM with data in a file on disk
- **COPY (PROM to File)**
  - Saves PROM data in file on disk
- **COPY (Buffer to PROM)**
  - Programs PROM device from Buffer
- **COPY (PROM to Buffer)**
  - Loads Buffer with data in PROM
- **COPY (Buffer to File)**
  - Saves Buffer in file on disk
- **COPY (File to Buffer)**
  - Loads Buffer from file on disk
- **COPY (File to URAM)**
  - Loads file data into IUP URAM (IUP-201 only)
- **COPY (URAM to File)**
  - Save IUP URAM data in a file (IUP-201 only)
- **COPY (Buffer to URAM)**
  - Loads Buffer into IUP URAM (IUP-201 only)
- **COPY (URAM to Buffer)**
  - Loads IUP URAM data into the Buffer (IUP-201 only)

---

**Figure 2. iPPS Command Summary**
Off-Line System

While capable of performing all the on-line functions, the iUP-201 allows program editing, PROM duplication, and program verification independent of the host system. In addition to the hardware components included as part of the iUP-200, the iUP-201 contains a 24-character alphanumeric display, full HEX and 11-function keypads, and 16K bytes of user RAM (URAM) expandable to 32K bytes. This expansion provides memory needed to store data for PROMs exceeding 16K bytes (128K bits) in size. Figure 3 illustrates the iUP-201 keyboard and display.

The two logical devices accessible during off-line operation are the PROM device and iUP-201 RAM. Typical operation would entail copying the data from a PROM (or ROM) into iUP RAM, modifying this data in RAM, and programming the modified data back into a PROM device. The address range of the needed RAM is automatically determined by the iUP when PROM type selection is made.

Figure 4 summarizes the off-line commands.

| **Selects either the on-line or the off line operation. When on-line, all other function keys are disabled.** |
| **Selects the PROM type when a Personality Module capable of programming multiple devices is used. The selected device is indicated by an adjacent LED on the installed module.** |
| **Verifies the contents of the installed PROM device with that of the iUP RAM. The iUP display indicates address and the 2's complement of any expected vs. actual mismatch.** |
| **Performs a device Blank Check and then programs the target PROM with data from iUP RAM. If Blank Check fails, pressing PROG again will perform a stuck bit check to further verify PROM/Program compatibility.** |
| **Loads the iUP RAM with the data from the PROM device installed in the Personality Module.** |
| **Terminates the current off-line function, clears a user entry, or restores the display after an error condition.** |
| **Pressing the ENTER key transfers information from the iUP display (addresses or data) into URAM.** |
| **Pressing the shift key and ADDR/0 key selects the address field for keypad entry.** |
| **Pressing the shift key and DATA/1 key selects the data field for keypad editing and entry.** |
| **Pressing the shift key and FILL/2 key selects the fill function, which allows a contiguous section of RAM locations to be loaded with a constant.** |
| **Pressing the shift key and LOAD/3 initiates a download of Intel hexadecimal data from any development system with an RS-232C port.** |
SYSTEM DIAGNOSTICS

Both the iUP-200 and iUP-201 include self-contained system diagnostics that provide verification of system operation and aid the user in fault isolation. Diagnostics are performed on the power supply, CPU, internal firmware ROM, internal RAM, timer, and on the iUP-201 keyboard and URAM. In addition, tests are made on any Personality Module installed in the programmer the first time the module is accessed. They include tests on the power select circuitry and the 2K of module firmware. Easy to read status messages are provided on the development system display in the on-line mode and the iUP-201 display in the off-line mode.

PERSONALITY MODULES

The iUP-200 and iUP-201 interface with a selected PROM (or ROM) through an associated Personality Module. These modules contain all of the hardware and firmware needed to read and program a family of Intel devices. Each module is a single molded unit, front panel inserted on either programmer. No additional adapters or sockets are needed. Figure 5 lists the available modules.

<table>
<thead>
<tr>
<th>Module Code</th>
<th>Module Type and Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IUP-F27/128</td>
<td>E²/PROM Personality Module capable of reading and programming the 2716, 2732, 2732A, 2764, 27128, 2815, and 2816.</td>
</tr>
<tr>
<td>IUP-F87/51</td>
<td>MICROCONTROLLER Personality Module capable of reading and programming the 8748, 8748H, 8048, 8749, 8049, 8750, 8050, 8751, and 8051.</td>
</tr>
<tr>
<td>IUP-F87/44</td>
<td>PERIPHERAL Personality Module capable of reading and programming the 8741A, 8041A, 8742, 8042, 8744, 8044, and 8755A.</td>
</tr>
<tr>
<td>IUP-F36/32</td>
<td>BIPOLAR Personality Module capable of reading and programming the 3628, 3632, 3632A, 3636, 3636B, and 3624.</td>
</tr>
</tbody>
</table>

Interfaces

Each personality module, an example is shown in Figure 6, interfaces with the programmer through a 41-pin connector. Module firmware is uploaded into iUP RAM and executed by the onboard 8085A processor. This firmware contains routines needed to Read and Program a number of PROMs. In addition, the personality module sends specific information regarding the selected PROM to the iUP to aid in performing PROM device integrity checks.

Operational status is indicated through individual LEDs on each module. A column of device selection LEDs indicate which PROM device type the user has selected. After device selection, an LED below each socket (on modules containing more than one socket) indicates the socket to be used. A red indicator light (Hot Socket) warns the user when power is being supplied to the selected device.

Device Integrity Checks

In addition to the iUP system self-tests, each Personality Module contains diagnostics in firmware that perform selected PROM tests and indicate status. These tests are performed in both the on-line and off-line modes. A PROM installation test is performed to insure the device is installed in the module correctly and the ZIF socket is closed. A PROM Blank Check is
performed to determine whether a device is in its erased state. The IUP automatically determines whether this erased state is all zeros or all ones. A stuck bit check is performed when a PROM is found to be not blank. This test determines which bits are pre-programmed, compares those bits against the program to be loaded, and allows programming to continue if they match. As with the system self-tests, easy to read status messages are provided. All of the PROM device integrity checks, with the exception of the installation test which occurs automatically any time an operation is selected, can be invoked by the user.

Figure 7 illustrates a typical on-line and off-line programming sequence.
IUP-200/201 SPECIFICATIONS

Control Processor
Intel 8085A Microprocessor
6.144 MHz Clock Rate

Memory
RAM—2.3K bytes Static
ROM—8K bytes EPROM

Interfaces
Keyboard—16 character Hexadecimal and 11-function keypad (IUP-201 only)
Display—24 Character Alphanumeric (IUP-201 only)

Software
Monitor—System Controller in pre-programmed EPROM
iPPS—Intel PROM Programming Software utility on supplied diskette

Physical Characteristics
Depth—15 inches (38.1 cm)
Width—15 inches (38.1 cm)
Height—6 inches (15.2 cm)
Weight—15 lbs. (6.8 kg)

Electrical Characteristics
Selectable 100, 120, 200, or 240 Vac ± 10%; 50 · 60 Hz
Maximum power consumption—80 watts

Environmental Characteristics
Operating Temperature—10°C to 40°C
Operating Humidity—0% to 95% Relative Humidity

Reference Material
IUP-200/201 Universal Programmer User's Guide
IUP-200/201 Pocket Reference Card

PERSONALITY MODULE SPECIFICATIONS

Memory
EPROM — 2K bytes

Physical Characteristics
Width — 5.5 inches (14.0 cm)
Height — 1.6 inches (4.1 cm)
Depth — 7.0 inches (17.8 cm)
Weight — 1 lb. (.45 kg)

Electrical Characteristics
Maximum power consumption (module)—5 watts
Maximum power consumption (device)—2.5 watts
Maximum power consumption (total from IUP)—7.5 watts

Environmental Characteristics
Operating Temperature—10°C to 40°C
Operating Humidity—0% to 95% relative humidity

Reference Material
Selected Personality Module User's Guide

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IUP-200</td>
<td>Intel On-Line Universal Programmer</td>
</tr>
<tr>
<td>IUP-201</td>
<td>Intel On-Line/Off-Line Universal Programmer</td>
</tr>
<tr>
<td>IUP-F27/128</td>
<td>E²EPROM Personality Module</td>
</tr>
<tr>
<td>IUP-F87/51</td>
<td>MICROCONTROLLER Personality Module</td>
</tr>
<tr>
<td>IUP-F87/44</td>
<td>PERIPHERAL Personality Module</td>
</tr>
<tr>
<td>IUP-F36/32</td>
<td>BIPOLAR Personality Module</td>
</tr>
</tbody>
</table>
Data Communications

Periphertals
Section
Data Communications has become an increasingly important factor in computer system design with the evolution of distributed processing and remote, networked peripherals. Intel's data communications product line provides a range of components to satisfy the broad spectrum of speed, protocol support and protocol flexibility needs (Figure 1).

GLOBAL DATA COMMUNICATIONS: ASYNCHRONOUS AND SYNCHRONOUS PROTOCOLS

Dedicated data communications controllers

For low-to-medium speed (up to 19.2 Kbps), the 8251A USART (Universal Synchronous Asynchronous Receiver/Transmitter) is the industry standard for asynchronous communications. It can be used in such applications as personal computers, workstations, word processors, CRT terminals point-of-sale terminals, banking terminals, printers, communications processors, data concentrators, industrial control networks, etc.

The 8256 UART (Multi-function Universal Asynchronous Receiver/Transmitter) is an highly competent asynchronous communications controller. It considerably minimizes the number of LSI required in a system with an asynchronous interface. The 8256 integrates the four more common peripheral functions of a microprocessor based system as well as a full-duplex, double buffered serial asynchronous receiver/transmitter with an on-chip baud rate generator.

The 8273 is a dedicated high level peripheral controller for SDLC/HDLC protocol support. It provides an high level of Data Link Control support for IBM-SNA or CCITT X.25 compatible microcomputer systems. This device minimizes CPU overhead by supporting a comprehensive frame level operation. The 8273 is compatible with every telephone network-based communication system due to its speed (up to 64 Kbps) and flexible modem interface.

Multi-protocol controllers

Multi-protocol controllers bridge the gap between byte oriented and bit oriented protocols (HDLC/SDLC). They provide an easy migration path for the user through a single software reconfiguration. Design of high-level protocols like X.25 are considerably simplified when they are coupled with the power of high performance processors such as the iAPX 86/88/186, or 188. They are also used to implement custom high-level protocols on top of standard bit-synchronous protocols.

The dual-channel 8274 MPSC (Multi-Protocol Serial
Controller) provide a solution for Asynchronous, Byte Synchronous (IBM Bisync) and Bit Synchronous (HDLC/SDLC) protocols support. It is optimized for high-speed applications requiring the flexibility of the protocol support and the integration of multiple communications channels.

The 82530 SCC (Serial Communications Controller) is another dual channel multiprotocol controller. It contains new functions including on-chip baud rate generators, digital phase locked loops, various data encoding/decoding schemes and extensive diagnostic capabilities. All these added features reduce the need for external logic and greatly improve the reliability and maintainability of the system.

**Distributed Intelligence Systems**

The 8044/8744 is a microcontroller with an on-chip serial communication processor. It simplifies control of remote subsystems (subsystems that are physically separated from the host CPU and communicate over a serial link).

The 8044 and 8051 CPUs are identical. The serial communication is handled by an additional processor called the Serial Interface Unit (SIU). The SIU operates concurrently with the CPU and offers a high level of intelligence and performance for HDLC/SDLC based communications. The SIU can handle 2.4 Mbps in Half-Duplex mode.

In addition to controlling communications with the host CPU, the 8044 provides significant peripheral control. Examples include local keyboard, CRT and printer control as well as design of network for Distributed Intelligence Systems (Medical instrumentation, CATV, PABX, etc. . . .)

Detailed 8044/8744 information is contained in the Intel Microcontroller Handbook.

**Instrumentation**

The 8291A, 8292, and 8293 family of components provide complete, high-performance support for IEEE-488 (GPIB) standard interface. GPIB is used in instrumentation applications.

The 8291A implements the Talker/Listener functions of the GPIB.

The 8292 provides the controller functions. Operating in tandem with the 8291A, it complements its interface functions to provide a full-capability GPIB interface.

The 8293 is a low-power, high-current, HMOS 8-line transceiver. It provides the electrical interface to the GPIB.

**Local Area Networks**

Intel has developed the first complete VLSI solution for Local Area Networks (LANs) and Ethernet in particular: the 82586 Local Area Network Coprocessor and the 82501 ESI (Ethernet Serial Interface).

Four on chip DMA channels allow the 82586 to operate as a bus master. The 82586 manages the entire process of transmitting and receiving frames, thereby relieving the host processor of the tasks of managing the communication interface to the network.

An extensive set of diagnostic capabilities, implemented in silicon, simplifies the design of more reliable local networks and facilitates their maintenance. In order to take full advantage of the LAN concept and CSMA/CD access method, the 82586 architecture is software configurable. This allows the 82586 to be “customized” for other applications including serial backplanes (serial peripheral interconnection), low cost short distance LANs, broadband networks and medium speed (1-2 Mbps) LANs.

The 82501 is designed to work directly with the 82586 in Ethernet applications. The major functions of the ESI are to generate the 10 MHz transmit clock for the 82586, to perform Manchester encoding/decoding of transmitted/received frames, and to provide the electrical interface to the Ethernet transceiver cable.

The Intel Data Communications product family provides a wide range of solutions for the needs of data communications systems.
Using The 8251 Universal Synchronous/Asynchronous Receiver/ Transmitter

Lionel Smith
Microcomputer Applications
APPLICATIONS

INTRODUCTION

The Intel 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) which is capable of operating with a wide variety of serial communication formats. Since many peripheral devices are available with serial interfaces, the 8251 can be used to interface a microcomputer to a broad spectrum of peripherals, as well as to a serial communications channel. The 8251 is part of the MCS-80™ Microprocessor Family, and as such it is capable of interfacing to the 8080 system with a minimum of external hardware.

This application note describes the 8251 as a component and then explains its use in sample applications via several examples. A specific use of the 8251 to facilitate communication between two MCS-80 systems is discussed in detail from both the hardware and software viewpoints. The first two sections of this application note describe the 8251 first from a functional standpoint and then on a detailed level. The function of each input and output pin is fully defined. The next section describes the various operating modes and how they can be selected, and finally, a sample design is discussed using the 8251 as a data link between the MCS-80 systems.

COMMUNICATION FORMATS

Serial communications, either on a data link or with a local peripheral, occur in one of two basic formats; asynchronous or synchronous. These formats are similar in that they both require framing information to be added to the data to enable proper detection of the character at the receiving end. The major difference between the two formats is that the asynchronous format requires framing information to be added to each character, while the synchronous format adds framing information to blocks of data, or messages. Since the synchronous format is more efficient than the asynchronous format but requires more complex decoding, it is typically found on high-speed data links, while the asynchronous format is used on lower speed lines.

The asynchronous format starts with the basic data bits to be transmitted and adds a “START” bit to the front of them and one or more “STOP” bits behind them as they are transmitted. The START bit is a logical zero, or SPACE, and is defined as the positive voltage level by RS-232-C. The STOP bit is a logical one, or MARK, and is defined as the negative voltage level by RS-232-C. In current loop applications current flow normally indicates a MARK and lack of current a SPACE. The START bit tells the receiver to start assembling a character and allows the receiver to synchronize itself with the transmitter. Since this synchronization only has to last for the duration of the character (the next character will contain a new START bit), this method works quite well assuming a properly designed receiver. One or more STOP bits are added to the end of the character to ensure that the START bit of the next character will cause a transition on the communication line and to give the receiver time to “catch up” with the transmitter if its basic clock happens to be running slightly slower than that of the transmitter. If, on the other hand, the receiver clock happens to be running slightly faster than the transmitter clock, the receiver will perceive gaps between characters but will still correctly decode the data. Because of this tolerance to minor frequency deviations, it is not necessary that the transmitter and receiver clocks be locked to the identical frequency for successful asynchronous communication.

The synchronous format, instead of adding bits to each character, groups characters into records and adds framing characters to the record. The framing characters are generally known as SYN characters and are used by the receiver to determine where the character boundaries are in a string of bits. Since synchronization must be held over a fairly long stream of data, bit synchronization is normally either extracted from the communication channel by the modem or supplied from an external source.

An example of the synchronous and asynchronous formats is shown in Figure 1. The synchronous format shown is fairly typical in that it requires two SYN characters at the start of the message. The asynchronous format, also typical, requires a START bit preceding each character and a single STOP bit following it. In both cases, two 8-bit characters are to be transmitted. In the asynchronous mode 10*n bits are used to transmit n characters and in the synchronous mode 8*N + 16 bits are used. For the example shown the asynchronous mode is actually more efficient, using 20 bits versus 32. To transmit a thousand characters in the asynchronous mode, however, takes 10,000 bits versus 8,016 for the synchronous format mode. For long messages the synchronous format becomes much more efficient than the asynchronous format; the crossover point for the examples shown in Figure 1 is eight characters, for which both formats require 80 bits.

In addition to the differences in format between synchronous and asynchronous communication, there are differences with regards to the type of modems that can be used. Asynchronous modems typically employ FSK (Frequency Shift Keying) techniques which simply generate one audio tone for a MARK and another for a SPACE. The receiving modem detects these tones on the telephone
line, converts them to logical signals, and presents them to the receiving terminal. Since the modem itself is not concerned with the transmission speed, it can handle baud rates from zero to its maximum speed. Synchronous modems, in contrast to asynchronous modems, supply timing information to the terminal and require data to be presented to them in synchronism with this timing information. Synchronous modems, because of this extra clocking, are only capable of operating at certain preset baud rates. The receiving modem, which has an oscillator running at the same frequency as the transmitting modem, phase locks its clock to that of the transmitter and interprets changes of phase as data.

In some cases it is desirable to operate in a hybrid mode which involves transmitting data with the asynchronous format using a synchronous modem. This occurs when an increase in operating speed is required without a change in the basic protocol of the system. This hybrid technique is known as isosynchronous and involves the generation of the start and stop bits associated with the asynchronous format, while still using the modem clock for bit synchronization.

The 8251 USART has been designed to meet a broad spectrum of requirements in the synchronous, asynchronous, and isosynchronous modes. In the synchronous mode the 8251 operates with 5, 6, 7, or 8-bit characters. Even or odd parity can be optionally appended and checked. Synchronization can be achieved either externally via added hardware or internally via SYN character detection. SYN detection can be based on one or two characters which may or may not be the same. The single or double SYN characters are inserted into the data stream automatically if the software fails to supply data in time. The automatic generation of SYN characters is required to prevent the loss of synchronization. In the asynchronous mode the 8251 operates with the same data and parity structures as it does in the synchronous mode. In addition to appending a START bit to this data, the 8251 appends 1, 1½, or 2 STOP bits. Proper framing is checked by the receiver and a status flag set if an error occurs. In the asynchronous mode the USART can be programmed to accept clock rates of 16 or 64 times the required baud rate. Isosynchronous operation is a special case of asynchronous with the multiplier rate programmed as one instead of 16 or 64. Note that X1 operation is only valid if the clocks of the receiver and transmitter are synchronized.

The 8251 USART can transmit the three formats in half or full duplex mode and is double-buffered internally (i.e., the software has a complete character time to respond to a service request). Although the 8251 supports basic data set control signals (e.g., DTR and RTS), it does not fully support the signaling described in EIA-RS-232-C. Examples of unsupported signals are Carrier Detect (CF), Ring Indicator (CE), and the secondary channel signals. In some cases an additional port will be required to implement these signals. The 8251 also does not interface to the voltage levels required by EIA-RS-232-C; drivers and receivers must be added to accomplish this interface.

**BLOCK DIAGRAM**

A block diagram of the 8251 is shown in Figure 2. As can be seen in the figure, the 8251 consists of five major sections which communicate with each other on an internal data bus. The five sections are the receiver, transmitter, modem control, read/write control, and I/O Buffer. In order to facilitate discussion, the I/O Buffer has been shown broken down into its three major subsections: the status buffer, the transmit data/command buffer, and the receive data buffer.

**Receiver**

The receiver accepts serial data on the RxD pin and converts it to parallel data according to the appropriate format. When the 8251 is in the asynchronous mode and it is ready to accept a character
(i.e., it is not in the process of receiving a character), it looks for a low level on the RxD line. When it sees the low level, it assumes that it is a START bit and enables an internal counter. At a count equivalent to one-half of a bit time, the RxD line is sampled again. If the line is still low, a valid START bit has probably been received and the 8251 proceeds to assemble the character.

In the synchronous mode, the receiver simply clocks in the specified number of data bits and transfers them to the receiver buffer register, setting RxRDY. Since the receiver blindly groups data bits into characters, there must be a means of synchronizing the receiver to the transmitter so that the proper character boundaries are maintained in the serial data stream. This synchronization is achieved in the HUNT mode.

In the HUNT mode the 8251 shifts in data on the RxD line one bit at a time. After each bit is received, the receiver register is compared to a register holding the SYN character (program loaded). If the two registers are not equal, the 8251 shifts in another bit and repeats the comparison. When the registers compare as equal, the 8251 ends the HUNT mode and raises the SYNDET line to indicate that it has achieved synchronization. If the USART has been programmed to operate with two SYN characters the process is as described above, except that two contiguous characters from the line must compare to the two stored SYN characters before synchronization is declared. Parity is not checked. If the USART has been programmed to accept external synchronization, the SYNDET pin is used as an input to synchronize the receiver. The timing necessary to do this is discussed in the SIGNALS section of this note. The USART enters the HUNT mode when it is initialized into the synchronous mode or when it is commanded to do so by the command instruction. Before the receiver is operated, it must be enabled by the RxE bit (D2) of the command instructions. If this bit is not set the receiver will not assert the RxRDY bit.

Transmitter
The transmitter accepts parallel data from the processor, adds the appropriate framing information, serializes it, and transmits it on the TxD pin. In the asynchronous mode the transmitter always
APPLICATIONS

adds a START bit; depending on how the unit is programmed, it also adds an optional even or odd parity bit, and either 1, 1½, or 2 STOP bits. In the synchronous mode no extra bits (other than parity, if enable) are generated by the transmitter unless the computer fails to send a character to the USART. If the USART is ready to transmit a character and a new character has not been supplied by the computer, the USART will transmit a SYN character. This is necessary since synchronous communications, unlike asynchronous communications, does not allow gaps between characters. If the USART is operating in the dual SYN mode, both SYN characters will be transmitted before the message can be resumed. The USART will not generate SYN characters until the software has supplied at least one character; i.e., the USART will fill 'holes' in the transmission but will not initiate transmission itself. The SYN characters which are to be transmitted by the USART are specified by the software during the initialization procedure. In either the synchronous or asynchronous modes, transmission is inhibited until TxEnable and the CTS input are asserted.

An additional feature of the transmitter is the ability to transmit a BREAK. A BREAK is a period of continuous SPACE on the communication line and is used in full duplex communication to interrupt the transmitting terminal. The 8251 USART will transmit a BREAK condition as long as bit 3 (SBRK) of the command register is set.

Modem Control

The modem control section provides for the generation of RTS and the reception of CTS. In addition, a general purpose output and a general purpose input are provided. The output is labeled DTR and the input is labeled DSR. DTR can be asserted by setting bit 2 of the command instruction; DSR can be sensed as bit 7 of the status register. Although the USART itself attaches no special significance to these signals, DTR (Data Terminal Ready) is normally assigned to the modem, indicating that the terminal is ready to communicate and DSR (Data Set Ready) is a signal from the modem indicating that it is ready for communications.

I/O Control

The Read/Write Control Logic decodes control signals on the '8080 control bus into signals which gate data on and off the USART's internal bus and controls the external I/O bus (DB0–DB7). The truth table for these operations is as follows:

<table>
<thead>
<tr>
<th>CE</th>
<th>C/D</th>
<th>READ</th>
<th>WRITE</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>CPU Reads Data from USART</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>CPU Reads Status from USART</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>CPU Writes Data to USART</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>CPU Writes Command to USART</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>USART Bus Floating (NO-OP)</td>
</tr>
</tbody>
</table>

and WRITE being a zero at the same time is an illegal state with undefined results. The Read/Write Control Logic contains synchronization circuits so that the READ and WRITE pulses can occur at any time with respect to the clock inputs to the USART.

The I/O buffer contains the STATUS buffer, the RECEIVE DATA buffer and the XMIT DATA/CMD buffer as shown in Figure 2. Note that although there are two registers which store data for transfer to the CPU (STATUS and RECEIVE DATA), there is only one register which stores data being transferred to the USART. The sharing of the input register for both transmit data and commands makes it important to ensure that the USART does not have data stored in this register before sending a command to the device. The TxRDY signal can be monitored to accomplish this. Neither data nor commands should be transferred to the USART if TxRDY is low. Failure to perform this check can result in erroneous data being transmitted.

INTERFACE SIGNALS

The interface signals of the 8251 USART can be broken down into two groups — a CPU-related group and a device-related group. The CPU-related signals have been designed to optimize the attachment of the 8251 to a MCS-80™ system. The device-related signals are intended to interface a modem or like device. Since many peripherals (TTY, CRT, etc.) can be obtained with a modem-like interface, the USART has a broad range of applications which do not include a modem. Note that although the USART provides a logical interface to an EIA-RS-232 device, it does not provide EIA compatible drive, and this must be added via circuitry external to the 8251. As an example of a peripheral interface application and to aid in understanding the signal descriptions which follow, Figure 3 shows a system configured to interface with a TTY or CRT.
### CPU-Related Signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc(26)</td>
<td>I</td>
<td>+5 Volt Supply</td>
</tr>
<tr>
<td>Gnd(4)</td>
<td>I</td>
<td>+5 Volt Common</td>
</tr>
<tr>
<td>Clk(20)</td>
<td>I</td>
<td>The Clk input generates internal device timing. No external inputs or outputs are referenced to Clk, but the frequency of Clk must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode or 4.5 times the clock inputs for an asynchronous mode. An additional constraint is imposed by the electrical specifications (ref. Appendix B) which require the period of Clk be between 0.42 μsec and 1.35 μsec. The Clk input can generally be connected to the Phase 2 (TTL) output of the 8224 clock generator.</td>
</tr>
<tr>
<td>Reset(21)</td>
<td>I</td>
<td>A high on this input performs a master reset on the 8251. The device returns to the idle mode and will remain there until reinitialized with the appropriate control words.</td>
</tr>
<tr>
<td>D7–D0(8,7,6,5,2,1,28,27)</td>
<td>I/O</td>
<td>The DB signals form a three-state bus which can be connected to the CPU data bus. Control, status, and data are transferred on this bus. Note that the CPU always remains in control of the bus and all transfers are initiated by it.</td>
</tr>
<tr>
<td>Cs(11)</td>
<td>I</td>
<td>Chip Select. A low on this input enables communication between the USART and the CPU. Chip Select should go low when the USART is being addressed by the CPU.</td>
</tr>
<tr>
<td>C/D(12)</td>
<td>I</td>
<td>Control/Data. During a read operation this pin selects either status or data to be input to the CPU (high= status, low=data). During a write operation this pin causes the USART to interpret the data on the bus as a command if it is high or as data if it is low.</td>
</tr>
<tr>
<td>Rd(13)</td>
<td>I</td>
<td>A low on this input causes the USART to gate either status or data onto the data bus. A low on this input causes the USART to accept data on the data bus as either a command or as a data character.</td>
</tr>
<tr>
<td>Wr(10)</td>
<td>I</td>
<td>Transmitter Ready. This output signals the CPU that the USART is ready to accept a data character or command. It can be used as an interrupt to the system or, for polled operation, the CPU can check TxRDY using the status read operation. Note, however, that while the TxRDY status bit will be asserted whenever the XMIT DATA/CMD buffer is empty, the TxRDY output will be asserted only if the buffer is empty and the USART is enabled to transmit (i.e., CTS is low and TxEN is high). TxRDY will be reset when the USART receives a character from the program.</td>
</tr>
<tr>
<td>Txe(18)</td>
<td>O</td>
<td>Transmitter Empty. A high output on this line indicates that the parallel to serial converter in the transmitter is empty. In the synchronous mode, if the CPU has failed to load a new character in time, Txe will go high momentarily as SYN characters are loaded into the transmitter to fill the gap in transmission.</td>
</tr>
<tr>
<td>Rxrdy(14)</td>
<td>O</td>
<td>Transmitter Ready. This output goes high to indicate that the 8251 has received a character on its serial input and is ready to transfer it to the CPU. Although the receiver runs continuously, Rxrdy will only be asserted if the RxEn (Receive Enable) bit in the command register has been set. Rxrdy can be connected to the interrupt structure or, for polled operation, the CPU can check the condition of Rxrdy using a status read operation. Rxrdy will be reset when the character is read by the CPU.</td>
</tr>
</tbody>
</table>
SYNDET (16) I/O  Synch Detect. This line is used in the synchronous mode only. It can be either an input or output, depending on whether the initialization program sets the USART for external or internal synchronization. SYNDET is reset to a zero by RESET. When in the internal synchronization mode, the USART uses SYNDET as an output to indicate that the device has detected the required SYN character(s). A high output indicates synchronization has been achieved. If the USART is programmed to operate with double SYN characters, SYNDET will go high in the middle of the last bit of the second SYN character. SYNDET will be reset by a status read operation. When in the external synchronization mode a positive-going input on the SYNDET line will cause the 8251 to start assembling characters on the next falling edge of RxC. The high input should be maintained at least for one RxC cycle following this edge.

Device-Related Signals

DTR (24)  O  Data Terminal Ready. This is a general purpose output signal which can be set low by programming a ‘1’ in command instruction bit 1. This signal allows additional device control.

DSR (22)  I  Data Set Ready. This is a general purpose input signal. The status of this signal can be tested by the CPU through a status read. This pin can be used to test device status and is read as bit 7 of the status register.

RTS (23)  O  Request to Send. This is a general purpose output signal equivalent to DTR. RTS is normally used to request that the modem prepare itself to transmit (i.e., establish carrier). RTS can be asserted (brought low) by setting bit 5 in the command instruction.

CTS (17)  I  Clear to Send. A low on this input enables the USART to transmit data. CTS is normally generated by the modem in response to a RTS.

RxC (25)  I  Receiver Clock. This clock controls the data rate of characters to be received by the USART. In the synchronous mode RxC is equivalent to the baud rate, and is supplied by the modem. In asynchronous mode RxC is 1, 16, or 64 times the baud rate. The clock division is preselected by the mode control instruction. Data is sampled by the USART on the rising edge of RxC.

RxD (3)  I  Receiver Data. Characters are received serially on this pin and assembled into parallel characters. RxD is high true (i.e., High = MARK or ONE).

TxC (9)  I  Transmitter Clock. This clock controls the rate at which characters are transmitted by the USART. The relationship between clock rate and baud rate is the same as for RxC. Data is shifted out of the USART on the falling edge of TxC.

TxD (19)  O  Transmit Data. Parallel characters sent by the CPU are transmitted serially by the USART on this line. TxD is high true (i.e., High = MARK or ONE).

MODE SELECTION

The 8251 USART is capable of operating in a number of modes (e.g., synchronous or asynchronous). In order to keep the hardware as flexible as possible (both at the chip and end product level), these operating modes are selected via a series of control outputs to the USART. These mode control outputs must occur between the time the USART is reset and the time it is utilized for data transfer. Since the USART needs this information to structure its internal logic it is essential to complete the initialization before any attempts are made at data transfer (including reading status).

A flowchart of the initialization process appears in Figure 4. The first operation which must occur following a reset is the loading of the mode control
The mode control register is loaded by the first control output \((C/D=1, RD=1, WR=0, CS=0)\) following a reset. The format of the mode control instruction is shown in Figure 5. The instruction can be considered as four 2-bit fields. The first 2-bit field \((D_1 D_0)\) determines whether the USART is to operate in the synchronous (00) or asynchronous mode. In the asynchronous mode this field also controls the clock scaling factor. As an example, if \(D_1 = 1\) and \(D_0 = 0\), the \(\text{Rx}C\) and \(\text{Tx}C\) will be divided by 64 to establish the baud rate. The second field, \(D_3-D_2\), determines the number of data bits in the character and the third, \(D_5-D_4\), controls parity generation. Note that the parity bit (if enabled) is added to the data bits and is not considered as part of them when setting up the character length. As an example, standard ASCII transmission, which is seven data bits plus even parity, would be specified as:

\[
X X 1 1 1 0 X X
\]
APPLICATIONS

Figure 6. Note that if, as an example, the USART is waiting for a SYN character load and instead is issued an internal reset command, it will accept the command as a SYN character instead of resetting. This situation, which should only occur if two independent programs control the USART, can be avoided by outputting three all zero characters as commands before issuing the internal reset command. The USART indicates its state in a status register which can be read under program control. The format of the status register read is shown in Figure 7.

When operating the receiver it is important to realize that RxE (bit 2 of the command instruction) only inhibits the assertion of RxRDY; it does not inhibit the actual reception of characters. Because the receiver is constantly running, it is possible for it to contain extraneous data when it is enabled. To avoid problems this data should be read from the USART and discarded. The read should be done immediately following the setting of Receive Enable in the asynchronous mode, and following the setting of Enter Hunt in the synchronous mode. It is not necessary to wait for RxRDY before executing the dummy read.

Figure 6. Command Instruction Format

Figure 7. Status Register Format
APPLICATIONS

PROCESOR DATA LINK
The ability to change the operating mode of the USART by software makes the 8251 an ideal device to use to implement a serial communication link. A terminal initially configured with a simple asynchronous protocol can be upgraded to a synchronous protocol such as IBM Binary Synchronous Communication by a software only upgrade. In order to demonstrate the use of the 8251 USART, the remainder of this document will describe the implementation of an interrupt-driven, full duplex communication link on the Intel MDS system. With minor modifications, the program developed could be used on the Intel SBC-80/10 OEM card, thus implementing a data link between the two systems. Such a facility can be used to down-load programs, run diagnostics, and maintain common data bases in multiprocessor systems.

The factors which must be considered in the design of such a link include the desired transmission rate and format, the error checking requirements, the desirability of full duplex operation, and the physical implementation of the link. The basic requirement of the system described here is that it allow an Intel SBC-80/10 OEM card to be loaded from an MDS development system, either locally or on the switched telephone network. An additional constraint is that the modem used on the switched network be readily available and inexpensive. These requirements led to the choice of a modem such as the Bell 103A to implement the link. These modems, which support full duplex communication at up to 300 baud, are readily available from a number of sources at reasonable cost. These modems are also available in acoustically coupled versions which do not require permanent installation on the telephone network. Interface to the 103A modem is accomplished with nine wires: Protective Ground, Signal Ground, Transmitted Data, Received Data, Clear to Send, Data Set Ready, Data Terminal Ready, Carrier Detector, and Ringing Indicator.

The utilization of the interface signals to the modem is as follows:

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Protective Ground</td>
<td>Protective Ground is used to bond the chassis ground of the modem to that of the terminal.</td>
</tr>
<tr>
<td>Signal Ground</td>
<td>Signal Ground provides a common ground reference between the modem and the terminal.</td>
</tr>
<tr>
<td>Transmitted Data</td>
<td>Transmitted Data is used to transfer serial data from the terminal to the modem.</td>
</tr>
<tr>
<td>Received Data</td>
<td>Received Data is used to transfer serial data from the modem to the terminal.</td>
</tr>
<tr>
<td>Clear to Send</td>
<td>Clear to Send indicates that the modem has established a connection with a remote modem and is ready to transmit data.</td>
</tr>
<tr>
<td>Data Set Ready</td>
<td>Data Set Ready indicates that the modem is connected to the telephone line and is in the data mode.</td>
</tr>
<tr>
<td>Data Terminal Ready</td>
<td>Data Terminal Ready is a signal from the terminal which permits the modem to enter the data mode.</td>
</tr>
<tr>
<td>Carrier Detector</td>
<td>Carrier Detector is identical to Clear to Send in the 103 modem and will not be used in this interface.</td>
</tr>
<tr>
<td>Ringing Indicator</td>
<td>Ringing Indicator indicates that the modem is receiving a ringing signal from the telephone system. This signal will not be used in the interface, since it is possible for the terminal to assert Data Terminal Ready whenever it is ready for the modem to &quot;answer the telephone&quot;. The modem uses Data Set Ready to indicate that it has answered the call.</td>
</tr>
</tbody>
</table>

A block diagram showing the connections between the MDS and the SBC-80/10 through the modems is shown in Figure 8. Figure 9 shows the portion of the MDS monitor board devoted to the USARTs and Figure 10 shows the equivalent section of the SBC-80/10 board. Note that several signals on the MDS to not have the proper EIA defined voltage levels, and for this reason the adapter shown in Figure 11 was added to the MDS. The 390 pF capacitor was added to the 1488 driver to bring the rise time within EIA imposed limits of 30 volts/μsec. In Figure 7 the signal labels within the MDS and SBC-80/10 blocks correspond to the labels on the schematics, the signal labels within the modem blocks correspond to EIA conventions, and the signal labels on the wires between the blocks are abbreviations for the English language names of the signals.

As an example of how the USART clocks can be generated, circuits A27, A16, and A15 of Figure 9 form a divider of the OSC signal. The OSC signal has a frequency of 18.432 MHz and is generated by the 8224 which generates system timing for the 8080A. The 18.432 MHz signal results in a state time of 488 ns versus the normal 500 ns for the 8080A. (This does not violate 8080A specifications.) The 18.432 MHz signal can be divided by
Before the software design of the system could be undertaken, it was necessary to decide whether service requests from the USART would be handled on a polled or interrupt driven mode. Polling operation normally results in more compact code but it requires that whatever programs are running concurrently with a transmission or reception must periodically either check the status of the USART or call a routine that does. Since it was not possible to determine what program might be running during a receive or transmit operation, it was decided to operate in an interrupt driven mode.

The program which operates the 8251 must be instructed as to what data it should transmit or receive from some other program resident in the 8080 system. To facilitate the discussion of the operation of the software, the following definitions will be made:

**USRUN** is the program which controls the operation of the 8251.

**USER** is a program which utilizes USRUN in order to effect a data transmission.

USER passes commands and parameters to USRUN by means of the control block shown in Figure 12. The first byte of the block contains the command which USER wants USRUN to execute. Valid contents of this byte are “C” which causes USRUN to initialize itself and the 8251, “R” which causes the execution of the data input (or READ) operation, and “W” which causes a data output (WRITE) operation. The second byte of the control block is used by USRUN to inform USER of the status of the requested operation. The third and fourth bytes specify the starting address of a buffer set up by USER which contains the data for a transmit operation or which will be used by USRUN to store received data. The fifth and sixth bytes are concatenated to form a positive binary
Figure 10. SBC 80/10 Serial I/O
number which specifies how many bytes of data USER wants transferred. The seventh and eighth bytes are concatenated and used by USRUN to count the number of bytes that have been transferred. When the required number of characters have been transferred, or if USRUN terminates a READ or WRITE due to an abnormal condition, then USRUN calls a subroutine at an address defined by the ninth and tenth bytes of the command block. This subroutine, which is provided by USER, must determine the state of the process and then take appropriate action.

Since USRUN must be capable of operation in a full duplex mode (i.e., be able to receive and transmit simultaneously), it keeps the address of two control blocks; one for a READ operation and one for a WRITE. The address of the controlling command block is kept in RAM locations labeled RCBA for the READ operation and TCBA for the WRITE operation. If RCBA (Receive Control Block Address) or TCBA (Transmit Control Block Address) is zero, it indicates that the corresponding operation is in an idle status.

Flowcharts of USRUN appear in Figure 13 and the listings appear in Figure 14. The first section of the flowcharts (Figures 13.1 and 13.2) consists of two subroutines which are used as convenient tools for operating on the control blocks. These routines are labeled LOADA and CLEAN. LOADA is entered with the address of a control block in registers H and L. Upon return registers D and E have been set equal to the address in the buffer which is the target of the next data transfer (i.e., $D,E = BAD + CCT$); and CCT (transferred byte count) has then been incremented. In addition, the B register is set to zero if the number of bytes that have been transferred is equal to the number requested (i.e., $CCT = RCT$). CLEAN, the second routine, is also entered with the address of a command block in the H and L registers. In addition, the Accumulator holds the status which will be placed in the STATUS byte of the command block. On exit the STATUS byte has been updated and the address of the completion routine has been placed in H and L.

Upon interrupt, control of the MCS-80 system is transferred to VECTOR (Figure 13.3). Vector is a program which saves the state of the system, gets the status of the USART and jumps to the RISR (Receive Interrupt Service Routine) or the TISR (Transmit Interrupt Service Routine), depending on which of the two ready flags is active. If neither ready flag is active, VECTOR restores the status of the running program, enables interrupts, and returns. (Interrupts are automatically disabled by the hardware upon an interrupt.) This exit from VECTOR, which is labeled VOUT, is used from other

---

**Figure 12. Control Block**

**Figure 13.1. LOADA Subroutine**

**Figure 13.2. CLEAN Subroutine**
portions of USRUN if return from the interrupt mode is required.

In addition to handling normal data transfers, TISR (Figure 13.4) checks a location in memory named TCMD in order to determine if the receive program wishes to send a command to the USART. Since the transmit data and command must share a buffer within the USART, any command output must occur when TxRDY is asserted. If TCMD is zero, TISR proceeds with the data transfer. If TCMD is non-zero, TISR calls TUTE (Transmit Utility, Figure 13.5) which, depending on the value
APPLICATIONS

in TCMD, turns off the receiver, turns on the receiver, or clears error conditions. Note that the error flags (parity, framing, and overrun) are always cleared by the software when the receiver is first enabled.

The flowchart of the RISR is shown in Figure 13.6. Note that in addition to terminating whenever the required number of characters have been received, the RISR also terminates if one of the error flags becomes set or if the received character matches a character found in a table pointed to by the label ETAB. This table, which starts at ETAB and continues until an all “ones” entry is found, can be used by USER to define special characters, such as EOT (End Of Transmission), which will terminate a READ operation. The remainder of Figure 13 (13.7) shows the decoding of the commands to USRUN. The listings also include a test USER which exercises USRUN. This program sets up a 256-byte transmit buffer and transfers it to a similar input buffer by means of a local loop. When both the READ and WRITE operations are complete, the test USER checks to insure that the two buffers are identical. If the buffers differ, the MDS monitor is called; if the data is correct, the test is repeated.

CONCLUSION

The 8251 USART has been described both as a device and as a component in a system. Since not only modems but also many peripheral devices have a serial interface, the 8251 is an extremely useful component in a microcomputer system. A particular advantage of the device is that it is capable of operating in various modes without requiring hardware modifications to the system of which it is a part. As with any complex subsystem, however, the 8251 USART must be carefully applied so that it can be utilized to full advantage in the overall system. It is hoped that this application note will aid in the designer in the application of the 8251 USART. As a further aid to the application of the 8251, the appendix of this document includes a list of design hints based on past experience with the 8251.

Figure 13.6. Receive Interrupt Service Routine
Figure 13.7. URUN Command Decode
APPLICATIONS

Figure 14. Program Listing

;******
;
; SYSTEM ORIGIN STATEMENT
;
;******

4000
ORG 4000H

;******
;
; DATA STORAGE FOR TEST USER
;
;******

4000 BUFIN: DS 100H ;INPUT BUFFER
4100 BUFOUT: DS 100H ;OUTPUT BUFFER
4200 5200 RBLOCK: DB 'R',00H ;RECEIVE CONTROL BLOCK
4202 0040 RBAD: DW BUFIN
4204 FF00 RRCT: DW OFFH
4206 0000 RCCT: DW 00H
4208 1742 RCRA: DW RCR
420A 5700 TBLOCK: DB 'w',00H ;TRANSMIT CONTROL BLOCK
420C 0041 TBAD: DW BUFOUT
420E FF00 TRCT: DW OFFH
4210 0000 TCCT: DW 00H
4212 2742 TCRA: DW TCR
4214 4300 GBLOCK: DB 'c',00H
4216 00 FLAG: DB 00H

;******
;
; COMPLETION ROUTINES
;
;******

4217 AF RCR: XRA A ;CLEAR A
4218 323B42 STA RCBA ;TURN OFF RECEIVE
421B 323442 STA RCBA+1
421E 3A1642 LDA FLAG ;GET FLAG
4221 E60F ANI OFH ;CLEAR UPPER FOUR BITS
4223 321642 STA FLAG ;RESTORE FLAG
4226 C9 RET
4227 AF TCR: XRA A ;CLEAR A
4228 323942 STA TCBA ;TURN OFF TRANSMIT
422B 323A42 STA TCBA+1
422E 3A1642 LDA FLAG ;GET FLAG
4231 E6F0 ANI OFOH ;CLEAR LOWER FOUR BITS
4233 321642 STA FLAG ;RESTORE FLAG
4236 C9 RET ;THEN RETURN
APPLICATIONS

;*****
; ; SYSTEM EQUATES
; ;

00F5 USTAT EQU 0F5H ;USART STATUS ADDRESS
00F5 USCMD EQU 0F5H ;USART CMD ADDRESS
00F4 USDAI EQU 0F4H ;USART DATA INPUT ADDRESS
00F4 USDAO EQU 0F4H ;USART DATA OUTPUT ADDRESS
0000 GSTAT EQU 00H ;GOOD STATUS
00FF BSTAT EQU 0FFH ;BAD STATUS
0001 CEND EQU 01H

;*****
; ; SYSTEM DATA TABLE
; ;

4237 00 LCMD: DB 00H ;CURRENT OPERATING COMMAND
4238 00 TCMD: DB 00H ;IF NON ZERO A COMMAND TO BE SENT
4239 0000 TCBA: DW 00H ;ADDRESS OF XMIT CBLOCK
423B 0000 RCBA: DW 00H ;ADDRESS OF RECEIVE CBLOCK
423D FF MTAB: DB 0FFH ;END CHARACTER TABLE
APPLICATIONS

;*****

LOAD ADDRESS ROUTINE
LOADA IS ENTERED WITH THE ADDRESS OF A CONTROL BLOCK IN H,L. ON EXIT D,E CONTAINS THE ADDRESS WHICH IS THE TARGET OF THE NEXT DATA TRANSFER (BAD+CCNT) AND B HAS BEEN SET TO ZERO IF THE REQUESTED NUMBER OF TRANSFERS HAS BEEN ACCOMPLISHED. CCNT IS INCORPORATED AFTER THE TARGET ADDRESS HAS BEEN CALCULATED.

;*****

423E 23 LOADA:  INX  H ;D,E GETS BUFFER ADDRESS
423F 23        INX  H
4240 5E        MOV  E,M
4241 23        INX  H
4242 56        MOV  D,M ;DONE
4243 23        INX  H ;B,C GETS COMPLETED COUNT (CCNT)
4244 23        INX  H
4245 23        INX  H
4246 4E        MOV  C,M
4247 23        INX  H
4248 46        MOV  B,M ;DONE
4249 EB        XCHG  B ;D,E GETS BAD+CCNT
424A 09        DAD  B ;DONE
424B EB        XCHG
424C 03        INX  B ;CCNT GETS INCREMENTED
424D 70        MOV  M,B
424E 2B        DCX  H
424F 71        MOV  M,C ;DONE
4250 0B        DCX  B ;DOES OLD CCNT=RCNT?
4251 2B        DCX  H
4252 7E        MOV  A,M
4253 90        SUB  B
4254 47        MOV  B,A
4255 C0        RNZ  H ;NO-RETURN WITH B NOT ZERO
4256 2B        DCX  H
4257 7E        MOV  A,M
4258 91        SUB  C
4259 47        MOV  B,A
425A 09        RET  ;RETURN WITH B=0 IF RCNT=CCNT
APPLICATIONS

; ****
; ; CLEAN-UP ROUTINE
; ; CLEAN IS ENTERED WITH THE ADDRESS OF A CONTROL
; ; BLOCK IN H,L AND A NEW STATUS TO BE
; ; ENTERED INTO IT IN A. ON EXIT THE ADDRESS OF THE
; ; CONTROL BLOCK IS IN D,E; THE STATUS OF THE BLOCK
; ; HAS BEEN UPDATED; AND THE ADDRESS OF THE COMPLETION
; ; ROUTINE IS IN H,L.
; ****

425B 5D  CLEAN:  MOV  E,L        ; SAVE THE ADDRESS OF THE COMMAND BLOCK
425C 54  MOV  D,H
425D 23  INX  H        ; POINT AT STATUS
425E 77  MOV  M,A       ; SET STATUS EQUAL TO A
425F  010700 MOV  B,7   ; SET INDEX TO SEVEN
4260 09  DAD  B        ; POINT AT COMPLETION ADDRESS
4260 7E  MOV  A,M       ; GET LOWER ADDRESS
4263 23  INX  H        ; POINT AT UPPER ADDRESS
4264 66  MOV  H,M      ; H GETS HIGH ADDRESS BYTE
4265 6F  MOV  L,A      ; L GETS LOW ADDRESS BYTE
4267 C9  RET

; ****
; ; INTERRUPT VECTOR ROUTINE
; ; VECTOR SAVES THE STATUS OF THE RUNNING PROGRAM
; ; THEN READS THE STATUS OF THE USART TO DETERMINE
; ; IF A RECEIVE OR TRANSMIT INTERRUPT OCCURRED.
; ; VECTOR THEN CALLS THE APPROPRIATE SERVICE ROUTINE.
; ; IF NEITHER INTERRUPTS OCCURRED THEN VECTOR RESTORES
; ; THE STATUS OF THE RUNNING PROGRAM. THE SERVICE
; ; Routines use the exit code, labeled VOUT, to effect
; ; their exit from interrupt mode.
; ****

4268 F5  VECTOR:  PUSH  PSW    ; PUSH STATUS INTO THE STACK
4269 C5  PUSH  B
426A D5  PUSH  D
426B E5  PUSH  H
426C DBF5 IN  USTAT     ; GET USART ADDRESS
426D DBFA IN  OFAH      ; MDS-GET MONITOR CARD INT. STATUS
4270 0F  RRC           ; ROTATE TWO PLACES
4271 0F  RRC           ; SO THAT CARRY=RXRDY
4272 DA8842 JC  RISR    ; IF RXRDY GO TO SERVICE ROUTINE
4275 07  RLC           ; IF NOT ROTATE BACK
4276 07  RLC           ; LEAVING TXRDY IN CARRY
4277 DAD442 JC  TISR    ; IF TXRDY THEN GO TO SERVICE ROUTINE
427A 3EFC MVC  A,OFCH   ; MDS-CLEAR OTHER LEVEL THREE INTERRUPTS
427C D3F3 OUT  OF3H    ; MDS
427E E1  VOUT:  POP  H   ; ELSE EXIT FROM INTERRUPT MODE
427F D1  POP  D
4280 C1  POP  B
4281 3E20 MVC  A,20H    ; MDS-RESTORE CURRENT LEVEL
4283 D3FD OUT  OFDH    ; MDS
4286 FB  EI           ; ENABLE INTERRUPTS
4287 C9  RET

7-24
APPLICATIONS

RECEIVE INTERRUPT SERVICE ROUTINE:
RISR PROCESSES A RECEIVE INTERRUPT
AT THE END OF RECEIVE THE USER SUPPLIED
COMPLETION ROUTINE IS CALLED AND THEN AN
EXIT IS TAKEN THROUGH VOUT OF THE
VECTOR

4268 2A3B42 RISR: LHLD RCBA
426B 3E82 MVI A,82H ;MDS-CLEAR RECEIVE INTERRUPT
426D 3F3 OUT 0F3H ;MDS
426F 2C INR L
4290 2D DCR L
4291 C9942 JNZ RISR
4294 24 INR H
4295 25 DCR H
4296 CA7E42 JZ VOUT
4299 CD3B42 RISR: CALL LOADA ;READY-SET UP ADDRESS
429C DBF4 IN USDAI ;GET INPUT DATA
429E 12 STAX D ;AND PUT IN THE BUFFER
429F 4F MOV C,A ;SAVE INPUT DATA IN C
42A0 DBF5 IN USTAT ;GET STATUS AGAIN
42A2 E63E ANI 3EH ;MASK FOR ERROR FIELD
42A4 C2B942 JNZ RISRE ;NOT ZERO-TAKE ERROR EXIT
42A7 04 INR B ;B WAS 00 IF DONE
42A8 05 DCR B
42A9 C2BE42 JNZ EXCHAR ;NOT DONE-EXIT
42AC 3E00 MVI A,GSTAT ;A GETS GOOD STATUS
42AE 217E42 RISRA: LXI H,VOUT ;GET RETURN ADDRESS
42B1 E5 PUSH H ;AND PUSH IT INTO THE STACK
42B2 2A3B42 LHLD RCBA ;POINT H,L AT THE CMD BLOCK
42B5 CD5B42 CALL CLEAN ;CALL CLEANUP ROUTINE
42B8 E9 PCHL ;EFFECTIVELY CALLS COMPLETION ROUTINE
42B9 3EFF RISRE: MVI A,BSTAT ;A GETS BAD STATUS
42BB C3AE42 JMP RISR ;OTHERWISE EXIT IS NORMAL
42BE 213D42 EXCHAR: LXI H,MTAB ;TEST CHARACTER AGAINST EXIT TABLE
42C1 7E EXA: MOV A,M
42C2 FEFF CPI OFFH ;END OF TABLE
42C4 CA7E42 JZ VOUT
42C7 B9 CMP C
42C8 CACF42 JZ PEND ;MATCH-TERMINATE READ
42CB 23 INX H
42CC C3C142 JMP EXA
42CF 3E01 PEND: MVI A,CEND
42D1 C3AE42 JMP RISR

7-25
APPLICATIONS

;*****
; TRANSFER IMPEDANCE SERVICE ROUTINE
; TISR PROCESSES TRANSMITTER INTERRUPTS
; WHEN THE END OF A TRANSMISSION IS
; DETECTED THE USER SUPPLIED COMPLETION
; ROUTINE IS CALLED AND THEN AN EXIT IS
; TAKEN THROUGH VOUT OF VECTOR
;*****

42D4 3A3842 TISR: LDA TCMD ;GET POTENTIAL COMMAND
        42D7 B7 ORA A ;DESIGNATE ON IT
        42D8 C40443 CNZ TUTE ;DO UTILITY COMMAND
        42DB 3E81 MVI A,081H ;MDS-CLEAR XMIT INTERRUPTS
        42DD D3F3 OUT OF3H ;MDS
        42DF 2A3942 LHLH TCBA
        42E2 2C INR L ;MAKE SURE HAVE VALID CONTROL BLOCK
        42E3 2D DCR L
        42E4 C2EC42 JNZ TISRA ;GOOD
        42E7 24 INR H
        42E8 25 DCR H
        42E9 CATE42 JZ VOUT ;NON VALID BLOCK (H,L=0)
        42EC CD3E42 TISRA: CALL LOADA ;SET UP ADDRESS
        42EF 1A LDAX D ;GET DATA FROM BUFFER
        42F0 D3F4 OUT USDAO ;AND OUTPUT IT
        42F2 04 INR B ;B WAS 00 IF DONE
        42F3 05 DCR B
        42F4 C27E42 JNZ VOUT ;NOT DONE-EXIT FROM SERVICE ROUTINE
        42F7 217E42 LXI H,VOUT ;SET UP RETURN ADDRESS
        42FA E5 PUSH H ;AND PUSH IT INTO THE STACK.
        42FB 3E00 MVI A,GSTAT ;A GETS GOOD STATUS
        42FD 2A3942 LHLH TCBA ;POINT H,L AT COMMAND BLOCK
        4300 CD5B42 CALL CLEAN ;CALL CLEANUP ROUTINE
        4303 E9 PCHL ;CALL COMPLETION ROUTINE
        4307 FEO1 CPI 01 ;RETURN WILL BE TO VOUT
        4308 CA2443 JZ TUTE1 ;RECEIVER OFF
        430B FA02 CPI 02 ;RECEIVER ON
        4313 C9 RET
        4314 3A3742 TUTE2: LDA LCMD
        4317 F604 ORI 04
        4319 323742 STA LCMD
        431C 3A3742 TUTE3: LDA LCMD
        431F F610 ORI 10H
        4321 D3F5 TUTE4: OUT USCMD
        4323 C9 RET
        4325 3A3742 TUTE4: LDA LCMD
        4328 E6FB ANI OFBH
        432B 323742 STA LCMD
        432C C32143 JMP TUTE4

7-26
APPLICATIONS

; USR 24F 1A
; USR 30: FE34
; USR 32: CA4043
; USR 35: FE52
; USR 37: CA5D43
; USR 3A: FE57
; USR 3C: CA9D43
; USR 3F: C9

USRUN: LDAX D ; GET THE CMD FROM THE BLOCK
        CPI 'C' ; IS IT A CLEAR COMMAND?
        JZ UCLEAR ; YES GO TO CLEAR ROUTINE
        CPI 'R' ; IS IT A READ COMMAND?
        JZ UREAD ; YES-GO TO READ ROUTINE
        CPI 'W' ; IS IT A WRITE COMMAND?
        JZ UWRITE ; GO TO WRITE ROUTINE
        RET ; NOT A GOOD COMMAND-RETURN

UCLEAR: DI ; DISABLE INTERRUPTS
        XRA A ; CLEAR A
        OUT USCMD ; OUTPUT THREE TIMES TO ENSURE
        THAT THE USART IS IN A KNOWN STATE
        OUT USCMD
        MVI A,40H ; CODE TO RESET USART
        OUT USCMD ; OUTPUT ON CMD CHANNEL
        MVI A,05EH ; CE IMPLIES ASYN MODE (X16)
        ; 8 DATA BITS
        ; ODD PARITY
        ; 1 STOP BIT

        OUT USCMD ; OUTPUT ON CMD CHANNEL
        XRA A ; CLEAR A, SET ZERO
        LXI H,TCBA ; CLEAR TCBA AND RCBA

        MOV M,A
        INX H
        MOV M,A
        INX H
        MOV M,A
        INX H
        MOV M,A

        EI ; ENABLE INTERRUPTS
        RET ; AND RETURN TO USER

UREAD: LXI H,RCBA ; CHECK READ IDLE
        MOV A,M
        ORA A
        INX H
        JNZ UROUT
        MOV A,M
        ORA A
        INX H
        MOV A,M
        ORA A

        JZ UDBA ; READ IS IDLE-PRECEDE
        MVI A,0FEH ; ALREADY RUNNING-ERROR STATUS
        LXI H,URDB ; SET UP RETURN ADDRESS
        MOV M,A

        PUSH H ; PUSH IT INTO STACK
        XCHG ; H GETS COMMAND BLOCK ADDRESS
        CALL CLEAN ; CALL CLEANUP ROUTINE
        PCHL ; EFFECTIVELY CALLS END ROUTINE.
        RET ; RETURN TO USER

URDB: MOV A,M
        ORA A
        INX H
        MOV A,M
        ORA A
        INX H
        MOV A,M
        ORA A

        JZ UDBA ; READ IS IDLE-PRECEDE
        MVI A,0FEH ; ALREADY RUNNING-ERROR STATUS
        LXI H,URDB ; SET UP RETURN ADDRESS
        MOV M,A

        PUSH H ; PUSH IT INTO STACK
        XCHG ; H GETS COMMAND BLOCK ADDRESS
        CALL CLEAN ; CALL CLEANUP ROUTINE
        PCHL ; EFFECTIVELY CALLS END ROUTINE.
        RET ; RETURN TO USER

URDA: XCHG ; H GETS COMMAND BLOCK ADDRESS
        SHLD RCBA ; RCBA GETS COMMAND BLOCK ADDRESS
        LDA LCMD ; GET LAST COMMAND
        ORI 16H ; SET RXE AND DTR AND RESET ERRORS
        STA LCMD ; AND RETURN TO MEMORY
        RRC ; SET CARRY EQUAL TO TXE
APPLICATIONS

4384 D28C43 JNC URDC
4387 3E02 MVI A, 2
4389 323842 STA TCMD
438C 07 URDC: RLC
438D D3F5 OUT USCMD ; OUTPUT CMD
438F DBF4 IN USDAI ; CLEAR USART OF LEFT OVER CHARACTERS
4391 DBF4 IN USDAI
4393 3E82 MVI A, 82H ; MDS-CLEAR RECEIVE INTERRUPT
4395 D3F3 OUT OF3H ; MDS
4397 3EF6 MVI A, OF6H ; MDS-ENABLE LEVEL THREE
4399 D3FC OUT OFCH ; MDS
439B FB EI ; ENABLE INTERUPTS
439C C9 RET ; RETURN TO USER

439D 213942 WRITE: LXI H,TCBA ; CHECK WRITE IDLE
43A0 7E MOV A, M
43A1 B7 ORA A
43A2 C26B43 JNZ UROUT ; BUSY-EXIT
43A5 23 INX H
43A6 7E MOV A, M
43A7 C26B43 JNZ UROUT ; BUSY-EXIT
43AA 3B XCHG ; OK-H GETS COMMAND BLOCK ADDRESS
43AB 223942 SHLD TCBA ; TCBA GETS COMMAND BLOCK ADDRESS
43A8 3A3742 LDA LCMD ; GET LAST COMMAND
43B1 F623 ORI 023H ; SET RTS, DTR, AND TXEN
43B3 323742 STA LCMD
43B6 D3F5 OUT USCMD
43BB 3EF6 MVI A, OF6H ; MDS-ENABLE LEVEL THREE INTERRUPTS
43BA D3FC OUT OFCH ; MDS
43BC FB EI ; ENABLE SYSTEM INTERRUPTS
43BD C9 RET ; AND RETURN
APPLICATIONS

*****

USER IS A TEST PROGRAM WHICH EXERCISES USRUN

*****

43BE 3EC3            USER:   MVI A,0C3H ;MDS-SET INTERRUPT VECTOR
43C0 321800            STA 018H
43C3 216842            LXI H,VECTOR
43C6 221900            SHLD 019H
43C9 3E43            MVI A,'C' ;SET GENERAL BLOCK TO A 'C'
43CB 111442            LXI D,GBLOCK
43CE 12            STAX D
43CF CD2F43            CALL USRUN
43D2 210040            LXI H,BUFIN ;CLEAR INPUT BUFFER
43D5 AF            XRA A
43D6 77            MOV M,A
43D7 2C            INR L
43D8 CD643            JNZ $-2
43D9 210041            LXI H,BUFOUT ;INITIALIZE OUTPUT BUFFER
43DE 75            MOV M,L
43DF 2C            INR L
43E0 CD643            JNZ $-2
43E3 65            MOV H,L ;REINITIALIZE CONTROL BLOCKS
43E4 2E52            MVI L,'R'
43E6 220042            SHLD RBLOCK
43E9 2E57            MVI L,'W'
43EB 220A42            SHLD TBLOCK
43EE 6C            MOV L,H
43EF 220642            SHLD RCCT
43F2 221042            SHLD TCCT
43F5 110042            LXI D,RBLOCK ;START READ
43F8 CD2F43            CALL USRUN
43FB 110A42            LXI D,TBLOCK ;START WRITE
43FE CD2F43            CALL USRUN
4401 3EFA            MVI A,OFFH ;LOOP WAITING COMPLETION
4403 321642            STA FLAG ;FLAG WILL BE SET BY COMPLETION ROUTINES
4406 3A1642            LDA FLAG
4409 B7            ORA A
440A CD644            JNZ $-4
440D 210040            LXI H,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER
4410 7E   COMLP:      MOV A,M
4411 24            INR H
4412 BE            CMP M
4413 C21E44            JNZ COMER
4416 25            DCR H
4417 2C            INR L
4418 C21044            JNZ COMLP
441B C3BE43            JMP USER ;GOOD COMPARE-REPEAT TEST
441E C7            COMER: RST 0 ;ERROR-RETURN TO MONITOR

0000            END
<table>
<thead>
<tr>
<th>APPLICATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSTAT 00FF</td>
</tr>
<tr>
<td>BUFIN 4000</td>
</tr>
<tr>
<td>BUFOU 4100</td>
</tr>
<tr>
<td>CEND 001</td>
</tr>
<tr>
<td>CLEAN 425B</td>
</tr>
<tr>
<td>COMER 441E</td>
</tr>
<tr>
<td>COMLP 4410</td>
</tr>
<tr>
<td>EXA 42C1</td>
</tr>
<tr>
<td>EXCHA 42BE</td>
</tr>
<tr>
<td>FLAG 4216</td>
</tr>
<tr>
<td>GBLOC 4214</td>
</tr>
<tr>
<td>GSTAT 0000</td>
</tr>
<tr>
<td>LCMD 4237</td>
</tr>
<tr>
<td>LOADA 423E</td>
</tr>
<tr>
<td>MTAB 423D</td>
</tr>
<tr>
<td>PEND 42CF</td>
</tr>
<tr>
<td>RBad 4202</td>
</tr>
<tr>
<td>RBLOC 4200</td>
</tr>
<tr>
<td>RCBA 423B</td>
</tr>
<tr>
<td>RCCT 4206</td>
</tr>
<tr>
<td>RCR 4217</td>
</tr>
<tr>
<td>RCA 4208</td>
</tr>
<tr>
<td>RISR 4288</td>
</tr>
<tr>
<td>RISRA 42AE</td>
</tr>
<tr>
<td>RISRB 4299</td>
</tr>
<tr>
<td>RISRE 42B9</td>
</tr>
<tr>
<td>RRCT 4204</td>
</tr>
<tr>
<td>TBAD 420C</td>
</tr>
<tr>
<td>TBLOC 420A</td>
</tr>
<tr>
<td>TCBA 4239</td>
</tr>
<tr>
<td>TCCT 4210</td>
</tr>
<tr>
<td>TCMD 4238</td>
</tr>
<tr>
<td>TCR 4227</td>
</tr>
<tr>
<td>TCRA 4212</td>
</tr>
<tr>
<td>TISR 42D4</td>
</tr>
<tr>
<td>TISRA 42EC</td>
</tr>
<tr>
<td>TRCT 420E</td>
</tr>
<tr>
<td>TUTE 4304</td>
</tr>
<tr>
<td>TUTE1 4324</td>
</tr>
<tr>
<td>TUTE2 4314</td>
</tr>
<tr>
<td>TUTE3 431C</td>
</tr>
<tr>
<td>TUTE4 4321</td>
</tr>
<tr>
<td>UCLEAR 4340</td>
</tr>
<tr>
<td>URDA 4377</td>
</tr>
<tr>
<td>URDB 4376</td>
</tr>
<tr>
<td>URDC 438C</td>
</tr>
<tr>
<td>UREAD 435D</td>
</tr>
<tr>
<td>UROUT 436B</td>
</tr>
<tr>
<td>USCMD 00F5</td>
</tr>
<tr>
<td>USDAY 00F4</td>
</tr>
<tr>
<td>USDAO 00F4</td>
</tr>
<tr>
<td>USER 43BE</td>
</tr>
<tr>
<td>USRUN 432F</td>
</tr>
<tr>
<td>USTAT 00F5</td>
</tr>
<tr>
<td>UWRIT 439D</td>
</tr>
<tr>
<td>VECTO 4268</td>
</tr>
<tr>
<td>VOUT 427E</td>
</tr>
</tbody>
</table>
APPLICATIONS

APPENDIX A
8251 DESIGN HINTS

1. Output of a command to the USART destroys the integrity of a transmission in progress if timed incorrectly.

Sending a command into the USART will overwrite any character which is stored in the buffer waiting for transfer to the parallel-to-serial converter in the device. This can be avoided by waiting for TxRDY to be asserted before sending a command if transmission is taking place. Due to the internal structure of the USART, it is also possible to disturb the transmission if a command is sent while a SYN character is being generated by the device. (The USART generates a SYN if the software fails to respond to TxRDY.) If this occurrence is possible in a system, commands should be transferred only when a positive-going edge is detected on the TxRDY line.

2. RxE only acts as a mask to RxRDY; it does not control the operation of the receiver.

When the receiver is enabled, it is possible for it to already contain one or two characters. These characters should be read and discarded when the RxE bit is first set. Because of these extraneous characters the proper sequence for gaining synchronization is as follows:

1. Disable interrupts
2. Issue a command to enter hunt mode, clear errors, and enable the receiver (EH, ER, RxE = 1)
3. Read USART data (it is not necessary to check status)
4. Enable interrupts

The first RxRDY that occurs after the above sequence will indicate that the SYN character or characters have been detected and the next character has been assembled and is ready to be read.

3. Loss of CTS or dropping TxEnable will immediately clamp the serial output line.

TxEnable and RTS should remain asserted until the transmission is complete. Note that this implies that not only has the USART completed the transfer of all bits of the last character, but also that they have cleared the modem. A delay of 1 msec following a proper occurrence of TxEmpty is usually sufficient (see item 4). An additional problem can occur in the synchronous mode because the loss of TxEnable clamps the data in at a SPACE instead of the normal MARK. This problem, which does not occur in the asynchronous mode, can be corrected by an external gate combining RTS and the serial output data.

4. Extraneous transitions can occur on TxEmpty while data (including USART generated SYNs) is transferred to the parallel-to-serial converter.

This situation can be avoided by ensuring that TxEmpty occurs during several consecutive status reads before assuming that the transmitter is truly in the empty state.

5. A BREAK (i.e., long space) detected by the receiver results in a string of characters which have framing errors.

If reception is to be continued after a BREAK, care must be taken to ensure that valid data is being received; special care must be taken with the last character perceived during a BREAK, since its value, including any framing error associated with it, is indeterminate.
Using the 8273 SDLC/HDLC Protocol Controller
APPLICATIONS

INTRODUCTION

The Intel 8273 is a Data Communications Protocol Controller designed for use in systems utilizing either SDLC or HDLC (Synchronous or High-Level Data Link Control) protocols. In addition to the usual features such as full duplex operation, automatic Frame Check Sequence generation and checking, automatic zero bit insertion and deletion, and TTL compatibility found on other single component SDLC controllers; the 8273 features a frame level command structure, a digital phase locked loop, SDLC loop operation, and diagnostics.

The frame level command structure is made possible by the 8273's unique internal dual processor architecture. A high-speed bit processor handles the serial data manipulations and character recognition. A byte processor implements the frame level commands. These dual processors allow the 8273 to control the necessary byte-by-byte operation of the data channel with a minimum of external hardware. For the user this means the CPU has time to take on additional tasks. The digital phase locked loop (DPLL) provides a means of clock recovery from the received data stream on-chip. This feature, along with the frame level commands, makes SDLC loop operation extremely simple and flexible. Diagnostics in the form of both data and clock loopback are available to simplify board debug and link testing. The 8273 is a dedicated function peripheral in the MCS-80/85 Microcomputer family and as such, it interfaces to the 8080/8085 system with a minimum of external hardware.

This application note explains the 8273 as a component and shows its use in a generalized loop configuration and a typical 8085 system. The 8085 system was used to verify the SDLC operation of the 8273 on an actual IBM SDLC data communications link.

The first section of this application note presents an overview of the SDLC/HDLC protocols. It is fairly tutorial in nature and may be skipped by the more knowledgeable reader. The second section describes the 8273 from a functional standpoint with explanation of the block diagram. The software aspects of the 8273, including command examples, are discussed in the third section. The fourth and fifth sections discuss a loop SDLC configuration and the 8085 system respectively.

SDLC/HDLC OVERVIEW

SDLC is a protocol for managing the flow of information on a data communications link. In other words, SDLC can be thought of as an envelope — addressed, stamped, and containing an s.a.s.e. — in which information is transferred from location to location on a data communications link. (Please note that while SDLC is discussed specifically, all comments also apply to HDLC except where noted.) The link may be either point-to-point or multi-point, with the point-to-point configuration being either switched or nonswitched. The information flow may use either full or half duplex exchanges. With this many configurations supported, it is difficult to find a synchronous data communications application where SDLC would not be appropriate.

Aside from supporting a large number of configurations, SDLC offers the potential of a 2× increase in throughput over the presently most prevalent protocol: Bi-Sync. This performance increase is primarily due to two characteristics of SDLC: full duplex operation and the implied acknowledgement of transferred information. The performance increase due to full duplex operation is fairly obvious since, in SDLC, both stations can communicate simultaneously. Bi-Sync supports only half-duplex (two-way alternate) communication. The increase from implied acknowledgement arises from the fact that a station using SDLC may acknowledge previously received information while transmitting different information. Up to 7 messages may be outstanding before an acknowledgement is required. These messages may be acknowledged as a block rather than singly. In Bi-Sync, acknowledgements are unique messages that may not be included with messages containing information and each information message requires a separate acknowledgement. Thus the line efficiency of SDLC is superior to Bi-Sync. On a higher level, the potential of a 2× increase in performance means lower cost per unit of information transferred. Notice that the increase is not due to higher data link speeds (SDLC is actually speed independent), but simply through better line utilization.

Getting down to the more salient characteristics of SDLC; the basic unit of information on an SDLC link is that of the frame. The frame format is shown in Figure 1. Five fields comprise each frame: flag, address, control, information, and frame check sequence. The flag fields (F) form the boundary of the frame and all other fields are positionally related to one of the two flags. All frames start with an opening flag and end with a closing flag. Flags are used for frame synchronization. They also may serve as time-fill characters between frames. (There are no intraframe time-fill characters in SDLC as there are in Bi-Sync.) The opening flag serves as a reference point for the address (A) and control (C) fields. The frame check sequence (FCS) is referenced from the closing flag. All flags have the binary configuration 01111110 (7EH).

SDLC is a bit-oriented protocol, that is, the receiving station must be able to recognize a flag (or any other special character) at any time, not just on an 8-bit boundary. This, of course, implies that a frame may be N-bits in length. (The vast majority of applications tend to use frames which are multiples of 8 bits long, however.)
APPLICATIONS

The fact that the flag has a unique binary pattern would seem to limit the contents of the frame since a flag pattern might inadvertently occur within the frame. This would cause the receiver to think the closing flag was received, invalidating the frame. SDLC handles this situation through a technique called zero bit insertion. This technique specifies that within a frame a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1s. Thus, no pattern of 01111110 is ever transmitted by chance. On the receiving end, after the opening flag is detected, the receiver removes any 0 following 5 consecutive 1s. The inserted and deleted 0s are not counted for error determination.

Before discussing the address field, an explanation of the roles of an SDLC station is in order. SDLC specifies two types of stations: primary and secondary. The primary is the control station for the data link and thus has responsibility of the overall network. There is only one predetermined primary station, all other stations on the link assume the secondary station role. In general, a secondary station speaks only when spoken to. In other words, the primary polls the secondaries for responses. In order to specify a specific secondary, each secondary is assigned a unique 8-bit address. It is this address that is used in the frame's address field.

When the primary transmits a frame to a specific secondary, the address field contains the secondary's address. When responding, the secondary uses its own address in the address field. The primary is never identified. This ensures that the primary knows which of many secondaries is responding since the primary may have many messages outstanding at various secondary stations. In addition to the specific secondary address, an address common to all secondaries may be used for various purposes. (An all 1s address field is usually used for this "All Parties" address.) Even though the primary may use this common address, the secondaries are expected to respond with their unique address. The address field is always the first 8 bits following the opening flag.

The 8 bits following the address field form the control field. The control field embodies the link-level control of SDLC. A detailed explanation of the commands and responses contained in this field is beyond the scope of this application note. Suffice it to say that it is in the control field that the implied acknowledgement is carried out through the use of frame sequence numbers. None of the currently available SDLC single chip controllers utilize the control field. They simply pass it to the processor for analysis. Readers wishing a more detailed explanation of the control field, or of SDLC in general, should consult the IBM documents referenced on the front page overleaf.

In some types of frames, an information field follows the control field. Frames used strictly for link management may or may not contain one. When an information field is used, it is unrestricted in both content and length. This code transparency is made possible because of the zero bit insertion mentioned earlier and the bit-oriented nature of SDLC. Even main memory core dumps may be transmitted because of this capability. This feature is unique to bit-oriented protocols. Like the control field, the information field is not interpreted by the SDLC device; it is merely transferred to and from memory to be operated on and interpreted by the processor.

The final field is the frame check sequence (FCS). The FCS is the 16 bits immediately preceding the closing flag. This 16-bit field is used for error detection through a Cyclic Redundancy Checkword (CRC). The 16-bit transmitted CRC is the complement of the remainder obtained when the A, C, and I fields are "divided" by a generating polynomial. The receiver accumulates the A, C, and I fields and also the FCS into its internal CRC register. At the closing flag, this register contains one particular number for an error-free reception. If this number is not obtained, the frame was received in error and should be discarded. Discarding the frame causes the station to not update its frame sequence numbering. This results in a retransmission after the station sends an acknowledgement from previous frames. Unlike all other fields, the FCS is transmitted MSB (Most Significant Bit) first. The A, C, and I fields are transmitted LSB (Least Significant Bit) first. The details of how the FCS is generated and checked is beyond the scope of this application note and since all single component SDLC controllers handle this function automatically, it is usually sufficient to know only that an error has or has not occurred. The IBM documents contain more detailed information for those readers desiring it.

The closing flag terminates the frame. When the closing flag is received, the receiver knows that the preceding 16 bits constitute the FCS and that any bits between the control field and the FCS constitute the information field.

SDLC does not support an interframe time-fill character such as the SYN character in Bit-Sync. If an unusual condition occurs while transmitting, such as data is not available in time from memory or CTS (Clear-to-Send) is lost from the modem, the transmitter aborts the frame by sending an Abort character to notify the receiver to invalidate the frame. The Abort character consists of eight contiguous 1s sent without zero bit insertion. Intrame time-fill consists of either flags, Abort characters, or any combination of the two.

While the Abort character protects the receiver from transmitted errors, errors introduced by the transmission medium are discovered at the receiver through the FCS check and a check for invalid frames. Invalid frames are those which are not bounded by flags or are too short, that is, less than 32 bits between flags. All invalid frames are ignored by the receiver.

Although SDLC is a synchronous protocol, it provides an optional feature that allows its use on basically asynchronous data links — NRZI (Non-Return-to-Zero-Inverted) coding. NRZI coding specifies that the signal condition does not change for transmitting a binary 1, while a binary 0 causes a change of state. Figure 2 illustrates NRZI coding compared to the normal NRZ. NRZI coding guarantees that an active line will have a transition at least every 5-bit times; long strings of zeroes cause a transition every bit time, while long strings of 1s are broken up by zero bit insertion. Since asynchronous
APPLICATIONS

operation requires that the receiver sampling clock be derived from the received data, NRZI encoding plus zero bit insertion make the design of clock recovery circuitry easier.

All of the previous discussion has applied to SDLC on either point-to-point or multi-point data networks, SDLC (but not HDLC) also includes specification for a loop configuration. Figure 3 compares these three configurations. IBM uses this loop configuration in its 3650 Retail Store System. It consists of a single loop controller station with one or more down-loop secondary stations. Communications on a loop rely on the secondary stations repeating a received message down loop with a delay of one bit time. The reason for the one bit delay will be evident shortly.

Loop operation defines a new special character: the EOP (End-of-Poll) character which consists of a 0 followed by 7 contiguous, non-zero bit inserted, ones. After the loop controller transmits a message, it idles the line (sends all 1s). The final zero of the closing flag plus the first 7 1s of the idle form an EOP character. While repeating, the secondaries monitor their incoming line for an EOP character. When an EOP is detected, the secondary checks to see if it has a message to transmit. If it does, it changes the seventh 1 to a 0 (the one bit delay allows time for this) and repeats the modified EOP (now alias flag). After this flag is transmitted, the secondary terminates its repeater function and inserts its message (with multiple preceding flags if necessary). After the closing flag, the secondary resumes its one bit delay repeater function. Notice that the final zero of the secondary’s closing flag plus the repeated 1s from the controller form an EOP for the next down-loop secondary, allowing it to insert a message if it desires.

One might wonder if the secondary missed any messages from the controller while it was inserting its own message. It does not. Loop operation is basically half-duplex. The controller waits until it receives an EOP before it transmits its next message. The controller’s reception of the EOP signifies that the original message has propagated around the loop followed by any messages inserted by the secondaries. Notice that secondaries cannot communicate with one another directly, all secondary-to-secondary communication takes place by way of the controller.

Figure 2. NRZI vs NRZ Encoding

Figure 3. Network Configurations
APPLICATIONS

Loop protocol does not utilize the normal Abort character. Instead, an abort is accomplished by simply transmitting a flag character. Down loop, the receiver sees the abort as a frame which is either too short (if the abort occurred early in the frame) or one with an FCS error. Either results in a discarded frame. For more details on loop operation, please refer to the IBM documents referenced earlier.

Another protocol very similar to SDLC which the 8273 supports is HDLC (High-Level Data Link Control). There are only three basic differences between the two: HDLC offers extended address and control fields, and the HDLC Abort character is 7 contiguous 1s as opposed to SDLC's 8 contiguous 1s.

Extended addressing, beyond the 256 unique addresses possible with SDLC, is provided by using the address field's least significant bit as the extended address modifier. The receiver examines this bit to determine if the octet should be interpreted as the final address octet. As long as the bit is 0, the octet that contains it is considered an extended address. The first time the bit is a 1, the receiver interprets that octet as the final address octet. Thus the address field may be extended to any number of octets. Extended addressing is illustrated in Figure 4a.

A similar technique is used to extend the control field although the extension is limited to only one extra control octet. Figure 4b illustrates control field extension.

Those readers not yet asleep may have noticed the similarity between the SDLC loop EOP character (a 0 followed by 7 1s) and the HDLC Abort (7 1s). This possible incompatibility is neatly handled by the HDLC protocol not specifying a loop configuration.

This completes our brief discussion of the SDLC/HDLC protocols. Now let us turn to the 8273 in particular and discuss its hardware aspects through an explanation of the block diagram and generalized system schematics.

BASIC 8273 OPERATION

It will be helpful for the following discussions to have some idea of the basic operation of the 8273. Each operation, whether it is a frame transmission, reception or port read, etc., is comprised of three phases: the Command, Execution, and Result phases. Figure 5 shows the sequence of these phases. As an illustration of this sequence, let us look at the transmit operation.

When the CPU decides it is time to transmit a frame, the Command phase is entered by the CPU issuing a Transmit Frame command to the 8273. It is not sufficient to just instruct the 8273 to transmit. The frame level command structure sometimes requires more information such as frame length and address and control field content. Once this additional information is supplied, the Command phase is complete and the Execution phase is entered. It is during the Execution phase that the actual operation, in this case a frame transmission, takes place. The 8273 transmits the opening flag, A and C fields, the specified number of I field bytes, inserts the FCS, and closes with the closing flag. Once the closing flag is transmitted, the 8273 leaves the Execution phase and begins the Result phase. During the Result phase the 8273 notifies the CPU of the outcome of the command by supplying interrupt results. In this case, the results would be either that the frame is complete or that some error condition causes the transmission to be aborted. Once the CPU reads all of the results (there is only one for the Transmit Frame command), the Result phase and consequently the operation, is complete. Now that we have a general feeling for the operation of the 8273, let us discuss the 8273 in detail.

HARDWARE ASPECTS OF THE 8273

The 8273 block diagram is shown in Figure 6. It consists of two major interfaces: the CPU module interface and the modem interface. Let's discuss each interface separately.
CPU Interface

The CPU interface consists of four major blocks: Control/Read/Write logic (C/R/W), internal registers, data transfer logic, and data bus buffers.

The CPU module utilizes the C/R/W logic to issue commands to the 8273. Once the 8273 receives a command and executes it, it returns the results (good/bad completion) of the command by way of the C/R/W logic. The C/R/W logic is supported by seven registers which are addressed via the A0, A1, RD, and WR signals, in addition to CS. The A0 and A1 signals are generally derived from the two low order bits of the CPU module address bus while RD and WR are the normal I/O Read and Write signals found on the system control bus. Figure 7 shows the address of each register using the C/R/W logic. The function of each register is defined as follows:

<table>
<thead>
<tr>
<th>ADDRESS INPUTS</th>
<th>CONTROL INPUTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1  A0</td>
<td>CS . RD</td>
</tr>
<tr>
<td>0   0</td>
<td>STATUS</td>
</tr>
<tr>
<td>0   1</td>
<td>RESULT</td>
</tr>
<tr>
<td>1   0</td>
<td>Tx/I/R</td>
</tr>
<tr>
<td>1   1</td>
<td>Rx/I/R</td>
</tr>
</tbody>
</table>

Figure 7. 8273 Register Selection

Command — 8273 operations are initiated by writing the appropriate command byte into this register.

Parameter — Many commands require more information than found in the command itself. This additional information is provided by way of the parameter register.

Immediate Result (Result) — The completion information (results) for commands which execute immediately are provided in this register.

Transmit Interrupt Result (Tx/I/R) — Results of transmit operations are passed to the CPU in this register.

Receiver Interrupt Result (Rx/I/R) — Receive operation results are passed to the CPU via this register.

Status — The general status of the 8273 is provided in this register. The Status register supplies the handshaking necessary during various phases of the 8273 operation.

Test Mode — This register provides a software reset function for the 8273.

The commands, parameters, and bit definition of these registers are discussed in the following software section. Notice that there are not specific transmit or receive data registers. This feature is explained in the data transfer logic discussion.
The final elements of the C/R/W logic are the interrupt lines (RxINT and TxINT). These lines notify the CPU module that either the transmitter or the receiver requires service; i.e., results should be read from the appropriate interrupt result register or a data transfer is required. The interrupt request remains active until all the associated interrupt results have been read or the data transfer is performed. Though using the interrupt lines relieves the CPU module of the task of polling the 8273 to check if service is needed, the state of each interrupt line is reflected by a bit in the Status register and non-interrupt driven operation is possible by examining the contents of these bits periodically.

The 8273 supports two independent data interfaces through the data transfer logic; receive and transmit data. These interfaces are programmable for either DMA or non-DMA data transfers. While the choice of the configuration is up to the system designer, it is based on the intended maximum data rate of the communications channel. Figure 8 illustrates the transfer rate of data bytes that are acquired by the 8273 based on link data rate. Full-duplex data rates above 9600 baud usually require DMA. Slower speeds may or may not require DMA depending on the task load and interrupt response time of the processor.

Figure 9 shows the 8273 in a typical DMA environment. Notice that a separate DMA controller, in this case the Intel 8257, is required. The DMA controller supplies the timing and addresses for the data transfers while the 8273 manages the requesting of transfers and the actual counting of the data block lengths. In this case, elements of the data transfer interface are:

- **TxDRQ**: Transmit DMA Request — Asserted by the 8273, this line requests a DMA transfer from memory to the 8273 for transmit.
- **TxDACK**: Transmit DMA Acknowledge — Returned by the 8257 in response to TxDRQ, this line notifies the 8273 that a request has been granted, and provides access to the transmitter data register.
- **RxDRQ**: Receiver DMA Request — Asserted by the 8273, it requests a DMA transfer from the 8273 to memory for a receive operation.
- **RxDACK**: Receiver DMA Acknowledge — Returned by the 8257, it notifies the 8273 that a receive DMA cycle has been granted, and provides access to the receiver data register.
- **RD**: Read — Supplied by the 8257 to indicate data is to be read from the 8273 and placed in memory.
- **WR**: Write — Supplied by the 8257 to indicate data is to be written to the 8273 from memory.

To request a DMA transfer the 8273 raises the appropriate DMA request line; let us assume it is a transmitter request (TxDRQ). Once the 8257 obtains control of the system bus by way of its HOLD and HLDA (hold acknowledge) lines, it notifies the 8273 that TxDRQ has been granted by returning TxDACK and WR. The TxDACK and WR signals transfer data to the 8273 for a transmit, independent of the 8273 chip select pin (CS). A similar sequence of events occurs for receiver requests. This “hard select” of data into the transmitter or out of the receiver alleviates the need for the normal transmit and receive data registers addressed by a combination of address lines, CS, and WR or RD. Competitive devices that do not have this “hard select” feature require the use of an external multiplexer to supply the correct inputs for register selection during DMA. (Do not forget that the SDLC controller sees both the addresses and control signals supplied by the DMA controller during DMA cycles.) Let us look at typical frame transmit and frame receive sequences to better see how the 8273 truly manages the DMA data transfer.

Before a frame can be transmitted, the DMA controller is supplied, by the CPU, the starting address for the desired information field. The 8273 is then commanded to transmit a frame. (Just how this is done is covered later during our software discussion.) After the command, but before transmission begins, the 8273 needs a little more information (parameters). Four parameters are required for the transmit frame command: the address field byte, the control field byte, and two bytes which are the least significant and most significant bytes of the information field byte length. Once all four parameters are loaded, the 8273 makes RTS (Request-to-Send) active and waits for CTS (Clear-to-Send) to go active. Once CTS is active, the 8273 starts the frame transmission. While the 8273 is transmitting the opening flag, address field, and control field; it starts making transmitter DMA requests. These requests continue at character (byte) boundaries until the pre-loaded number of bytes of information field have been transmitted. At this point the requests stop, the FCS and closing flag are transmitted, and the TxINT line is raised, signaling the CPU that the frame transmission is complete. Notice that after the initial command and parameter loading, absolutely no CPU intervention was required (since DMA is used for data transfers) until the entire frame was transmitted. Now let’s look at a frame reception.
The receiver operation is very similar. Like the initial transmit sequence, the DMA controller is loaded with a starting address for a receiver data buffer and the 8273 is commanded to receive. Unlike the transmitter, there are two different receive commands: General Receive, where all received frames are transferred to memory, and Selective Receive, where only frames having an address field matching one of two preprogrammed 8273 address fields are transferred to memory. Let’s assume for now that we want to general receive. After the receive command, two parameters are required before the receiver becomes active: the least significant and most significant bytes of the receiver buffer length. Once these bytes are loaded, the receiver is active and the CPU may return to other tasks. The next frame appearing at the receiver input is transferred to memory using receiver DMA requests. When the closing flag is received, the 8273 checks the FCS and raises its RxINT line. The CPU can then read the results which indicate if the frame was error-free or not. (If the received frame had been longer than the pre-loaded buffer length, the CPU would have been notified of that occurrence earlier with a receiver error interrupt. The command description section contains a complete list of error conditions.) Like the transmit example, after the initial command, the CPU is free for other tasks until a frame is completely received. These examples have illustrated the 8273’s management of both the receiver and transmitter DMA channels.

It is possible to use the DMA data transfer interface in a non-DMA interrupt-driven environment. In this case, 4 interrupt levels are used: one each forTxINT and RxDINT, and one each for TxDRO and RxDRO. This configuration is shown in Figure 10. This configuration offers the advantages that no DMA controller is required and data requests are still separated from result (completion) requests. The disadvantages of the configuration are that 4 interrupt levels are required and that the CPU must actually supply the data transfers. This, of course, reduces the maximum data rate compared to the configuration based strictly on DMA. This system could use an Intel 8259 B-level Priority Interrupt Controller to supply a vectored CALL (subroutine) address based on requests on its inputs. The 8273 transmitter and receiver make data requests by raising the respective DRQ line. The CPU is interrupted by the 8259 and vectored to a data transfer routine. This routine either writes (for transmit) or reads (for receive) the 8273 using the respective TxDACK or RxDACK line. As in the case above, the DACK lines serve as “hard” chip selects into and out of the 8273. (TxDACK + WR writes data into the 8273 for transmit. RxDACK + RD reads data from the 8273 for receive.) The CPU is notified of operation completion and results by way of TxINT and RxDINT lines. Using the 8273, and the 8259, in this way, provides a very effective, yet simple, interrupt-driven interface.

Figure 11 illustrates a system very similar to that described above. This system utilizes the 8273 in a non-DMA data transfer mode as opposed to the two DMA approaches shown in Figures 9 and 10. In the non-DMA case, data transfer requests are made on the TxINT and RxDINT lines. The DRQ lines are not used. Data transfer requests are separated from result requests by a bit in the Status register. Thus, in response to an interrupt, the CPU reads the Status register and branches to either a result or a data transfer routine based on the status of one bit. As before, data transfers are made via using the DACK lines as chip selects to the transmitter and receiver data registers.

Figure 12 illustrates the simplest system of all. This system utilizes polling for all data transfers and results. Since the interrupt pins are reflected in bits in the Status register, the software can read the Status register periodically looking for one of these to be set. If it finds an INT bit set, the appropriate Result Available bit is examined to determine if the “interrupt” is a data transfer or completion result. If a data transfer is called for, the DACK line is used to enter or read the data from the 8273. If the interrupt is a completion result, the appropriate result register is read to determine the good/bad completion of the operation.

The actual selection of either DMA or non-DMA modes is controlled by a command issued during initialization. This command is covered in detail during the software discussion.
The final block of the CPU module interface is the Data Bus Buffer. This block supplies the tri-state, bidirectional data bus interface to allow communication to and from the 8273.

Modem Interface

As the name implies, the modem interface is the modem side of the 8273. It consists of two major blocks: the modem control block and the serial data timing block.

The modem control block provides both dedicated and user-defined modem control functions. All signals supported by this interface are active low so that EIA inverting drivers (MC1488) and inverting receivers (MC1489) may be used to interface to standard modems.

Port A is a modem control input port. Its representation on the data bus is shown in Figure 13. Bits D0 and D1 have dedicated functions. D0 reflects the logical state of the CTS (Clear-to-Send) pin. [If CTS is active (low), D0 is a 1.] This signal is used to condition the start of a transmit. The 8273 waits until CTS is active before it starts transmitting a frame. While transmitting, if CTS goes inactive, the frame is aborted and the CPU is interrupted. When the CPU reads the interrupt result, a CTS failure is indicated.

D1 reflects the logical state of the CD (Carrier Detect) pin. CD is used to condition the start of a frame reception. CD must be active in time for a frame's address field. If CD is lost (goes inactive) while receiving a frame, an interrupt is generated with a CD failure result. CD may go inactive between frames.

Bits D2 thru D4 reflect the logical state of the PAx pins respectively. These inputs are user defined. The 8273 does not interrogate or manipulate these bits. Bits D5, D6, and D7 are not used and each is read as a 1 for a Read Port A command.

Port B is a modem control output port. Its data bus representation is shown in Figure 14. As in Port A, the bit values represent the logical condition of the pins. D0 and D5 are dedicated function outputs. D0 represents the RTS (Request-to-Send) pin. RTS is normally used to notify the modem that the 8273 wishes to transmit. This function is handled automatically by the 8273. If RTS is inactive (pin is high) when the 8273 is commanded to transmit, the 8273 makes it active and then waits for CTS before transmitting the frame. One byte time after the end of the frame, the 8273 returns RTS to its inactive state. However, if RTS was active when a transmit command is issued, the 8273 leaves it active when the frame is complete.

Bit D6 reflects the state of the Flag Detect pin. This pin is activated whenever an active receiver sees a flag character. This function is useful to activate a timer for line activity timeout purposes.

Bits D7 thru D4 provide four user-defined outputs. Pins PB1 thru PB4 reflect the logical state of these bits. The 8273 does not interrogate or manipulate these bits. D6 and D7 are not used. In addition to being able to output to Port B, Port B may be read using a Read Port B command. All Modem control output pins are forced high on reset. (All commands mentioned in this section are covered in detail later.)

The final block to be covered is the serial data timing block. This block contains two sections: the serial data logic and the digital phase locked loop (DPLL).

Elements of the serial data logic section are the data pins, TxD (transmit data output) and RxD (receive data input), and the respective data clocks, TxC and RxC. The transmit and receive data is synchronized by the TxC and RxC clocks. Figure 15 shows the timing for these signals. The leading edge (negative transition) of TxC generates new transmit data and the trailing edge (positive transition) of RxC is used to capture the receive data.

It is possible to reconfigure this section under program control to perform diagnostic functions; both data and clock loopback are available. In data loopback mode, the TxD pin is internally routed to the RxD pin. This allows simple board checkout since the CPU can send an SDL message to itself. (Note that transmitted data will still appear on the TxD pin.)
When data loopback is utilized, the receiver may be presented incorrect sample timing (RxC) by the external circuitry. Clock loopback overcomes this problem by allowing the internal routing of TxC and RxC. Thus the same clock used to transmit the data is used to receive it. Examination of Figure 15 shows that this method ensures bit synchronism. The final element of the serial data logic is the Digital Phase Locked Loop.

The DPLL provides a means of clock recovery from the received data stream. This feature allows the 8273 to interface without external synchronizing logic to low cost asynchronous modems (modems which do not supply clocks). It also makes the problem of clock timing in loop configurations trivial.

To use the DPLL, a clock at 32 times the required baud rate must be supplied to the 32 x CLK pin. This clock provides the interval that the DPLL samples the received data. The DPLL uses the 32 x clock and the received data to generate a pulse at the DPLL output pin. This DPLL pulse is positioned at the nominal center of the received data bit cell. Thus the DPLL output may be wired to RxC and/or TxC to supply the data timing. The exact position of the pulse is varied depending on the line noise and bit distortion of the received data. The adjustment of the DPLL position is determined according to the rules outlined in Figure 16.

Adjustments to the sample phase of DPLL with respect to the received data is made in discrete increments. Referring to Figure 16, following the occurrence of DPLL pulse A, the DPLL counts 32 x CLK pulses and examines the received data for a data edge. Should no edge be detected in 32 pulses, the DPLL positions the next DPLL pulse (B) at 32 clock pulses from pulse A. Since no new phase information is contained in the data stream, the sample phase is assumed to be at nominal 1 x baud rate. Now assume a data edge occurs after DPLL pulse B. The distance from B to the next pulse C is influenced according to which quadrant (A1, B1, B2, or A2) the data edge falls in. (Each quadrant represents 8 32 x CLK times.) For example, if the edge is detected in quadrant A1, it is apparent that pulse B was too close to the data edge and the time to the next pulse must be shortened. The adjustment for quadrant A1 is specified as -2. Thus, the next DPLL pulse, pulse C, is positioned 32 - 2 or 30 32 x CLK pulses following DPLL pulse B. This adjustment moves pulse C closer to the nominal bit center of the next received data cell. A data edge occurring in quadrant B2 would have caused the adjustment to be small, namely 32 + 1 or 33 32 x CLK pulses. Using this technique, the DPLL pulse converges to the nominal bit center within 12 data transitions, worse case — 4-bit times adjusting through quadrant A1 or A2 and 8-bit-times adjusting through B1 or B2.

---

**Figure 15. Transmit/Receive Timing**

**Figure 16. DPLL Phase Adjustments**
APPLICATIONS

When the receive data stream goes idle after 15 ones, DPLL pulses are generated at 32 pulse intervals of the 32x CLK. This feature allows the DPLL pulses to be used as both transmitter and receiver clocks.

In order to guarantee sufficient transitions of the received data to enable the DPLL to lock, NRZI encoding of the data is recommended. This ensures that, within a frame, data transitions occur at least every five bit times — the longest sequence of 1s which may be transmitted with zero bit insertion. It is also recommended that frames following a line idle be transmitted with preframe sync characters which provide a minimum of 12 transitions. This ensures that the DPLL is generating DPLL pulses at the nominal bit centers in time for the opening flag. (Two 00H characters meet this requirement by supplying 18 transitions with NRZI encoding. The 8273 contains a mode which supplies such a preframe sync.)

Figure 17 illustrates 8273 clock configurations using either synchronous or asynchronous modems. Notice how the DPLL output is used for both Tx and Rx in the asynchronous case. This feature eliminates the need for external clock generation logic where low cost asynchronous modems are used and also allows direct connection of 8273s for the ultimate in low cost data links. The configuration for loop applications is discussed in a following section.

This completes our discussion of the hardware aspects of the 8273. Its software aspects are now discussed.

SOFTWARE ASPECTS OF THE 8273

The software aspects of the 8273 involve the communication of both commands from the CPU to the 8273 and the return of results of those commands from the 8273 to the CPU. Due to the internal processor architecture of the 8273, this CPU-8273 communication is basically a form of interprocessor communication. Such communication usually requires a form of protocol of its own. This protocol is implemented through use of handshaking supplied in the 8273 Status register. The bit definition of this register is shown in Figure 18.

**CBSY: Command Busy** — CBSY indicates when the 8273 is in the command phase. CBSY is set when the CPU writes a command into the Command register, starting the Command phase. It is reset when the last parameter is deposited in the Parameter register and accepted by the 8273, completing the Command phase.

**CBF: Command Buffer Full** — When set, this bit indicates that a byte is present in the Command register. This bit is normally not used.

**CPBF: Command Parameter Buffer Full** — This bit indicates that the Parameter register contains a parameter. It is set when the CPU deposits a parameter in the Parameter register. It is reset when the 8273 accepts the parameter.

**CRBF: Command Result Buffer Full** — This bit is set when the 8273 places a result from an immediate type command in the Result register. It is reset when the CPU reads the result from the Result register.

**RxINT: Receiver Interrupt** — The state of the RxINT pin is reflected by this bit. RxINT is set by the 8273 whenever the receiver needs servicing. RxINT is reset when the CPU reads the results or performs the data transfer.

**TxINT: Transmitter Interrupt** — This bit is identical to RxINT except action is initiated based on transmitter interrupt sources.

![Figure 17. Serial Data Timing Configuration](image-url)
APPLICATIONS

RxIRA: Receiver Interrupt Result Available — RxIRA is set when the 8273 places an interrupt result byte into the RxI/R register. RxIRA is reset when the CPU reads the RxI/R register.

TxIRA: Transmitter Interrupt Result Available — TxIRA is the corresponding Result Available bit for the transmitter. It is set when the 8273 places an interrupt result byte in the TxI/R register and reset when the CPU reads the register.

The significance of each of these bits will be evident shortly. Since the software requirements of each 8273 phase are essentially independent, each phase is covered separately.

![Status Register Format](image)

Command Phase Software

Recalling the Command phase description in an earlier section, the CPU starts the Command phase by writing a command byte into the 8273 Command register. If further information about the command is required by the 8273, the CPU writes this information into the Parameter register. Figure 19 is a flowchart of the Command phase. Notice that the CBSY and CPBF bits of the Status register are used to handshake the command and parameter bytes. Also note that the chart shows that a command may not be issued if the Status register indicates the 8273 is busy (CBSY = 1). If a command is issued while CBSY = 1, the original command is overwritten and lost. (Remember that CBSY signifies the command phase is in progress and not the actual execution of the command.) The flowchart also includes a Parameter buffer full check. The CPU must wait until CPBF = 0 before writing a parameter to the Parameter register. If a parameter is issued while CPBF = 1, the previous parameter is overwritten and lost. An example of command output assembly language software is provided in Figure 20a. This software assumes that a command buffer exists in memory. The buffer is pointed at by the HL register. Figure 20b shows the command buffer structure.

The 8273 is a full duplex device, i.e., both the transmitter and receiver may be executing commands or passing interrupt results at any given time. (Separate Rx and Tx interrupt pins and result registers are provided for this reason.) However, there is only one Command register. Thus, the Command register must be used for only one command sequence at a time and the transmitter and receiver may never be simultaneously in a command phase. A detailed description of the commands and their parameters is presented in a following section.

![Command Phase Flowchart](image)

![Command Phase Software](image)

---

7-44

APN-00611A
Execution Phase Software

During the Execution phase, the operation specified by the Command phase is performed. If the system utilizes DMA for data transfers, there is no CPU involvement during this phase, so no software is required. If non-DMA data transfers are used, either interrupts or polling is used to signal a data transfer request.

For interrupt-driven transfers the 8273 raises the appropriate INT pin. When responding to the interrupt, the CPU must determine whether it is a data transfer request or an interrupt signaling that an operation is complete and results are available. The CPU determines the cause by reading the Status register and interrogating the associated IRA (Interrupt Result Available) bit (TxA for TxAINT and RxA for RxAINT). If the IRA = 0, the interrupt is a data transfer request. If the IRA = 1, an operation is complete and the associated Interrupt Result register must be read to determine the completion status (good/bad/etc.). A software interrupt handler implementing the above sequence is presented as part of the Result phase software.

When polling is used to determine when data transfers are required, the polling routine reads the Status register looking for one of the INT bits to be set. When a set INT bit is found, the corresponding IRA bit is examined. Like in the interrupt-driven case, if the IRA = 0, a data transfer is required. If IRA = 1, an operation is complete and the Interrupt Result register needs to be read. Again, example polling software is presented in the next section.

Result Phase Software

During the Result phase the 8273 notifies the CPU of the outcome of a command. The Result phase is initiated by either a successful completion of an operation or an error detected during execution. Some commands such as reading or writing the I/O ports provide immediate results, that is, there is essentially no delay from the issuing of the command and when the result is available. Other commands such as frame transmit, take time to complete so their result is not available immediately. Separate result registers are provided to distinguish these two types of commands and to avoid interrupt handling for simple results.

Immediate results are provided in the Result register. Validity of information in this register is indicated to the CPU by way of the CRBF bit in the Status register. When the CPU completes the Command phase of an immediate command, it polls the Status register waiting until CRBF = 1. When this occurs, the CPU may read the Result register to obtain the immediate result. The Result register provides only the results from immediate commands.

Example software for handling immediate results is shown in Figure 21. The routine returns with the result in the accumulator. The CPU then uses the result as is appropriate.

All non-immediate commands deal with either the transmitter or receiver. Results from these commands are provided in the TxA/R (Transmit Interrupt Result) and RxA/R (Receive Interrupt Result) registers respectively. Results in these registers are conveyed to the CPU by the TxA/R and RxA/R bits of the Status register. Results of non-immediate commands consist of one byte result interrupt code indicating the condition for the interrupt and, if required, one or more bytes supplying additional information. The interrupt codes and the meaning of the additional results are covered following the detailed command description.

Non-immediate results are passed to the CPU in response to either interrupts or polling of the Status register. Figure 22 illustrates an interrupt-driven result handler. (Please note that all of the software presented in this application note is not optimized for either speed or code efficiency. They are provided as a guide and to illustrate concepts.) This handler provides for interrupt-driven data transfers as was promised in the last section. Users employing DMA-based transfers do not need the lines where the IRA bit is tested for zero. (These lines are denoted by an asterisk in the comments column.) Note that the INT bit is used to determine when all results have been read. All results must be read. Otherwise, the INT bit (and pin) will remain high and further interrupts may be missed. These routines place the results in a result buffer pointed at by RCRBUF and TxBUF.

A typical result handler for systems utilizing polling is shown in Figure 23. Data transfers are also handled by this routine. This routine utilizes the routines of Figure 22 to handle the results.

At this point, the reader should have a good conceptual feel about how the 8273 operates. It is now time for the particulars of each command to be discussed.
8273 COMMAND DESCRIPTION

In this section, each command is discussed in detail. In order to shorten the notation, please refer to the command key in Table 1. The 8273 utilizes five different command types: Initialization/Configuration, Receive, Transmit, Reset, and Modern Control.

**Initialization/Configuration Commands**

The Initialization/Configuration commands manipulate registers internal to the 8273 that define the various operating modes. These commands either set or reset specified bits in the registers depending on the type of command. One parameter is required. Set commands perform a logical OR operation of the parameter (mask) and the internal register. This mask contains 1s where register bits are to be set. A 0 in the mask causes no change in the corresponding register bit. Reset commands perform a logical AND operation of the parameter (mask) and the internal register, i.e., the mask is 0 to reset a register bit and a 1 to cause no change. Before presenting the commands, the register bit definitions are discussed.

**TABLE 1. COMMAND SUMMARY KEY**

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>B0, B1</td>
<td>LSB and MSB of receive buffer length</td>
</tr>
<tr>
<td>R0, R1</td>
<td>LSB and MSB of received frame length</td>
</tr>
<tr>
<td>L0, L1</td>
<td>LSB and MSB of transmit frame length</td>
</tr>
<tr>
<td>A1, A2</td>
<td>Match addresses for selective receive</td>
</tr>
<tr>
<td>RIC</td>
<td>Receiver interrupt result code</td>
</tr>
<tr>
<td>TIC</td>
<td>Transmitter interrupt result code</td>
</tr>
<tr>
<td>A</td>
<td>Address field of received frame</td>
</tr>
<tr>
<td>C</td>
<td>Control field of received frame</td>
</tr>
</tbody>
</table>
Operating Mode Register (Figure 24)

D<sub>7</sub>-D<sub>6</sub>: **Not Used** — These bits must not be manipulated by any command; i.e., D<sub>7</sub>-D<sub>6</sub> must be 0 for the Set command and 1 for the Reset command.

D<sub>5</sub>: **HDLC Abort** — When this bit is set, the 8273 will interrupt when 7 1s (HDLC Abort) are received by an active receiver. When reset, an SDLC Abort (8 1s) will cause an interrupt.

D<sub>4</sub>: **EOP Interrupt** — Reception of an EOP character (0 followed by 7 1s) will cause the 8273 to interrupt the CPU when this bit is set. Loop controller stations use this mode as a signal that a polling frame has completed the loop. No EOP interrupt is generated when this bit is reset.

D<sub>3</sub>: **Early Tx Interrupt** — This bit specifies when the transmitter should generate an end of frame interrupt. If this bit is set, an interrupt is generated when the last data character has been passed to the 8273. If the user software issues another transmit command within two byte times, the final flag interrupt does not occur and the new frame is transmitted with only one flag of separation. If this restriction is not met, more than one flag will separate the frames and a frame complete interrupt is generated after the closing flag. If the bit is reset, only the frame complete interrupt occurs. This bit, when set, allows a single flag to separate consecutive frames.

D<sub>2</sub>: **Buffered Address and Control** — When set, the address and control fields of received frames are buffered in the 8273 and passed to the CPU as results after a received frame interrupt (they are not transferred to memory with the information field). On transmit, the A and C fields are passed to the 8273 as parameters. This mode simplifies buffer management. When this bit is reset, the A and C fields are passed to and from memory as the first two data transfers.

D<sub>1</sub>: **Preframe Sync** — When set, the 8273 prefaxes each transmitted frame with two characters before the opening flag. These two characters provide 16 transitions to allow synchronization of the opposing receiver. To guarantee 16 transitions, the two characters are 55H-55H for non-NRZI mode (see Serial I/O Register description) or 00H-00H for NRZI mode. When reset, no preframe characters are transmitted.

D<sub>0</sub>: **Flag Stream** — When set, the transmitter will start sending flag characters as soon as it is idle; i.e., immediately if idle when the command is issued or after a transmission if the transmitter is active when this bit is set. When reset, the transmitter starts sending Idle characters on the next character boundary if idle already, or at the end of a transmission if active.

---

**APPLICATIONS**

Serial I/O Mode Register (Figure 25)

D<sub>7</sub>-D<sub>3</sub>: **Not Used** — These bits must be 0 for the Set command and 1 for the Reset command.

D<sub>2</sub>: **Data Loopback** — When set, transmitted data (TxD) is internally routed to the receive data circuitry. When reset, TxD and RxD are independent.

D<sub>1</sub>: **Clock Loopback** — When set, TxC is internally routed to RxC. When reset, the clocks are independent.

D<sub>0</sub>: **NRZI (Non-Return to Zero Inverted)** — When set, the 8273 assumes the received data is NRZI encoded, and NRZI encodes the transmitted data. When reset, the received and transmitted data are treated as a normal positive logic bit stream.

Data Transfer Mode Register (Figure 26)

D<sub>7</sub>-D<sub>3</sub>: **Not Used** — These bits must be 0 for the Set command and 1 for the Reset command.

D<sub>0</sub>: **Interrupt Data Transfer** — When set, the 8273 will interrupt the CPU when data transfers are required (the corresponding IRA Status register bit will be 0 to signify a data transfer interrupt rather than a Result phase interrupt). When reset, 8273 data transfers are performed through DMA requests on the DRQ pins without interrupting the CPU.
APPLICATIONS

One Bit Delay Register (Figure 27)

D7: One Bit Delay — When set, the 8273 retransmits the received data stream one bit delayed. This mode is entered and exited at a received character boundary. When reset, the transmitted and received data are independent. This mode is utilized for loop operation and is discussed in a later section.

D6-D0: Not Used — These bits must be 0 for the Set command and 1 for the Reset command.

Figure 27. One Bit Delay Mode Register

Figure 28 shows the Set and Reset commands associated with the above registers. The mask which sets or resets the desired bits is treated as a single parameter. These commands do not interrupt nor provide results during the Result phase. After reset, the 8273 defaults to all of these bits reset.

<table>
<thead>
<tr>
<th>REGISTER</th>
<th>COMMAND</th>
<th>HEX CODE</th>
<th>PARAMETER</th>
</tr>
</thead>
<tbody>
<tr>
<td>ONE BIT DELAY MODE</td>
<td>SET</td>
<td>A4</td>
<td>SET MASK</td>
</tr>
<tr>
<td></td>
<td>RESET</td>
<td>57</td>
<td>RESET MASK</td>
</tr>
<tr>
<td>DATA TRANSFER MODE</td>
<td>SET</td>
<td>64</td>
<td>RESET MASK</td>
</tr>
<tr>
<td></td>
<td>RESET</td>
<td>51</td>
<td>RESET MASK</td>
</tr>
<tr>
<td>OPERATING MODE</td>
<td>SET</td>
<td>91</td>
<td>SET MASK</td>
</tr>
<tr>
<td></td>
<td>RESET</td>
<td>80</td>
<td>RESET MASK</td>
</tr>
<tr>
<td>SERIAL I/O MODE</td>
<td>SET</td>
<td>50</td>
<td>SET MASK</td>
</tr>
<tr>
<td></td>
<td>RESET</td>
<td>40</td>
<td>RESET MASK</td>
</tr>
</tbody>
</table>

Figure 28. Initialization/Configuration Command Summary

Receive Commands

The 8273 supports three receive commands plus a receiver disable function.

General Receive

When commanded to General Receive, the 8273 passes all frames either to memory (DMA mode) or to the CPU (non-DMA mode) regardless of the contents of the frame’s address field. This command is used for primary and loop controller stations. Two parameters are required: B0 and B1. These parameters are the LSB and MSB of the receiver buffer size. Giving the 8273 this extra information alleviates the CPU of the burden of checking for buffer overflow. The 8273 will interrupt the CPU if the received frame attempts to overflow the allotted buffer space.

Selective Receive

In Selective Receive, two additional parameters besides B0 and B1 are required: A1 and A2. These parameters are two address match bytes. When commanded to Selective Receive, the 8273 passes to memory or the CPU only those frames having an address field matching either A1 or A2. This command is usually used for secondary stations with A1 being the secondary address and A2 is the “All Parties” address. If only one match byte is needed, A1 and A2 should be equal. As in General Receive, the 8273 counts the incoming data bytes and interrupts the CPU if B0, B1 is exceeded.

Selective Loop Receive

This command is very similar in operation to Selective Receive except that One Bit Delay mode must be set and that the loop is captured by placing transmitter in Flag Stream mode automatically after an EOP character is detected following a selectively received frame. The details of using the 8273 in loop configurations is discussed in a later section so please hold questions until then.

The handling of interrupt results is common among the three commands. When a frame is received without error, i.e., the FCS is correct and CB (Carrier Detect) was active throughout the frame or no attempt was made to overfill the buffer, the 8273 interrupts the CPU following the closing flag to pass the completion results. These results, in order, are the receiver interrupt result code (RIC), and the byte length of the information field of the received frame (R0, R1). If Buffered mode is selected, the address and control fields are passed as two additional results. If Buffered mode is not selected, the address and control fields are passed as the first two data transfers and R0, R1 reflect the information field length plus two.

Receive Disable

The receiver may also be disabled using the Receive Disable command. This command terminates any receive operation immediately. No parameters are required and no results are returned.

The details for the Receive command are shown in Figure 29. The interrupt result code key is shown in Figure 30. Some explanation of these result codes is appropriate.

The interrupt result code is the first byte passed to the CPU in the Rxl/R register during the Result phase. Bits D4-D0 define the cause of the receiver interrupt. Since each result code has specific implications, they are discussed separately below.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>HEX CODE</th>
<th>PARAMETERS</th>
<th>RESULTS*</th>
</tr>
</thead>
<tbody>
<tr>
<td>GENERAL RECEIVE</td>
<td>C0</td>
<td>B0, B1</td>
<td>RIC, R0, R1, A, C</td>
</tr>
<tr>
<td>SELECTIVE RECEIVE</td>
<td>C1</td>
<td>B0, B1, A1, A2</td>
<td>RIC, R0, R1, A, C</td>
</tr>
<tr>
<td>SELECTIVE LOOP RECEIVE</td>
<td>C2</td>
<td>B0, B1, A1, A2</td>
<td>RIC, R0, R1, A, C</td>
</tr>
<tr>
<td>DISABLE RECEIVER</td>
<td>C5</td>
<td>NONE</td>
<td>NONE</td>
</tr>
</tbody>
</table>

*A AND C ARE PASSED AS RESULTS ONLY IN BUFFERED MODE.

Figure 29. Receiver Command Summary

7-48
The third result code is a CRC error. This indicates that a frame was received in the correct format (flags, etc.); however, the received FCS did not check with the internally generated FCS. The frame should be discarded. The receiver remains active. (Do not forget that even though an error condition has been detected, all frame information up until that error has either been transferred to memory or passed to the CPU. This information should be invalidated. This applies to all receiver error conditions.) Note that the FCS, either transmitted or received, is never available to the CPU.

The Abort Detect result occurs whenever the receiver sees either an SDLC (8 1s) or an HDLC (7 1s), depending on the Operating Mode register. However, the intervening Abort character between a closing flag and an Idle does not generate an interrupt. If an Abort character (seen by an active receiver within a frame) is not preceded by a flag and is followed by an Idle, an interrupt will be generated for the Abort, followed by an Idle interupt one character time later. The Idle Detect result occurs whenever 15 consecutive 1s are received. After the Abort Detect interrupt, the receiver remains active. After the Idle Detect interrupt, the receiver is disabled and must be recommended before further frames may be received.

If the EOP Interrupt bit is set in the Operating Mode register, the EOP Detect result is returned whenever an EOP character is received. The receiver is disabled, so the Idle following the EOP does not generate an Idle Detect interrupt.

The minimum number of bits in a valid frame between the flags is 32. Fewer than 32 bits indicates an error. If Buffered mode is selected, such frames are ignored, i.e., no data transfers or interrupts are generated. In non-Buffered mode, a < 32-bit frame generates an interrupt with the < 32-bit Frame result since data transfers may already have disturbed the 8257 or interrupt handler. The receiver remains active.

The DMA Overrun result results from the DMA controller being too slow in extracting data from the 8273, i.e., the RxDAck signal is not returned before the next received byte is ready for transfer. The receiver is disabled if this error condition occurs.

The Memory Buffer Overflow result occurs when the number of received bytes exceeds the receiver buffer length supplied by the B0 and B1 parameters in the receive command. The receiver is disabled.

If a condition occurs requiring an interrupt be generated before the CPU has finished reading the previous interrupt results, the second interrupt is generated after the current Result phase is complete (the RxINT pin and status bit go low then high). However, the interrupt result for this second interrupt will be a Receive Interrupt Overrun. The actual cause of the second interrupt is lost. One case where this may occur is at the end of a received frame where the line goes idle. The 8273 generates a received frame interrupt after the closing flag and then 15-bit times later, generates an Idle Detect interrupt. If the interrupt service routine is slow in reading the first interrupt’s results, the internal RxIR register still contains result information when the Idle Detect interrupt occurs. Rather than wiping out the previous results, the 8273 adds a Receive Interrupt Overrun result as an extra result. If the system’s interrupt structure is such that the second interrupt is not acknowledged (interrupts are still disabled from the first interrupt), the Receive Interrupt Overrun result is read as an extra result, after those from the first interrupt. If the second interrupt is serviced, the Receive Interrupt Overrun is returned as a single result. (Note that the INT pins supply the necessary transitions to support a Program-
mable Interrupt Controller such as the Intel 8259. Each interrupt generates a positive-going edge on the appropriate INT pin and the high level is held until the interrupt is completely serviced.) In general, it is possible to have interrupts occurring at one character time intervals. Thus the interrupt handling software must have at least that much response and service time.

The occurrence of Receive Interrupt Overruns is an indication of marginal software design; the system’s interrupt response and servicing time is not sufficient for the data rates being attempted. It is advisable to configure the interrupt handling software to simply read the interrupt results, place them into a buffer, and clear the interrupt as quickly as possible. The software can then examine the buffer for new results at its leisure, and take appropriate action. This can easily be accomplished by using a result buffer flag that indicates when new results are available. The interrupt handler sets the flag and the main program resets it once the results are retrieved.

Both SDLC and HDLC allow frames which are of arbitrary length (>32 bits). The 8273 handles this N-bit reception through the high order bits (D7-D3) of the result code. These bits code the number of valid received bits in the last received information field byte. This coding is shown in Figure 30. The high order bits of the received partial byte are indeterminate. [The address, control, and information fields are transmitted least significant bit (Ao) first. The FCS is complemented and transmitted most significant bit first.]

**Transmit Commands**

The 8273 transmitter is supported by three Transmit commands and three corresponding Abort commands.

**Transmit Frame**

The Transmit Frame command simply transmits a frame. Four parameters are required when Buffered mode is selected and two when it is not. In either case, the first two parameters are the least and the most significant bytes of the desired frame length (Lo, L). In Buffered mode, Lo and L equal the length in bytes of the desired information field, while in the non-Buffered mode, Lo and L must be specified as the information field length plus two. (Lo and L specify the number of data transfers to be performed.) In Buffered mode, the address and control fields are presented to the transmitter as the third and fourth parameters respectively. In non-Buffered mode, the A and C fields must be passed as the first two data transfers.

When the Transmit Frame command is issued, the 8273 makes RTS (Request-to-Send) active (pin low) if it was not already. It then waits until CTS (Clear-to-Send) goes active (pin low) before starting the frame. If the Preframe Sync bit in the Operating Mode register is set, the transmitter prefixes two characters (16 transitions) before the opening flag. If the Flag Stream bit is set in the Operating Mode register, the frame (including Preframe Sync if selected) is started on a flag boundary. Otherwise the frame starts on a character boundary.

At the end of the frame, the transmitter interrupts the CPU (the interrupt results are discussed shortly) and returns to either Idle or Flag Stream, depending on the Flag Stream bit of the Operating Mode register. If RTS was active before the transmit command, the 8273 does not change it. If it was inactive, the 8273 will deactivate it within one character time.

**Loop Transmit**

Loop Transmit is similar to Frame Transmit (the parameter definition is the same). But since it deals with loop configurations, One Bit Delay mode must be selected.

If the transmitter is not in Flag Stream mode when this command is issued, the transmitter waits until after a received EOP character has been converted to a flag (this is done automatically) before transmitting. (The one bit delay is, of course, suspended during transmit.) If the transmitter is already in Flag Stream mode as a result of a selectively received frame during a Selective Loop Receive command, transmission will begin at the next flag boundary for Buffered mode or at the third flag boundary for non-Buffered mode. This discrepancy is to allow time for enough data transfers to occur to fill up the internal transmit buffer. At the end of a Loop Transmit, the One Bit Delay mode is re-entered and the flag stream mode is reset. More detailed loop operation is covered later.

**Transmit Transparent**

The Transmit Transparent command enables the 8273 to transmit a block of raw data. This data is without SDLC protocol, i.e., no zero bit insertion, flags, or FCS. Thus it is possible to construct and transmit a Bi-Sync message for front-end processor switching or to construct and transmit an SDLC message with incorrect FCS for diagnostic purposes. Only the Lo and L parameters are used since there are no fields in this mode. (the 8273 does not support a Receive Transparent command.)

**Abort Commands**

Each of the above transmit commands has an associated Abort command. The Abort Frame Transmit command causes the transmitter to send eight contiguous ones (no zero bit insertion) immediately and then revert to either Idle or Flag Stream based on the Flag Stream bit. (The 8 1s as an Abort character is compatible with both SDLC and HDLC.)

For Loop Transmit, the Abort Loop Transmit command causes the transmitter to send one flag and then revert to one bit delay. Loop protocol depends upon FCS errors to detect aborted frames.

The Abort Transmit Transparent simply causes the transmitter to revert to either Idles or flags as a function of the Flag Stream mode specified.

The Abort commands require no parameters, however, they do generate an interrupt and return a result when complete.

A summary of the Transmit commands is shown in Figure 31. Figure 32 shows the various transmit interrupt result codes. As in the receiver operation, the transmitter generates interrupts based on either good
completion of an operation or an error condition to start the Result phase.

The Early Transmit Interrupt result occurs after the last data transfer to the 8273 if the Early Transmit Interrupt bit is set in the Operating Mode register. If the 8273 is commanded to transmit again within two character times, a single flag will separate the frames. (Buffered mode must be used for a single flag to separate the frames. If non-Buffered mode is selected, three flags will separate the frames.) If this time constraint is not met, another interrupt is generated and multiple flags or idles will separate the frames. The second interrupt is the normal Frame Transmit Complete interrupt. The Frame Transmit Complete result occurs at the closing flag to signify a good completion.

The DMA Underrun result is analogous to the DMA Overrun result in the receiver. Since SDLC does not support intraframe time fill, if the DMA controller or CPU does not supply the data in time, the frame must be aborted. The action taken by the transmitter on this error is automatic. It aborts the frame just as if an Abort command had been issued.

Clear-to-Send Error result is generated if CTS goes inactive during a frame transmission. The frame is aborted as above.

The Abort Complete result is self-explanatory. Please note however that no Abort Complete interrupt is generated when an automatic abort occurs. The next command type consists of only one command.

**Modem Control Commands**

The modem control ports were discussed earlier in the Hardware section. The commands used to manipulate these ports are shown in Figure 33. The Read Port A and Read Port B commands are immediate. The bit definition for the returned byte is shown in Figures 13 and 14. Do not forget that the returned value represents the logical condition of the pin, i.e., pin active (low) = 1 set.

<table>
<thead>
<tr>
<th>PORT</th>
<th>COMMAND</th>
<th>HEX CODE</th>
<th>PARAMETER</th>
<th>REG RESULT</th>
</tr>
</thead>
<tbody>
<tr>
<td>A INPUT</td>
<td>READ</td>
<td>22</td>
<td>NONE</td>
<td>PORT VALUE</td>
</tr>
<tr>
<td>B OUTPUT</td>
<td>SET</td>
<td>A3</td>
<td>SET MASK</td>
<td>NONE</td>
</tr>
<tr>
<td></td>
<td>RESET</td>
<td>63</td>
<td>RESET MASK</td>
<td>NONE</td>
</tr>
</tbody>
</table>

The Set and Reset Port B commands are similar to the Initialization commands in that they use a mask parameter which defines the bits to be changed. Set Port B utilizes a logical OR mask and Reset Port B uses a logical AND mask. Setting a bit makes the pin active (low). Resetting the bit deactivates the pin (high).

To help clarify the numerous timing relationships that occur and their consequences, Figures 34 and 35 are provided as an illustration of several typical sequences. It is suggested that the reader go over these diagrams and re-read the appropriate part of the previous sections if necessary.

**HLDC CONSIDERATIONS**

The 8273 supports HDLC as well as SDLC. Let's discuss how the 8273 handles the three basic HDLC/SDLC differences: extended addressing, extended control, and the 7's Abort character.

Recalling Figure 4A, HDLC supports an address field of indefinite length. The actual amount of extension used is determined by the least significant bit of the characters immediately following the opening flag. If the LSB is 0, more address field bytes follow. If the LSB is 1, this byte is the final address field byte. Software must be used to determine this extension.

If non-Buffered mode is used, the A, C, and I fields are in memory. The software must examine the initial characters to find the extent of the address field. If Buffered mode is used, the characters corresponding to the SDLC A and C fields are transferred to the CPU as interrupt results. Buffered mode assumes the two characters following the opening flag are to be transferred as interrupt results regardless of content or meaning. (The 8273

![Figure 31. Transmitter Command Summary](image)

![Figure 32. Transmitter Interrupt Result Codes](image)

![Figure 33. Modem Control Command Summary](image)
APPLICATIONS

does not know whether it is being used in an SDLC or an HDLC environment.) In SDLC, these characters are necessarily the A and C field bytes, however in HDLC, their meaning may change depending on the amount of extension used. The software must recognize this and examine the transferred results as possible address field extensions.

Frames may still be selectively received as is needed for secondary stations. The Selective Receive command is still used. This command qualifies a frame reception on the first byte following the opening flag matching either of the A1 or A2 match byte parameters. While this does not allow qualification over the complete range of HDLC addresses, it does perform a qualification on the first address byte. The remaining address field bytes, if any, are then examined via software to completely qualify the frame.

Once the extent of the address field is found, the following bytes form the control field. The same LSB test used for the address field is applied to these bytes to determine the control field extension, up to two bytes maximum. The remaining frame bytes in memory represent the information field.

The Abort character difference is handled in the Operating Mode register. If the HDLC Abort Enable bit is set, the reception of seven contiguous ones by an active receiver will generate an Abort Detect interrupt rather than eight ones. (Note that both the HDLC Abort Enable bit and the EOP Interrupt bit must not be set simultaneously.)

Now let's move on to the SDLC loop configuration discussion.

LOOP CONFIGURATION

Aside from use in the normal data link applications, the 8273 is extremely attractive in loop configuration due to the special frame-level loop commands and the Digital Phase Locked Loop. Toward this end, this section details the hardware and software considerations when using the 8273 in a loop application.

The loop configuration offers a simple, low-cost solution for systems with multiple stations within a small physical location, i.e., retail stores and banks. There are two primary reasons to consider a loop configuration. The interconnect cost is lower for a loop over a multi-point configuration since only one twisted pair or fiber optic cable is used. (The loop configuration does not support the passing of distinct clock signals from station to station.) In addition, loop stations do not need the intelligence of a multi-point station since the loop protocol is simpler. The most difficult aspects of loop station design are clock recovery and implementation of one bit delay (both are handled neatly by the 8273).

Figure 36 illustrates a typical loop configuration with one controller and two down-loop secondaries. Each station must derive its own data timing from the received data stream. Recalling our earlier discussion of the DPLL, notice that TxC and RxC clocks are provided by the DPLL output. The only clock required in the secondaries is a simple, non-synchronized clock at 32 times the desired baud rate. The controller requires both 32x and 1x clocks. (The 1x is usually implemented by dividing the 32x clock with a 5-bit divider. However, there is no synchronization requirement between these clocks so any convenient implementation may be used.)

Figure 34. Sample Receiver Timing Diagrams

CARRIER DETECT

0x COMMAND

Rx DMA REQUESTS OR DATA INTERRUPTS

Rx RESULT INTERRUPTS

A. ERROR-FREE FRAME RECEPTION

CARRIER DETECT

0x COMMAND

Rx RESULT INTERRUPTS

B. CARRIER DETECT FAILURE DURING FRAME RECEPTION

Figure 34. Sample Receiver Timing Diagrams

7-52
### APPLICATIONS

**A. ERROR-FREE FRAME TRANSMISSION**

1. **1st Frame**
   - Tx COMMAND
   - Tx DMA REQUESTS OR DATA INTERRUPTS
   - Tx RESULT INTERRUPTS

2. **2nd Frame**
   - Tx COMMAND
   - Tx DMA REQUESTS OR DATA INTERRUPTS
   - Tx RESULT INTERRUPTS

**B. DIAGRAM SHOWING TX COMMAND QUEING AND EARLY TX INTERRUPT (SINGLE FLAG BETWEEN FRAMES) BUFFERED MODE IS ASSUMED.**

**C. CTS FAILURE (OR OTHER ERROR) DURING Transmission OR ANY ERROR INTERRUPT**

Figure 35. Sample Transmitter Timing Diagrams
A quick review of loop protocol is appropriate. All communication on the loop is controlled by the loop controller. When the controller wishes to allow the secondaries to transmit, it sends a polling frame (the control field contains a poll code) followed by an EOP (End-of-Poll) character. The secondaries use the EOP character to capture the loop and insert a response frame as will be discussed shortly.

The secondaries normally operate in the repeater mode, retransmitting received data with one bit time of delay. All received frames are repeated. The secondary uses the one bit time of delay to capture the loop.

When the loop is idle (no frames), the controller transmits continuous flag characters. This keeps transitions on the loop for the sake of down-loop phase locked loops. When the controller has a non-polling frame to transmit, it simply transmits the frame and continues to send flags. The non-polling frame is then repeated around the loop and the controller receives it to signify a complete traversal of the loop. At the particular secondary addressed by the frame, the data is transferred to memory while being repeated. Other secondaries simply repeat it.

If the controller wants to poll the secondaries, it transmits a polling frame followed by all 1s (no zero bit insertion). The final zero of the closing frame plus the first seven 1s form an EOP. While repeating, the secondaries monitor their incoming line for an EOP. When an EOP is received, the secondary checks if it has any response for the controller. If not, it simply continues repeating. If the secondary has a response, it changes the seventh EOP one into a zero (the one bit time of delay allows time for this) and repeats it, forming a flag for the down-loop stations. After this flag is transmitted, the secondary terminates its repeater function and inserts its response frame (with multiple preceding flags if necessary). After the closing flag of the response, the secondary re-enters its repeater function, repeating the up-loop controller 1s. Notice that the final zero of the response's closing flag plus the repeated 1s from the controller form a new EOP for the next down-loop secondary. This new EOP allows the next secondary to insert a response if it desires. This gives each secondary a chance to respond.

Back at the controller, after the polling frame has been transmitted and the continuous 1s started, the controller waits until it receives an EOP. Receiving an EOP signifies to the controller that the original frame has propagated around the loop followed by any responses inserted by the secondaries. At this point, the controller may either send flags to idle the loop or transmit the next frame. Let's assume that the loop is implemented completely with the 8273s and describe the command flows for a typical controller and secondary.

The loop controller is initialized with commands which specify that the NRZI, Preframe Sync, Flag Stream, and EOP Interrupt modes are set. Thus, the controller encodes and decodes all data using NRZI format. Preframe Sync mode specifies that all transmitted frames be prefaced with 16 line transitions. This ensures that the minimum of 12 transitions needed by the DPLLs to lock after an all 1s line have occurred by the time the secondary sees a frame's opening flag. Setting the Flag Stream mode starts the transmitter sending flags which idles the loop. And the EOP Interrupt mode specifies that the controller processor will be interrupted whenever the active receiver sees an EOP, indicating the completion of a poll cycle.

When the controller wishes to transmit a non-polling frame, it simply executes a Frame Transmit command. Since the Flag Stream mode is set, no EOP is formed after the closing flag. When a polling frame is to be transmitted, a General Receive command is executed first. This enables the receiver and allows reception of all incoming frames; namely, the original polling frame plus any response frames inserted by the secondaries. After the General Receive command, the frame is transmitted with a Frame Transmit command. When the frame is complete, a transmitter interrupt is generated. The loop controller processor uses this interrupt to reset Flag Stream mode. This causes the transmitter to start sending all 1s. An EOP is formed by the last flag and the first 7 1s. This completes the loop controller transmit sequence.

At any time following the start of the polling frame transmission the loop controller receiver will start receiving frames. (The exact time difference depends, of course, on the number of down-loop secondaries due to each inserting one bit time of delay.) The first received frame is simply the original polling frame. However, any additional frames are those inserted by the secondaries. The loop controller processor knows all frames have been received when it sees an EOP Interrupt. This interrupt is generated by the 8273 since the EOP Interrupt mode was set during initialization. At this point, the transmitter may be commanded either to enter Flag...
Stream mode, idling the loop, or to transmit the next frame. A flowchart of the above sequence is shown in Figure 37.

The secondaries are initialized with the NRZI and One Bit Delay modes set. This puts the 8273 into the repeater mode with the transmitter repeating the received data with one bit time of delay. Since a loop station cannot transmit until it sees an EOP character, any transmit command is queued until an EOP is received. Thus whenever the secondary wishes to transmit a response, a Loop Transmit command is issued. The 8273 then waits until it receives an EOP. At this point, the receiver changes the EOP into a flag, repeats it, resets One Bit Delay mode stopping the repeater function, and sets the transmitter into Flag Stream mode. This captures the loop. The transmitter now inserts its message. At the closing flag, Flag Stream mode is reset, and One Bit Delay mode is set, returning the 8273 to repeater function and forming an EOP for the next down-loop station. These actions happen automatically after a Loop Transmit command is issued.

When the secondary wants its receiver enabled, a Selective Loop Receive command is issued. The receiver then looks for a frame having a match in the Address field. Once such a frame is received, repeated, and transferred to memory, the secondary’s processor is interrupted with the appropriate Match interrupt result and the 8273 continues with the repeater function until an EOP is received, at which point the loop is captured as above. The processor should use the interrupt to determine if it has a message for the controller. If it does, it simply issues a Loop Transmit command and things progress as above. If the processor has no message, the software must reset the Flag Stream mode bit in the Operating Mode register. This will inhibit the 8273 from capturing the loop at the EOP. (The match frame and the EOP may be separated in time by several frames depending on how many up-loop stations inserted messages of their own.) If the timing is such that the receiver has already captured the loop when the Flag Stream mode bit is reset, the mode is exited on a flag boundary and the frame just appears to have extra closing flags before the EOP. Notice that the 8273 handles the queuing of the transmit commands and the setting and resetting of the mode bits automatically. Figure 38 illustrates the major points of the secondary command sequence.
APPLICATIONS

When an off-line secondary wishes to come on-line, it must do so in a manner which does not disturb data on the loop. Figure 39 shows a typical hardware interface. The line labeled Port could be one of the 8273 Port B outputs and is assumed to be high (1) initially. Thus up-loop data is simply passed down-loop with no delay; however, the receiver may still monitor data on the loop. To come on-line, the secondary is initialized with only the EOP Interrupt mode set. The up-loop data is then monitored until an EOP occurs. At this point, the secondary's CPU is interrupted with an EOP interrupt. This signals the CPU to set One Bit Delay mode in the 8273 and then to set Port low (active). These actions switch the secondary's one bit delay into the loop. Since after the EOP only 1s are traversing the loop, no loop disturbance occurs. The secondary now waits for the next EOP, captures the loop, and inserts a "new on-line" message. This signals the controller that a new secondary exists and must be acknowledged. After the secondary receives its acknowledgement, the normal command flow is used.

It is hopefully evident from the above discussion that the 8273 offers a very simple and easy to implement solution for designing loop stations whether they are controllers or down-loop secondaries.

APPLICATION EXAMPLE

This section describes the hardware and software of the 8273/8085 system used to verify the 8273 implementation of SDLC on an actual IBM SDLC Link. This IBM link was gratefully volunteered by Raytheon Data Systems in Norwood, Mass. and I wish to thank them for their generous cooperation. The IBM system consisted of a 370 Mainframe, a 3705 Communications Processor, and a 3271 Terminal Controller. A Comlink II Modem supplied the modem interface and all communications took place at 4800 baud. In addition to observing correct responses, a Spectron D601B Datascope was used to verify the data exchanges. A block diagram of the system is shown in Figure 40. The actual verification was accomplished by the 8273 system receiving and responding to polls from the 3705. This method was used on both point-to-point and multi-point configurations. No attempt was made to implement any higher protocol software over that of the poll and poll responses since such software would not affect the verification of the 8273 implementation. As testimony to the ease of use of the 8273, the system worked on the first try.

An SDK-85 (System Design Kit) was used as the core 8085 system. This system provides up to 4K bytes of ROM/EPROM, 512 bytes of RAM, 76 I/O pins, plus two timers as provided in two 8755 Combination EPROM/I/O devices and two 8155 Combination RAM/I/O/Timers. In addition, 5 interrupt inputs are supplied on the 8085. The address, data, and control buses are buffered by the 8212 and 8216 latches and bidirectional bus drivers. Although it was not used in this application, an 8279 Display Driver/Keyboard Encoder is included to interface the on-board display and keyboard. A block diagram of the SDK-85 is shown in Figure 41. The 8273 and associated circuitry was constructed on the ample wire-wrap area provided for the user.

The example 8273/8085 system is interrupt-driven and uses DMA for all data transfers supervised by an 8257 DMA Controller. A 2400 baud asynchronous line, implemented with an 8251A USART, provides communication between the software and the user. 8253 Programmable Interval Timer is used to supply the baud rate clocks for the 8257A and 8273. (The 8273 baud rate clocks were used only during initial system debug. In actual operation, the modem supplied these clocks via the RS-232 Interface.) Two 2142 1Kx4 RAMs provided 512 bytes of transmitter and 512 bytes of receiver buffer memory. (Command and result buffers, plus miscellaneous variables are stored in the 8155A.) The RS-232 Interface utilized MC1488 and MC1489 RS-232 drivers and receivers. The schematic of the system is shown in Figure 42.

One detail to note is the DMA and interrupt structure of the transmit and receive channels. In both cases, the receiver is always given the higher priority (8257 DMA channel 0 has priority over the remaining channels and the 8085 RST 7.5 interrupt input has priority over the RST 6.5 Input.) Although the choice is arbitrary, this technique minimizes the chance that received data could be lost due to other processor or DMA commitments.

Also note that only one 8205 Decoder is used for both the peripherals' and the memories' Chip Selects. This was done to eliminate separate memory and I/O decoders since it was known beforehand that neither address space would be completely filled.

The 4 MHz crystal and 8224 Clock Generator were used only to verify that the 8273 operates correctly at that maximum spec speed. In a normal system, the 3.072 MHz clock from the 8085 would be sufficient. (This fact was verified during initial checkout.)
APPLICATIONS

Figure 41. SDK-65 Functional Block Diagram

Figure 42. 8273/SDK-65 System
The software consists of the normal monitor program supplied with the SDK-85 and a program to input commands to the 8273 and to display results. The 8273 program allows the user to read and write on-board RAM, start execution at any memory location, to single-step through a program, and to examine any of the 8085’s internal registers. The monitor drives either the on-board keyboard/LED display or a serial TTY interface. This monitor was modified slightly in order to use the 8251A with a 2400 baud CRT as opposed to the 110 baud normally used. The 8273 program implements monitor-like user interface. 8273 commands are entered by a two-character code followed by any parameters required by that command. When 8273 interrupts occur, the source of the interrupt is displayed along with any results associated with it. To gain a flavor of how the user/program interface operates, a sample output is shown in Figure 43. The 8273 program prompt character is a “-” and user inputs are underlined.

The “SO 05” implements the Set Operating Mode command with a parameter of 05H. This sets the Buffer and Flag Stream modes. “SS 01” sets the 8273 in NRZI mode using the Set Serial I/O Mode command. The next command specifies General Receiver with a receiver buffer size of 0100H bytes (B0 = 00, B1 = 01). The “TF” command causes the 8273 to transmit a frame containing an address field of C2H and control field of 11H. The information field is 001122H. The “TF” command has a special format. The L0 and L1 parameters are computed from the number of information field bytes entered.

After the TF command is entered, the 8273 transmits the frame (assuming that the modem protocol is observed). After the closing flag, the 8273 interrupts the 8085. The 8085 reads the interrupt results and places them in a buffer. The software examines this buffer for new results and if new results exist, the source of the interrupt is displayed along with the results.

In this example, the 0DH result indicates a Frame Complete interrupt. There is only one result for a transmitter interrupt, the interrupt’s trailing zero results were included to simplify programming.

The next event is a frame reception. The interrupt results are displayed in the order read from the 8273. The 0EH indicates a General Receive interrupt with the last byte of the information field received on an 8-bit boundary. The 03 00 (R0, R1) results show that there are 3H bytes of information field received. The remaining 2 results indicate that the received frame had a C2H address field and a 34H control field. The 3 bytes of information field are displayed on the next line.

Figures 44 through 51 show the flowcharts used for the 8273 program development. The actual program listing is included as Appendix A. Figure 44 is the main status poll loop. After all devices are initialized and a prompt character displayed, a loop is entered at LOOPIT. This loop checks for a change of status in the result buffer or if a keyboard character has been received by the 8251 or if a poll frame has been received. If any of these conditions are met, the program branches to the appropriate routine. Otherwise, the loop is traversed again.

The result buffer is implemented as a 255-byte circular buffer with two pointers: CNADR and LDADR. CNADR is the console pointer. It points to the next result to be displayed. LDADR is the load pointer. It points to the next empty position in the buffer into which the interrupt handler places the next result. The same buffer is used for both transmitter and receiver results. LOOPIT examines these pointers to detect when CNADR is not equal to LDADR indicating that the buffer contains results which have not been displayed. When this occurs, the program branches to the DISPLY routine. DISPLY determines the source of the undisplayed results by testing the first result. This first result is necessarily the interrupt result code. If this result is 0CH or greater, the result is from a transmitter interrupt. Otherwise it is from a receiver source. The source of the result code is then displayed on the console along with the next four results from the buffer. If the source was a transmitter interrupt, the routine merely repoints the pointer CNADR and returns to LOOPIT. For a receiver source, the receiver data buffer is displayed in addition to the receiver interrupt results before returning to LOOPIT.

8273 MONITOR V1.2
- SO 05
- SS 01
- GB 00 01
- TF C2 11 00 11 22
- TINT 00 00 00 00
- RINT 80 03 00 C2 34
- FF EE DD

Figure 43. Sample 8273 Monitor I/O

Figure 44. Main Status Poll Loop
APPLICATIONS

Figure 45. DISPLY Subroutine

Figure 46. GETCMD Subroutine

Figure 47. TF Subroutine

Figure 48. TxPOL Subroutine

Figure 49. COMM Subroutine with Command Buffer Format
If the result buffer pointers indicate an empty buffer, the 8251A is polled for a keyboard character. If the 8251 has a character, GETCMD is called. There the character is read and checked if legal. Illegal characters simply cause a reprompt. Legal characters indicate the start of a command input. Most commands are organized as two characters signifying the command action; i.e., GR — General Receive. The software recognizes the two character command code and takes the appropriate action. For non-Transmit type commands, the hex equivalent of the command is placed in the C register and the number of parameters associated with that command is placed in the B register. The program then branches to the COMM routine.

The COMM routine builds the command buffer by reading the required number of parameters from the keyboard and placing them at the buffer pointed at by CMDBUF. The routine at COMM2 then issues this command buffer to the 8273.

If a Transmit type command is specified, the command buffer is set up similarly to the the COMM routine; however, since the information field data is entered from the keyboard, an intermediate routine, TF, is called. TF loads the transmit data buffer pointed at by TxBUF. It counts the number of data bytes entered and loads this number into the command buffer as L₀, L₁. The command is then issued to the 8273 by jumping to CMDOUT.

One command does not directly result in a command being issued to the 8273. This command, Z, operates a software flip-flop which selects whether the software will respond automatically to received polling frames. If the Poll-Response mode is selected, the prompt character is changed to a '>'. If a frame is received which contains a prearranged poll control field, the memory location POLIN is made nonzero by the receiver interrupt handler. LOOPIT examines this location and if it is nonzero, causes a branch to the TxPOL routine. The TxPOL routine clears POLIN, sets a pointer to a special command buffer at CMDBUF1, and issues the command by way of the COMM2 entry in the COMM routine. The special command buffer contains the appropriate response frame for the poll frame received. These actions only occur when the Z command has changed the prompt to a '>'. If the prompt is normal '−', polling frames are displayed as normal frames and no response is transmitted. The Poll-Response mode was used during the IBM tests.
APPLICATIONS

The final two software routines are the transmitter and receiver interrupt handlers. The transmit interrupt handler, Txl, simply saves the registers on the stack and checks if loading the result buffer will fill it. If the result buffer will overfill, the program is exited and control is passed to the SDK-85 monitor. If not, the results are read from the Txl/R register and placed in the result buffer at LDADR. The DMA pointers are then reset, the registers restored, and interrupts enabled. Execution then returns to the pre-interrupt location.

The receiver interrupt handler, Rxl, is only slightly more complex. As in Txl, the registers are saved and the possibility of overfilling the result buffer is examined. If the result buffer is not full, the results are read from Rxl/R and placed in the buffer. At this point the prompt character is examined to see if the Poll-Response mode is selected. If so, the control field is compared with two possible polling control fields. If there is a match, the special command buffer is loaded and the poll indicator, POLIN, is made nonzero. If no match occurred, no action is taken. Finally, the receiver DMA buffer pointers are reset, the processor status restored, and interrupts are enabled. The RET instruction returns execution to the pre-interrupt location.

This completes the discussion of the 8273/8085 system design.

CONCLUSION

This application note has covered the 8273 in some detail. The simple and low cost loop configuration was explored. And an 8273/8085 system was presented as a sample design illustrating the DMA/interrupt-driven interface. It is hoped that the major features of the 8273, namely the frame-level command structure and the Digital Phase Locked Loop, have been shown to be a valuable asset in an SDLC system design.
APPLICATIONS

APPENDIX A

ASII88 : F1: RAVT73.SRC

ISIS-II 8080/8085 MACRO ASSEMBLER, X108

MODULE PAGE 1

LOC OBJ SEQ SOURCE STATEMENT

1 $NOPAGING MODES NOCOND
2 TRUE EQU 00H :00 FOR RAYTHEON
3 ; FF FOR SELF-TEST
4 TRUE1 EQU 00H :00 FOR NORMAL RESPONSE
5 ; FF FOR LOOP RESPONSE
6 DEM EQU 00H :00 FOR NO DEMO
7 ; FF FOR DEMO
8 ;
9 ;
10 GENERAL 8273 MONITOR WITH RAYTHEON POLL MODE ADDED
11 ;
12 ;
13 ;
14 ; COMMANDS SUPPORTED ARE: RS - RESET SERIAL I/O MODE
15 ; SS - SET SERIAL I/O MODE
16 ; PO - RESET OPERATING MODE
17 ; SO - SET OPERATING MODE
18 ; PD - RECEIVER DISABLE
19 ; GP - GENERAL RECEIVE
20 ; SP - SELECTIVE RECEIVE
21 ; TF - TRANSMIT FRAME
22 ; AF - ABORT FRAME
23 ; SP - SET PORT B
24 ; RP - RESET PORT B
25 ; RB - RESET ONE BIT DELAY (PAR = 7F)
26 ; SB - SET ONE BIT DELAY (PAR = 80)
27 ; SL - SELECTIVE LOOP RECEIVE
28 ; TL - TRANSMIT LOOP
29 ; Z - CHANGE MODES FLIP/FLOP
30 ;
31 ;*******************************************************************************
32 ; NOTE: 'SET' COMMANDS IMPLEMENT LOGICAL OR' FUNCTIONS
33 ; 'RESET' COMMANDS IMPLEMENT LOGICAL 'AND' FUNCTIONS
34 ;*******************************************************************************
35 ;*******************************************************************************
36 ; BUFFERED MODE MUST BE SELECTED WHEN SELECTIVE RECEIVE IS USED.
37 ;*******************************************************************************
38 ; COMMAND FORMAT IS: COMMAND (2 LTRS) / 'PAR #1' / 'PAR #2' ETC.
39 ; THE TRANSMIT FRAME COMMAND FORMAT IS: 'TF' / 'A' / 'C' 'BUFFER CONTENTS'.
40 ; NO LENGTH COUNT IS NEEDED. BUFFER CONTENTS IS ENDED WITH A CR.
41 ;*******************************************************************************
42 ;*******************************************************************************
43 ; POLLED MODE: WHEN POLLED MODE IS SELECTED (DENOTED BY A '+' PROMPT), IF

7-63
APPLICATIONS

56: A SNRM-P OR RR(0)-P IS RECEIVED. A RESPONSE FRAME OF NSA-F
57: OR RR(0)-F IS TRANSMITTED. OTHER COMMANDS OPERATE NORMALLY.
62:
63:******************************************************************************

65: 8273 EQUATES
66:

0090 67 STAT73 EQU 90H ; STATUS REGISTER
0090 68 COMM73 EQU 90H ; COMMAND REGISTER
0091 69 PARAM73 EQU 91H ; PARAMETER REGISTER
0091 70 RESL73 EQU 91H ; RESULT REGISTER
0092 71 TXIR73 EQU 92H ; TX INTERRUPT RESULT REGISTER
0092 72 RXIR73 EQU 93H ; RX INTERRUPT RESULT REGISTER
0092 73 TEST73 EQU 92H ; TEST MODE REGISTER
0092 74 CBIF EQU 20H ; PARAMETER BUFFER FULL BIT
0093 75 TIFF EQU 04H ; TX INTERRUPT BIT IN STATUS REGISTER
0093 76 XIF EQU 08H ; RX INTERRUPT BIT IN STATUS REGISTER
0093 77 TXI EQU 01H ; TX INT RESULT AVAILABLE BIT
0093 78 RXI EQU 02H ; RX INT RESULT AVAILABLE BIT

80: 8253 EQUATES
81:

0098 82 MODE52 EQU 90H ; 8253 MODE WORD REGISTER
0099 83 CNT052 EQU 90H ; COUNTER 0 REGISTER
0099 84 CNT152 EQU 90H ; COUNTER 1 REGISTER
0099 85 CNT252 EQU 90H ; COUNTER 2 REGISTER
0099 86 CDBR EQU 0000H ; CONSOLE BAUD RATE (2400)
0099 87 NDI52 EQU 30H ; MODE FOR COUNTER 0
0099 88 NDI52 EQU 066H ; MODE FOR COUNTER 2
017 89 LKB1 EQU 2017H ; 8273 BAUD RATE LSB ADDR
017 89 LKB2 EQU 2017H ; 8273 BAUD RATE MSB ADDR

92: BAUD RATE TABLE

92:

BAUD RATE TABLE

93: """

94: """

95: """

96: """

97: """

98: """

99: """

100:

101:

182: 8257 EQUATES
183:

0058 104 MODE57 EQU 09H ; 8257 MODE PORT
0058 105 CH0ADR EQU 0AH ; CH0 (RX) ADDR REGISTER
0058 106 CH0TC EQU 0AH ; CH0 TERMINAL COUNT REGISTER
0058 107 CH1ADR EQU 06H ; CH1 (TX) ADDR REGISTER
0058 108 CH1TC EQU 06H ; CH1 TERMINAL COUNT REGISTER
0058 109 STAT57 EQU 0AH ; STATUS REGISTER
0058 110 KBUF EQU 8200H ; RX BUFFER START ADDRESS
0058 111 KBUF EQU 8000H ; TX BUFFER START ADDRESS
0058 112 DPAK EQU 62H ; DISABLE RX DMA CHANNEL, TX STILL ON
0058 113 RXTC EQU 41FH ; TERMINAL COUNT AND MODE FOR RX CHANNEL
0058 114 ENTR EQU 63H ; ENABLE BOTH TX AND RX CHANNELS-EXT. WR, TX STOP
0058 115 DTMA EQU 61H ; DISABLE TX DMA CHANNEL, RX STILL ON
0058 116 TXTC EQU 81FFH ; TERMINAL COUNT AND MODE FOR TX CHANNEL

117

7-64

AFN-00611A
APPLICATIONS

118 : 8251A EQUATES
119 :
0089 120 CNTL51 EQU 89H ; CONTROL WORD REGISTER
0089 121 STAT51 EQU 89H ; STATUS REGISTER
0088 122 TX051 EQU 88H ; TX DATA REGISTER
0088 123 RX051 EQU 88H ; RX DATA REGISTER
00CE 124 MDE51 EQU 0CEH ; MODE 16X: 2 STOP, NO PARITY
0027 125 CMD51 EQU 27H ; COMMAND, ENABLE TX/RX
0002 126 RDY EQU 02H ; RX/RDY BIT

127 :
128 : MONITOR SUBROUTINE EQUATES
129 :
061F 130 GETCH EQU 061FH ; GET CHR FROM KEYBOARD, ASCII IN CH
05F8 131 ECHO EQU 05F8H ; ECHO CHR TO DISPLAY
075E 132 VALDG EQU 075EH ; CHECK IF VALID DIGIT, CARRY SET IF VALID
05BB 133 CNVBN EQU 05BBH ; CONVERTS ASCII TO HEX
05EB 134 CRFL EQU 05EBH ; DISPLAY CR, HENCE LF TOO
06C7 135 NMOUT EQU 06C7H ; CONVERT BYTE TO 2 ASCII CHR AND DISPLAY
136 :
137 : MISC EQUATES
138 :
20C0 139 STK:SRT EQU 20C0H ; STACK START
0003 140 CNTLC EQU 03H ; CNTL-C EQUIVALENT
0008 141 MONITOR EQU 0008H ; MONITOR
2000 142 CMDBUF EQU 2000H ; START OF COMMAND BUFFER
2020 143 CMDALF EQU 2020H ; POLL MODE SPECIAL TX COMMAND BUFFER
000D 144 CR EQU 00H ; ASCII CR
000A 145 LF EQU 0AH ; ASCII LF
2004 146 PST75 EQU 2004H ; PST75 JUMP ADDRESS
20CE 147 RST55 EQU 20CEH ; RST55 JUMP ADDRESS
2010 148 LEADR EQU 2010H ; RESULT BUFFER LOAD POINTER STORAGE
2013 149 CNADR EQU 2013H ; RESULT BUFFER CONSOLE POINTER STORAGE
2000 150 RESBUF EQU 2000H ; RESULT BUFFER START - 255 BYTES
0033 151 SNRMP EQU 033H ; SNRM-P CONTROL CODE
0011 152 RR0P EQU 11H ; RR(0-P CONTROL CODE
0073 153 NSAF EQU 73H ; NSA-F CONTROL CODE
0011 154 RR8F EQU 11H ; RR(8-F CONTROL CODE
2015 155 PROMT EQU 2015H ; PROMPT STORAGE
2016 156 POLIN EQU 2016H ; POLL MODE SELECTION INDICATOR
2027 157 DEMODE EQU 2027H ; DEMO MODE INDICATOR
161 :
162 :******************************************************************************
163 :
164 : RAM STORAGE DEFINITIONS:
165 : LOC     DEF
166 :
167 : 2000-200F ; COMMAND BUFFER
168 : 2010-2011 ; RESULT BUFFER LOAD POINTER
169 : 2013-2014 ; RESULT BUFFER CONSOLE POINTER
170 : 2015 ; PROMPT CHARACTER STORAGE
171 : 2016 ; POLL MODE INDICATOR
172 ; 2017 ; BAUD RATE LSB FOR SELF-TEST
173 ; 2018 ; BAUD RATE MSB FOR SELF-TEST
177 ; 2019 ; SPARE
179 ; 2020-2026 ; RESPONSE COMMAND BUFFER FOR POLL MODE
180 ; 2800-28FF ; RESULT BUFFER
181 :
182 :******************************************************************************
APPLICATIONS

183 ;
184 PROGRAM START
185 ;
186 ; INITIALIZE 8253, 8257, 8251A, AND RESET 8273.
187 ; ALSO SET NORMAL MODE, AND PRINT SIGNON MESSAGE
188 ;

0800 189 ORG 800H
190

0800 31C820 191 START: LXI SP,STKSRT ; INITIALIZE SP
0803 3E36 192 MVI A,4DCT0 ; 8253 MODE SET
0805 D39B 193 OUT MODE53 ; 8253 MODE PORT
0807 3A1720 194 LDA LXBR1 ; GET 8273 BAUD RATE LSB
0809 D39C 195 OUT CNT053 ; USING COUNTER 0 AS BAUD RATE GEN
080C 3A1820 196 LDA LXBR2 ; GET 8273 BAUD RATE MSB
080F D39C 197 OUT CNT053 ; COUNTER 0
0811 C0A8 198 CALL RIOOA ; INITIALIZE 8257 RX DMA CHANNEL
0814 D358B 199 CALL RIOOB ; INITIALIZE 8257 TX DMA CHANNEL
0817 3E91 200 MVI A,01H ; OUTPUT 1 FOLLOWED BY A 0
0819 D392 201 OUT TEST73 ; TO TEST MODE REGISTER
081B 3E90 202 MVI A,00H ; TO RESET THE 8273
081D D392 203 OUT TEST73
081F 3E20 204 MVI A,9 ; NORMAL MODE PROMPT CHR
0821 321520 205 STAX ASKI ; PUT IN STORAGE
0824 3E80 206 MVI A,00H ; TX POLL RESPONSE INDICATOR
0826 321620 207 STA POLIN ; 0 MEANS NO SPECIAL TX
0829 322720 208 STA DEMOD ; CLEAR DEM MODE
082C 21A2BC 212 LXI H,SIGNON ; SIGNON MESSAGE ADDR
082F CO920C 213 CALL TXMSG ; DISPLAY SIGNON

214 ; MONITOR USES JUMPS IN RAM TO DIRECT INTERRUPTS
216 ;

0832 21D420 217 LXI H,RST75 ; RST7.5 JUMP LOCATION USED BY MONITOR
0835 B1000C 218 LXI B,RXI ; ADDRESS OF RX INT ROUTINE
0838 36C3 219 MVI M,BC3H ; LOAD 'JMP' OP CODE
083A 71 220 INX H ; INC POINTER
083B 71 221 MOV M,C ; LOAD RXI LSB
083C 71 222 INX H ; INC POINTER
083D 70 223 MOV M,B ; LOAD RXI MSB
083E 21CE20 224 LXI H,RST65 ; RST6.5 JUMP LOCATION USED BY MONITOR
0841 81CEBC 225 LXI B,TXI ; ADDRESS OF TX INT ROUTINE
0844 36C3 226 MVI M,BC3H ; LOAD 'JMP' OP CODE
0846 71 227 INX H ; INC POINTER
0847 71 228 MOV M,C ; LOAD TXI LSB
0848 71 229 INX H ; INC POINTER
0849 70 230 MOV M,B ; LOAD TXI MSB
084A 3E18 231 MVI A,18H ; GET SET TO RESET INTERRUPTS
084C 30 232 SIM ; RESET INTERRUPTS
084D FB 233 EI ; ENABLE INTERRUPTS

234 ; INITIALIZE BUFFER POINTER
236 ;

237 ;

084E 210028 238 LXI H,RESBUF ; SET RESULT BUFFER POINTERS
0851 221320 239 SLD CNADR ; RESULT CONSOLE POINTER
0854 221020 240 SLD LOADR ; RESULT LOAD POINTER

241 ;
242 ; MAIN PROGRAM LOOP - CHECKS FOR CHANGE IN RESULT POINTERS, USART STATUS,
243 ; OR POLL STATUS
APPLICATIONS

244 ,
245 CALL CRLF ;DISPLAY CR
246 LDA PROMPT ;GET CURRENT PROMPT CHR
247 MOV C.A ;MOVE TO C
248 CALL ECHO ;DISPLAY IT
249 LOOPIT: LHLD CONDPTR ;GET CONSOLE POINTER
250 MOV A.L ;SAVE POINTER LSB
251 LHLD LOADPTR ;GET LOAD POINTER
252 CMP L ;SAME LSB?
253 JNZ DISPY ;NO. RESULTS NEED DISPLAYING
254 IN STATSL ;YES. CHECK KEYBOARD
255 ANI 'R' ;CHR RECEIVED?
256 JNZ GETOO ;CHR SO GET IT
257 LDA POLIN ;GET POLL STATUS
258 ANA 'R' ;IS IT 'R'?
259 JNZ RDWN ;GET MORE
260 CPI 'G' ;G?
261 JZ SDIN ;GET MORE
262 LDA TPOL ;I1UST BE CHR SO
263 JMP LOOPIT ;TRY AGAIN
264 JNZ TXPOL ;NO. THEN POLL OCCURRED
265 JMP LOOPIT ;YES. TRY AGAIN
266 ,
267 ,COMMAND RECOGNIZER ROUTINE
268 ,
269 ,
270 ,
271 GETCMD. CALL GETCH ;GET CHR
272 CALL ECHO ;ECHO IT
273 MOV A.C ;SETUP FOR COMPARE
274 CPI 'R' ;R?
275 JZ RDWN ;GET MORE
276 CPI 'S' ;S?
277 JZ SDIN ;GET MORE
278 CPI 'G' ;G?
279 JZ GDWN ;GET MORE
280 CPI 'T' ;T?
281 JZ TDWN ;GET MORE
282 CPI 'A' ;A?
283 JZ ADWN ;GET MORE
284 CPI 'Z' ;Z?
285 JZ CMODE ;YES, GO CHANGE MODE
286 CPI CNTLC ;CNTL-'C'?
287 JZ MONITOR ;EXIT TO MONITOR
288 CPI 'M' ;PRINT ?
289 CALL ECHO ;DISPLAY IT
290 JMP CMODE ;LOOP FOR COMMAND
291 CALL GETCH ;GET NEXT CHR
292 CALL ECHO ;ECHO IT
293 MOV A.C ;SETUP FOR COMPARE
294 CPI '0' ;O?
295 JZ ROCHD ;RO COMMAND
296 CPI 'S' ;S?
297 JZ RSCMD ;RS COMMAND
298 CPI 'D' ;D?
299 JZ RDCHD ;RD COMMAND
300 CPI 'P' ;P?
301 JZ RDCMD ;RD COMMAND
302 CPI 'R' ;R?
303 JZ RSCMD ;RS COMMAND
304 CPI 'B' ;B?
305 JZ RSCMD ;RS COMMAND
306 JZ RDCMD ;RD COMMAND
307 CPI 'R' ;R?
308 JZ START ;START OVER
309 CPI 'B' ;B?
310 JZ RSCMD ;RS COMMAND
APPLICATIONS

00D4 C3A708 311 JMP ILLEG ; ILLEGAL, TRY AGAIN
00D7 C0F806 312
00DA C0F805 313 SDWN: CALL GETCH ; GET NEXT CHR
00DE FE4F 314 CALL ECHO ; ECHO IT
00E0 C46089 315 MOV A,B ; SETUP FOR COMPARE
00E3 FE53 316 CPI 'O'; 0?
00E5 C0B089 317 JZ SCCMD ; SS COMMAND
00E8 FE52 318 CPI 'S'; S?
00EA C4B089 319 JZ SRCMD ; SR COMMAND
00E4 C4E089 320 CPI 'R'; R?
00F0 C2E089 321 JZ SRCMD ; SR COMMAND
00F2 FE42 322 CPI 'B'; B?
00F4 C48089 323 JZ SPCMD ; SP COMMAND
00F7 FE44 324 CPI 'P'; P?
00F9 C4F089 325 JZ SRCMD ; SR COMMAND
0100 C3A708 326 JMP ILLEG ; ILLEGAL, TRY AGAIN
0100' C0E089 327 JZ SRCMD ; SR COMMAND
0105 C0E089 328 CALL ECHO ; ECHO IT
010A C0B089 329; SETUP FOR COMPARE
010B C0F805 330 CALL GETCH ; GET NEXT CHR
0111 C0F805 331 CALL ECHO ; ECHO IT
0114 78 332 MOV A.B ; SETUP FOR COMPARE
0115 FE46 333 CPI 'R'; R?
0116 C4E089 334 JZ SPMD ; SP COMMAND
0118 C3A708 335 JMP ILLEG ; ILLEGAL, TRY AGAIN
0120 C3A708 336
0123 C0F806 337 TOWN: CALL GETCH ; GET NEXT CHR
0122 C0F805 338 CALL ECHO ; ECHO IT
0125 78 339 MOV A.B ; SETUP FOR COMPARE
0126 FE46 340 CPI 'F'; F?
0127 C4E089 341 JZ TCPMD ; TF COMMAND
0128 FE44 342 CPI 'L'; L?
012C C49089 343 JZ TCPMD ; TF COMMAND
012F C3A708 344 JMP ILLEG ; ILLEGAL, TRY AGAIN
0132 C0F806 345
0132 C0F805 346 ADOWN: CALL GETCH ; GET NEXT CHR
0135 C0F805 347 CALL ECHO ; ECHO IT
0138 78 348 MOV A.B ; SETUP FOR COMPARE
0139 FE46 349 CPI 'F'; F?
013A C4E089 350 JZ AFCMD ; AF COMMAND
013B C3A708 351 JMP ILLEG ; ILLEGAL, TRY AGAIN
013C C3A708 352
013F C3A708 353; RESET POLL MODE RESPONSE - CHANGE PROMPT CHR AS INDICATOR
0142 C3A708 354
0145 C3A708 355 CMODE DI ; DISABLE INTERRUPTS
0148 3A1520 356 LDA PROMPT ; GET CURRENT PROMPT
014B FE20 357 CPI '-'; NORMAL MODE?
014E C43O89 358 JNZ SW ; NO, CHANGE IT
0153 3E28 359 JVI A.+ ; NEW PROMPT
0156 321520 360 STA PROMPT ; STORE NEW PROMPT
015B FB 361 E1 ; ENABLE INTERRUPTS
015C C35708 362 JMP CMDREC ; RETURN TO LOOP
015F 3E20 363 SW. JVI A.- ; NEW PROMPT CHR
0162 321520 364 STA PROMPT ; STORE IT
0165 FB 365 E1 ; ENABLE INTERRUPTS
0166 C35708 366 JMP CMDREC ; RETURN TO LOOP
016F 3E20 367 SW. JVI A.- ; NEW PROMPT CHR
0172 321520 368 STA PROMPT ; STORE IT
0175 FB 369 E1 ; ENABLE INTERRUPTS
0176 C35708 370 JMP CMDREC ; RETURN TO LOOP
017F 3E20 371 ; SET POLL MODE RESPONSE
0182 3E20 372

7-68
APPLICATIONS

373 ; TRANSMIT ANSWER TO POLL SETUP
374 ;
094C 3EO0 382 TXPOL: MVI A.00H ; CLEAR POLL INDICATOR
094E 32620 384 STR POLIN ; INDICATOR ADDR
0951 21618 385 LXI H.LOOPIT ; SETUP STACK FOR COMMAND OUTPUT
0954 E5 386 PUSH H ; PUT RETURN TO CMDREC ON STACK
0955 0694 387 MVI B.04H ; GET # OF PARAMETERS READY
0957 212020 388 LXI H.CMDBF1 ; POINT TO SPECIAL BUFFER
095A C3FF0A 389 JMP COMM2 ; JUMP TO COMMAND OUTPUTER
390 ;
391 ;
392 ;
393 ; COMMAND IMPLEMENTING Routines
394 ;
395 ;
396 ; RO - RESET OPERATING MODE
397 ;
095D 0601 398 RCOMD: MVI B.01H ; # OF PARAMETERS
095F 0601 399 MVI C.51H ; COMMAND
0961 CDE50A 400 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND
0964 C35708 401 JMP CMDREC ; GET NEXT COMMAND
402 ;
403 ; RS - RESET SERIAL I/O MODE COMMAND
404 ;
0967 0601 405 RSCMD: MVI B.01H ; # OF PARAMETERS
0969 0650 406 MVI C.50H ; COMMAND
096B CDE50A 407 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND
096E C35708 408 JMP CMDREC ; GET NEXT COMMAND
409 ;
410 ; RD - RECEIVER DISABLE COMMAND
411 ;
0971 0600 412 RCOMD: MVI B.00H ; # OF PARAMETERS
0973 06C5 413 MVI C.05H ; COMMAND
0975 CDE50A 414 CALL COMM ; ISSUE COMMAND
0978 C35708 415 JMP CMDREC ; GET NEXT COMMAND
416 ;
417 ; RB - RESET ONE BIT DELAY COMMAND
418 ;
097B 0601 419 RCOMD: MVI B.01H ; # OF PARAMETERS
097D 0E04 420 MVI C.64H ; COMMAND
097F CDE50A 421 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
0982 C35708 422 JMP CMDREC ; GET NEXT COMMAND
423 ;
424 ; SB - SET ONE BIT DELAY COMMAND
425 ;
0985 0601 426 SBCMD: MVI B.01H ; # OF PARAMETERS
0987 06A4 427 MVI C.04H ; COMMAND
0989 CDE50A 428 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
098C C35708 429 JMP CMDREC ; GET NEXT COMMAND
430 ;
431 ; SL - SELECTIVE LOOP RECEIVE COMMAND
432 ;
098F 0604 433 SLCMD: MVI B.04H ; # OF PARAMETERS
0991 06C2 434 MVI C.02H ; COMMAND
0993 CDE50A 435 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND
0996 C35708 436 JMP CMDREC ; GET NEXT COMMAND
437 ;
438 ; TL - TRANSMIT LOOP COMMAND
APPLICATIONS

0999 210020 440 TLCD: LXI H, CMDBUF ; SET COMMAND BUFFER POINTER
099C 0602 441 MVI B.02H ; LOAD PARAMETER COUNTER
099E 36CA 442 MVI M.0CAH ; LOAD COMMAND INTO BUFFER
099A 210220 443 LXI H, CMDBUF+2 ; POINT AT ADR AND CNTL POSITIONS
0993 C3F608 444 JMP TFCMD1 ; FINISH OFF COMMAND IN TF ROUTINE

445 ;

446 ; 50 - SET OPERATING MODE COMMAND

0996 0601 448 S0CMD: MVI B.01H ; # OF PARAMETERS
0998 0E31 449 MVI C.91H ; COMMAND
099A C0E98A 450 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
099D C35708 451 JMP CMDDREC ; GET NEXT COMMAND

452 ;

453 ; SS - SET SERIAL I/O COMMAND

099E 0E01 455 S5CMD: MVI B.01H ; # OF PARAMETERS
099E 0EA0 456 MVI C.90H ; COMMAND
0994 C0E98A 457 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
0997 C35708 458 JMP CMDDREC ; GET NEXT COMMAND

459 ;

460 ; SR - SELECTIVE RECEIVE COMMAND

099A 0E04 462 S5CMD: MVI B.04H ; # OF PARAMETERS
099C 0EC1 463 MVI C.91H ; COMMAND
0998 CDE50A 464 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND
0991 C35708 465 JMP CMDDREC ; GET NEXT COMMAND

466 ;

467 ; GR - GENERAL RECEIVE COMMAND

099C 0E82 468 G5CMD: MVI B.02H ; NO PARAMETERS
099E 0E00 469 MVI C.80H ; COMMAND
0998 CDE50A 470 CALL COMM ; ISSUE COMMAND
0998 C35708 471 JMP CMDDREC ; GET NEXT COMMAND

473 ;

474 ; AF - ABORT FRAME COMMAND

099E 0E08 476 A5CMD: MVI B.08H ; NO PARAMETERS
099E 0E0C 477 MVI C.8CH ; COMMAND
0992 CDE50A 478 CALL COMM ; ISSUE COMMAND
0995 C35708 479 JMP CMDDREC ; GET NEXT COMMAND

480 ;

481 ; RP - RESET PORT COMMAND

0998 0E01 483 R5CMD: MVI B.01H ; # OF PARAMETERS
099A 0E62 484 MVI C.63H ; COMMAND
099C CDE50A 485 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
099F C35708 486 JMP CMDDREC ; GET NEXT COMMAND

487 ;

488 ; SP - SET PORT COMMAND

0992 0E01 490 S5CMD: MVI B.01H ; # OF PARAMETERS
099C 0ER2 491 MVI C.0A3H ; COMMAND
099E CDE50A 492 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
0999 C35708 493 JMP CMDDREC ; GET NEXT COMMAND

494 ;

495 ; TF - TRANSMIT FRAME COMMAND

496 ;
APPLICAtions

09EC 210020 497 TFCMD: LXI H, CMDBUF ;SET COMMAND BUFFER POINTER
09EF 0682 498 MVI B, 02H ;LOAD PARAMETER COUNTER
09F1 36C8 499 MVI M, 08H ;LOAD COMMAND INTO BUFFER
09F3 210220 500 LXI H, CMDBUF+2 ;POINT AT ADR AND CNTL POSITIONS
09F6 78 501 TFCMD1: MOV A, B ;TEST PARAMETER COUNT
09F7 87 502 ANA A ;IS IT 0?
09F8 C970A 503 JZ TBUFL ;YES, LOAD TX DATA BUFFER
09FB CDAD0A 504 CALL PARIN ;GET PARAMETER
09FD 210220 505 JC ILLEG ;ILLEGAL CHR RETURNED
0A01 23 506 INX H ;INC COMMAND BUFFER POINTER
0A02 85 507 DCR B ;DEC PARAMETER COUNTER
0A03 77 508 MOV M, A ;LOAD PARAMETER INTO COMMAND BUFFER
0A04 C3F689 509 JMP TFCMD1 ;GET NEXT PARAMETER
0A07 210020 510 TBUFL: LXI H, TXBUF ;LOAD TX DATA BUFFER POINTER
0A0A 610000 511 LXI B, 0000H ;CLEAR BC - BYTE COUNTER
0A0D C5 512 TBUFL1: PUSH B ;SAVE BYTE COUNTER
0A0E CD40A 513 CALL PARIN ;GET DATA, ALIAS PARAMETER
0A11 DA08A 514 JL ENDCHK ;MAYBE END IF ILLEGAL
0A14 77 515 MOV M, A ;LOAD DATA BYTE INTO BUFFER
0A15 23 516 INX H ;INC BUFFER POINTER
0A16 83 517 POP B ;RESTORE BYTE COUNTER
0A17 83 518 MOV M, A ;STORE BYTE INTO LOOP
0A18 C300A 519 JMP TBUFL1 ;GET NEXT DATA
0A1B FE80 520 ENDCHK: CPI CR ;RETURNED ILLEGAL CHR CR?
0A1D C824A 521 JZ TBUFL ;YES, THEN TX BUFFER FULL
0A20 C1 522 POP B ;RESTORE BX TO SAVE STACK
0A21 C370A 523 JMP ILLEG ;ILLEGAL CHAR
0A24 C1 524 TBUFL: POP B ;RESTORE BYTE COUNTER
0A25 210120 525 LXI H, CMDBUF+1 ;POINT INTO COMMAND BUFFER
0A28 71 526 MOV M, C ;STORE BYTE COUNT LSb
0A29 22 527 INX H ;INC POINTER
0A2A 70 528 MOV M, B ;STORE BYTE COUNT MSb
0A2B 8694 529 MVI B, 04H ;LOAD PARAMETER COUNT INTO B
0A2D 21350A 530 LXI H, TFRET ;GET RETURN ADR FOR THIS ROUTINE
0A30 C5 531 PUSH B ;PUT ON STACK
0A31 E3 532 XTHL ;PUT RETURN ON STACK
0A32 C5 533 PUSH B ;PUT IT SO CMDOUT CAN USE IT
0A33 C3F80A 534 JMP CMDOUT ;ISSUE COMMAND
0A36 C35708 535 TFRET: JMP CMDREC ;GET NEXT COMMAND
0A39 1685 536 INX H ;INC POINTER
0A3B 24328 537 LHLH CNADR ;GET CONSOLE POINTER
0A3E E5 538 PUSH H ;SAVE IT
0A3F 7E 539 MOV A, M ;GET RESULT IC
0A40 E61F 540 ANI 1FH ;LIMIT TO RESULT CODE
0A42 F8EC 541 CPI 0CH ;TEST IF RX OR TX SOURCE
0A44 DA20A 542 JC RXSORC ;CARRY, THEN RX SOURCE
0A47 210C20 543 TXSORC LXI H, TXMSG ;TX INT MESSAGE
0A4A D020C 544 CALL TXMSG ;DISPLAY IT
0A4D E1 545 DISP2. POP H ;RESTORE CONSOLE POINTER
0A4E 7E 546 DISP1. MOV A, M ;GET RESULT
0A4F CDC706 547 CALL NMOUT ;CONVERT AND DISPLAY

538 ;ROUTINE TO DISPLAY RESULT IN RESULT BUFFER WHEN LOAD AND CONSOLE
540 ;POINTER ARE DIFFERENT.

541

542 ;

543 ;DISPY MVI D, 05H ;D IS RESULT COUNTER
543 ;E3 E5 544 LHLH CNADR ;GET CONSOLE POINTER
543 E5 545 PUSH H ;SAVE IT
543 7E 546 MOV A, M ;GET RESULT IC
544 E61F 547 ANI 1FH ;LIMIT TO RESULT CODE
544 F8EC 548 CPI 0CH ;TEST IF RX OR TX SOURCE
544 DA20A 549 JC RXSORC ;CARRY, THEN RX SOURCE
547 210C20 550 TXSORC LXI H, TXMSG ;TX INT MESSAGE
54A D020C 551 CALL TXMSG ;DISPLAY IT
54D E1 552 DISP2. POP H ;RESTORE CONSOLE POINTER
54E 7E 553 DISP1. MOV A, M ;GET RESULT
54F CDC706 554 CALL NMOUT ;CONVERT AND DISPLAY

7-71
### APPLICATIONS

<table>
<thead>
<tr>
<th>Address</th>
<th>Opcode</th>
<th>Instruction</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0A52 0E20</td>
<td>555</td>
<td>MVI C, `</td>
<td>;SP CHR</td>
</tr>
<tr>
<td>0A54 CDF805</td>
<td>556</td>
<td>CALL ECHO</td>
<td>;DISPLAY IT</td>
</tr>
<tr>
<td>0A57 2C</td>
<td>557</td>
<td>INR L</td>
<td>;INC BUFFER POINTER</td>
</tr>
<tr>
<td>0A58 15</td>
<td>558</td>
<td>DCR D</td>
<td>;DEC RESULT COUNTER</td>
</tr>
<tr>
<td>0A59 C240A</td>
<td>559</td>
<td>JNZ DISPY</td>
<td>;NOT DONE</td>
</tr>
<tr>
<td>0A5C 22328</td>
<td>560</td>
<td>SHLT CNDR</td>
<td>;UPDATE CONSOLE POINTER</td>
</tr>
<tr>
<td>0A5F C35788</td>
<td>561</td>
<td>JMP CNDRC</td>
<td>;RETURN TO LOOP</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Address</th>
<th>Opcode</th>
<th>Instruction</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0A62 21000C</td>
<td>562</td>
<td>RXS0RC: LXI H, RXMSG</td>
<td>;RX INT MESSAGEADR</td>
</tr>
<tr>
<td>0A65 C020C</td>
<td>563</td>
<td>CALL TMSG</td>
<td>;DISPLAY MESSAGE</td>
</tr>
<tr>
<td>0A68 E1</td>
<td>564</td>
<td>POP H</td>
<td>;RESTORE CONSOLE POINTER</td>
</tr>
<tr>
<td>0A69 7E</td>
<td>565</td>
<td>MOV A, M</td>
<td>;RETRIEVE RESULT FROM BUFFER</td>
</tr>
<tr>
<td>0A6A CDC706</td>
<td>566</td>
<td>CALL NMOUT</td>
<td>;CONVERT AND DISPLAY IT</td>
</tr>
<tr>
<td>0A6D 0E20</td>
<td>567</td>
<td>MVI C, `</td>
<td>;ASCII SP</td>
</tr>
<tr>
<td>0A6F CD9005</td>
<td>568</td>
<td>CALL ECHO</td>
<td>;DISPLAY IT</td>
</tr>
<tr>
<td>0A72 2C</td>
<td>569</td>
<td>INR L</td>
<td>;INC CONSOLE POINTER</td>
</tr>
<tr>
<td>0A73 15</td>
<td>570</td>
<td>DCR D</td>
<td>;DEC RESULT COUNTER</td>
</tr>
<tr>
<td>0A74 7A</td>
<td>571</td>
<td>MOV A, D</td>
<td>;GET SET TO TEST COUNTER</td>
</tr>
<tr>
<td>0A75 FE04</td>
<td>572</td>
<td>CPI 04H</td>
<td>;IS THE RESULT R0?</td>
</tr>
<tr>
<td>0A77 CA20A</td>
<td>573</td>
<td>CPI 03H</td>
<td>;IS THE RESULT R1?</td>
</tr>
<tr>
<td>0A7C CA70A</td>
<td>574</td>
<td>CPI 02H</td>
<td>;IS THE RESULT R2?</td>
</tr>
<tr>
<td>0A7F 87</td>
<td>575</td>
<td>RXS2: ANA A</td>
<td>;TEST RESULT COUNTER</td>
</tr>
<tr>
<td>0A80 CBE90A</td>
<td>576</td>
<td>JNZ RXS1</td>
<td>;NOT DONE YET. GET NEXT RESULT</td>
</tr>
<tr>
<td>0A83 22320</td>
<td>577</td>
<td>SHLT CNDR</td>
<td>;DONE. SO UPDATE CONSOLE POINTER</td>
</tr>
<tr>
<td>0A86 CDE805</td>
<td>578</td>
<td>CALL CRLF</td>
<td>;DISPLAY CR</td>
</tr>
<tr>
<td>0A89 210082</td>
<td>579</td>
<td>LXI H, RXBUF</td>
<td>;POINT AT RX BUFFER</td>
</tr>
<tr>
<td>0A8C 87</td>
<td>580</td>
<td>POP B</td>
<td>;RETRIEVE RECEIVED COUNT</td>
</tr>
<tr>
<td>0A8D 78</td>
<td>581</td>
<td>MOV A, B</td>
<td>;IS COUNT 0?</td>
</tr>
<tr>
<td>0A8E 81</td>
<td>582</td>
<td>ORA C</td>
<td>;</td>
</tr>
<tr>
<td>0A8F C5708</td>
<td>583</td>
<td>JZ CHDREC</td>
<td>;YES. GO BACK TO LOOP</td>
</tr>
<tr>
<td>0A92 7E</td>
<td>584</td>
<td>MOV A, M</td>
<td>;NO. GET CHR</td>
</tr>
<tr>
<td>0A93 C5</td>
<td>585</td>
<td>PUSH B</td>
<td>;SAVE BC</td>
</tr>
<tr>
<td>0A94 CDC706</td>
<td>586</td>
<td>CALL NMOUT</td>
<td>;CONVERT AND DISPLAY CHR</td>
</tr>
<tr>
<td>0A97 0E20</td>
<td>587</td>
<td>MVI C, `</td>
<td>;ASCII SP</td>
</tr>
<tr>
<td>0A99 CDF805</td>
<td>588</td>
<td>CALL ECHO</td>
<td>;DISPLAY IT TO SEPARATE DATA</td>
</tr>
<tr>
<td>0A9C 87</td>
<td>589</td>
<td>POP B</td>
<td>;RESTORE BC</td>
</tr>
<tr>
<td>0A9D 88</td>
<td>590</td>
<td>DCX B</td>
<td>;DEC COUNT</td>
</tr>
<tr>
<td>0A9E 23</td>
<td>591</td>
<td>INX H</td>
<td>;INC POINTER</td>
</tr>
<tr>
<td>0A9F C3800A</td>
<td>592</td>
<td>JMP RXS3</td>
<td>;GET NEXT CHR</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Address</th>
<th>Opcode</th>
<th>Instruction</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0A9A 4E</td>
<td>593</td>
<td>RXS3: MOV C, M</td>
<td>;GET R0 FOR RESULT BUFFER</td>
</tr>
<tr>
<td>0A9A C798</td>
<td>594</td>
<td>PUSH B</td>
<td>;SAVE IT</td>
</tr>
<tr>
<td>0A9A C7E0A</td>
<td>595</td>
<td>JMP RXS2</td>
<td>;RETURN</td>
</tr>
<tr>
<td>0A9B CE00</td>
<td>596</td>
<td>RXS2: MOV B, M</td>
<td>;GET RL FOR RESULT BUFFER</td>
</tr>
<tr>
<td>0A9C 2C</td>
<td>597</td>
<td>PUSH B</td>
<td>;SAVE IT</td>
</tr>
<tr>
<td>0A9D C780A</td>
<td>598</td>
<td>JMP RXS2</td>
<td>;</td>
</tr>
</tbody>
</table>

611 ;PARAMETER INPUT - PARAMETER RETURNED IN E REGISTER
APPLICATIONS

613:
B8AD C5 614 PARIN:  PUSH  B  ;SAVE BC
B8AE 1681 615  MVI  D, 80H  ;SET CHR COUNTER
B8BB C0F566 616  CALL  GETCH  ;GET CHR
B8B3 CDF05 617  CALL  ECHO  ;ECHO IT
B8B6 79 618  MOV  A, C  ;PUT CHR IN A
B8BA FE20 619  CPI  /SP?
B8B9 C2EEBA 620  JNZ  PARIN1  ;NO, ILLEGAL. TRY AGAIN
B8BC C0F566 621  CALL  GETCH  ;GET CHR OF PARAMETER
B8BF CDF05 622  CALL  ECHO  ;ECHO IT
B8C2 C5E07 623  CALL  VALDG  ;IS IT A VALID CHR?
B8C5 D2EE9A 624  JNC  PARIN1  ;NO, TRY AGAIN
B8C8 C0B505 625  CALL  CVNBX  ;CONVERT IT TO HEX
B8CB 4F 626  MOV  C, A  ;SAVE IT IN C
B8CC 7A 627  MOV  A, D  ;GET CHR COUNTER
B8CD 97 628  ANA  A  ;IS IT 0?
B8CE C0C0A 629  JZ  PARIN2  ;YES, DONE WITH THIS PARAMETER
B8D1 15 630  DCR  D  ;DEC CHR COUNTER
B8D2 AF 631  XRA  A  ;CLEAR CARRY
B8D3 79 632  MOV  A, C  ;RECOVER 1ST CHR
B8D4 17 633  RAL  ;ROTATE LEFT 4 PLACES
B8D6 17 634  RAL
B8D7 17 635  RAL
B8D8 9F 637  MOV  E, A  ;SAVE IT IN E
B8D9 C3C0A 638  JMP  PARIN3  ;GET NEXT CHR
B8DC 79 639  PARIN2:  MOV  A, C  ;2ND CHR IN A
B8DD B3 640  ORA  E  ;COMBINE BOTH CHRS
B8DE C1 641  POP  B  ;RESTORE BC
B8DF C9 642  RET  ;RETURN TO CALLING PROGRAM
B8E0 79 643  PARIN1:  MOV  A, C  ;PUT ILLEGAL CHR IN A
B8E1 37 644  STC  ;SET CARRY AS ILLEGAL STATUS
B8E2 C1 645  POP  B  ;RESTORE BC
B8E3 C9 646  RET  ;RETURN TO CALLING PROGRAM
B8E4 CF 647 :  648 :  ;JUMP HERE IF BUFFER FULL
B8E5 210020 649  BUFFUL:  DB  BCFH  ;EXIT TO MONITOR
B8E8 C5 650 :  652 :  653 :  654 : ;COMMAND DISPATCHER
B8EA 71 655 :  656 :  657  COMM:  LXI  H, CMDBUF  ;SET POINTER
B8EB 78 658  PUSH  B  ;SAVE BC
B8EC 79 659  MOV  M, C  ;LOAD COMMAND INTO BUFFER
B8ED 97 660  COMML:  MOV  A, B  ;CHECK PARAMETER COUNTER
B8EE A7 661  ANA  A  ;IS IT 0?
B8F0 C0BB05 662  JZ  CMDOUT  ;YES, GO ISSUE COMMAND
B8F2 DA708 663  CALL  PARIN  ;GET PARAMETER
B8F5 23 664  JC  ILLEG  ;ILLEGAL CHR RETURNED
B8F6 05 665  INY  H  ;INC BUFFER POINTER
B8F7 77 666  DCR  B  ;DEC PARAMETER COUNTER
B8F8 C3A0B0 667  MOV  M, A  ;PARAMETER TO BUFFER
B8FB 210020 668  JMP  COMML  ;GET NEXT PARAMETER
B8FE C1 669  CMDOUT:  LXI  H, CMDBUF  ;REPOINT POINTER
B8FF C7 670  POP  B  ;RESTORE PARAMETER COUNT

7-73  AFN-00611A
APPLICATIONS

0AFF 0890 671 COMM2: IN STAT73 READ 8273 STATUS
0B01 87 672 RLC ROTATE C85 INTO CARRY
0B02 0AFF0A 673 JC COMM2 WAIT FOR OK
0B05 7E 674 MOV A,M OK MOVE COMMAND INTO A
0B06 D390 675 OUT COMM73 OUTPUT COMMAND
0B08 78 676 PAIL: MOV A,B GET PARAMETER COUNT
0B09 A7 677 ANA A IS IT 0?
0B0A C0 678 ZR ; YES, DONE, RETURN
0B0B 23 679 INX H INC COItI]ANI)
0B0C 135 680 OCR B DEC PARAMETER COUNT
0B0F E629 681 PAR2: IN STAm READ STATUS
0B1A 3E62 682 OUT COMM73 OUTPUT PARAMETER
0B1C 010982 683 LXI B, RXBUF RX BUFFER START ADDRESS
0B1E 010080 684 LXI B, TXBUF TX BUFFER START ADDRESS
0B21 79 685 MOV A,C RX BUFFER LSB
0B22 D3A0 686 MOIl A,B RX BUFFER MSB
0B24 78 687 OUT CH0ADR CH0 ADR PORT
0B25 D3A0 688 OUT CH0ADR CH0 ADR PORT
0B27 1FF41 689 LXI B, RXTX RX CH TERMINAL COUNT
0B29 79 690 MOV A,C RX TERMINAL COUNT MSB
0B2C D391 691 OUT CH0TC CH0 TC PORT
0B2E D391 692 OUT CH0TC CH0 TC PORT
0B30 3E63 693 MOIl A,ENDMA ; ENABLE DMA WORD
0B32 D398 694 OUT MODES? 8257 MODE PORT
0B34 C9 695 OUT CH0TC CH0 TC PORT
0B35 3E61 696 OUT MODES? 8257 MODE PORT
0B37 D398 697 OUT CH0TC CH0 TC PORT
0B39 010000 698 OUT CH0TC CH0 TC PORT
0B3C 79 699 MOV A,C TX BUFFER LSB
0B3D D3A2 700 OUT CH1ADR CH1 ADR PORT
0B3F 78 701 MOV A,B TX BUFFER MSB
0B40 D3A2 702 OUT CH1ADR CH1 ADR PORT
0B42 01FF81 703 OUT CH1ADR CH1 ADR PORT
0B45 79 704 LXI B, TXTC TX CH TERMINAL COUNT
0B46 D393 705 OUT CH1TC CH1 TC PORT
0B48 78 706 OUT CH1TC CH1 TC PORT
0B49 D3A3 707 MOV A,B TX TERMINAL COUNT MSB
0B4B 3E63 708 MOV A,ENDMA ; ENABLE DMA WORD
0B4C D398 709 OUT MODES? 8257 MODE PORT
0B4F C9 710 OUT CH1TC CH1 TC PORT
709 ; INITIALIZE AND ENABLE TX DMA CHANNEL
710 ;
711 ;
0B55 3E63 712 TXDMA: MOIl A,DTDMA ; DISABLE TX DMA CHANNEL
0B57 D398 713 OUT MODES? 8257 MODE PORT
0B59 010000 714 LXI B, TXBUF TX BUFFER START ADDRESS
0B5C 79 715 MOV A,C TX BUFFER LSB
0B5D D3A2 716 OUT CH1ADR CH1 ADR PORT
0B5F 78 717 MOV A,B TX BUFFER MSB
0B60 D3A2 718 OUT CH1ADR CH1 ADR PORT
0B62 01FF81 719 TXDMA: LXI B, TXTC TX CH TERMINAL COUNT
0B65 79 720 MOV A,C TX TERMINAL COUNT MSB
0B66 D393 721 OUT CH1TC CH1 TC PORT
0B68 78 722 MOV A,B TX TERMINAL COUNT MSB
0B69 D3A3 723 OUT CH1TC CH1 TC PORT
0B6B 3E63 724 MOY A,ENDMA ; ENABLE DMA WORD
0B6C D398 725 OUT MODES? 8257 MODE PORT
0B6F C9 726 OUT CH1TC CH1 TC PORT
727 ;
728 ;
APPLICATIONS

729: INTRERRUPT PROCESSING SECTION
730:
731 ORG 0C08H
732
733
734: RECEIVER INTERRUPT - RST 7.5 (LOC 3CH)
735
0C80 E5 736 RXI: PUSH H ; SAVE HL
0C81 F5 737 PUSH PSW ; SAVE PSW
0C82 C5 738 PUSH B ; SAVE BC
0C83 D5 739 PUSH D ; SAVE DE
0C84 3E62 740 MVI A, DROMA ; DISABLE RX DMA
0C86 D98 741 OUT MOD57 ; 8257 MODE PORT
0C88 3E18 742 MVI A, 1.18H ; RESET RST7.5 F/F
0C8A 30 743 SIM
0C8B 1604 744 MVI D, 04H ; D IS RESULT COUNTER
0C8D 291820 745 LHLD LADDR ; GET LOAD POINTER
0C90 E5 746 PUSH H ; SAVE IT
0C91 E5 747 PUSH H ; SAVE IT AGAIN
0C92 45 748 MOV B.L; SAVE LSB
0C93 291320 749 LHLD CNADR ; GET CONSOLE POINTER
0C96 04 750 RX1: INR B ; BUMP LOAD POINTER LSB
0C97 78 751 MOV A,B ; GET SET TO TEST
0C98 B0 752 CMP L ; LOAD=CONSOLE?
0C99 C440A 753 JZ BUFFUL ; YES, BUFFER FULL
0C9C 15 754 DCR D ; DEC COUNTER
0C9D C2160C 755 JNZ RX11 ; NOT DONE, TRY AGAIN
0C9F 1605 756 MVI D, 05H ; RESET COUNTER
0CA2 E1 757 POP H ; RESTORE LOAD POINTER
0CB3 D98 758 RX12: IN STAT73 ; READ STATUS
0CB5 E608 759 ANI RXINT ; TEST RX INT BIT
0CB7 CA90C 760 JZ RXI3 ; DONE, GO FINISH UP
0CB9 D98 761 IN STAT73 ; READ STATUS AGAIN
0CC0 E602 762 ANI RXIRA ; IS RESULT READY?
0CC2 CA230C 763 JZ RXI2 ; NO, TEST AGAIN
0CC4 D98 764 IN RXIR73 ; YES, READ RESULT
0CC6 77 765 MOV M.A ; STORE IN BUFFER
0CC8 2C 766 INR L ; INC BUFFER POINTER
0CC9 15 767 DCR D ; DEC COUNTER
0CCA C3230C 768 JMP RXI2 ; GET MORE RESULTS
0CCB 7A 769 RX13: MOV A.D ; GET SET TO TEST
0CCD A7 770 ANA A ; ALL RESULTS?
0CD8 CA50C 771 JZ RXI4 ; YES, SO FINISH UP
0CDE 3000 772 MVI M, 00H ; NO, LOAD 0 UNTIL DONE
0CF0 2C 773 INR L ; BUMP POINTER
0CF4 15 774 DCP D ; DEC COUNTER
0CF8 23390C 775 JMP RXI3 ; GO AGAIN
0CF9 221620 776 RX14: SHLD LADDR ; UPDATE LOAD POINTER
0CFB 3A1520 777 LDA PROMPT ; GET MODE INDICATOR
0CFD FE2D 778 CPI ; ; NORMAL MODE?
0CFE CA850C 779 JZ RXI6 ; YES, CLEAN UP BEFORE RETURN
780 ;
781 ; POLL MODE SO CHECK CONTROL BYTE
782 ; IF CONTROL IS A POLL, SET UP SPECIAL TX COMMAND BUFFER
783 ; AND RETURN WITH POLL INDICATOR NOT 0
784 ;
0CAE E1 785 POP H ; GET PREVIOUS LOAD ADDR POINTER
0CB1 786 MOV A, M ; GET LC BYTE FROM BUFFER
APPLICATIONS

0CS2 E61E 787 ANI 1EH : LOOK AT GOOD FRAME BITS
0CS4 C2890C 788 JNZ RX15 : IF NOT 0, INTERRUPT WASN'T FROM A GOOD FRAME
0CS7 2C 789 INR L : BYPASS R8 AND R1 IN BUFFER
0CS8 2C 790 INR L
0CS9 2C 791 INR L
0CSA 56 792 MOV D.M : GET ADDR BYTE AND SAVE IT IN D
0CSB 2C 793 INR L
0CC7 C7E 794 MOV A.M : GET CTRL BYTE FROM BUFFER
0CCF FE93 795 CPI SNMP : WAS IT SNMP-P?
0CD0 CA60C 796 JZ Ti : YES, GO SET RESPONSE
0CDE FE11 797 CPI RR8P : WAS IT RR(0)-P?
0CF4 C2890C 798 JNZ RX15 : YES, GO SET RESPONSE, OTHERWISE RETURN
0CF7 1E11 799 MVI E.RR8F : RR(0)-P SO SET RESPONSE TO RR(0)-F
0CF9 C3608C 800 JMP TXRET : GO FINISH LOADING SPECIAL BUFFER
0CFO 1E73 801 Ti : MVI E.NSAF : SNMP-P SO SET RESPONSE TO NSA-F
0CFC 21020 802 TXRET : LXI H,CNF1 : SPECIAL BUFFER ADR
0CFE 3638 806 MVI M.0C8H : LOAD TX FRAME COMMAND
0D03 23 808 INX H : INC POINTER
0D04 3600 809 MVI M.00H : L0=0
0D06 23 810 INX H : INC POINTER
0D07 3600 811 MVI M.00H : L1=0
0D09 23 812 INX H : INC POINTER
0D0A 72 813 MOV M.D : LOAD RCVD ADDR BYTE.
0D0B 23 814 INX H : INC POINTER
0D0C 72 815 MOV M.E : LOAD RESPONSE CTRL BYTE
0D0E 3E01 816 MVI A.0FH : SET POLL INDICATOR NOT 0
0D10 32160 817 STA POLIN : LOAD POLL INDICATOR
0D12 C3890C 818 JMP RX15 : RETURN
0D14 819
0D16 E1 820 RX16: POP H : CLEAN UP STACK IF NORMAL MODE
0D18 C3890C 821 JMP RX15 : RETURN
0D1A 822
0D1C D1A0B 823 RX15: CALL RXDMA : RESET DMA CHANNEL
0D1E D1 824 POP D : RESTORE REGISTERS
0D20 D1 825 POP B
0D22 F1 826 POP PSW
0D24 E1 827 POP H
0D26 FB 828 EI : ENABLE INTERRUPTS
0D28 C9 829 RET : RETURN
0D2A 830 ;
0D2C 831 ;
0D2E 832 : MESSAGE TYPE - ASSUMES MESSAGE STARTS AT HL
0D30 833 ;
0D32 834 ;
0D34 C5 835 TYSIG: PUSH E : SAVE BC
0D36 7E 836 TYSIG2: MOV A.M : GET ASCII CHR
0D38 23 837 INX H : INC POINTER
0D3A FEFF 838 CPI OFFH : STOP?
0D3C CH10C 839 JZ TYSIG1 : YES, GET SET FOR EXIT
0D3E 4F 840 MOV C.A : SET UP FOR DISPLAY
0D40 D8F805 841 CALL ECHO : DISPLAY CHR
0D42 C3930C 842 JMP TYSIG2 : GET NEXT CHR
0D44 C1 843 TYSIG1: POP B : RESTORE BC
0D46 C9 844 RET : RETURN
0D48 845 ;
0D4A 846 ;
0D4C 847 : SIGNON MESSAGE
0D4E 848 ;
APPLICATIONS

0CB3 00 849 SIGNON: DB CR '8273 MONITOR V1 1% CR 0FFH
0CB4 38323733
0CB5 2042DF4E
0CB6 4F544F52
0CB7 20205631
0CB8 2E31
0CB9 60
0CB7 FF

850 ;
851 ;
852 ;
853 ; RECEIVER INTERRUPT MESSAGES
854 ;
855 ;

0CB8 00 856 RXMSG: DB CR 'RX INT - ' 0FFH
0CB9 52582049
0CB0 4E54202D
0CB1 20
0CB2 FF

857 ;
858 ; TRANSMITTER INTERRUPT MESSAGES
859 ;

0CC3 0D 860 TXMSG: DB CR 'TX INT - ' 0FFH
0CC4 54582049
0CC5 4E54202D
0CC6 20
0CC7 FF

861 ;
862 ;
863 ; TRANSMITTER INTERRUPT ROUTINE
864 ;

0CEE 05 865 TX1: PUSH H ; SAVE HL
0CCF 05 866 PUSH PSW ; SAVE PSW
0CD0 05 867 PUSH B ; SAVE BC
0CD1 05 868 PUSH D ; SAVE DE
0CD2 3551 869 MVI A, DT DMA ; DISABLE TX DMA
0CD4 0F98 870 OUT MODES7 ; 8257 MODE PORT
0CD6 1004 871 MVI D, 00H ; SET COUNTER
0CD8 2A1020 872 LHD LDADR ; GET LOAD POINTER
0CD9 45 873 PUSH H ; SAVE HL
0CD10 45 874 MOV B, L ; SAVE LSB IN B
0CD11 2A120 875 LHD CNADR ; GET CONSOLE POINTER
0CE8 04 876 TX1I: INR B ; INC POINTER
0CE1 73 877 MOV A, B ; GET SET TO TEST
0CE2 0D 878 CMP L ; LOAD=CONSOLE?
0CE3 C40A 879 JZ BUFFUL ; YES, BUFFER FULL
0CE5 15 880 DCR D ; NO, TEST NEXT LOCATION
0CE7 2E80C 881 JNZ TX1I1 ; TRY AGAIN
0CE9 11 882 POP H ; RESTORE LOAD POINTER
0CEB 0892 883 IN TXIR73 ; READ RESULT
0CED 77 884 MOV N, A ; STORE IN BUFFER
0CEE 2C 885 INR L ; INR POINTER
0CEF 3600 886 MVI N, 00H ; EXTRA RESULT SPOTS 0
0FF 2C 887 INR L
0FF2 3600 888 MVI N, 00H
0FF4 2C 889 INR L
0FF5 3600 889 MVI N, 00H
0FF7 2C 891 INR L

7-77:
APPLICATIONS

0CF8 3600  892  MVI  M.00H
0CF8 2C    893  INR  L
0CF8 221020 894  SHLD  LDADR
0CFF C03500 899  CALL  TXDMAR
0DF1 D1    900  POP  D
0DF2 D1    901  POP  B
0DF3 F1    902  POP  PSW
0DF4 E1    903  POP  H
0DF5 F8    904  EI
0DF6 C9    905  RET

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS

ADNW A 0022  AFCMD A 00CE  BUFFAL A 00E4  CHADDR A 0000  CMBTC A 0000  CHDIR A 0000  CNIC A 0000
CMDS5 A 0027  CMDBUF A 0020  CMDOUT A 008F  CMDREC A 0057  CMODE A 0031  CNADDR A 0013
CNTS53 A 009C  CNT153 A 0000  CNT253 A 009E  CNTL51 A 0089  CNTLC A 0083  CNVAN A 0588  COBR A 000C
COMM A 02E5  COMM1 A 0000  COMM2 A 0000  COMM3 A 0000  COMBF A 0000  CPBF A 0020  CR A 0000  CRLF A 05EB
DEM A 0000  DUMMY A 0020  DSRP A 0039  DSRP1 A 004E  DSRP2 A 004D  DROMA A 0062  DMORA A 0061
ECHO A 00F8  ENDCHK A 011B  ENDMAR A 0063  GDWN A 00FF  GETCH A 061F  GETCMD A 067D  GRCMD A 09C4
ILLEG A 0077  LDADR A 0280  LF A 0080  LKBR1 A 0217  LKBR2 A 0218  LOOPIT A 0261  MDCNT0 A 0036
MDCNT2 A 0006  MDEC5 A 0000  MDEC5 A 0000  MODE57 A 0000  MONTOR A 0000  NMOUT A 06C7  NSAF A 0073
PARL A 0008  PAR2 A 0080  PAR1 A 008D  PARIN A 008E  PARIN1 A 0000  PARIN2 A 0000  PARIN3 A 008B  PARIN7 A 0091
POLIN A 0201  POLR A 0201  R0PT A 0000  R0PT A 0000  R0PT A 0000  R0PT A 0000  RDCH A 0070  RDCH A 0070
RDY A 0002  RESBUF A 2000  RESL71 A 0091  RCDMD A 005D  RPDMD A 009D  RR0F A 0011  RR0P A 0011
RSCMD A 00E5  RSD61 A 20CE  RST75 A 2004  RXBUFF A 3008  RXDS1 A 0088  RXDMR A 008A  RXI A 0088
RXI A 0C16  RX12 A 0C23  RX13 A 0C39  RX14 A 0C45  RX15 A 0C5H  RX16 A 0C5C  RX17 A 0C58  RX2 A 0C50
RXINT A 0008  RXIR73 A 0093  RXIR1 A 0000  RXIS1 A 0000  RXIS2 A 0000  RXIS3 A 0000  RXIS4 A 0000  RXIS5 A 0000
RXTC A 41FF  SBCMD A 0005  SWIN A 0007  SGNON A 001F  SLOCMD A 000F  SNMPO A 0003  SOCMD A 0001
SCMD A 00E2  SRCMD A 008A  SSCMD A 0080  START A 0000  STAT51 A 0009  STAT57 A 0009  STAT73 A 0009
STKSR1 A 0008  SWH A 0943  T1 A 0000  TBUF1 A 0024  TBUF1 A 0024  TBUF1 A 0024  TWDN A 0030
TESTT A 0002  TFCMD A 00EC  TFCMD1 A 00F6  TFRET A 0056  TLMAR A 0099  TRUE A 0000  TRUE1 A 0000
TXBUF A 0000  TX501 A 0088  TXDMAR A 0084  TXI A 00CE  TXI1 A 00CE  TXI1 A 00CE  TXI1 A 00CE
TXINT A 0004  TXIR3 A 0002  TXIR73 A 0002  TXPOL A 0044  TXRET A 005E  TXSRR A 0047  TXT A 01FF
TXMSC A 0C01  TXMSGA A 0C01  TXMSG1 A 0C01  TXMSG2 A 0C01  VALDG A 075E

ASSEMBLY COMPLETE, NO ERRORS
Asynchronous Communication with the 8274 Multiple-Protocol Serial Controller
INTRODUCTION

The 8274 Multiprotocol serial controller (MPSC) is a sophisticated dual-channel communications controller that interfaces microprocessor systems to high-speed serial data links (at speeds to 880K bits per second) using synchronous or asynchronous protocols. The 8274 interfaces easily to most common microprocessors (e.g., 8048, 8051, 8085, 8086, and 8088), to DMA controllers such as the 8237 and 8257, and to the 8089 I/O processor. Both MPSC communication channels are completely independent and can operate in a full-duplex communication mode (simultaneous data transmission and reception).

Communication Functions

The 8274 performs many communications-oriented functions, including:

—Converting data bytes from a microprocessor system into a serial bit stream for transmission over the data link to a receiving system.

—Receiving serial bit streams and reconverting the data into parallel data bytes that can easily be processed by the microprocessor system.

—Performing error checking during data transfers. Error checking functions include computing/transmitting error codes (such as parity bits or CRC bytes) and using these codes to check the validity of received data.

—Operating independently of the system processor in a manner designed to reduce the system overhead involved in data transfers.

System Interface

The MPSC system interface is extremely flexible, supporting the following data transfer modes:

1. Polled Mode. The system processor periodically reads (polls) an 8274 status register to determine when a character has been received, when a character is needed for transmission, and when transmission errors are detected.

2. Interrupt Mode. The MPSC interrupts the system processor when a character has been received, when a character is needed for transmission, and when transmission errors are detected.

3. DMA Mode. The MPSC automatically requests data transfers from system memory for both transmit and receive functions by means of two DMA request signals per serial channel. These DMA request signals may be directly interfaced to an 8237 or 8257 DMA controller or to an 8089 I/O processor.

4. WAIT Mode. The MPSC ready signal is used to synchronize processor data transfers by forcing the processor to enter wait states until the 8274 is ready for another data byte. This feature enables the 8274 to interface directly to an 8086 or 8088 processor by means of string I/O instructions for very high-speed data links.

Scope

This application note describes the use of the 8274 in asynchronous communication modes. Asynchronous communication is typically used to transfer data to/from video display terminals, modems, printers, and other low-to-medium-speed peripheral devices. Use of the 8274 in both interrupt-driven and polled system environments is described. Use of the DMA and WAIT modes are not described since these modes are employed mainly in synchronous communication systems where extremely high data rates are common. Programming examples are written in PL/M-86 (Appendix B and Appendix C). PL/M-86 is executed by the iAPX-86 and iAPX-88 processor families. In addition, PL/M-86 is very similar to PL/M-80 (executed by the MCS-80 and MCS-85 processor families). In addition, Appendix D describes a simple application example using an SDK-86 in an iAPX-86/88 environment.

SERIAL-ASYNCHRONOUS DATA LINKS

A serial asynchronous interface is a method of data transmission in which the receiving and transmitting systems need not be synchronized. Instead of transmitting clocking information with the data, locally generated clocks (16, 32 or 64 times as fast as the data transmission rate) are used by the transmitting and receiving systems. When a character of information is sent by the transmitting system, the character data is framed (preceded and followed) by special START and STOP bits. This framing information permits the receiving system to temporarily synchronize with the data transmission. (Refer to Figure 1 during the following discussion of asynchronous data transmission.)

Figure 1. Transmission of a 7-Bit ASCII Character with Even Parity

7-80
Normally the data link is in an idle or marking state, continuously transmitting a "mark" (binary 1). When a character is to be sent, the character data bits are immediately preceded by a "space" (binary 0 START bit). The mark-to-space transition informs the receiving system that a character of information will immediately follow the start bit. Figure 1 illustrates the transmission of a 7-bit ASCII character (upper case S) with even parity. Note that the character is transmitted immediately following the start bit. Data bits within the character are transmitted from least-significant to most-significant. The parity bit is transmitted immediately following the character data bits and the STOP framing bit (binary 1) signifies the end of the character.

Asynchronous interfaces are often used with human interface devices such as CRT/keyboard units where the time between data transmissions is extremely variable.

Characters

In asynchronous mode, characters may vary in length from five to eight bits. The character length depends on the coding method used. For example, five-bit characters are used when transmitting Baudot Code, seven-bit characters are required for ASCII data, and eight-bit characters are needed for EBCDIC and binary data. To transmit messages composed of multiple characters, each character is framed and transmitted separately (Figure 2).

This framing method ensures that the receiving system can easily synchronize with the start and stop bits of each character, preventing receiver synchronization errors. In addition, this synchronization method makes both transmitting and receiving systems insensitive to possible time delays between character transmissions.

Framing

Character framing is accomplished by the START and STOP bits described previously. When the START bit transition (mark-to-space) is detected, the receiving system assumes that a character of data will follow. In order to test this assumption (and isolate noise pulses on the data link), the receiving system waits one-half bit time and samples the data link again. If the link has returned to the marking state, noise is assumed, and the receiver waits for another START bit transition.

When a valid START bit is detected, the receiver samples the data link for each bit of the following character. Character data bits and the parity bit (if required) are sampled at their nominal centers until all required characters are received. Immediately following the data bits, the receiver samples the data link for the STOP bit, indicating the end of the character. Most systems permit specification of 1, 1½, or 2 stop bits.

Timing

The transmitter and receiver in an asynchronous data link arrangement are clocked independently. Normally, each clock is generated locally and the clocks are not synchronized. In fact, each clock may be a slightly different frequency. (In practice, the frequency difference should not exceed a few percent. If the transmitter and receiver clock rates vary substantially, errors will occur because data bits may be incorrectly identified as START or STOP framing bits.) These clocks are designed to operate at 16, 32, or 64 times the communications data rate. These clock speeds allow the receiving device to correctly sample the incoming bit stream.

Serial-interface data rates are measured in bits/second. The term "baud" is used to specify the number of times per second that the transmitted signal level can change states. In general, the baud is not equal to the bit rate. Only when the transmitted signal has two states (electrical levels) is the baud rate equal to the bit rate. Most point-to-point serial data links use RS-232-C, RS-422, or RS-423 electrical interfaces. These specifications call for two electrical signal levels (the baud is equal to the bit rate). Modem interfaces, however, may often have differing bit and baud rates.

While there are generally no limitations on the data transmission rates used in an asynchronous data link, a limited set of rates has been standardized to promote equipment interconnection. These rates vary from 75 bits per second to 38,400 bits per second. Table 1 illustrates typical asynchronous data rates and the associated clock frequencies required for the transmitter and receiver circuits.

Figure 2. Multiple Character Transmission
Asynchronous is represented by the seven-bit total number of parity disable (parity) or odd (odd parity). For example, the letter "A" contains eight bits; 01000001 (41H). The transmitted data code (with even parity) for this character contains eight bits; 01000001 (41H) for even parity and 11000001 (OC1H) for odd parity. Note that a single bit error changes the parity of the received character and is therefore easily detected. The 8274 supports both odd and even parity checking as well as a parity disable mode to support binary data transfers.

Communication Modes

Serial data transmission between two devices can occur in one of three modes. In the simplex transmission mode, a data link can transmit data in one direction only. In the half-duplex mode, the data link can transmit data in both directions, but not simultaneously. In the full-duplex mode (the most common), the data link can transmit data in both directions simultaneously. The 8274 directly supports the full-duplex mode and will interface to simplex and half-duplex communication data links with appropriate software controls.

BREAK Condition

Asynchronous data links often include a special sequence known as a break condition. A break condition is initiated when the transmitting device forces the data link to a spacing state (binary 0) for an extended length of time (typically 150 milliseconds). Many terminals contain keys to initiate a break sequence. Under software control, the 8274 can initiate a break sequence when transmitting data and detect a break sequence when receiving data.

MPSC SYSTEM INTERFACE

Hardware Environment

The 8274 MPSC interfaces to the system processor over an 8-bit data bus. Each serial I/O channel responds to two I/O or memory addresses as shown in Table 2. In addition, the MPSC supports vectorized and daisy-chained interrupts.

The 8274 may be configured for memory-mapped or I/O-mapped operation.

<table>
<thead>
<tr>
<th>CS</th>
<th>A1</th>
<th>A2</th>
<th>Read Operation</th>
<th>Write Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Ch A Data Read</td>
<td>Ch A Data Write</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Ch A Status Read</td>
<td>Ch A Command/Parameter</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Ch B Data Read</td>
<td>Ch B Data Write</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Ch B Status Read</td>
<td>Ch B Command/Parameter</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>High Impedance</td>
<td>High Impedance</td>
</tr>
</tbody>
</table>

The 8274-processor hardware interface can be configured in a flexible manner, depending on the operating mode selected—polling, interrupt-driven, DMA, or WAIT. Figure 3 illustrates typical MPSC configurations for use with an 8088 microprocessor in the polled and interrupt-driven modes.

All serial-to-parallel conversion, parallel-to-serial conversion, and parity checking required during asynchronous serial I/O operation is automatically performed by the MPSC.

Operational Interface

Command, parameter, and status information is stored in 22 registers within the MPSC (8 writable registers and 3 readable registers for each channel). These registers are all accessed by means of the command/status ports for each channel. An internal pointer register selects which of the command or status registers will be written or read during a command/status access of an MPSC channel. Figure 4 diagrams the command/status register architecture for each serial channel. In the following discussion, the writable registers will be referred to as WR0 through WR7 and the readable registers will be referred to as RR0 through RR2.

Table 1. Communication Data Rates and Associated Transmitter/Receiver Clock Rates

<table>
<thead>
<tr>
<th>Data Rate (bits/second)</th>
<th>Clock Rate (kHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>X16</td>
</tr>
<tr>
<td>75</td>
<td>1.2</td>
</tr>
<tr>
<td>150</td>
<td>2.4</td>
</tr>
<tr>
<td>300</td>
<td>4.8</td>
</tr>
<tr>
<td>600</td>
<td>9.6</td>
</tr>
<tr>
<td>1200</td>
<td>19.2</td>
</tr>
<tr>
<td>2400</td>
<td>38.4</td>
</tr>
<tr>
<td>4800</td>
<td>76.8</td>
</tr>
<tr>
<td>9600</td>
<td>153.6</td>
</tr>
<tr>
<td>19200</td>
<td>307.2</td>
</tr>
<tr>
<td>38400</td>
<td>614.4</td>
</tr>
</tbody>
</table>
The least-significant three bits of WR0 are automatically loaded into the pointer register every time WR0 is written. After reset, WR0 is set to zero so that the first write to a command register causes the data to be loaded into WR0 (thereby setting the pointer register). After WR0 is written, the following read or write accesses the register selected by the pointer. The pointer is reset after the read or write operation is completed. In this manner, reading or writing an arbitrary MPSC channel register requires two I/O accesses. The first access is always a write command. This write command is used to set the pointer register. The second access is either a read or a write command; the pointer register (previously set) will ensure that the correct internal register is read or written. After this second access, the pointer register is automatically reset. Note that writing WR0 and reading RR0 does not require presetting of the pointer register.

During initialization and normal MPSC operation, various registers are read and/or written by the system processor. These actions are discussed in detail in the following paragraphs. Note that WR6 and WR7 are not used in the asynchronous communication modes.

**RESET**

When the 8274 RESET line is activated, both MPSC channels enter the idle state. The serial output lines are forced to the marking state (high) and the modem interface signals (RTS, DTR) are forced high. In addition, the pointer register is set to zero.
External/Status Latches

The MPSC continuously monitors the state of four external/status conditions:

1. CTS—clear-to-send input pin.
2. CD—carrier-detect input pin.
3. SYNDTE—sync-detect input pin. This pin may be used as a general-purpose input in the asynchronous communication mode.
4. BREAK—a break condition (series of space bits on the receiver input pin).

A change of state in any of these monitored conditions will cause the associated status bit in RR0 (Appendix A) to be latched (and optionally cause an interrupt).

Error Reporting

Three error conditions may be encountered during data reception in the asynchronous mode:
1. Parity. If parity bits are computed and transmitted with each character and the MPSC is set to check parity (bit 0 in WR4 is set), a parity error will occur whenever the number of "1" bits within the character (including the parity bit) does not match the odd/even setting of the parity check flag (bit 1 in WR4).

2. Framing. A framing error will occur if a stop bit is not detected immediately following the parity bit (if parity checking is enabled) or immediately following the most-significant data bit (if parity checking is not enabled).

3. Overrun. If an input character has been assembled but the receiver buffers are full (because the previously received characters have not been read by the system processor), an overrun error will occur. Whenever an overrun error occurs, the input character that has just been received will overwrite the immediately preceding character.

Transmitter/Receiver Initialization

In order to operate in the asynchronous mode, each MPSC channel must be initialized with the following information:

1. Clock Rate. This parameter is specified by bits 6 and 7 of WR4. The clock rate may be set to 16, 32, or 64 times the data-link bit rate. (See Appendix A for WR4 details.)

2. Number of Stop Bits. This parameter is specified by bits 2 and 3 of WR4. The number of stop bits may be set to 1, 1½, or 2. (See Appendix A for WR4 details.)

3. Parity Selection. Parity may be set for odd, even, or no parity by bits 0 and 1 of WR4. (See Appendix A for WR4 details.)

4. Receiver Character Length. This parameter sets the length of received characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 6 and 7 of WR3. (See Appendix A for WR3 details.)

5. Receiver Enable. The serial-channel receiver operation may be enabled or disabled by setting or clearing bit 0 of WR3. (See Appendix A for WR3 details.)

6. Transmitter Character Length. This parameter sets the length of transmitted characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR5. (See Appendix A for WR5 details.) Characters of less than 5 bits in length may be transmitted by setting the transmitted length to five bits (set bits 5 and 6 of WR5 to 1).

The MPSC then determines the actual number of bits to be transmitted from the character data byte. The bits to be transmitted must be right justified in the data byte, the next three bits must be set to 0 and all remaining bits must be set to 1. The following table illustrates the data formats for transmission of 1 to 5 bits of data:

<table>
<thead>
<tr>
<th>Number of Bits Transmitted</th>
<th>1 0 0 0 0 c c c c c c c c c c c c</th>
</tr>
</thead>
<tbody>
<tr>
<td>Character Length</td>
<td>7 6 5 4 3 2 1</td>
</tr>
</tbody>
</table>

4. Receiver Enable. This parameter sets the serial-channel transmitter enable. The serial-channel transmitter enable is set to indicate status of data terminal equipment. Request-to-send of data terminal ready is controlled by bit 7 of WR3. (See Appendix A for WR3 details.)

2. Auto Enable. May be set to allow the MPSC to automatically enable the channel transmitter when the clear-to-send signal is active and to automatically enable the receiver when the carrier-detect signal is active. Auto Enable is controlled by bit 5 of WR3. (See Appendix A for WR3 details.)

During initialization, it is desirable to guarantee that the external/status latches reflect the latest interface information. Since up to two state changes are internally stored by the MPSC, at least two Reset External/Status Interrupt commands must be issued. This procedure is most easily accomplished by simply issuing this reset command whenever the pointer register is set during initialization.

An MPSC initialization procedure (MPSCRX$INIT) for asynchronous communication is listed in Appendix B. Figure 5 illustrates typical MPSC initialization parameters for use with this procedure.

```
call MPSCRX$INIT(41, 1,1,0,1, 3,1,1, 3,1,0,1,1);
```

- initializes the 8274 at address 41 as follows:
- X16 clock rate
- Enable transmitter and receiver
- 1 stop bit
- Auto enable set
- Odd parity
- DTR and RTS set
- 8-bit characters (Tx and Rx)
- Break transmission disabled

Figure 5. Sample 8274 Initialization Procedure for Polled Operation
Polled Operation

In the polled mode, the processor must monitor the MPSC status by testing the appropriate bits in the read register. Data available, status, and error conditions are represented in RR0 and RR1 for channels A and B. An example of MPSC-polled transmitter/receiver routines are given in Appendix B. The following routines are detailed:

1. MPSCPOLLSRCVSCHARACTER—This procedure receives a character from the serial data link. The routine waits until the character-available flag in RR0 has been set. When this flag indicates that a character is available, RR1 is checked for errors (overrun, parity, or framing). If an error is detected, the character in the MPSC receive buffer must be read and discarded and the error routine (RECEIVEERROR) is called. If no receive errors have been detected, the character is input from the 8274 data port and returned to the calling program.

   MPSCPOLLSRCVSCHARACTER requires three parameters—the address of the 8274 channel data port (data$port), the address of the 8274 channel command port (cmd$port), and the address of a byte variable in which to store the received character (character$ptr).

2. MPSCPOLLSTRANSCHARACTER—This procedure transmits a character to the serial data link. The routine waits until the transmitter-buffer-empty flag has been set in RR0 before writing the character to the 8274.

   MPSCPOLLSTRANSCHARACTER requires three parameters—the address of the 8274 channel data port (data$port), the address of the 8274 channel command port (cmd$port), and the address of data that is to be transmitted (character).

3. RECEIVEERROR—This procedure processes receiver errors. First, an Error Reset command is written to the affected channel. All additional error processing is dependent on the specific application. For example, the receiving device may immediately request retransmission of the character or wait until a message has been completed.

   RECEIVEERROR requires two parameters—the address of the affected 8274 command port (cmd$port) and the error status (status) from 8274 register RR1.

Interrupt-driven Operation

In an interrupt-driven environment, all receiver operations are reported to the system processor by means of interrupts. Once a character has been received and assembled, the MPSC interrupts the system processor. The system processor must then read the character from the MPSC data buffer and clear the current interrupt. During transmission, the system processor starts serial I/O by writing the first character of a message to the MPSC. The MPSC interrupts the system processor whenever the next character is required (i.e., when the transmitter buffer is empty) and the processor responds by writing the next character of the message to the MPSC data port for the appropriate channel.

By using interrupt-driven I/O, the MPSC proceeds independently of the system processor, signalling the processor only when characters are required for transmission, when characters are received from the data link, or when errors occur. In this manner, the system processor may continue execution of other tasks while serial I/O is performed concurrently.

Interrupt Configurations

The 8274 is designed to interface to 8085- and 8086-type processors in much the same manner as the 8259A is designed. When operating in the 8085 mode, the 8274 causes a “call” to a prespecified, interrupt-service routine location. In the 8086 mode, the 8274 presents the processor with a one-byte interrupt-type number. This interrupt-type number is used to “vector” through the 8086 interrupt service table. In either case, the interrupt service address or interrupt-type number is specified during MPSC initialization.

To shorten interrupt latency, the 8274 can be programmed to modify the prespecified interrupt vector so that no software overhead is required to determine the cause of an interrupt. When this “status affects vector” mode is enabled, the following eight interrupts are differentiated automatically by the 8274 hardware:

1. Channel B Transmitter Buffer Empty.
2. Channel B External/Status Transition.
3. Channel B Character Available.
5. Channel A Transmitter Buffer Empty.
6. Channel A External/Status Transition.
7. Channel A Character Available.
8. Channel A Receive Error.

Interrupt Sources/Priorities

The 8274 has three interrupt sources for each channel:

1. Receiver (RxA, RxB). An interrupt is initiated when a character is available in the receiver buffer or when a receiver error (parity, framing, or overrun) is detected.
2. Transmitter (TxA, TxB). An interrupt is initiated when the transmitter buffer is empty and the 8274 is ready to accept another character for transmission.

3. External/Status (ExTA, ExTB). An interrupt is initiated when one of the external/status conditions (CD, CTS, SYNDET, BREAK) changes state.

The 8274 supports two interrupt priority orderings (selectable during MPSC initialization) as detailed in Appendix A, WR2, CH-A.

**Interrupt Initialization**

In addition to the initialization parameters required for polled operation, the following parameters must be supplied to the 8274 to specify interrupt operation:

1. Transmit Interrupt Enable. Transmitter-buffer-empty interrupts are separately enabled by bit 1 of WR1. (See Appendix A for WR1 details.)

2. Receive Interrupt Enable. Receiver interrupts are separately enabled in one of three modes: a) interrupt on first received character only and on receive errors (used for message-oriented transmission systems), b) interrupt on all received characters and on receive errors, but do not interrupt on parity errors, and c) interrupt on all received characters and on receive errors (including parity errors). The ability to separately disable parity interrupts can be extremely useful when transmitting messages. Since the parity error bit in RRI is latched, it will not be reset until an error reset operation is performed. Therefore, the parity error bit will be set if any parity errors were detected in a multicharacter message. If this mode is used, the serial I/O software must poll the parity error bit at the completion of a message and issue an error reset if appropriate. The receiver interrupt mode is controlled by bits 3 and 4 of WR1. (See Appendix A for WR1 details.)

3. External/Status Interrupts. External/Status interrupts can be separately enabled by bit 0 of WR1. (See Appendix A for WR1 details.)

4. Interrupt Vector. An eight-bit interrupt-service routine location (8085) or interrupt type (8086) is specified through WR2 of channel B. (See Appendix A for WR2 details.) Table 3 lists interrupt vector addresses generated by the 8274 in the “status affects vector” mode.

5. “Status Affects Vector” Mode. The 8274 will automatically modify the interrupt vector if bit 3 of WR1 is set. (See Appendix A for WR1 details.)

6. System Configuration. Specifies the 8274 data transfer mode. Three configuration modes are available: a) interrupt-driven operation for both channels, b) DMA operation for both channels, and c) DMA operation for channel A, interrupt-driven operation for channel B. The system configuration is specified by means of bits 0 and 1 of WR2 (channel A). (See Appendix A for WR2 details.)

7. Interrupt Priorities. The 8274 permits software specification of receive/transmit priorities by means of bit 2 of WR2 (channel A). (See Appendix A of WR2 details.)

8. Interrupt Mode. Specifies whether the MPSC is to operate in a non-vectored mode (for use with an external interrupt controller), in an 8086-vectorized mode, or in an 8085-vectored mode. This parameter is specified through bits 3 and 4 of WR2 (channel A). (See Appendix A for WR2 details.)

<table>
<thead>
<tr>
<th>V7 V6 V5 V4 V3 V2 V1 V0</th>
<th>V7 V6 V5 V4 V3 V2 V1 V0</th>
<th>Original Vector (specified during initialization)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt Type</td>
<td>8086 Interrupt Location</td>
<td>interrupt Condition</td>
</tr>
<tr>
<td>V7 V6 V5 V4 V3 0 0 0</td>
<td>V7 V6 V5 V4 V3 0 0 0</td>
<td>Channel B Transmit Status Vector</td>
</tr>
<tr>
<td>V7 V6 V5 V4 V3 0 1 1</td>
<td>V7 V6 V5 V4 V3 1 0 0</td>
<td>Channel A Transmit Status Vector</td>
</tr>
</tbody>
</table>

An MPSC interrupt initialization procedure (MPSC$INT$INIT) is listed in Appendix C.

**Interrupt Service Routines**

Appendix C lists four interrupt service procedures, a buffer transmission procedure, and a buffer reception procedure that illustrate the use of the 8274 in interrupt-driven environments. Use of these procedures assumes that the 8086/8088 interrupt vector is set to 20H and that channel B is used with the “status affects vector” mode enabled.

1. TRANSMITSBUFFER—This procedure begins serial transmission of a data buffer. Two parameters are required—a pointer to the buffer (buf$ptr) and the length of the buffer (buf$length). The procedure first sets the global buffer pointer, buffer length, and
initial index for the transmitter-interrupt service routine and initiates transmission by writing the first character of the buffer to the 8274. The procedure then enters a wait loop until the I/O completion status is set by the transmit-interrupt service routine (MPSC\$TRANSMIT\$CHARACTERS\$INT).

2. RECEIVES\$BUFFER—This procedure inputs a line (terminated by a line feed) from a serial I/O port. Two parameters are required—a pointer to the input buffer (buf$ptr) and a pointer to the buffer length variable (buf$length$ptr). The buffer length will be set by this procedure when the complete line has been input. The procedure first sets the global buffer pointer and initial index for the receiver interrupt service routine. RECEIVES\$BUFFER then enters a wait loop until the I/O completion status is set by the receive interrupt routine (MPSC\$RECEIVE\$CHARACTERS\$INT).

3. MPSC\$RECEIVE\$CHARACTER\$INT—This procedure is executed when the MPSC Tx-buffer-empty interrupt is acknowledged. If the current transmit buffer index is less than the buffer length, the next character in the buffer is written to the MPSC data port and the buffer pointer is updated. Otherwise, the transmission complete status is posted.

4. MPSC\$RECEIVE\$CHARACTER\$INT—This procedure is executed when a character has been assembled by the MPSC and the MPSC has issued a character-available interrupt. If no input buffer has been set up by RECEIVES\$BUFFER, the character is ignored. If a buffer has been set up, but it is full, a receive overrun error is posted. Otherwise, the received character is read from the MPSC data port and the buffer index is updated. Finally, if the received character is a line feed, the reception complete status is posted.

5. RECEIVES\$ERROR\$INT—This procedure is executed when a receive error is detected. First, the error conditions are read from RR1 and the character currently in the MPSC receive buffer is read and discarded. Next, an Error Reset command is written to the affected channel. All additional error processing is application dependent.

6. EXTERNAL\$STATUS\$CHANGE\$INT—This procedure is executed when an external status condition change is detected. The status conditions are read from RR0 and a Reset External/Status Interrupt command is issued. Further error processing is application dependent.

DATA LINK INTERFACE

Serial Data Interface

Each serial I/O channel within the 8274 MPSC interfaces to two data link lines—one line for transmitting data and one for receiving data. During transmission, characters are converted from parallel data format (as supplied by the system processor or DMA device) into a serial bit stream (with START and STOP bits) and clocked out on the TxD pin. During reception, a serial bit stream is input on the RxD pin. Framing bits are stripped out of the data stream, and the resulting character is converted to parallel data format and passed to the system processor or DMA device.

Data Clocking

As discussed previously, the frequency of data transmission/reception on the data link is controlled by the MPSC clock in conjunction with the programmed clock divider (in register WR4). The 8274 is designed to permit all four serial interface lines (TxD and RxD for each channel) to operate at different data rates. Four clock input pins (TxC andRx C for each channel) are available for this function. Note that the clock rate divider specified in WR4, is used for both Rx C and Tx C on the appropriate channel; clock rate dividers for each channel are independent.

Modem Control

The following four modem interface signals may be connected to the 8274:

1. Data Terminal Ready (DTR). This interface signal (output by the 8274) is software controlled through bit 7 of WR5. When active, DTR indicates that the data terminal/computer equipment is active and ready to interact with the data communications channel. In addition, this signal prepares the modem for connection to the communication channel and maintains connections previously established (e.g., manual call origination).

2. Request To Send (RTS). This interface signal (output by the 8274) is software controlled through bit 1 of WR5. When active, RTS indicates that the data terminal/computer equipment is ready to transmit data.

3. Clear To Send (CTS). This interface signal (input to the 8274) is supplied by the modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit...
data. The state of CTS is available to the programmer as bit 5 of RR0. In addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not transmit data bytes until RTS has been activated. If CTS becomes inactive during transmission of a character, the current character transmission is completed before the transmitter is disabled.

4. Carrier Detect (CD). This interface signal (input to the 8274) is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD line. The state of CD is available to the programmer as bit 3 of RR0. In addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not enable the serial receiver until CD has been activated. If the CD signal becomes inactive during reception of a character, the receiver is disabled, and the partially received character is lost.

In addition to the above modem interface signals, the 8274 SYNDET input pin for channel A may be used as a general-purpose input in the asynchronous communication mode. The status of this signal is available to the programmer as bit 4 of status register RR0.
### APPENDIX A

**COMMAND/STATUS DETAILS FOR ASYNCHRONOUS COMMUNICATION**

**Write Register 0 (WR0):**

- **D2, D1, D0** Command/Status Register Pointer bits determine which write-register the next byte is to be written into, or which read-register the next byte is to be read from. After reset, the first byte written into either channel goes into WR0. Following a read or write to any register (except WR0) the pointer will point to WR0.

- **D5, D4, D3** Command bits determine which of the basic seven commands are to be performed.

**Command 0** Null—has no effect.

**Command 1** Not used in asynchronous modes.

**Command 2** Reset External/Status Interrupts—resets the latched status bits of RR0 and reenables them, allowing interrupts to occur again.

**Command 3** Channel Reset—resets the Latched Status bits of RR0, the interrupt prioritization logic and all control registers for the channel. Four extra system clock cycles should be allowed for MPSC reset time before any additional commands or controls are written into the channel.

**Command 4** Enable Interrupt on Next Receive Character—if the Interrupt-on-First-Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the MPSC for the next message.

**Command 5** Reset Transmitter Interrupt Pending—if the Transmit Interrupt mode is selected, the MPSC automatically interrupts data when the transmit buffer becomes empty. When there are no more characters to be sent, issuing this command prevents further transmitter interrupts until the next character has been completely sent.

**Command 6** Error Reset—error latches, Parity and Overrun errors in RR1 are reset.

**Command 7** End of Interrupt—resets the interrupt-in-service latch of the highest-priority internal device under service.

**D0** External/Status Interrupt Enable—allows interrupt to occur as the result of transitions on the CD, CTS or SYNDDET inputs. Also allows interrupts as the result of a Break/Abort detection and termination, or at the beginning of CRC, or sync character transmission when the Transmit Underrun/EOM latch becomes set.

**D1** Transmitter Interrupt/DMA Enable—allows the MPSC to interrupt or request a DMA transfer when the transmitter buffer becomes empty.

**D2** Status Affects Vector—(WR1, D2 active in channel B only.) If this bit is not set,
**Write Register 1 (WR1):**

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

- **D6** Must be Zero.
- **D7** Wait Enable—enables the wait function.

**Write Register 2 (WR2): Channel A**

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

**D4,D3** Receive Interrupt Mode.

- **0 0** Receive Interrupts/DMA Disabled.
- **0 1** Receive Interrupt on First Character Only or Special Condition.
- **1 0** Interrupt on All Receive Characters of Special Condition (Parity Error is a Special Receive Condition).
- **1 1** Interrupt on All Receive Characters or Special Condition (Parity Error is not a Special Receive Condition).

**D5** Wait on Receive/Transmit—when the following conditions are met, the RDY pin is activated, otherwise it is held in the High-Z state. (Conditions: Interrupt Enabled Mode, Wait Enabled, CS = 0, A0 = 0/1, and A1 = 0). The RDY pin is pulled low when the transmitter buffer is full or the receiver buffer is empty and it is driven High when the transmitter buffer is empty or the receiver buffer is full. The RDY_A and RDY_B may be wired or connected since only one signal is active at any one time while the other is in the High Z state.

**System Configuration**—These specify the data transfer from MPSC channels to the CPU, either interrupt or DMA based.

**D1,D0** Channel A and Channel B both use interrupts.
Channel A uses DMA, Channel Busses interrupt.

Channel A and Channel B both use DMA.

Illegal Code.

Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources.

(Highest) RxA, TxA, RxA, RxB, TxBExTA, ExTB (Lowest).

(Highest) RxA, RxB, TxA, TxB, ExTA, ExTB (Lowest).

Interrupt Code—specifies the behavior of the MPSC when it receives an interrupt acknowledge sequence from the CPU. (See Interrupt Vector Mode Table).

Non-vectored interrupts—intended for use with an external interrupt controller such as the 8259A.

8085 Vector Mode 1—intended for use as the primary MPSC in a daisy-chained priority structure.

8085 Vector Mode 2—intended for use as any secondary MPSC in a daisy-chained priority structure.

8086/88 Vector Mode—intended for use as either a primary or secondary in a daisy-chained priority structure.

Must be Zero.

Receiver Enable—A one enables the receiver to begin. This bit should be set only after the receiver has been initialized.

Auto Enables—A one written to this bit causes CD to be an automatic enable signal for the receiver and CTC to be an automatic enable signal for the transmitter. A zero written to this bit limits the effect of CD and CTS signals to setting/resetting their corresponding bits in the status register (RR0).

Receiver Character length.

Receive 5 Data bits/character.

Receive 7 Data bits/character.

Receive 6 Data bits/character.

Receive 8 Data bits/character.
Write Register 4 (WR4):

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0</td>
<td>Parity—a one in this bit causes a parity bit to be added to the programmed number of data bits per character for both the transmitted and received character. If the MPSC is programmed to receive 8 bits per character, the parity bit is not transferred to the microprocessor. With other receiver character lengths, the parity bit is transferred to the microprocessor.</td>
</tr>
<tr>
<td>D1</td>
<td>Even/Odd Parity—if parity is enabled, a one in this bit causes the MPSC to transmit and expect even parity, and zero causes it to send and expect odd parity.</td>
</tr>
<tr>
<td>D3,D2</td>
<td>Stop Bits.</td>
</tr>
</tbody>
</table>

- **0 0**: Selects synchronous modes.
- **0 1**: Async mode, 1 stop bit/character.
- **1 0**: Async mode, 1½ stop bits/character.
- **1 1**: Async mode, 2 stop bits/character.

Write Register 5 (WR5):

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>Request to Send—a one in this bit forces the RTS pin active (low) and zero in this bit forces the RTS pin inactive (high).</td>
</tr>
<tr>
<td>D3</td>
<td>Transmitter Enable—a zero in this bit forces a marking state on the transmitter output. If this bit is set to zero during data or sync character transmission, the marking state is entered after the character has been sent. If this bit is set to zero during transmission of a CRC character, sync or flag bits are substituted for the remainder of the CRC bits.</td>
</tr>
<tr>
<td>D4</td>
<td>Send Break—a one in this bit forces the transmit data low. A zero in this bit allows normal transmitter operation.</td>
</tr>
<tr>
<td>D6,D5</td>
<td>Transmit Character length.</td>
</tr>
</tbody>
</table>

- **0 0**: Transmit 5 or less bits/character.
- **0 1**: Transmit 7 bits/character.
- **1 0**: Transmit 6 bits/character.
Transmit 8 bits/character.

Bits to be sent must be right justified, least-significant bit first, e.g.:

D7 D6 D5 D4 D3 D2 D1 D0
0 0 B5 B4 B3 B2 B1 B0

Read Register 0 (RRO):

D0 Receive Character Available—this bit is set when the receive FIFO contains data and is reset when the FIFO is empty.

D1 Interrupt Pending—This Interrupt Pending bit is reset when an E01 command is issued and there is no other interrupt request pending at that time. In vector mode, this bit is set at the falling edge of the second INTA in an INTA cycle for an internal interrupt request. In non-vector mode, this bit is set at the falling edge of RD input after pointer 2 is specified. This bit is always zero in Channel B.

D2 Transmit Buffer Empty—This bit is set whenever the transmit buffer is empty except when CRC characters are being sent in a synchronous mode. This bit is reset when the transmit buffer is loaded. This bit is reset after an MPSC reset.

D3 Carrier Detect—This bit contains the state of the CD pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the CD pin causes the CD bit to be latched and causes an External/Status interrupt. This bit indicates current state of the CD pin immediately following a Reset External/Status Interrupt command.

D4 SYNDET—In asynchronous modes, the operation of this bit is similar to the CD status bit, except that it shows the state of the SYNDET input. Any High-to-Low transition on the SYNDET pin sets this bit, and causes an External/Status interrupt (if enabled). The Reset External/Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the SYNDET pin at time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the SYNDET input.

D5 Clear to Send—this bit contains the inverted state of the CTS pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the CTS pin causes the CTS bit to be latched and causes an External/Status interrupt. This bit indicates the inverse of the current state of the CTS pin immediately following a Reset External/Status Interrupt command.

D7 Break—in the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, Command 2) to the break detection logic so the Break sequence termination can be recognized. The Break bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single, extraneous null character is present in the receiver after the termination of a break; it should be read and discarded.
**Read Register 1 (RR1)**

D0  **All sent**—this bit is set when all characters have been sent, in asynchronous modes. It is reset when characters are in the transmitter, in asynchronous modes. In synchronous modes, this bit is always set.

D4  **Parity Error**—if parity is enabled, this bit is set for received characters whose parity does not match the programmed sense (Even/Odd). This bit is latched. Once an error occurs, it remains set until the Error Reset command is written.

D5  **Receive Overrun Error**—this bit indicates that the receive FIFO has been overloaded by the receiver. The last character in the FIFO is overwritten and flagged with this error. Once the overwritten character is read, this error condition is latched until reset by the Error Reset command. If the MPSC is in the “status affects vector” mode, the overrun causes a special Receive Error Vector.

D6  **Framing Error**—in async modes, a one in this bit indicates a receive framing error. It can be reset by issuing an Error Reset command.

**Read Register 2 (RR2):**

D7–D0  **Interrupt vector**—contains the interrupt vector programmed into WR2. If the “status affects vector” mode is selected, it contains the modified vector. (See WR2.) RR2 contains the modified vector for the highest priority interrupt pending. If no interrupts are pending, the variable bits in the vector are set to one.
APPENDIX B
MPSC-POLLED TRANSMIT/RECEIVE CHARACTER Routines

MPSC$RX$INIT: procedure (cmd$port,
clock$rate, stop$bits, parity$type, parity$enable,
rx$char$length, rx$enable, auto$enable,
tx$char$length, tx$enable, dtr, brk, rts);
declare cmd$port byte,
clock$rate byte,
stop$bits byte,
parity$type byte,
parity$enable byte,
rx$char$length byte,
rx$enable byte,
auto$enable byte,
tx$char$length byte,
tx$enable byte,
dtr byte,
brk byte,
rts byte;

output(cmd$port)=30H; /* channel reset */

output(cmd$port)=14H; /* point to WR4 */
/* set clock rate, stop bits, and parity information */
output(cmd$port)=shl(clock$rate,6) or shl(stop$bits,2) or shl(parity$type,1)
or parity$enable;

output(cmd$port)=13H; /* point to WR3 */
/* set up receiver parameters */
output(cmd$port)=shl(rx$char$length,6) or rx$enable or shl(auto$enable,5);

output(cmd$port)=15H; /* point to WR5 */
/* set up transmitter parameters */
output(cmd$port)=shl(tx$char$length,5) or shl(tx$enable,3) or shl(dtr,7)
or shl(brk,4) or shl(rts,1);

end MPSC$RX$INIT;
MPSC$POLL$RCV$CHARACTER: procedure(data$port,cmd$port,character$ptr) byte;

    declare data$port byte,
        cmd$port byte,
        character$ptr pointer,
        character based character$ptr byte,
        status byte;

    declare char$avail literally '1',
        rcv$error literally '70H';

    /* wait for input character ready */
    while (input(cmd$port) and char$avail) <> 0 do; end;

    /* check for errors in received character */
    output(cmd$port)=1; /* point to RR1 */
    if (status:=input(cmd$port) and rcv$error)
        then do;
            character=input(data$port); /* read character to clear MPSC */
            call RECEIVE$ERROR(cmd$port,status); /* clear receiver errors */
            return 0; /* error return - no character avail */
        end;
    else do;
        character=input(data$port); /* good return - character avail */
        return OFFH;
    end;

end MPSC$POLL$RCV$CHARACTER;

MPSC$POLL$TRAN$CHARACTER: procedure(data$port,cmd$port,character);

    declare data$port byte,
        cmd$port byte,
        character byte;

    declare tx$buffer$empty literally '4';

    /* wait for transmitter buffer empty */
    while not (input(cmd$port) and tx$buffer$empty) do; end;

    /* output character */
    output(data$port)=character;

end MPSC$POLL$TRAN$CHARACTER;

RECEIVE$ERROR: procedure(cmd$port,status);

    declare cmd$port byte,
        status byte;

    output(cmd$port)=30H; /* error reset */

    /* *** other application dependent error processing should be placed here *** */

end RECEIVE$ERROR;
TRANSMIT$BUFFER: procedure (buf$ptr, buf$length)

declare
    buf$ptr   pointer,
    buf$length byte;

    /* set up transmit buffer pointer and buffer length in global variables for
       interrupt service */
    tx$buffer$ptr = buf$ptr;
    transmit$length = buf$length;

    transmit$status = not$complete;               /* setup status for not complete */
    output(data$port) = transmit$buffer(0);       /* transmit first character */
    transmit$index = 1;                           /* first character transmitted */

    /* wait until transmission complete or error detected */
    while transmit$status = not$complete do; end;
    if transmit$status <> complete
        then return false;
        else return true;
    end

end TRANSMIT$BUFFER;

RECEIVE$BUFFER: procedure (buf$ptr, buf$length$ptr);

declare
    buf$ptr     pointer,
    buf$length$ptr pointer,
    buf$length based buf$length$ptr byte;

    /* set up receive buffer pointer in global variable for interrupt service */
    rx$buffer$ptr = buf$ptr;
    receive$index = 0;

    receive$status = not$complete;                /* set status to not complete */
    /* wait until buffer received */
    while receive$status = not$complete do; end;
    buf$length = receive$length;
    if receive$status = complete
        then return true;
        else return false;
    end

end RECEIVE$BUFFER;
MPSC$RECEIVE$CHARACTER$INT: procedure interrupt 22H;

    /* ignore input if no open buffer */
    if receive$status <> not$complete then return;

    /* check for receive buffer overrun */
    if receive$index = 128
        then receive$status=overrun;
        else do;
            /* read character from MPSC and place in buffer - note that the
             parity of the character must be masked off during this step if
             the character is less than 8 bits (e.g., ASCII) */
            receive$buffer(receive$index),character=input(data$port) and 7FE;
            receive$index=receive$index+1; /* update receive buffer index */

            /* check for line feed to end line */
            if character = line$feed
                then do; receive$length=receive$index; receive$status=complete; end;
            end;
        end;

end MPSC$RECEIVE$CHARACTER$INT;

MPSC$TRANSMIT$CHARACTER$INT: procedure interrupt 20H;

    /* check for more characters to transfer */
    if transmit$index < transmit$length
        then do:
            /* write next character from buffer to MPSC */
            output(data$port)=transmit$buffer(transmit$index);
            transmit$index=transmit$index+1; /* update transmit buffer index */
        end;
    else transmit$status=complete;

end MPSC$TRANSMIT$CHARACTER$INT;

RECEIVE$ERROR$INT: procedure interrupt 23H;

    declare temp byte; /* temporary character storage */
    output(cmd$port)=l; /* point to RRI */
    receive$status=input(cmd$port);
    temp=input(data$port); /* discard character */
    output(cmd$port)=error$reset; /* send error reset */

    /* *** other application dependent error processing should be placed here *** */
end RECEIVE$ERROR$INT;

EXTERNAL$STATUS$CHANGE$INT: procedure interrupt 21H;

    transmit$status=input(cmd$port) /* input status change information */
    output(cmd$port)=reset$ext$status;

    /* *** other application dependent error processing should be placed here *** */
end EXTERNAL$STATUS$CHANGE$INT;
APPENDIX C
INTERRUPT-DRIVEN TRANSMIT/RECEIVE SOFTWARE

declare
/* global variables for buffer manipulation */

rx$buffer$ptr pointer, /* pointer to receive buffer */
receve$buffer based rx$buffer$ptr(128) byte,
receive$status byte initial(0), /* indicates receive buffer status */
receive$index byte, /* current index into receive buffer */
receive$length byte, /* length of final receive buffer */

rx$buffer$ptr pointer, /* pointer to transmit buffer */
transmit$buffer based tx$buffer$ptr(128) byte,
transmit$status byte initial(0), /* indicates transmit buffer status */
transmit$index byte, /* current index into transmit buffer */
transmit$length byte, /* length of buffer to be transmitted */

cmd$port literally '43H',
data$port literally '41H',
a$cmd$port literally '42H',
b$cmd$port literally '43H',
line$feed literally '0AH',
not$complete literally '0',
complete literally 'OFFH',
overrun literally '1',

channel$reset literally '18H',
error$reset literally '30H',
reset$ext$status literally '10H';
MPSC$INT$INIT: procedure (clock$rate, stop$bits, parity$type, parity$enable,
        rx$char$length, rx$enable, auto$enable,
        tx$char$length, tx$enable, dtr, brk, rts,
        ext$en, tx$en, rx$en, stat$aff$vector,
        config, priority, vector$int$mode, int$vector);

declare
clock$rate byte, /* 2-bit code for clock rate divisor */
stop$bits byte, /* 2-bit code for number of stop bits */
parity$type byte, /* 1-bit parity type */
parity$enable byte, /* 1-bit parity enable */
rx$char$length byte, /* 2-bit receive character length */
rx$enable byte, /* 1-bit receiver enable */
auto$enable byte, /* 1-bit auto enable flag */
tx$char$length byte, /* 2-bit transmit character length */
tx$enable byte, /* 1-bit transmitter enable */
dtr byte, /* 1-bit status of DTR pin */
brk byte, /* 1-bit data link break enable */
rts byte, /* 1-bit status of RTS pin */
ext$en byte, /* 1-bit external/status break enable */
tx$en byte, /* 1-bit Tx interrupt enable */
rx$en byte, /* 2-bit Rx interrupt enable/mode */
stat$aff$vector byte, /* 1-bit status affects vector flag */
config byte, /* 2-bit system config - int/DMA */
priority byte, /* 1-bit priority flag */
vector$int$mode byte, /* 3-bit interrupt mode code */
int$vector byte; /* 8-bit interrupt type code */

output(b$cmd$port)=channel$reset; /* channel reset */
output(b$cmd$port)=channel$reset; /* channel reset */
output(b$cmd$port)=l4H; /* point to WR4 */
        /* set clock rate, stop bits, and parity information */
output(b$cmd$port)=shl(clock$rate,6) or shl(stop$bits,2) or shl(parity$type,1) or parity$enable;
output(b$cmd$port)=l3H; /* point to WR3 */
        /* set up receiver parameters */
output(b$cmd$port)=shl(rx$char$length,6) or rx$enable or shl(auto$enable,5);
output(b$cmd$port)=l5H; /* point to WR5 */
        /* set up transmitter parameters */
output(b$cmd$port)=shl(tx$char$length,5) or tx$enable or shl(dtr,7) or shl(brk,4) or shl(rts,1);
output(b$cmd$port)=l2H; /* point to WR2 */
        /* set up interrupt vector */
output(b$cmd$port)=int$vector;
output(a$cmd$port)=l2H; /* point to WR2, channel A */
        /* set up interrupt modes */
output(a$cmd$port)=shl(vector$int$mode,3) or shl(priority,2) or config;
output(b$cmd$port)=l1H; /* point to WR1 */
        /* set up interrupt enables */
output(b$cmd$port)=shl(rx$en,3) or shl(stat$aff$vector,2) or shl(tx$en,1) or ext$en;
end MPSC$INT$INIT;
This application example shows the 8274 in a simple iAPX-86/88 system. The 8274 controls two separate asynchronous channels using its internal interrupt controller to request all data transfers. The 8274 driver software is described which transmits and receives data buffers provided by the CPU. Also, status registers are maintained in system memory to allow the CPU to monitor progress of the buffers and error conditions.

**THE HARDWARE INTERFACE**

Nothing could be easier than the hardware design of an interrupt-driven 8274 system. Simply connect the data bus lines, a few bus control lines, supply a timing clock for baud rate and, voila, it's done! For this example, the ubiquitous SDK-86 is used as the host CPU system. The 8274 interface is constructed on the wire-wrap area provided. While discussing the hardware interface, please refer to Diagram 1.

Placing the 8274 on the lower 8 bits of the 8086 data bus allows byte-wide data transfers at even I/O addresses. For simplicity, the 8274's CS/ input is generated by combining the M-IO/ select line with address line A7 via a 7432. This places the 8274 address range in multiple spots within the 8086 I/O address space. (While fine for this example, a more complete address decoding is recommended for actual prototype systems.) The 8086's A1 and A2 address lines are connected to the A0 and A1 8274 register select inputs respectively. Although other port assignments are possible because of the overlapping address spaces, the following I/O port assignments are used in this example:

<table>
<thead>
<tr>
<th>Port Function</th>
<th>I/O Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data channel A</td>
<td>0000H</td>
</tr>
<tr>
<td>Command/status A</td>
<td>0002H</td>
</tr>
<tr>
<td>Data channel B</td>
<td>0004H</td>
</tr>
<tr>
<td>Command/status B</td>
<td>0006H</td>
</tr>
</tbody>
</table>

To connect the 8274's interrupt controller into the system an inverter and pull-up resistor are needed to convert the 8274's active-low, interrupt-request output, IRQ, into the correct polarity for the, 8086's INTR interrupt input. The 8274 recognizes interrupt-acknowledge bus cycles by connecting the INTA (INTerrupt Acknowledge) lines of the 8274 and 8086 together.

The 8274 Read and Write lines directly connect to the respective 8086 lines. The RESET line requires an inverter. The system clock for the 8274 is provided by the PCLK (peripheral clock) output of the 8284A clock generator.

On the 8274's serial side, traditional 1488 and 1489 RS-232 drivers and receivers are used for the serial interface. The onboard baud rate generator supplies the channel baud rate timing. In this example, both sides of both channels operate at the same baud rate although this certainly is not a requirement. (On the SDK-86, the baud rate selection is hard-wired thru jumpers. A more flexible approach would be to incorporate an 8253 Programmable Interval Timer to allow software-configurable baud rate selection.)

That's all there is to it. This hardware interface is completely general-purpose and supports all of the 8274 features except the DMA data transfer mode which requires an external DMA controller. Now let's look at the software interface.

**SOFTWARE INTERFACE**

In this example, it is assumed that the 8086 has better things to do rather than continuously run a serial channel. Presenting the software as a group of callable procedures lets the designer include them in the main body of another program. The interrupt-driven data transfers give the effect that the serial channels are handled in the background while the main program is executing in the foreground. There are five basic procedures: a serial channel initialization routine and buffer handling routines for the transmit and receive data buffers of each channel. Appendix D-1 shows the entire software listing. Listing line numbers are referenced as each major routine is discussed.

The channel initialization routine (INITIAL 8274), starting with line #203, simply sets each channel into a particular operating mode by loading the command registers of the 8274. In normal operation, once these registers are loaded, they are rarely changed. (Although this example assumes a simple asynchronous operating mode, the concept is easily extended for the byte- and bit-synchronous modes.)
Figure D-1. 8274/SDK-86 Hardware Interface
The channel operating modes are contained in two tables starting with line #163. As the 8274 has only one command register per channel, the remaining seven registers are loaded indirectly through the WR0 (Write Register 0) register. The first byte of each table entry is the register pointer value which is loaded into WR0 and the second byte is the value for that particular register.

The indicated modes set the 8274 for asynchronous operation with data characters 8 bits long, no parity, and 2 stop bits. An X16 baud rate clock is assumed. Also selected is the “interrupt on all RX character” mode with a variable interrupt vector compatible with the 8086/8088. The transmitters are enabled and all model control lines are put in their active state.

In addition to initializing the 8274, this routine also sets up the appropriate interrupt vectors. The 8086 assumes the first 1K bytes of memory contain up to 256 separate interrupt vectors. On the SDK-86 the initial 2K bytes of memory is RAM and therefore must be initialized with the appropriate vectors. (In a prototype system, this initial memory is probably ROM, thus the vector set-up is not needed.) The 8274 supplies up to eight different interrupt vectors. These vectors are developed from internal conditions such as data requests, status changes, or error conditions for each channel. The initialization routine arbitrarily assumes that the initial 8274 vector corresponds to 8086 vector location 80H (memory location 200H). This choice is arbitrary since the 8274 initial vector location is programmable.

Finally, the initialization routine sets up the status and flag in RAM. The meaning and use of these locations are discussed later.

Following the initialization routine are those for the transmit commands (starting with line #268). These commands assume that the host CPU has initialized the publically declared variables for the transmit buffer pointer, TX_POINTER_CHx, and the buffer length, TX_LENGTH_CHx. The transmit command routines simply clear the transmit empty flag, TXEMPTY_CHx, and load the first character of the buffer into the transmitter. It is necessary to load the first character in this manner since transmitter interrupts are generated only when the 8274’s transmit data buffer becomes empty. It is the act of becoming empty which generates the interrupt not simply the buffer being empty, thus the transmitter needs one character to start.

The host CPU can monitor the transmitter empty flag, TXEMPTY_CHx, in order to determine when transmission of the buffer is complete. Obviously, the CPU should only call the command routine after first checking that the empty flag is set.

After returning to the main program, all transmitter data transfers are handled via the transmitter-interrupt service routines starting at lines #360 and #443. These routines start by issuing an End-Of-Interrupt command to the 8274. (This command resets the internal-interrupt controller logic of the 8274 for this particular vector and opens the logic for other internal interrupt requests. The routines next check the length count. If the buffer is completely transmitted, the transmitter empty flag, TXEMPTY_CHx, is set and a command is issued to the 8274 to reset its interrupt line. Assuming that the buffer is not completely transmitted, the next character is output to the transmitter. In either case, an interrupt return is executed to return to the main CPU program.

The receiver commands start at line #314. Like the transmit commands, it is assumed that the CPU has initialized the receive-buffer-pointer public variable, RX_POINTER_CHx. This variable points to the first location in an empty receive buffer. The command routines clear the receiver ready flag, RXREADY_CHx, and then set the receiver enable bit in the 8274 WR3 register. With the receiver now enabled, any received characters are placed in the receive buffer using interrupt-driven data transfers.

The received data service routines, starting at lines #402 and #485, simply place the received character in the buffer after first issuing the EOI command. The character is then compared to an ASCII CR. An ASCII CR causes the routine to set the receiver ready flag, RXREADY_CHx, and to disable the receiver. The CPU can interrogate this flag to determine when the buffer contains a new line of data. The receive buffer pointer, RX_POINTER_CHx, points to the last received character and the receive counter, RXCOUNTER_CHx, contains the length.

That completes our discussion of the command routines and their associated interrupt service routines. Although not used by the commands, two additional service routines are included for completeness. These routines handle the error and status-change interrupt vectors.

The error service routines, starting at lines #427 and #510, are vectored to if a special receive condition is detected by the 8274. These special receive conditions include parity, receiver overrun, and framing errors. When this vector is generated, the error condition is indicated in RR1 (Read Register 1). The error service routine issues an EOI command, reads RR1 and places it in the ERRORMSG_CHx variable, and then issues
a reset error command to the 8274. The CPU can monitor the error message location to detect error conditions. The designer, of course, can supply his own error service routine.

Similarly, the status-change routines (starting lines #386 and #469) are initiated by a change in the modem-control status lines CTS/, CD/, or SYNDET/. (Note that WR2 bit 0 controls whether the 8274 generates interrupts based upon changes in these lines. Our WR2 parameter is such that the 8274 is programmed to ignore changes for these inputs.) The service routines simply read RR0, place its contents in the STATUS_MSG_\_CHx variable and then issue a reset external status command. Read Register 0 contains the state of the modem inputs at the point of the last change.

Well, that's it. This application example has presented useful, albeit very simple, routines showing how the 8274 might be used to transmit and receive but ters using an asynchronous serial format. Extensions for byte- or bit-synchronous formats would require no hardware changes due to the highly programmable nature of the 8274's serial formats.

### 8274 APPLICATION BRIEF PROGRAM

MCS-86 MACRO ASSEMBLER  ASYNCB

ISIS-II MCS-86 MACRO ASSEMBLER Y2.1 ASSEMBLY OF MODULE ASYNCB
OBJECT MODULE PLACED IN :F1:ASYNCB.OBJ
ASSEMBLER INVOKED BY: ASMB6 .F1:ASYNCB.SRC

```
LOC OBJ LINE SOURCE
1 ;**********************************************************************
2 ;
3 ; 8274 APPLICATION BRIEF PROGRAM
4 ;
5 ;
6 ;
7 ; THE 8274 IS INITIALIZED FOR SIMPLE ASYNCHRONOUS SERIAL
8 ; FORMAT AND VECTORED INTERRUPT-DRIVEN DATA TRANSFERS.
9 ; THE INITIALIZATION ROUTINE ALSO LOADS THE 8086'S INTERRUPT
10 ; VECTOR TABLE FROM THE CODE SEGMENT INTO LOW RAM ON THE
11 ; SDK-86. THE TRANSMITTER AND RECEIVER ARE LEFT ENABLED.
12 ;
13 ; FOR TRANSMIT, THE CPU PASSES IN MEMORY THE POINTER OF A
14 ; BUFFER TO TRANSMIT AND THE BYTE LENGTH OF THE BUFFER.
15 ; THE DATA TRANSFER PROCEED USING INTERRUPT-DRIVEN TRANSFERS.
16 ; A STATUS BIT IN MEMORY IS SET WHEN IF BUFFERS IS EMPTY.
17 ;
18 ; FOR RECEIVE, THE CPU PASSES THE POINTER OF A BUFFER TO FILL.
19 ; THE BUFFER IS FILLED UNTIL A 'CR.CHAR' CHARACTER IS RECEIVED.
20 ; A STATUS BIT IS SET AND THE CPU MAY READ THE RX POINTER TO
21 ; DETERMINE THE LOCATION OF THE LAST CHARACTER.
22 ;
23 ; ALL ROUTINES ARE ASSUMED TO EXIST IN THE SAME CODE SEGMENT.
24 ; CALL'S TO THE SERVICE ROUTINES ARE ASSUMED TO BE *SHORT* OR
25 ; INTRASEGMENT (ONLY THE RETURN ADDRESS IP IS ON THE STACK).
26 ;
27 ;
28 ;
29 ;
30 ;**********************************************************************
```

7-105
PUBLIC INIT_3274 ; INITIALIZATION ROUTINE
PUBLIC TX.COMMAND_CHB ; TX BUFFER COMMAND CHANNEL B
PUBLIC TX.COMMAND_CHA ; TX BUFFER COMMAND CHANNEL A
PUBLIC RL.COMMAND_CHB ; RX BUFFER COMMAND CHANNEL B
PUBLIC RL.COMMAND_CHA ; RX BUFFER COMMAND CHANNEL A

PUBLIC RL.RESPIRY_CHB ; RX READY FLAG CHB
PUBLIC RL.RESPIRY_CHA ; RX READY FLAG CHA
PUBLIC TX.EMPTY_CHB ; TX EMPTY FLAG CHB
PUBLIC TX.EMPTY_CHA ; TX EMPTY FLAG CHA
PUBLIC RL.COUNTER_CHB ; RX BUFFER COUNTER CHB
PUBLIC RL.COUNTER_CHA ; RX BUFFER COUNTER CHA
PUBLIC ERROR.MSG_CHB ; ERROR FLAG CHB
PUBLIC ERROR.MSG_CHA ; ERROR FLAG CHA
PUBLIC STATUS.MSG_CHB ; STATUS FLAG CHB
PUBLIC STATUS.MSG_CHA ; STATUS FLAG CHA

PUBLIC TX.POINTER_CHB ; TX BUFFER POINTER FOR CHB
PUBLIC TX.LENGTH_CHB ; TX LENGTH OF BUFFER FOR CHB
PUBLIC TX.POINTER_CHA ; TX BUFFER POINTER FOR CHA
PUBLIC TX.LENGTH_CHA ; TX LENGTH OF BUFFER FOR CHA
PUBLIC RL.POINTER_CHB ; RX BUFFER POINTER FOR CHB
PUBLIC RL.POINTER_CHA ; RX BUFFER POINTER FOR CHA

I/O PORT ASSIGNMENTS

DATA_PORT_CHB EQU 0 ; DATA I/O PORT
COMMAND_PORT_CHA EQU 2 ; COMMAND PORT
STATUS_PORT_CHA EQU COMMAND_PORT_CHA ; STATUS PORT

DATA_PORT_CHB EQU 4 ; DATA I/O PORT
COMMAND_PORT_CHB EQU 6 ; COMMAND PORT
STATUS_PORT_CHA EQU COMMAND_PORT_CHA ; STATUS PORT

CR_CHAR EQU 00H ; ASCII CR CHARACTER CODE
INT_TABLE_BASE EQU 200H ; INT VECTOR BASE ADDRESS
CODE_START EQU 500H ; START LOCATION FOR CODE

DATA SEGMENT
LOC OBJ | LINE | SOURCE
---|---|---
91 | O220 0000 | ORG INT_TABLE_BASE
92 | O220 0000 | TX_VECTOR_CHK DW 0 ; TX INTERRUPT VECTOR FOR CHK
93 | O220 0000 | TX_CS_CHK DW 0
94 | O224 0000 | STS_VECTOR_CHK DW 0 ; STATUS INTERRUPT VECTOR FOR CHK
95 | O226 0000 | STS_CS_CHK DW 0
96 | O228 0000 | RX_VECTOR_CHK DW 0 ; RX INTERRUPT VECTOR FOR CHK
97 | O22A 0000 | RX_CS_CHK DW 0
98 | O22C 0000 | ERR_VECTOR_CHK DW 0 ; ERROR INTERRUPT VECTOR FOR CHK
99 | O22E 0000 | ERR_CS_CHK DW 0
100 | O228 0000 | TX_VECTOR_CHK DW 0 ; TX INTERRUPT VECTOR FOR CHK
101 | O22C 0000 | TX_CS_CHK DW 0
102 | O228 0000 | STS_VECTOR_CHK DW 0 ; STATUS INTERRUPT VECTOR FOR CHK
103 | O22C 0000 | STS_CS_CHK DW 0
104 | O22A 0000 | RX_VECTOR_CHK DW 0 ; RX INTERRUPT VECTOR FOR CHK
105 | O22E 0000 | RX_CS_CHK DW 0
106 | O22C 0000 | ERR_VECTOR_CHK DW 0 ; ERROR INTERRUPT VECTOR FOR CHK
107 | O22E 0000 | ERR_CS_CHK DW 0
108 | O228 0000 | RX_VECTOR_CHK DW 0 ; RX INTERRUPT VECTOR FOR CHK
109 | O22C 0000 | RX_CS_CHK DW 0
110 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX BUFFER POINTER FOR CHK
111 | O22C 0000 | RX_BUFFER_CHK DW 0
112 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX BUFFER LENGTH FOR CHK
113 | O22C 0000 | RX_BUFFER_CHK DW 0
114 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX LENGTH COUNTER FOR CHK
115 | O22C 0000 | RX_BUFFER_CHK DW 0
116 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX DONE FLAG
117 | O22C 0000 | RX_BUFFER_CHK DW 0
118 | O228 0000 | RX_BUFFER_CHK DW 0 ; READY FLAG (1 IF ORL.CHAR RECEIVED ELSE 0)
119 | O22C 0000 | RX_BUFFER_CHK DW 0
120 | O228 0000 | RX_BUFFER_CHK DW 0 ; STATUS CHANGE MESSAGE
121 | O22C 0000 | RX_BUFFER_CHK DW 0
122 | O228 0000 | RX_BUFFER_CHK DW 0 ; ERROR STATUS LOCATION (0 IF NO ERROR)
123 | O22C 0000 | RX_BUFFER_CHK DW 0
124 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX BUFFER POINTER FOR CHK
125 | O22C 0000 | RX_BUFFER_CHK DW 0
126 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX BUFFER LENGTH FOR CHK
127 | O22C 0000 | RX_BUFFER_CHK DW 0
128 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX BUFFER POINTER FOR CHK
129 | O22C 0000 | RX_BUFFER_CHK DW 0
130 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX LENGTH COUNTER FOR CHK
131 | O22C 0000 | RX_BUFFER_CHK DW 0
132 | O228 0000 | RX_BUFFER_CHK DW 0 ; RX DONE FLAG
133 | O22C 0000 | RX_BUFFER_CHK DW 0
134 | O228 0000 | RX_BUFFER_CHK DW 0 ; READY FLAG (1 IF ORL.CHAR RECEIVED ELSE 0)
135 | O22C 0000 | RX_BUFFER_CHK DW 0
136 | O228 0000 | RX_BUFFER_CHK DW 0 ; STATUS CHANGE MESSAGE
137 | O22C 0000 | RX_BUFFER_CHK DW 0
138 | O228 0000 | RX_BUFFER_CHK DW 0 ; ERROR STATUS LOCATION (0 IF NO ERROR)
139 | O22C 0000 | RX_BUFFER_CHK DW 0
140 | DATA ENDS | 0
141 | 0 + I $EJECT | 0

MCS-86 MACRO ASSEMBLER ASYNCH

AP-134
MCS-86 MACRO ASSEMBLER  ASYNCB

LOC OBJ LINE SOURCE

149
150  ABC SEGMENT
151  ASSUME CS,ABC DS DATA SS DATA
152  ORG CODE_START
153
154 ;*********************************************************************************
155  *
156  * PARAMETERS FOR CHANNEL INITIALIZATION *
157  *
158  ;*********************************************************************************
159
160 ; CHANNEL B PARAMETERS
161
162  ; WR1 - INTERRUPT ON ALL RX CHAR, VARIABLE INT VECTOR, TX INT ENABLE
163  CMDSTR DB 116H
164  01
165  16
166  02
167  00
168  03
169  00
170  00
171  00
172  00
173  00
174
175 ; CHANNEL A PARAMETERS
176
177  ; WR1 - INTERRUPT ON ALL RX CHAR, TX INT ENABLE
178  CMDSTR DB 112H
179  01
180  12
181  02
182  00
183  03
184  00
185  04
186  00
187  00
188  00
189  00 +1 EJECT
START OF COMMAND ROUTINES

INITIALIZATION COMMAND FOR THE 8274 - THE 8274 IS SETUP ACCORDING TO THE PARAMETERS STORED IN
FROM ABOVE STARTING AT CMSTRB FOR CHANNEL B AND
CMSTRA FOR CHANNEL A.

0510 INITIAL_8274
0510 C760000C886
0510 MOV TX_VECTOR.CHB, OFFSET XINTAB ;TX DATA VECTOR CHB
0510 B0E92200
0510 MOV TX_CS.CHB, CS
0510 B0E922508
0510 MOV STS_VECTOR.CHB, OFFSET STINTB ;STATUS VECTOR CHB
0510 B0E92682
0510 MOV STS_CS.CHB, CS
0510 B0E92436
0510 MOV RX_VECTOR.CHB, OFFSET ROYING ;RX DATA VECTOR CHB
0510 B0E92482
0510 MOV RX-CS.CHB, CS
0510 B0E92776
0510 MOV ERR_VECTOR.CHB, OFFSET ERRINTB ;ERROR VECTOR CHB
0510 B0E92800
0510 MOV RX-CS.CHB, CS
0510 B0E92C86
0510 MOV TX_VECTOR.CHB, OFFSET XINTAB ;TX DATA VECTOR CHB
0510 B0E92D00
0510 MOV TX_CS.CHB, CS
0510 B0E92D96
0510 MOV STS_VECTOR.CHB, OFFSET STINTB ;STATUS VECTOR CHB
0510 B0E92F82
0510 MOV STS_CS.CHB, CS
0510 B0E92F06
0510 MOV RX_VECTOR.CHB, OFFSET ROYING ;RX DATA VECTOR CHB
0510 B0E93182
0510 MOV RX-CS.CHB, CS
0510 B0E932F86
0510 MOV ERR_VECTOR.CHB, OFFSET ERRINTB ;ERROR VECTOR CHB
0510 B0E933E2
0510 MOV ERR-CS.CHB, CS

COPY SETUP TABLE PARAMETERS INTO 8274

0558 BF9005
0558 MOV DI, OFFSET CMSTAB ;INITIALIZE CHB
0558 BF9060
0558 MOV DX, 'COMMAND_PORT.CHB
0556 EB2E00
0556 CALL SETUP ;COPY CHB PARAMETERS
0571 BF9C05
0571 MOV DI, OFFSET CMSTAB ;INITIALIZE CHA
0574 BF9200
0574 MOV DX, 'COMMAND_PORT.CHB
0577 EB2500
0577 CALL SETUP ;COPY CHA PARAMETERS

INITIALIZE STATUS BYTES AND FLAGS

0578 B00000
0578 MOV RX, 0
0578 82EB02
0578 MOV ERROR.MSG.CHB, AL ;CLEAR ERROR FLAG CHB
0578 82F802
0578 MOV ERROR.MSG.CHB, AL ;CLEAR ERROR FLAG CHB
0578 82F802
0578 MOV STATUS.MSG.CHB, AL ;CLEAR STATUS FLAG CHB
0578 82F802
0578 MOV STATUS.MSG.CHB, AL ;CLEAR STATUS FLAG CHB
0578 82F802
0578 MOV RX.COUNT.CHB, AX ;CLEAR RX COUNTER CHB
0578 82A202
0578 MOV RX.COUNT.CHB, AX ;CLEAR RX COUNTER CHB
0578 8801
0578 MOV AL, 1
0578 82A202
0578 MOV RX.READY.CHB, AL ;SET RX DONE FLAG CHB
0578 82A202
0578 MOV RX.READY.CHB, AL ;SET RX DONE FLAG CHB
0578 82A202
0578 MOV TX.EMPTY.CHB, AL ;SET TX DONE FLAG CHB
0578 82A202
0578 MOV TX.EMPTY.CHB, AL ;SET TX DONE FLAG CHB
0578 859F
0578 MOV TF, 0 ;ENABLE INTERRUPTS
0578 859C
0578 RET ;RETURN - DONE WITH SETUP

SETUP: MOV AL, [DI] ;PARAMETER COPYING ROUTINE
0591 3000
0591 CMP AL, 0
0593 7404
0593 JE DONE
**TX CHANNEL B COMMAND ROUTINE - ROUTINE IS CALLED TO TRANSMIT A BUFFER. THE BUFFER STARTING ADDRESS, TX_POINTER.CHB, AND THE BUFFER LENGTH, TX_LENGTH.CHB, MUST BE INITIALIZED BY THE CALLING PROGRAM. BOTH ITEMS ARE WORD VARIABLES.**

```
05CA 268 TX.COMMAND.CHB.
05CA 269 TX.CHANNE LB.COMMAND ROUTINE - ROUTINE IS CALLED TO TRANSMIT A BUFFER. THE BUFFER STARTING ADDRESS, TX_POINTER.CHB, AND THE BUFFER LENGTH, TX_LENGTH.CHB, MUST BE INITIALIZED BY THE CALLING PROGRAM. BOTH ITEMS ARE WORD VARIABLES.
```

```
05CA 268 TX.COMMAND.CHB.
05CA 269 PUSH AX ;SAVE REGISTERS
05CB 270 PUSH DI
05CC 271 PUSH DX
05CD C662382090 272 MOV TX.EMPTY.CHB, 0 ;CLEAR EMPTY FLAG
05CE 273 MOV DX, DATA.PORT.CHB ;SETUP PORT POINTER
05CF 274 MOV DI, TX.POINTER.CHB ;GET TX BUFFER POINTER CHB
05D0 275 MOV AL, [DI] ;GET FIRST CHARACTER TO TX
05D1 276 OUT DX, AL ;OUTPUT IT TO 8274 TO GET IT STARTED
05D2 277 POP AX
05D3 278 POP DI
05D4 279 POP AX
05D5 C3 280 RET ;RETURN
```

```
05CA 292 TX.COMMAND.CHB:
05CA 293 TX.COMMAND.CHB FOR CHANNEL B - THE CALLING ROUTINE MUST INITIIZE RX.POINTER.CHB TO POINT AT THE RECEIVE BUFFER BEFORE CALLING THIS ROUTINE.
```

```
05CA 292 TX.COMMAND.CHB:
05CA 293 PUSH AX ;SAVE REGISTERS
05CA 294 PUSH DI
05CB 295 PUSH DX
05CC C6623482090 296 MOV TX.EMPTY.CHB, 0 ;CLEAR EMPTY FLAG
05CD 297 MOV DX, DATA.PORT.CHB ;SETUP PORT POINTER
05CE 298 MOV DI, TX.POINTER.CHB ;GET TX BUFFER POINTER CHB
05CF 299 MOV AL, [DI] ;GET FIRST CHARACTER TO TX
05D0 300 OUT DX, AL ;OUTPUT IT TO 8274 TO GET IT STARTED
05D1 301 POP AX
05D2 302 POP DX
05D3 303 POP DI
05D4 304 POP AX
05D5 C3 305 RET ;RETURN
```

```
05CA 311 AP-134
```
LOC | OBJ | POP | AX | RESTORE REGISTERS
--- | --- | --- | --- | ---
0622 | 58 | 371 | | POP AX
0623 | 5F | 372 | | POP DI
0624 | 59 | 373 | | POP DX
0625 | CF | 374 | | IRET - RETURN TO FOREGROUND
0626 | B8E00 | 375 | XIB | MOV DL, COMMAND_PORT.CHB ; ALL CHARACTERS HAVE BEEN SENT
0627 | B8E9 | 376 | MOV AL, 2AH ; RESET TRANSMITTER INTERRUPT PENDING
0628 | EE | 377 | OUT DX, AL
0629 | CS:0028 | 378 | MOV TX.-empty.CHB, 1 ; DONE - SO SET TX EMPTY FLAG CHB
0630 | 58 | 379 | | POP AX ; RESTORE REGISTERS
0631 | 5F | 380 | | POP DI
0632 | 59 | 381 | | POP DX
0633 | CF | 382 | | IRET - RETURN TO FOREGROUND
0634 | 383 | | | CHANNEL B STATUS CHANGE SERVICE ROUTINE
0635 | 52 | 384 | | POP DX
0636 | 57 | 385 | | POP DI
0637 | 58 | 386 | | POP AX
0638 | B8E58 | 387 | CALL EOI ; SEND EOI COMMAND TO 8274
0639 | B8E00 | 388 | MOV DL, COMMAND_PORT.CHB
063A | EC | 389 | MOV AL, DX
063B | F22982 | 390 | MOV STATUS.CHB, AL ; PUT R8 IN STATUS MESSAGE
063C | 58 | 391 | | POP AX ; RESTORE REGISTERS
063D | 5F | 392 | | POP DI
063E | 59 | 393 | | POP DX
0640 | CF | 394 | | IRET
0641 | 395 | | | CHANNEL B RECEIVED DATA SERVICE ROUTINE
0642 | 52 | 396 | | POP DX
0643 | 57 | 397 | | POP DI
0644 | 58 | 398 | | POP AX
0645 | B2C20 | 399 | CALL EOI ; SEND EOI COMMAND TO 8274
0646 | B83C24 | 400 | MOV DI, RX_POINTER.CHB ; GET RX CHB BUFFER POINTER
0647 | B8A00 | 401 | MOV DX, DATA_PORT.CHB
0648 | EC | 402 | MOV AL, DX
0649 | FF88 | 403 | CALL EOI ; SEND EOI COMMAND TO 8274
064A | FF8260 | 404 | MOV AL, DX
064B | 50 | 405 | | POP AX
064C | B2C20 | 406 | CALL EOI ; SEND EOI COMMAND TO 8274
064D | B83C24 | 407 | MOV DI, RX_POINTER.CHB ; GET RX CHB BUFFER POINTER
064E | B8A00 | 408 | MOV DX, DATA_PORT.CHB
064F | EC | 409 | MOV AL, DX
0650 | FF88 | 410 | CALL EOI ; SEND EOI COMMAND TO 8274
0651 | FF8260 | 411 | MOV AL, DX
0652 | 50 | 412 | | POP AX
0653 | B2C20 | 413 | CALL EOI ; SEND EOI COMMAND TO 8274
0654 | B83C24 | 414 | MOV DI, RX_POINTER.CHB ; GET RX CHB BUFFER POINTER
0655 | B8A00 | 415 | MOV AL, DX
0656 | 50 | 416 | | POP AX
0657 | 5F | 417 | | POP DI
0658 | 59 | 418 | | POP DX
0659 | CF | 419 | | IRET - RETURN TO FOREGROUND
065A | 420 | | | CHANNEL B ERROR SERVICE ROUTINE
065B | 52 | 421 | ERRINB PUSH DX ; SAVE REGISTERS
065C | 50 | 422 | | POP AX
065D | 5F | 423 | | POP DI
065E | 59 | 424 | | POP DX
065F | CF | 425 | | IRET - RETURN TO FOREGROUND
0660 | 426 | | | CHANNEL B ERROR SERVICE ROUTINE
0661 | 52 | 427 | ERRINB PUSH DX ; SAVE REGISTERS
0662 | 50 | 428 | | POP AX
0663 | 5F | 429 | | POP DI
0664 | 59 | 430 | | POP DX
0665 | CF | 431 | | IRET - RETURN TO FOREGROUND
0666 | 432 | | | CHANNEL B ERROR SERVICE ROUTINE
0667 | 52 | 433 | ERRINB PUSH DX ; SAVE REGISTERS
0668 | 50 | 434 | | POP AX
0669 | 5F | 435 | | POP DI
066A | 59 | 436 | | POP DX
066B | CF | 437 | | IRET - RETURN TO FOREGROUND
MCS-86 MACRO ASSEMBLER  ASYNCR

LOC OBJ  LINE  SOURCE

067F 08E1  431  MOV  AL, 1  ;POINT AT RRL
0681 EE   432  OUT  DX, AL  ;READ RRL
0682 EC   433  IN  AL, DX  ;READ RX
0683 22882 434  MOV  ERROR.MSG.CHAR, AL  ;SAVE IT IN ERROR FLAG
0685 0880  435  MOV  AL, 3AH  ;SEND RESET ERROR COMMAND TO 8274
0680 EE   436  OUT  DX, AL
0689 58   437  POP  AX  ;RESTORE REGISTERS
068A 5A   438  POP  DX
068B CF   439  IRET  ;RETURN TO FOREGROUND

440  ;CHANNEL A TRANSMIT DATA SERVICE ROUTINE
441
068C 52   442  XMTNA  PUSH  DX  ;SAVE REGISTERS
068D 57   443  PUSH  DI
068E 58   444  PUSH  AX
068F C07600 445  CALL  EOI  ;SEND EOI COMMAND TO 8274
0692 FFBE2D02 446  INC  TX.POINTER.CHAR  ;POINT TO NEXT CHARACTER
0696 FFEE2E02 447  DEC  TX.LENGTH.CHAR  ;DEC LENGTH COUNTER
0699 748E  448  JE  XIA  ;TEST IF DONE
069C BAB000 449  MOV  DX, DATA.PORT.CHAR  ;NOT DONE - GET NEXT CHARACTER
069F B3E2C02 450  MOV  DI, TX.POINTER.CHAR
069B 185   451  MOV  AL, [DI]  ;PUT CHARACTER IN AL
069D EE   452  OUT  DX, AL  ;OUTPUT IT TO 8274
06A6 58   453  POP  AX  ;RESTORE REGISTERS
06A7 5F   454  POP  DI
06A8 5A   455  POP  DX
06A9 CF   456  IRET  ;RETURN TO FOREGROUND
06AA B200  457  XIA  MOV  DX, COMMAND.PORT.CHAR  ;ALL CHARACTERS HAVE BEEN SENT
06A0 B208  458  MOV  AL, 2AH  ;RESET TRANSMITTER INTERRUPT PENDING
06AF EE   459  OUT  DX, AL
06B8 C08340801 460  MOV  TX.EMPTY.CHAR, 1  ;DONE - SET TX EMPTY FLAG CHB
06B5 58   461  POP  AX
06B6 5F   462  POP  DI
06B7 5A   463  POP  DX
06B8 CF   464  IRET  ;RETURN TO FOREGROUND

465  ;CHANNEL A STATUS CHANGE SERVICE ROUTINE
466
06BA 52   467  STRNA  PUSH  DX  ;SAVE REGISTERS
06B0 57   468  PUSH  DI
06B8 58   469  PUSH  AX
06C0 E85100 470  CALL  EOI  ;SEND EOI COMMAND TO 8274
06C3 B0200  471  MOV  DX, COMMAND.PORT.CHAR
06C2 EC   472  IN  AL, DX  ;READ RX
06C3 22802  473  MOV  STATUS.MSG.CHAR, AL  ;PUT RX IN STATUS MESSAGE
06C5 B010  474  MOV  AL, 10H  ;SEND RESET STATUS INT COMMAND TO 8274
06C8 EE   475  OUT  DX, AL
06CB 58   476  POP  AX  ;RESTORE REGISTERS
06CB 5F   477  POP  DI
06CC B5   478  POP  DX
06CD CF   479  IRET

480  ;CHANNEL A RECEIVED DATA SERVICE ROUTINE
481
06CD 52   482  RCVNA  PUSH  DX  ;SAVE REGISTERS
06CE 57   483  PUSH  DI
06CF 58   484  PUSH  AX
06D1 E83800 485  CALL  EOI  ;SEND EOI COMMAND TO 8274
06D4 B3E3002 486  MOV  DI, TX.POINTER.CHAR  ;GET TX.CHAR BUFFER POINT
LOC 08J  
LINE  SOURCE
06DA EC  491  IN AL, DX ;READ CHARACTER
06DB 8805  492  MOV [DI], AL ;STORE IN BUFFER
06DD FFA63082  493  INC RX.POINTER_CHAR ;BUMP THE BUFFER POINTER
06E1 FFA63282  494  INC RX.COUNT_CHAR ;BUMP THE COUNTER
06E5 30D0  495  CMP AL, CX.CHAR ;TEST IF LAST CHARACTER TO BE RECEIVED?
06E7 75E4  496  JNE RIA
06E9 C68E5882  497  MOV RX.READY_CHAR, 1 ;YES, SET READY FLAG
06EE BAF200  498  MOV DX, COMMAND_PORT.CHAR  ;POINT AT COMMAND PORT
06F1 8003  499  MOV AL, 3  ;POINT AT IRS
06F3 EE  500  OUT DX, AL
06F4 88C8  501  MOV AL, 0C8H  ;DISABLE RX
06F6 EE  502  OUT DX, AL
06F7 58  503  RIA  ;POP AX, EITHER WAY, RESTORE REGISTERS
06F8 5F  504  POP DI
06F9 5A  505  POP DX
06FA CF  506  IRET  ;RETURN TO FOREGROUND
06FB 52  507  ERRNA: PUSH DX  ;SAVE REGISTERS
06FC 59  508  PUSH AX
06FD E81000  509  CALL EOI  ;SEND EOI COMMAND TO 8274
0700 BAA200  510  MOV DX, COMMAND_PORT.CHAR
0703 BAA1  511  MOV AL, 1  ;POINT AT RRI
0705 EE  512  OUT DX, AL
0706 EC  513  IN AL, DX  ;READ RRI
0707 827982  514  MOV ERROR.MSG CHAR, AL  ;SAVE IT IN ERROR FLAG
070A BAA0  515  MOV AL, 3BH  ;SEND RESET ERROR COMMAND TO 8274
070C EE  516  OUT DX, AL
070D 58  517  POP AX  ;RESTORE REGISTERS
070E 5A  518  POP DX
070F CF  519  IRET  ;RETURN TO FOREGROUND
0710 59  520  ;END-OF-INTERRUPT ROUTINE - SENDS EOI COMMAND TO 8274.
0711 52  521  ;THIS COMMAND MUST ALWAYS TO ISSUED ON CHANNEL A.
0712 BAA200  522  MOV DX, COMMAND_PORT.CHAR  ;ALWAYS FOR CHANNEL A !!!
0715 BAA8  523  MOV AL, 3BH
0717 EE  524  OUT DX, AL
0718 5A  525  POP DX
0719 5B  526  POP AX
071A C3  527  RET
071B 59  528  ;END OF CODE ROUTINE
071C 52  529  ABC ENDS
071D 53  530  END

ASSEMBLY COMPLETE, NO ERRORS FOUND
REFERENCES


Synchronous Communication
Multiple Protocol Serial Controller

Silinder Naqvi
Application Engineer

June 1982
INTRODUCTION:
The INTEL 8274 is a Multi-Protocol Serial Controller, capable of handling both asynchronous and synchronous communication protocols. Its programmable features allow it to be configured in various operating modes, providing optimization to given data communication application.

This application note describes the features of the MPSC in Synchronous Communication applications only. It is strongly recommended that the reader read the 8274 Data Sheet and Application Note AP134 "Asynchronous Communication with the 8274 Multi-Protocol Serial Controller" before reading this Application Note. This Application note assumes that the reader is familiar with the basic structure of the MPSC, in terms of pin description, Read/Write registers and asynchronous communication with the 8274. Appendix A contains the software listings of the Application Example and Appendix B shows the MPSC Read/Write Registers for quick reference.

The first section of this application note presents an overview of the various synchronous protocols. The second section discusses the block diagram description of the MPSC. This is followed by the description of MPSC interrupt structure and mode of operation in the third and fourth sections. The fifth section describes a hardware/software example, using the INTEL single board computer iSBC88/45 as the hardware vehicle. The sixth section consists of some specialized applications of the MPSC. Finally, in section seven, some useful programming hints are summarized.

### SYNCHRONOUS PROTOCOL OVERVIEW

This section presents an overview of various synchronous protocols. The contents of this section are fairly tutorial and may be skipped by the more knowledgeable reader.

**Bit Oriented Protocols Overview**

Bit oriented protocols have been defined to manage the flow of information on data communication links. One of the most widely known protocol is the one defined by the International Standards Organization: HDLC (High Level Data Link Control). The American Standard Associations' protocol, ADCCP is similar to HDLC. CCITT Recommendation X.25 layer 2 is also an acceptable version of HDLC. Finally, IBM’s SDLC (Synchronous Data Link Control) is also a subset of the HDLC.

In this section, we will concentrate most of our discussion on HDLC. Figure 1 shows a basic HDLC frame format.

A frame consists of five basic fields: Flag, Address, Control, Data and Error Detection. A frame is bounded by flags - opening and closing flags. An address field is 8 bits wide, extendable to 2 or more bytes. The control field is also 8 bits wide, extendable to two bytes. The data field or information field may be any number of bits. The data field may or may not be on an 8 bit boundary. A powerful error detection code called Frame Check Sequence contains the calculated CRC (Cycle Redundancy Code) for all the bits between the flags.

### ZERO BIT INSERTION

The flag has a unique binary bit pattern: 7E HEX. To eliminate the possibility of the data field containing a 7E HEX pattern, a bit stuffing technique called Zero Bit Insertion is used. This technique specifies that during transmission, a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1's. This will ensure that no pattern of 0111110 is ever transmitted between flags. On the receiving side, after receiving the flag, the receiver hardware automatically deletes any 0 following five consecutive 1's. The 8274 performs zero bit insertion and deletion automatically in the SDLC/HDLC mode. The zero-bit stuffing ensures periodic transitions in the data stream. These transitions are necessary for a phase lock circuit, which may be used at the receiver end to generate a receive clock which is in phase to the received data. The inserted and deleted 0's are not included in the CRC checking. The address field is used to address a given secondary station. The control field contains the link-level control information which includes implied acknowledgement, supervisory commands and responses, etc. A more detailed discussion of higher level protocol functions is beyond the scope of this application note. Interested readers may refer to the references at the end of this application note.

The data field may be of any length and content in HDLC. Note that SDLC specifies that data field be a multiple of bytes only. In data communications, it is gen-
erally desirable to transmit data which may be of any content. This requires that data field should not contain characters which are defined to assist the transmission protocol (like opening flag 7EH in HDLC/SDLC communications). This property is referred to as "data transparency". In HDLC/SDLC, this code transparency is made possible by Zero Bit Insertion discussed earlier and the bit orientated nature of the protocol.

The last field is the FCS (Frame Check Sequence). The FCS uses the error detecting techniques called Cyclic Redundancy Check. In SDLC/HDLC, the CCITT-CRC must be used.

NON-RETURN TO ZERO INVERTED (NRZI)

NRZI is a method of clock and data encoding that is well suited to the HDLC protocol. It allows HDLC protocols to be used with low cost asynchronous modems. NRZI coding is done at the transmitter to enable clock recovery from the data at the receiver terminal by using standard digital phase locked loop techniques. NRZI coding specifies that the signal condition does not change for transmitting a 1, while a 0 causes a change of state. NRZI coding ensures that an active data line will have transition at least every 5-bit times (recall Zero Bit Insertion), while contiguous 0's will cause a change of state. Thus, ZBI and NRZI encoding makes it possible for a phase lock circuit at the receiver end to derive a receive clock (from received data) which is synchronized to the received data and at the same time ensure data transparency.

Byte Synchronous Communication

As the name implies, Byte Synchronous Communication is a synchronous communication protocol which means that the transmitting station is synchronized to the receiving station through the recognition of a special sync character or characters. Two examples of Byte Synchronous protocol are the IBM Bisync and Monosync. Bisync has two starting sync characters per message while monosync has only one sync character. For the sake of brevity, we will only discuss Bisync here. All the discussion is valid for Monosync also. Any exceptions will be noted. Figure 2 shows a typical Bisync message format.

The Bisync protocol is defined for half duplex communication between two or more stations over point to point or multipoint communication lines. Special characters control link access, transmission of data and termination of transmission operations for the system. A detailed discussion of these special control characters (SYN, ENQ, STX, ITB, ETB, ETX, DLE, SOH, ACK0, ACK1, WACK, NAK and EOT, etc) is beyond the scope of this Application Note. Readers interested in more detailed discussion are directed to the references listed at the end of this Application Note.

As shown in Figure 2, each message is preceded by two sync characters. Since the sync characters are defined at the beginning of the message only, the transmitter must insert fill characters (sync) in order to maintain synchronization with the receiver when no data is being transmitted.

TRANSPARENT TRANSMISSION

Bisync protocol requires special control characters to maintain the communication link over the line. If the data is EBCDIC encoded, then transparency is ensured by the fact that the data field will not contain any of the bisync control characters. However, if data does not conform to standard character encoding techniques, transparency in bisync is achieved by inserting a special character DLE (Data Link Escape) before and after a string of characters which are to be transmitted transparently. This ensures that any data characters which match any of the special characters are not confused for special characters. An example of a transparent block is shown in Figure 3.

In a transparent mode, it is required that the CRC(BCC) is not performed on special characters. Later on, we will show how the 8274 can be used to achieve transparent transmission in Bisync mode.

<table>
<thead>
<tr>
<th>SYNC</th>
<th>SYNC</th>
<th>SOH</th>
<th>HEADER</th>
<th>STX TEXT</th>
<th>ETX OR ETB</th>
<th>CRC 1</th>
<th>CRC 2</th>
</tr>
</thead>
</table>

**Figure 2. Bisync Message Format**

<table>
<thead>
<tr>
<th>DLE</th>
<th>STX</th>
<th>TRANSPARENT TRANSMISSION</th>
<th>DLE</th>
<th>ETX</th>
<th>BCC</th>
</tr>
</thead>
</table>

Enter transparent mode return to normal mode

**Figure 3. Bisync Transparent Format**
This section discusses the block diagram view of the 8274. The CPU interface and serial interface is discussed separately. This will be followed by a hardware example in the fifth section, which will show how to interface the 8274 with the Intel CPU 8088. The 8274 block diagram is shown in Figure 4.

Figure 4. 8274 Block Diagram

<table>
<thead>
<tr>
<th>CS</th>
<th>A1</th>
<th>A0</th>
<th>Read Operation</th>
<th>Write Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>CHA DATA READ</td>
<td>CHA DATA WRITE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(RR0,RR1)</td>
<td>(WR0–WR7)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>CHA STATUS REGISTER</td>
<td>CHA COMMAND/PARAMETER</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(RR0,RR1,RR2)</td>
<td>(WR0–WR7)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>CHB DATA READ</td>
<td>CHB DATA WRITE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(RR0,RR1,RR2)</td>
<td>(WR0–WR7)</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>HIGH Z</td>
<td>HIGH Z</td>
</tr>
</tbody>
</table>

Figure 5. Bus Interface
TxDRQ_B and RxDRQ_B becomes IPO and IPI respectively in non-DMA mode. IPI is the Interrupt Priority Input and IPO is the Interrupt Priority Output. These two pins can be used for connecting multiple MPSCs in a daisy chain. If the Wait Mode is programmed, then TxRDQ_A and RxDRQ_A pins become RDY_A and RDY_A pins. These pins can be wire-or'ed and are usually hooked up to the CPU RDY line to synchronize the CPU for block transfers. The INT pin is activated whenever the MPSC requires CPU attention. The INTA may be used to utilize the powerful vectored mode feature of the 8274. Detailed discussion on these subjects will be done later in this Application Note. The Reset pin may be used for hardware reset while the clock is required to click the internal logic on the MPSC.

**Serial Interface**

On the serial side, there are two completely independent channels: Channel A and Channel B. Each channel consists of a transmitter block, receiver block and a set of read/write registers which are used to initialize the device. In addition, a control logic block provides the modem interface pins. Channel B serial interface logic is a mirror image of Channel A serial interface logic, except for one exception: there is only one pin for RTS_B and SYNDET_B.

At a given time, this pin is either RTS_B or SYNDET_B. This mode is programmable through one of the internal registers on the MPSC.

**Transmit And Receive Data Path**

Figure 6 shows a block diagram for transmit and receive data path. Without describing each block on the diagram, a brief discussion of the block diagram will be presented here.

**TRANSMIT DATA PATH**

The transmit data is transferred to the twenty-bit serial shift register. The twenty-bits are needed to store two bytes of sync characters in bisync mode. The last three bits of the shift register are used to indicate to the internal control logic that the current data byte has been shifted out of the shift register. The transmit data in the transmit shift register is shifted out through a two bit delay onto the TxData line. This two bit delay is used to synchronize the internal shift clock with the external transmit clock. The data in the shift register is also presented to zero bit insertion logic which inserts a zero after sensing five contiguous ones in the data stream. In parallel to all this activity, the CRC-generator is computing CRC on the transmitted data and appends the frame with CRC bytes at the end of the data transmission.

![Figure 6. Transmit and Receive Data Path](image-url)
RECEIVE DATA PATH

The received data is passed through a one-bit delay before it is presented for flag/sync comparison. In bisync mode, after the synchronization is achieved, the incoming data bypasses the sync register and enters directly into the three bit buffer on its way to receive shift register. In SDLC mode, the incoming data always passes through the sync register where data pattern is continuously monitored for contiguous ones for zero deletion logic. The data then enters the three bit buffer and the receive shift register. From the receive shift register, the data is transferred to the three byte deep FIFO. The data is transferred to the top of the FIFO at the chip clock rate (not the receiver clock). It takes three chip clock periods to transfer data from the serial shift register to the top of the FIFO. The three bit deep Receive Error FIFO shifts any error condition which may have occurred during a frame reception.

While all this is happening, the CRC checker is checking the CRC on the incoming data. The computed CRC is checked with the CRC bytes attached to the incoming frame and an error generated under a no-check condition. Note that the bisync data is presented to the CRC checker with an 8-bit delay. This is necessary to achieve transparency in bisync mode as will be shown later in this Application Note.

Figure 7. MPSC Interrupt Structure
MULTI-PROTOCOL SERIAL CONTROLLER (MPSC) INTERRUPT STRUCTURE

The MPSC offers a very powerful interrupt structure, which helps in responding to an interrupt condition very quickly. There are multiple sources of interrupts within the MPSC. However, the MPSC resolves the priority between various interrupting sources and interrupts the CPU for service through the interrupt line. This section presents a comprehensive discussion on all the 8274 interrupts and the priority resolution between these interrupts.

All the sources of interrupts on the 8274 can be grouped into three distinct categories. (See Figure 7)
1. Receive Interrupts
2. Transmit Interrupts
3. External/Status Interrupts.

An internal interrupt priority structure sets the priority between the interrupts. There are two programmable options available on the MPSC. The priority is set by WR2A, D2. (Figure 8)

<table>
<thead>
<tr>
<th>PRIORITY</th>
<th>Highest</th>
<th>.</th>
<th>Lowest</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>RXA</td>
<td>TXA</td>
<td>RXB</td>
</tr>
<tr>
<td>1</td>
<td>RXA</td>
<td>TXA</td>
<td>RXB</td>
</tr>
</tbody>
</table>

*Figure 8. Interrupt Priority*

Receive Interrupt

All receive interrupts may be categorized into two distinct groups: Receive Interrupt on Receive Character and Special Receive Condition Interrupts.

RECEIVE INTERRUPT ON RECEIVE CHARACTER

A receive interrupt is generated when a character is received by the MPSC. However, as will be discussed later, this is a programmable feature on the MPSC. A RX character available interrupt is generated by the MPSC after the receive character has been assembled by the MPSC. It may be noted that in DMA transfer mode too, a receive interrupt on the first receive character should be programmed. In SDLC mode, if address search mode has been programmed, this interrupt will be generated only after a valid address match has occurred. In bisync mode, this interrupt is generated on receipt of a character after at least two valid sync characters. In monosync mode, a character followed by at least a single valid sync character will generate this interrupt. An interrupt on first receive character signifies the beginning of a valid frame. An end of the frame is characterized by an "End of Frame" Interrupt (RR1: D7).* This bit (RR1:D7) is set in SDLC/HDLC mode only and signifies that a valid ending flag (7EH) has been received. This bit gets reset either by an "Error Reset" command (WR0: D5D4D3 = 110) or upon reception of the first character of the next frame. In multiframe reception, on receiving the interrupt at the "End of Frame" the CPU may issue an Error Reset command which will reset the interrupt. In DMA mode, the interrupt on first receive character is accompanied by a RxDRQ (Receiver DMA request) on the appropriate channel. At the end of the frame, an End of Frame interrupt is generated. The CPU may use this interrupt to jump into a routine which may redefine the receive buffer for the next incoming frame.

*RR1:D7 is bit D7 in Read Register 1.

SPECIAL RECEIVE CONDITION INTERRUPTS

So far, we have assumed that the reception is error free. But this is not a 'typical' case in most real life applications. Any error condition during a frame reception generates yet another interrupt — special receive condition interrupt. There are four different error conditions which can generate this interrupt.

(i) Parity error
(ii) Receive Overrun error
(iii) Framing error
(iv) End of Frame

(i) Parity error: Parity error is encountered in asynchronous (start-stop bits) and in bisync/monosync protocols. Both odd or even parity can be programmed. A parity error in a received byte will generate a special receive condition interrupt and sets bit 4 in RR1.

(ii) Receive Overrun error: If the CPU or the DMA controller (in DMA mode) fails to read a received character within three byte times after the received character interrupt (or DMA request) was generated, the receiver buffer will overflow and this will generate a special receive condition interrupt and sets bit 5 in RR1.

(iii) Framing error: In asynchronous mode, a framing error will generate a special receive interrupt and set bit D6 in RR1. This bit is not latched and is updated on the next received character.

(iv) End of frame: This interrupt is encountered in SDLC/HDLC mode only. When the MPSC receives the closing flag, it generates the special receive condition interrupt and sets bit D7 in RR1.

All the special receive condition interrupts may be reset by issuing an Error Reset Command.

CRC Error: In SDLC/HDLC and synchronous modes, a CRC error is indicated by bit D6 in RR1. When used to check CRC error, this bit is normally set until a correct CRC match is obtained which resets this bit. After receiving a frame, the CPU must read this bit (RR1:D6) to determine if a valid CRC check had occurred. It may be noted that a CRC error does not generate an interrupt.
It may be also be pointed out that in SDLC/HDLC mode, receive DMA requests are disabled by a special receive condition and can only be re-enabled by issuing an Error Reset Command.

**Transmit Interrupt**

A transmit buffer empty generates a transmit interrupt. This has been discussed earlier under “Transmit in Interrupt Mode” and it would be sufficient to note here that a transmit buffer empty interrupt is generated only when the transmit buffer gets empty — assuming it had a data character loaded into it earlier. This is why on starting a frame transmission, the first data character is loaded by the CPU without a transmit empty interrupt (or DMA request in DMA mode). After this character is loaded into the serial shift register, the buffer becomes empty, and an interrupt (or DMA request) is generated. This interrupt is reset by a “Reset Tx Interrupt/DMA Pending” command (WR0: D5 D4 D3 = 101).

**External/Status Interrupt**

Continuing our discussion on transmit interrupt, if the transmit buffer empty and the transmit serial shift register also becomes empty (due to the data character shifted out of the MPSC), a transmit under-run interrupt will be generated. This interrupt may be reset by “Reset/External Status Interrupt” command (WR0: D5 D4 D3 = 101).

The External Status Interrupt can be caused by five different conditions:

(i) DCD Transition
(ii) CTS Transition
(iii) Sync/Hunt Transition
(iv) Tx under-run/EOM condition
(v) Break/Abort Detection.

**DCD,CTS TRANSITION**

Any transition on these inputs on the serial interface will generate an External/Status interrupt and set the corresponding bits in status register RR0. This interrupt will also be generated in DMA as well as in Wait Mode. In order to find out the state of the CTS or DCD pins before the transition had occurred, RR0 must be read before issuing a Reset External/Status Command through WR0. A read of RR0 after the Reset External/Status Command will give the condition of CTS or DCD pins after the transition had occurred. Note that bit D5 in RR0 gives the complement of the state of CTS pin while D3 in RR0 reflects the actual state of the DCD pin.

**SYNC HUNT TRANSITION**

Any transition on the SYNDET input generates an interrupt. However, sync input has different functions in different modes and we shall discuss them individually.

**SDLC Mode**

In SDLC mode, the SYNDET pin is an output. Status register RR1, D4 contains the state of the SYNDET pin. The Enter Hunt Mode initially sets this bit in R0. An opening flag in a received SDLC frame resets this bit and generates an external status interrupt. Every time the receiver is enabled or the Enter Hunt Code Command is issued, an external status interrupt will be generated on receiving a valid flag followed by a valid address/data character. This interrupt may be reset by the “Reset External Status Interrupt” command.

**External SYNC Mode**

The MPSC can be programmed into External Sync Mode by setting WR4, D5 D4 = 11. The SYNDET pin is an input in this case and must be held high until an external character synchronization is established. However, the External Sync mode is enabled by the Enter Hunt Mode control bit (WR3: D4). A high at the SYNDET pin holds the sync/Hunt bit (RR0,D4) in the reset state. When external synchronization is established, SYNDET must be driven low on second rising edge of RxC after the rising edge of RxC on which the last bit of sync character was received. This high to low transition sets the Sync/Hunt bit and generates an external status interrupt, which must be reset by the Reset External/Status command. If the SYNDET input goes high again, another External Status Interrupt is generated, which may be cleared by Reset External Status command.

**Mono-Sync/Bisync Mode**

SYNDET pin acts as an output in this case. The Enter Hunt Mode sets the Sync/Hunt bit in R0. Sync/Hunt bit is reset when the MPSC achieves character synchronization. This high to low transition will generate an external status interrupt. The SYNDET pin goes active every time a sync pattern is detected in the data stream. Once again, the external status interrupt may be reset by the Reset External Status command.

**Tx UNDER-RUN/END OF MESSAGE (EOM)**

The transmitter logic includes a transmit buffer and a transmit serial shift register. The CPU loads the character into the transmit buffer which is transferred into the transmit shift register to be shifted out of the MPSC. If the transmit buffer gets empty, a transmit buffer empty interrupt is generated (as discussed earlier). However, if the transmit buffer gets empty and the serial shift register gets empty, a transmit under-run condition will be created. This generates an External Status Interrupt and the interrupt can be cleared by the Reset External Status command. The status register RR0, D6 bit is set when the transmitter under-runs. This bit plays an important role in controlling a transmit operation, as will be discussed later in this application note.
BREAK/ABORT DETECTION

In asynchronous mode, bit D7 in RR0 is set when a break condition is detected on the receive data line. This also generates an External/Status interrupt which may be reset by issuing a Reset External/Status Interrupt command to the MPSC. Bit D7 in RR0 is reset when the break condition is terminated on the receive data line and this causes another External/Status interrupt to be generated. Again, a Reset External/Status Interrupt command will reset this interrupt and will enable the break detection logic to look for the next break sequence.

In SDLC Receive Mode, an Abort sequence (seven or more 1’s) detection on the receive data line will generate an External/Status interrupt and set RR0, D7. A Reset External/Status command will clear this interrupt. However, a termination of the Abort sequence will generate another interrupt and set RR0, D7 again. Once again, it may be cleared by issuing Reset External/Status Command.

This concludes our discussion on External Status Interrupts.

Interrupt Priority Resolution

The internal interrupt priority between various interrupt sources is resolved by an internal priority logic circuit, according to the priority set in WR2A. We will now discuss the interrupt timings during the priority resolution. Figures 9 and 10 show the timing diagrams for vectored and non-vectored modes.

VECTORED MODE

We shall assume that the MPSC accepted an internal request for an interrupt by activating the internal INT signal. This leads to generating an external interrupt signal on the INT pin. The CPU responds with an interrupt acknowledge (INTA) sequence. The leading edge of the first INTA pulse sets an internal interrupt acknowledge signal (we will call it Internal INTA). Internal INTA is reset by the high going edge of the third INTA pulse. The MPSC will not accept any internal requests for an interrupt during the period when Internal INTA is active (high). The MPSC resolves the priority during various existing internal interrupt requests during the Interrupt Request Priority Resolve Time, which is defined as the time between the leading edge of the first INTA and the leading edge of the second INTA from the CPU. Once the internal priorities have been resolved, an internal Interrupt-in-service Latch is set. The external INT is also deactivated when the Interrupt-in-Service Latch is set.

The lower priority interrupt requests are not accepted internally until an EOI (WR0: D5 D4 D3 = 111) command is issued by the CPU. The EOI command enables the lower priority interrupts. However, a higher priority interrupt
request will still be accepted (except during the period when internal INTA is active) even though the Internal-in-Service Latch is set. This higher priority request will generate another external INT and will have to be handled by the CPU according to how the CPU is set up. If the CPU is set up to respond to this interrupt, a new INTA cycle will be repeated as discussed earlier. It may also be noted that a transmitter buffer empty and receive character available interrupts are cleared by loading a character into the MPSC and by reading the character received by the MPSC respectively.

**NON-VECTORED MODE**

Figure 10 shows the timing of interrupt sequence in non-vectored mode. The explanation for non-vectored is similar to the vector mode, except for the following exceptions.

— No internal priority requests are accepted during the time when pointer 2 for Channel B is specified.

— The interrupt request priority resolution time is the time between the leading edge of pointer 2 and leading edge of RD active. It may be pointed out that in non-vectored mode, it is assumed that the status affects vector mode is used to expedite interrupt response.

On getting an interrupt in non-vectored mode, the CPU must read status register RR2 to find out the cause of the interrupt. In order to do so, first a pointer to status register RR2 is specified and then the status read from RR2. It may be noted here that after specifying the pointer, the CPU must read status register RR2 otherwise, no new interrupt requests will be accepted internally.

Just like the vectored mode, no lower internal priority requests are accepted until an EOI command is issued by the CPU. A higher priority request can still interrupt the CPU (except during the priority request inhibit time). It is important to note here that if the CPU does not perform a read operation after specifying the pointer 2 for Channel B, the interrupt request accepted before the pointer 2 was activated will remain valid and no other request (high or low priority) will be accepted internally. In order to complete a correct priority resolution, it is advised that a read operation be done after specifying the pointer 2B.

**IPI and IPO**

So far, we have ignored the IPI and IPO signals shown in Figures 9 and 10. We may recall that IPI is the Interrupt-Priority-Input to the MPSC. In conjunction with the IPO (Interrupt Priority Output), it is used to daisy chain multiple MPSC's. MPSC daisy chaining will be discussed in detail later in this application note.
EOI Command

The EOI command as explained earlier, enables the lower priority interrupts by resetting the internal In-Service-Latch, which consequently resets the IPO output to a low state. See Figures 9 and 10 for details. Note that before issuing any EOI command, the internal interrupting source must be satisfied otherwise, same source will interrupt again. The Internal Interrupt is the signal which gets reset when the internal interrupting source is satisfied (see Figure 9).

This concludes our discussion on the MPSC Interrupt Structure.

MULTI-PROTOCOl SERIAL CONTROLLER (MPSC) MOPES OF OPERATION

The MPSC provides two fully independent channels that may be configured in various modes of operations. Each channel can be configured into full duplex mode and may operate in a mode or protocol different from the other channel. This feature will be very efficient in an application which requires two data link channels operating in different protocols and possibly at different data rates. This section presents a detailed discussion on all the 8274 modes and shows how to configure it into these modes.

Interrupt Driven Mode

In the interrupt mode, all the transmitter and receiver operations are reported to the processor through interrupts. Interrupts are generated by the MPSC whenever it requires service. In the following discussion, we will discuss how to transmit and receive in interrupt driven mode.

TRANSMIT IN INTERRUPT MODE

The MPSC can be configured into interrupt mode by appropriately setting the bits in WR2 A (Write Register 2, Channel A). Figure 11 shows the modes of operation.

<table>
<thead>
<tr>
<th>WR2A</th>
<th>MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 11. MPSC Mode Selection for Channel A and Channel B.

We will limit our discussion to SDLC transmit and receive only. However, exceptions for other synchronous protocols will be pointed out. To initiate a frame transmission, the first data character must be loaded from the CPU, in all cases. (DMA Mode too, as you will notice later in this application note). Note that in SDLC mode, this first data character may be the address of the station addressed by the MPSC. The transmit buffer consists of a transmit buffer and a serial shift register. When the character is transferred from the buffer into the serial shift register, an interrupt due to transmit buffer empty is generated. The CPU has one byte time to service this interrupt and load another character into the transmitter buffer. The MPSC will generate an interrupt due to transmit buffer under-run condition if the CPU does not service the Transmit Buffer Empty Interrupt within one byte time.

This process will continue until the CPU is out of any more data characters to be sent. At this point, the CPU does not respond to the interrupt with a character but simply issues a Reset Tx INT/DMA pending command (WR0: D5 D4 D3 = 1 0 1). The MPSC will ultimately under-run, which simply means that both the transmit buffer and transmit shift registers are empty. At this point, flag character (7EH) or CRC byte is loaded into the transmit shift register. This sets the transmit under-run bit in RR0 and generates “Transmit Under-run/EOM” interrupt (RR0:D6 = 1).

You will recall that an SDLC frame has two CRC bytes after the data field. 8274 generates the CRC on all the data that is loaded from the CPU. During initialization, there is a choice of selecting a CRC-16 or CCITT-CRC (WR5: D2). In SDLC/HDLC operation, CCITT-CRC must be selected. We will now see how the CRC gets inserted at the end of the data field. Here we have a choice of having the CRC attached to the data field or sending the frame without the CRC bytes. During transmission, a “Reset Tx Under-run/EOM Latch” command (WR0: D7 D6 = 11) will ensure that at the end of the frame when the transmitter underruns, CRC bytes will be automatically inserted at the end of the data field. If the “Reset Tx Under-run/EOM Latch” command was not issued during the transmission of data characters, no CRC would be inserted and the MPSC would transmit flags (7EH) instead.

However, in case of CRC transmission, the CRC transmission sets the Tx Under-run/EOM bit and generates a Transmitter Under-run/EOM Interrupt as discussed earlier. This will have to be reset in the next frame to ensure CRC insertion in the next frame. It is recommended that Tx Under-run/EOM latch be reset very early in the transmission mode, preferably after loading the first character. It may be noted here that Tx Under-run/EOM latch cannot be reset if there is no data in the transmit buffer. This means that at least one character has to be loaded into the MPSC before a “Reset Transmit Under-run/EOM Latch” command will be accepted by the MPSC.

When the transmitter is under-run, an interrupt is generated. This interrupt is generated at the beginning of the CRC transmission, thus giving the user enough time (minimum 22 transmit clock cycles) to issue an Abort
command (WR0: D5 D4 D3 = 0 0 1) in case if the transmitted data had an error. The Abort Command will ensure that the MPSC transmits at least eight 1's but less than fourteen 1's before the line reverts to continuous flags. The receiver will scratch this frame because of bad CRC.

However, assuming the transmission was good (no Abort Command issued), after the CRC bytes have been transmitted, closing flag (7EH) is loaded into the transmit buffer. When the flag (7EH) byte is transferred to the serial shift register, a transmit buffer empty interrupt is generated. If another frame has to be transmitted, a new data character has to be loaded into the transmit buffer and the complete transmit sequence repeated. If no more frames are to be transmitted, a “Reset Transmit INT/DMA Pending” command (WR0: D5 D4 D3 = 1 0 1) will reset the transmit buffer empty interrupt.

For character oriented protocols (Bisync, Monosync), the same discussion is valid, except that during transmit under-run condition and transmit under-run/EOM bit in set state, instead of flags, filler sync characters are transmitted.

CRC Generation:
The transmit CRC enable bit (WR5: D0) must be set before loading any data into the MPSC. The CRC generator must be reset to all 1's at the beginning of each frame before CRC computation has begun. The CRC computation starts on the first data character loaded from the CPU and continues until the last data character. The CRC generated is inverted before it is sent on the Tx Data line.

Transmit Termination:
A successful transmission can be terminated by issuing a “Reset Transmit Interrupt/DMA Pending” command, as discussed earlier. However, the transmitter may be disabled any time during the transmission and the results will be as shown in Figure 12.

**RECEIVE IN INTERRUPT MODE**

The receiver has to be initialized into the appropriate receive mode (see sample program later in this application note). The receiver must be programmed into Hunt Mode (WR3: D4) before it is enabled (WR3: D0). The receiver will remain in the Hunt Mode until a flag (or sync character) is received. While in the SDLC/Bisync/Monosync mode, the receiver does not enter the Hunt Mode unless the Hunt bit (WR3, D4) before it is enabled (WR3: D2 = 1) and the MPSC will start searching for a new address byte preceded by a flag.

Programmable Interrupts: The receiver may be programmed into any one of the four modes. See Figure 13 for details.

<table>
<thead>
<tr>
<th>Transmitter Disabled during</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Data Transmission</td>
<td>Tx Data will send idle characters* which will be zero inserted.</td>
</tr>
<tr>
<td>2. CRC Transmission</td>
<td>16 bit transmission, corresponding to 16 bits of CRC will be completed. However, flag bits will be substituted in the CRC field.</td>
</tr>
<tr>
<td>3. Immediately after issuing ABORT command.</td>
<td>Abort will still be transmitted — output will be in the mark state.</td>
</tr>
</tbody>
</table>

*Idle characters are defined as a string of 15 or more contiguous ones.

mode bit (WR3: D2). In general receive mode (WR3: D2 = 0), all frames will be received.

Since the MPSC only recognizes single byte address field, extended address recognition will have to be done by the CPU on the data passed on by the MPSC. If the first address byte is checked by the MPSC, and the CPU determines that the second address byte does not have the correct address field, it must set the Hunt Mode (WR3: D2 = 1) and the MPSC will start searching for a new address byte preceded by a flag.

Programmable Interrupts: The receiver may be programmed into any one of the four modes. See Figure 13 for details.

<table>
<thead>
<tr>
<th>WR1, CHA</th>
<th>Rx Interrupt Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>D4 D3</td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>Rx INT/DMA disable</td>
</tr>
<tr>
<td>0 1</td>
<td>Rx INT on first character</td>
</tr>
<tr>
<td>1 0</td>
<td>INT on all Rx characters (Parity affects vector)</td>
</tr>
<tr>
<td>1 1</td>
<td>INT on all Rx characters (Parity does not affect vector)</td>
</tr>
</tbody>
</table>

**Figure 12. Transmitter Disabled During Transmission**

**Figure 13. Receiver Interrupt Modes**

All receiver interrupts can be disabled by WR1: D4 D3 = 0 0. Receiver interrupt on first character is normally used to start a DMA transfer or a block transfer sequence using WAIT to synchronize the data transfer to received or transmitted data.

External Status Interrupts:
Any change in DCD input or Abort detection in the received data, will generate an interrupt if External Status Interrupt was enabled (WR1: D0).
Special Receive Conditions:
The receiver buffer is quadruply buffered. If the CPU fails to respond to "receive character" available interrupt within a period of three byte times (received bytes), the receiver buffer will overflow and generate an interrupt. Finally, at the end of the received frame, an interrupt will be generated when a valid ending flag has been detected.

Receive Character Length:
The receive character length (6, 7 or 8 bits/character) may be changed during reception. However, to ensure that the change is effective on the next received character, this must be done fast enough such that the bits specified for the next character have not been assembled.

CRC Checking:
The opening flag in the frame resets the receive CRC generator and any field between the opening and closing flag is checked for the CRC. In case of a CRC error, the CRC/Framing Error bit in status register 1 is set (RRI: D6=1). Receiver CRC may be disabled/enabled by WR3,D3. The CRC bytes on the received frame are passed on to the CPU just like data, and may be discarded by the CPU.

Receive Terminator:
An end of frame is indicated by End of Frame interrupt. The CPU may issue an "Error Reset" command to reset this interrupt.

DMA (Direct Memory Access) Mode
The 8274 can be interfaced directly to the Intel DMA Controllers 8237A, 8257A and Intel I/O Processor 8089. The 8274 can be programmed into DMA mode by setting appropriate bits in WR2A. See Figure 11 for details.

TRANSMIT IN DMA MODE:
After initializing the 8274 into the DMA mode, the first character must be loaded from the CPU to start the DMA cycle. When the first data character (may be the address byte in SDLC) is transferred from the transmit buffer to the transmit serial shift register, the transmit buffer gets empty and a transmit DMA request (TxDRQ) is generated for the channel. Just like the interrupt mode, to ensure that the CRC bytes are included in the frame, the transmit under-run/EOM latch must be reset. This should preferably be done after loading the first character from the CPU. The DMA will progress without any CPU intervention. When the DMA controller reaches the terminal count, it will not respond to the DMA request, thus letting the MPSC under-run. This will ensure CRC transmission. However, the under-run condition will generate an interrupt due to the Tx under-run/EOM bit getting set (RR0: D6). The CPU should issue a "Reset TxInt/DRQ pending" command to reset TxDRQ and issue a "Reset External Status" command to reset Tx Under-run/EOM interrupt. Following the CRC transmission, flag (7EH) will be loaded into the transmit buffer. This will also generate the TxDRQ since the transmit buffer is empty following the transmission of the CRC bytes. The CPU may issue a "Reset TxINT/DRQ pending" command before setting up the transmit DMA channel on the DMA Controller, otherwise the MPSC will start the DMA transfer immediately after the DMA channel is set up.

RECEIVE IN DMA MODE
The receiver must be programmed in RxINT on first receive character mode (WR1: D4 D3 = 0 1). Upon receiving the first character, which may be the address byte in SDLC, the MPSC generates an interrupt and also generates a Rx DMA Request (Rx DRQ) for the appropriate channel. The CPU has three byte times to service this interrupt (enable the DMA controller, etc.) before the receiver buffer will overflow. It is advisable to initialize the DMA controller before receiving the first character. In case of high bit rates, the CPU will have to service the interrupt very fast in order to avoid receiver over-run.

Once the DMA is enabled, the received data is transferred to the memory under DMA control. Any received error conditions or external status change condition will generate an interrupt as in the interrupt driven mode. The End of Frame is indicated by the End of Frame interrupt which is generated on reception of the closing flag of the SDLC frame. This End of Frame condition also disables the Receive DMA request. The End of Frame interrupt may be reset by issuing an "Error Reset" command to the MPSC. The "Error Reset" command also re-enables the Receive DMA request. It may be noted that the End of Frame condition sets bits D7 in RR1. This bit gets reset by "Error Reset" command. However, End of Frame bit (RR1:D7) can also be reset by the flag of the next incoming frame. For proper operation, Error Reset Command should be issued "after" the End of Frame Bit (RR1:D7) is set. In a more general case, "Error Reset" command should be issued after End of Frame, Receive over-run or Receive parity bit are set in RR1.

Wait Mode
The wait mode is normally used for block transfer by synchronizing the data transfer through the Ready output from the MPSC, which may be connected to the Ready input of the CPU. The mode can be programmed by WR1, D7 D5 and may be programmed separately and independently on CH A and CH B. The Wait Mode will be operative if the following conditions are satisfied.
(i) Interrupts are enabled.
(ii) Wait Mode is enabled (WR1: D7)
(iii) CS = 0, AI = 0

The RDY output becomes active when the transmitter buffer is full or receiver buffer is empty. This way the RDY output from the MPSC can be used to extend the CPU read and write cycle by inserting WAIT states. RDY_A or RDY_B are in high impedance state when the corresponding channel is not selected. This makes it possible to connect RDY_A and RDY_B outputs in wired OR configuration. Caution must be exercised here in using the ROY outputs of the MPSC or else the CPU may hang up for indefinite period. For example, let us assume that transmitter buffer is full and ROY_A is active, forcing the CPU into a wait state. If the CTS goes inactive during this period, the ROY_A will remain active for indefinite period and CPU will continue to insert wait states.

**Vectored/Non-Vectored Mode**

The MPSC is capable of providing an interrupt vector in response to the interrupt acknowledge sequence from the CPU. WR2, CH B contains this vector and the vector can be read in status register RR2. WR2, CH A (bit D5) can program the MPSC in vectored or non-vectored mode. See Figure 14 for details.

In both cases, WR2 may still have the vector stored in it. However, in vectored mode, the MPSC will put the vector on the data bus in response to the INTA (Interrupt Acknowledge) sequence as shown in Figure 15. In non-vectored mode, the MPSC will not respond to the INTA sequence. However, the CPU can read the vector by polling Status Register RR2. WR2A, D4 and D3 can be programmed to respond to 8085 or 8086 INTA sequence. It may be noted here that IPI (Interrupt Priority In) pin on the MPSC must be active for the vector to appear on the data bus.

**Status Affect Vector**

The vector stored in WR2B can be modified by the source of the interrupt. This can be done by setting the Status Affect Vector bit (WR1: D2). This powerful feature of the MPSC provides fast interrupt response time, by eliminating the need of writing a routine to read the status of the MPSC.

In non-vectored mode, the status affect vector mode can still be used and the vector read by the CPU. Status Register RR2B (Read Register 2 in Channel B) will contain this modified vector.

### Figure 14. Vectored Interrupts

<table>
<thead>
<tr>
<th>WR2A,D5</th>
<th>Interrupt Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Non-vectored Interrupt</td>
</tr>
<tr>
<td>1</td>
<td>Vectored Interrupt</td>
</tr>
</tbody>
</table>

### Figure 15. MPSC Vectored Interrupts

<table>
<thead>
<tr>
<th>WR2A</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>IPI</th>
<th>MODE</th>
<th>1ST INTA</th>
<th>2ND INTA</th>
<th>3RD INTA</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>NON-VECTORED</td>
<td>HIGH-Z</td>
<td>HI-Z</td>
<td>HI-Z</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>8085-1</td>
<td>1100 1101</td>
<td>V7 V6 V5 V4 V3 V2 V1 V0</td>
<td>0000 0000</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>8085-2</td>
<td>HI-Z</td>
<td>V7 V6 V5 V4 V3 V2 V1 V0</td>
<td>HI-Z</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>8086-1</td>
<td>HI-Z</td>
<td>V7 V6 V5 V4 V3 V2 V1 V0</td>
<td>0000 0000</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>8086</td>
<td>HI-Z</td>
<td>HI-Z</td>
<td>HI-Z</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>8086</td>
<td>HI-Z</td>
<td>HI-Z</td>
<td>HI-Z</td>
</tr>
</tbody>
</table>

### Figure 16. Status Affect Vector Mode

<table>
<thead>
<tr>
<th>Channel</th>
<th>Interrupt Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>Rx BUFFER EMPTY</td>
</tr>
<tr>
<td></td>
<td>EXT/STAT CHANGE</td>
</tr>
<tr>
<td></td>
<td>RX CHAR AVAILABLE</td>
</tr>
<tr>
<td></td>
<td>SPECIAL Rx CONDITION</td>
</tr>
<tr>
<td>A</td>
<td>Rx BUFFER EMPTY</td>
</tr>
<tr>
<td></td>
<td>EXT/STAT CHANGE</td>
</tr>
<tr>
<td></td>
<td>RX CHAR AVAILABLE</td>
</tr>
<tr>
<td></td>
<td>SPECIAL Rx CONDITION</td>
</tr>
</tbody>
</table>

Rx Special Condition: Parity Error, Framing Error, Rx Over-run Error, EOF (SDLC)

EXT/STAT Change: Change in Modem Control Pin Status: CTS, DCD, SYNC, EOM, Break/Abort Detection
APPLICATION EXAMPLE

This section describes the hardware and software of an 8274/8088 system. The hardware vehicle used is the INTEL Single Board Computer iSBC 88/45 - Advanced Communication Controller. The software which exercises the 8274 is written in PLM 86. This example will demonstrate how 8274 can be configured into the SDLC mode and transfer data through DMA control. The hardware example will help the reader configure his hardware and the software examples will help in developing an application software. Most software examples closely approximates a real data link controller software in the SDLC communication and may be used with very little modification.

ISBC® 88/45

A brief description of the iSBC 88/45 board will be presented here. For more detailed information on the board and the schematics, refer to Hardware Manual for the iSBC 88/45, Advanced Communication Controller. iSBC 88/45 is an intelligent slave/multimaster communication board based on the 8088 processor, the 8274 and the 8273 SDLC/HDLC controller. Figure 17 shows the functional block diagram of the board. The iSBC 88/45 has the following features.

- 8 MHz processor
- 16K bytes of static RAM (12K dual port)
- Multimaster/Intelligent Slave Multibus Interface
- Nine Interrupt Levels 8259A
- Two serial channels through 8274
- One Serial channel through 8273
- S/W programmable baud rate generator
- Interfaces: RS 232, RS422/449, CCITT V.24
- 8237A DMA controller
- Baud Rate to 800k Baud
INITIALIZE_8274: PROCEDURE PUBLIC;

/** **************************************************
*/
/*/ INITIALIZE THE 8274 FOR SDLC MODE */
/*/ 1. RESET CHANNEL */
/*/ 2. EXTERNAL INTERRUPTS ENABLED */
/*/ 3. NO WAIT */
/*/ 4. PIN 10 = RTS */
/*/ 5. NON-VECTORED INTERRUPT-B006 MODE */
/*/ 6. CHANNEL A DMA, CH B INT */
/*/ 7. TX AND RX = 8 BITS/CHAR */
/*/ 9. ADDRESS SEARCH MODE */
/*/ 10. CD AND CTS AUTO ENABLE */
/*/ 11. X1 CLOCK */
/*/ 12. NO PARITY */
/*/ 13. SDLC/HDLC MODE */
/*/ 14. RTS AND DTR */
/*/ 15. CCITT - CRC */
/*/ 16. TRANSMITTER AND RECEIVER ENABLED */
/*/ 17. 7EH = FLAG */
/*/ ** **************************************************

DECLARE C BYTE,
/
/* TABLE TO INITIALIZE THE 8274 CHANNEL A AND B */
/*/ FORMAT IS: WRITE REGISTER, REGISTER DATA */
/*/ INITIALIZE CHANNEL A ONLY */

DECLARE TABLE_74_A(*) BYTE DATA
(00H, 1BH, /* CHANNEL RESET */
00H, B0H, /* RESET TX CRC */
02H, 11H, /* PIN 10-RTSB, A DMA, B INT */
04H, 20H, /* SDLC/HDLC MODE, NO PARITY */
07H, 07EH, /* SDLC FLAG */
01H, 0BH, /* RX DMA ENABLE */
05H, 0EBH, /* DTR, RTS, B TX BITS, TX ENABLE, */
/* SDLC CRC, TX CRC ENABLE */
06H, 55H, /* DEFAULT ADDRESS */
03H, 0DH, /* B RX BITS, AUTO ENABLES, HUNT MODE, */
/* RX CRC ENABLE */
OFFH); /* END OF INITIALIZATION TABLE */

DECLARE TABLE_74_B(*) BYTE DATA
(02H, 00H, /* INTERRUPT VECTOR */
01H, 1CH, /* STATUS AFFECTS VECTOR */
OFFH); /* END */

/* INITIALIZE THE 8274 */
C=0;
DO WHILE TABLE_74_B(C) <> OFFH;
  OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
  C=C+1;
  OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
  C=C+1;
END;
C=0;
DO WHILE TABLE_74_A(C) <> OFFH;
  OUTPUT(COMMAND_A_74) = TABLE_74_A(C);
  C=C+1;
  OUTPUT(COMMAND_A_74) = TABLE_74_A(C);
  C=C+1;
END;
RETURN;
END INITIALIZE_8274;

Figure 1.8. Typical MPSC SDLC Initialization Sequence

7-131
For this application, the CPU is run at 8 MHz. The board is configured to operate the 8274 in SDLC operation with the data transfer in DMA mode using the 8237A. 8274 is configured first in non-vectored mode in which case the INTEL Priority Interrupt Controller 8259A is used to resolve priority between various interrupting sources on the board and subsequently interrupt the CPU. However, the vectored mode of the 8274 is also verified by disabling the 8259A and reading the vectors from the 8274. Software examples for each case will be shown later.

The application example is interrupt driven and uses DMA for all data transfers under 8237A control. The 8254 provides the transmit and receive clocks for the 8274. The 8274 was run at 400K baud with a local loopback (jumper wire) on Channel A data. The board was also run at 800K baud by modifying the software as will be discussed later in the Special Applications section. One detail to note is that the Rx Channel DMA request line from the 8274 has higher priority than the Tx Channel DMA request line. The 8274 master clock was 4.0 MHz. The on-board RAM is used to define transmit and receive data buffers. In this application, the data is read from memory location 800H through 810H and transferred to memory location 900H to 910H through the 8274 Serial Link. The operation is full duplex. 8274 modem control pins, CTS and CD have been tied low (active).

Software

The software consists of a monitor program and a program to exercise the 8274 in the SDLC mode. Appendix A contains the entire program listing. For the sake of clarity, each source module has been rewritten in a simple language and will be discussed here individually. Note that some labels in the actual listings in the Appendix will not match with the labels here. Also the listing in the Appendix sets up some flags to communicate with the monitor. Some of these flags are not explained in detail for the reason that they are not pertinent to this discussion. The monitor takes the command from a keyboard and executes this program, logging any error condition which might occur.

8274 Initialization

The MPSC is initialized in the SDLC mode for Channel A. Channel B is disabled. See Figure 18 for the initialization routine. Note that WR4 is initialized before setting up the transmitter and receive parameters. However, it may also be pointed out that other than WR4, all the other registers may be programmed in any order. Also SDLC-CRC has been programmed for correct operation. An incorrect CRC selection will result in incorrect operation. Also note that receive interrupt on first receive character has been programmed although Channel A is in the DMA mode.

Interrupt Routines

The 8274 interrupt routines will be discussed here. On an 8274 interrupt, program branches off to the "Main Interrupt Routine". In main interrupt routine, status register RR2 is read. RR2 contains the modified vector. The cause of the interrupt is determined by reading the modified bits of the vector. Note that the 8274 has been programmed in the non-vectored mode and status affects vector bit has been set. Depending on the value of the modified bits, the appropriate interrupt routine is called. See Figure 19 for the flow diagram and Figure 20 for the source code. Note that an End of Interrupt Command is issued after servicing the interrupt. This is necessary to enable the lower priority interrupts.

Figure 21 shows all the interrupt routines called by the Main Interrupt Routine. "Ignore - Interrupt" as the name implies, ignores any interrupts and sets the FAIL flag. This is done because this program is for Channel A only and we are ignoring any Channel B interrupts. The important thing to note is the Channel A Receiver Character available routine. This routine is called after receiving the first character in the SDLC frame. Since the transfer mode is DMA, we have a maximum of three character times to service this interrupt by enabling the DMA controller.

![Figure 19. Interrupt Response Flow Diagram](7-132)
/* MAIN INTERRUPT ROUTINE */
/* READ INTERRUPT VECTOR */
/* CHECK FOR CH A INT ONLY */

// FOR THIS APPLICATION CH B INTERRUPTS ARE IGNORED
DO CASE TEMP:
    CALL IGNORE_INT; /* V2VIVO = 000 */
    CALL IGNORE_INT; /* V2VIVO = 001 */
    CALL CHB_RX_CHAR; /* V2VIVO = 010 */
    CALL IGNORE_INT; /* V2VIVO = 011 */
    CALL CHA_EXTERNAL_CHANGE; /* V2VIVO = 100 */
    CALL CHA_RX_CHAR; /* V2VIVO = 110 */
    CALL CHA_RX_SPECIAL; /* V2VIVO = 111 */
END;

OUTPUT(COMMAND_A_74) = 38H; /* END OF INTERRUPT FOR 8274 */
RETURN;
END INTERRUPT_8274;

Figure 20. Typical Main Interrupt Routine

/* CHANNEL A EXTERNAL/STATUS CHANGE INTERRUPT HANDLER */

CHA_EXTERNAL_CHANGE: PROCEDURE;
TEMP = INPUT(Status_A_74); /* STATUS REQ 1 */
IF (TEMP AND END_OF_TX_MESSAGE) = END_OF_TX_MESSAGE THEN
    TXDONE_S = Done;
ELSE DO;
    TXDONE_S = Done;
    RESULTS_S = Fail;
END;
OUTPUT(COMMAND_A_74) = 10H; /* RESET EXT/STATUS INTERRUPTS */
RETURN;
END CHA_EXTERNAL_CHANGE;

/* CHANNEL A SPECIAL RECEIVE CONDITIONS INTERRUPT HANDLER */

CHA_RX_SPECIAL: PROCEDURE;
OUTPUT(COMMAND_A_74) = 1;
TEMP = INPUT(Status_A_74);
IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN
    DO;
        IF (TEMP AND 040H) = 040H THEN
            RESULTS_S = Fail; /* CRC ERROR */
            RXDONE_S = Done;
            OUTPUT(COMMAND_A_74) = 30H; /* ERROR RESET */
        END;
    ELSE DO;
        IF (TEMP AND 20H) = 20H THEN DO;
            RESULTS_S = Fail; /* RX OVERRUN ERROR */
            RXDONE_S = Done;
            OUTPUT(COMMAND_A_74) = 30H; /* ERROR RESET */
        END;
    END;
RETURN;
END CHA_RX_SPECIAL;

/* CHANNEL A RECEIVE CHARACTER AVAILABLE */

CHA_RX_CHAR: PROCEDURE;
OUTPUT(SINGLE_MASK) = CHO_SEL; /* ENABLE RX DMA CHANNEL */
RETURN;
END CHA_RX_CHAR;

Figure 21. 8274 Typical Interrupt Handling Routines
It may be recalled that the receiver buffer is three bytes deep in addition to the receiver shift register. At very high data rates, it may not be possible to have enough time to read RR2, enable the DMA controller without overrunning the receiver. In a case like this, the DMA controller may be left enabled before receiving the Receive Character Interrupt. Remember, the Rx DMA request and interrupt for the receive character appears at the same time. If the DMA controller is enabled, it would service the DMA request by reading the received character. This will make the 8274 interrupt line go inactive. However, the 8259A has latched the interrupt and a regular interrupt acknowledge sequence still occurs after the DMA controller has completed the transfer and given up the bus. The 8259A will return Level 7 interrupt since the 8274 interrupt has gone away. The user software must take this into account, otherwise the CPU will hang up.

The procedure shown for the Special Receive Condition Interrupt checks if the interrupt is due to the End of Frame. If this is not TRUE, the FAIL flag is set and the program aborted. For a real life system, this must be followed up by error recovery procedures which obviously are beyond the scope of this Application Note.

The transmission is terminated when the End of Message (RR0, D6) interrupt is generated. This interrupt is serviced in the Channel A External/Status Change interrupt procedure. For any other change in external status conditions, the program is aborted and a FAIL flag set.

**Main Program**

Finally, we will briefly discuss the main program. Figure 22 shows the source program. It may be noted that the Transmit Under-run latch is reset after loading the first character into the 8274. This is done to ensure CRC transmission at the end of the frame. Also, the first character is loaded from the CPU to start DMA transfer of subsequent data. This concludes our discussion on hardware and software example. Appendix A also includes the software written to exercise the 8274 in the vectored mode by disabling the 8259A.

```assembly
CHA_SDL_C_TEST PROCEDURE BYTE PUBLIC:
    CALL ENABLE_INTERRUPTS_S;
    CALL INIT_8274_SDL_C;
    ENABLE;
    OUTPUT(COMMAND_A_74) = 28H; /* RESET TX INT/DMA */
    OUTPUT(COMMAND_B_74) = 28H; /* BEFORE INITIALIZING 8237 */
    CALL INIT_8237_S;
    OUTPUT(DATA_A_74) = 55H; /* LOAD FIRST CHARACTER FROM */
    /* CPU */
    OUTPUT(COMMAND_A_74) = OCH;
    RXDONE_S.TXDONE_S=NOT_DONE; /* CLEAR ALL FLAGS */
    RESULTS_S=PASS; /* FLAG SET FOR MONITOR */
    DO WHILE TXDONE_S=NOT_DONE; /* DO UNTIL TERMINAL COUNT */
    END;
    DO WHILE(RESULT_S AND 04H) <> 04H;
    /* WAIT FOR CRC TO GET TRANSMITTED */
    END;
    CALL STOP_8237_S;
END CHA_SDL_C_TEST;
```

**Figure 22. Typical 8274 Transmit/Receive Set-Up in SDLC Mode**
SPECIAL APPLICATIONS

In this section, some special application issues will be discussed. This will be useful to a user who may be using a mode which is possible with the 8274 but not explicitly explained in the data sheet.

MPSC Daisy Chain Operation

Multiple MPSCs can be connected in a daisy-chain configuration (see Figure 23). This feature may be useful in an application where multiple communication channels may be required and because of high data rates, conventional interrupt controller is not used to avoid long interrupt response times. To configure the MPSCs for the daisy chain operation, the interrupt priority input pins (IPI) and interrupt priority output pins (IPO) of the MPSC should be connected as shown. The highest priority device has its IPI pin connected to ground. Each MPSC is programmed in a vectored mode with status affects vector bit set. In the 8085 basic systems, only one MPSC should be programmed in the 8085 Mode 1. This is the MPSC which will put the call vector (CD Hex) on the data bus in response to the first INTA pulse (See Figure 15). It may be pointed out that the MPSC in 8085 Mode 1 will provide the call vector irrespective of the state of IPI pin. Once a higher priority MPSC generates an interrupt, its IPO pin goes inactive thus preventing lower priority MPSCs from interrupting the CPU. Preferably the highest priority MPSC should be programmed in 8085 Mode 1. It may be recalled that the Priority Resolve Time on a given MPSC extends from the falling edge of the first INTA pulse to the falling edge of the second INTA pulse. During this period, no new internal interrupt requests are accepted. The maximum number of the MPSCs that can be connected in a daisy chain is limited by the Priority Resolution Time. Figure 24 shows a maximum number of MPSCs that can be connected in various CPU systems. It may be pointed out that IPO to IPO delay time specification is 100ns.

Bisync Transparent Communication

Bisync applications generally require that data transparency be established during communication. This requires that the special control characters may not be included in the CRC accumulation. Refer to the Synchronous Protocol Overview section for a more detailed discussion on data transparency. The 8274 can be used for transparent communication in Bisync communications. This is made

<table>
<thead>
<tr>
<th>System Configuration</th>
<th>Priority Resolution Time Min (ns)</th>
<th>Number of 8274s Daisy Chained (Max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086-1</td>
<td>400</td>
<td>4</td>
</tr>
<tr>
<td>8086-2</td>
<td>300</td>
<td>5</td>
</tr>
<tr>
<td>8086</td>
<td>800</td>
<td>8</td>
</tr>
<tr>
<td>8088</td>
<td>800</td>
<td>8</td>
</tr>
<tr>
<td>8085-2</td>
<td>1200</td>
<td>12</td>
</tr>
<tr>
<td>8085A</td>
<td>1920</td>
<td>19</td>
</tr>
</tbody>
</table>

Note: Zero wait states have been assumed.

Figure 23. 8274 Daisy Chain Vectored Mode

Figure 24. 8274 Daisy Chain Operation
possible by the capability of the MPSC to selectively turn-on/turnoff the CRC accumulation while transmitting or receiving. In bisync transparent transmit mode, the special characters (DLE, DLE SYN etc) are excluded from CRC calculation. This can be easily accomplished by turning off the transmit CRC calculation (WR5: D5 = 0) before loading the special character into the transmit buffer. If the next character is to be included in the CRC accumulation, then the CRC can be enabled (WR5: D5 = 1). See Figure 25 for a typical flow diagram.

During reception, it is possible to exclude received character from CRC calculation by turning off the Receive CRC after reading the special character. This is made possible by the fact that the received data is presented to receive CRC checker 8 bit times after the character has been received. During this 8 bit times, the CPU must read the character and decide if it wants it to be included in the CRC calculation. Figure 26 shows the typical flow diagram to achieve this.

It should be noted that the CRC generator must be enabled during CRC reception. Also, after reading the CRC bytes, two more characters (SYNC) must be read before checking for CRC check result in RR1.

**Auto Enable Mode**

In some data communication applications, it may be required to enable the transmitter or the receiver when the CTS or the DCD lines respectively, are activated by the modems. This may be done very easily by programming the 8274 into the Auto Enable Mode. The auto enable mode is set by writing a ‘1’ to WR3:D5. The function of this mode is to enable the transmitter automatically when CTS goes active. The receiver is enabled when DCD goes active. An in-active state of CTS or DCD pin will disable the transmitter or the receiver respectively. However, the Transmit Enable bit (WR5:D3) and Receive Enable bit (WR3:D1) must be set in order to use the auto enable mode. In non-auto mode, the transmitter or receiver is enabled if the corresponding bits are set in WR5 and WR3, irrespective of the state CTS or DCD pins. It may be recalled that any transition on CTS or DCD pin will generate External/Status Interrupt with the corresponding bits set in RR1. This interrupt can be cleared by issuing a Reset External/Status interrupt command as discussed earlier.

Note that in auto enable mode, the character to be transmitted must be loaded into the transmit buffer after the CTS becomes active, not before. Any character loaded into the transmit buffer before the CTS became active will not be transmitted.

**High Speed DMA Operation**

In the section titled Application Example, the MPSC has been programmed to operate in DMA mode and receiver is programmed to generate an interrupt on the first receive character. You may recall that the receive FIFO is three bytes deep. On receiving the interrupt on the first receive character, the CPU must enable the DMA controller within three received byte times to avoid receiver over-run condition. In the application example, at 400K baud, the CPU had approximately 60 μs to enable the DMA controller to avoid receiver buffer overflow. However, at higher baud rates, the CPU may not have enough time to enable the DMA controller in time. For example, at 1M baud, the CPU should enable the DMA controller within approximately 24 μs to avoid receiver buffer overrun. In most applications, this is not sufficient time. To solve this problem, the DMA controller should be left enabled before getting the interrupt on the first receive character (which is accompanied by the Rx DMA request for the appropriate channel). This will allow the DMA controller to start DMA transfer as soon as the Rx DMA request becomes active without giving the CPU enough time to re-
spond to the interrupt on the first receive character. The CPU will respond to the interrupt after the DMA transfer has been completed and will find the 8259A (See Application Example) responding with interrupt level 7, the lowest priority level. Note that the 8274 interrupt request was satisfied by the DMA controller, hence the interrupt on the first receive character was cleared and the 8259A had no pending interrupt. Because of no pending interrupt, the 8259A returned interrupt level 7 in response to the INTA sequence from the CPU. The user software should take care of this interrupt.

PROGRAMMING HINTS

This section will describe some useful programming hints which may be useful in program development.

Asynchronous Operation

At the end of transmission, the CPU must issue “Reset Transmit Interrupt/DMA Pending” command in WR0 to reset the last transmit empty request which was not satisfied. Failing to do so will result in the MPSC locking up in a transmit empty state forever.

Non-Vectored Mode

In non-vectored mode, the Interrupt Acknowledge pin (INTA) on the MPSC must be tied high through a pull-up resistor. Failing to do so will result in unpredictable response from the 8274.

HDLC/SDLC Mode

When receiving data in SDLC mode, the CRC bytes must be read by the CPU (or DMA controller) just like any other data field. Failing to do so will result in receiver buffer overflow. Also, the End of Frame Interrupt indicates that the entire frame has been received. At this point, the CRC result (RR1:D6) and residue code (RR1:D3, D2, D1) may be checked.

Status Register RR2

RR2 contains the vector which gets modified to indicate the source of interrupt (See the section titled MPSC Modes of Operation). However, the state of the vector does not change if no new interrupts are generated. The contents of RR2 are only changed when a new interrupt is generated. In order to get the correct information, RR2 must be read only after an interrupt is generated, otherwise it will indicate the previous state.

Initialization Sequence

The MPSC initialization routine must issue a channel Reset Command at the beginning. WR4 should be defined before other registers. At the end of the initialization sequence, Reset External/Status and Error Reset commands should be issued to clear any spurious interrupts which may have been caused at power up.

Transmit Under-run/EOM Latch

In SDLC/HDLC, bisync and monosync mode, the transmit underrun/EOM must be reset to enable the CRC check bytes to be appended to the transmit frame or transmit message. The transmit under-run/EOM latch can be reset only after the first character is loaded into the transmit buffer. When the transmitter under-runs at the end of the frame, CRC check bytes are appended to the frame/message. The transmit under-run/EOM latch can be reset at any time during the transmission after the first character. However, it should be reset before the transmitter under-runs otherwise, both bytes of the CRC may not be appended to the frame/message. In the receive mode in bisync operation, the CPU must read the CRC bytes and two more SYNC characters before checking for valid CRC result in RR1.

Sync Character Load Inhibit

In bisync/monosync mode only, it is possible to prevent loading sync characters into the receive buffers by setting the sync character load inhibit bit (WR3:D1 = 1). Caution must be exercised in using this option. It may be possible to get a CRC character in the received message which may match the sync character and not get transferred to the receive buffer. However, sync character load inhibit should be enabled during all pre-frame sync characters so the software routine does not have to read them from the MPSC.

In SDLC/HDLC mode, sync character load inhibit bit must be reset to zero for proper operation.

EOI Command

EOI Command can only be issued through channel A irrespective of which channel had generated the interrupt.

Priority in DMA Mode

There is no priority in DMA mode between the following four signals: TxDRQ(CHA), RxDRQ(CHA), TxDRQ(CHB), RxDRQ(CHB). The priority between these four signals must be resolved by the DMA controller. At any given time, all four DMA channels from the 8274 are capable of going active.
APPENDIX A
APPLICATION EXAMPLE: SOFTWARE LISTINGS
AP-145

PL/M-B6 COMPILER  ISBC 88/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-B6 V2.0 COMPILATION OF MODULE INIT_8274_S
OBJECT MODULE PLACED IN :F1:SINI74.OBJ
COMPILER INVOKED BY: PLMB6.B6 :F1:SINI74.PLM TITLE(ISBC 88/45 8274 CHANNEL
A SDLC TEST) COMPACT NOINTVECTOR ROM

/********************Nguồn cộnđuối ********************/
/ */
/ * INITIALIZE THE 8274 FOR SDLC MODE */
/ */
/ * 1. RESET CHANNEL */
/ */
/ * 2. EXTERNAL INTERRUPTS ENABLED */
/ */
/ * 3. NO WAIT */
/ */
/ * 4. PIN 10 = RTS */
/ */
/ * 5. NON-VECTORED INTERRUPT-8086 MODE */
/ */
/ * 6. CHANNEL A DMA, CH B INT */
/ */
/ * 7. TX AND RX = 8 BITS/CHAR */
/ */
/ * 9. ADDRESS SEARCH MODE */
/ */
/ * 10. CD AND CTS AUTO ENABLE */
/ */
/ * 11. XI CLOCK */
/ */
/ * 12. NO PARITY */
/ */
/ * 13. SDL/C/HDLC MODE */
/ */
/ * 14. RTS AND DTR */
/ */
/ * 15. CCITT - CRC */
/ */
/ * 16. TRANSMITTER AND RECEIVER ENABLED */
/ */
/ * 17. 7EH = FLAG */
/ */
/********************Chung cộnđuối ********************/

1

INIT_8274_S: DO;

*INCLUDE (:F1:PORTS.PLM)

= /*********************** Chögclinical **********/
= / */
= / * ISBC 88/45 PORT ASSIGNMENTS */
= / */
= /*********************** Chögclinical **********/

2 1 = DECLARE LIT LITERALLY 'LITERALLY';

= */ 8237A-5 PORTS */

3 1 = DECLARE CHO_ADDR LIT '080H',

= CHO_COUNT LIT '081H',

= CH1_ADDR LIT '082H',

= CH1_COUNT LIT '083H',

= CH2_ADDR LIT '084H',

= CH2_COUNT LIT '085H',

= CH3_ADDR LIT '086H',

= CH3_COUNT LIT '087H',

= STATUS_37 LIT '08BH',

= COMMAND_37 LIT '08BH',

= REQUEST_REQ_37 LIT '08BH',

= SINGLE_MASK LIT '08BH',

= MODE_REQ_37 LIT '08BH',

PL/M-B6 COMPILER  ISBC 88/45 8274 CHANNEL A SDLC TEST

= CLR_BYTE_PTR_37 LIT '08CH',

= TEMP_REQ_37 LIT '0BCH',

= MASTER_CLEAR_37 LIT '0B8H',

= ALL_MASK_37 LIT '0B9H',

= */ 8254-2 PORTS */

4 1 = DECLARE CTR_00 LIT '090H',

= CTR_01 LIT '091H',

= CTR_02 LIT '092H',

7-139
DECLARE PORTA LIT '0AOH', PORTB LIT '0AH', PORTC LIT '02H', CONTROL LIT '03H';

DECLARE DATA_A LIT '0DOH', DATA_B LIT '0DIH', STATUS_A LIT '0DH', COMMAND_A LIT '0DH', STATUS_B LIT '0DH', COMMAND_B LIT '0DH';

DECLARE STATUS_POLL LIT '0EOH', ICW1 LIT '0EOH', OCW2 LIT '0EOH', OCW3 LIT '0EOH', OCW1 LIT '0EH', ICW2 LIT '0EH', ICW3 LIT '0EH', ICW4 LIT '0EH';

DECLARE RX_AVAIL LIT '01H', INTENDING LIT '02H', TX_EMPTY LIT '04H', CARRIER_DETECT LIT '08H', SYNC_HUNT LIT '10H', CLEAR_TO_SEND LIT '20H';

DECLARE ALL_SENT LIT '01H', PARITY_ERROR LIT '10H', RX_OVERRUN LIT '20H', CRC_ERROR LIT '40H', END_OF_FRAME LIT '80H';

DECLARE TX_B_EMPTY LIT '00H', EXT_B_CHANGE LIT '01H', RX_B_AVAIL LIT '02H', RX_B_SPECIAL LIT '03H', TX_A_EMPTY LIT '04H', EXT_A_CHANGE LIT '05H', RX_A_AVAIL LIT '06H', RX_A_SPECIAL LIT '07H';
DECLARE CHO_SEL LIT 'O0H';
DECLARE CH1_SEL LIT '01H';
DECLARE CH2_SEL LIT '02H';
DECLARE CH3_SEL LIT '03H';
DECLARE WRITE_XFER LIT '04H';
DECLARE READ_XFER LIT '08H';
DECLARE DEMAND_MODE LIT 'O0H';
DECLARE SINGLE_MODE LIT '40H';
DECLARE BLOCK_MODE LIT '80H';
DECLARE SET_MASK LIT 'O4H';

DELAY_S: PROCEDURE PUBLIC;
DECLARE D WORD;
D=0;
DO WHILE DCB00H;
D=D+1;
END;
END DELAY_S;

INIT_8274_SDLTC_S: PROCEDURE PUBLIC;
DECLARE C BYTE;
$EJECT

PL/M-86 COMPILER 1SBC 88/45 8274 CHANNEL A SDLC TEST

/* TABLE TO INITIALIZE THE 8274 CHANNEL A AND B */
/* FORMAT IS: WRITE REGISTER, REGISTER DATA */
/* INITIALIZE CHANNEL ONLY */

DECLARE TABLE_74_A(*1 BYTE DATA
(00H,1BH, /* CHANNEL RESET */
00H,80H, /* RESET TX CRC */
02H,11H, /* PIN 10=RTS, A DMA, B INT */
04H,20H, /* SDLC/HDLC MODE. NO PARITY */
07H,07EH, /* SDLC FLAG */
01H,08H, /* RX DMA ENABLE */
05H,0EBH, /* DTR, RTS, B TX BITS, TX ENABLE, TX CRC ENABLE */
06H,55H, /* DEFAULT ADDRESS */
03H,09BH, /* B RX BITS, AUTO ENABLES, HUNT MODE */
/* RX CRC ENABLE */
OFFH); /* END OF INITIALIZATION TABLE */

DECLARE TABLE_74_B(*1 BYTE DATA
(02H,00H, /* INTERRUPT VECTOR */
01H,1CH, /* STATUS AFFECTS VECTOR */
OFFH); /* END */

/* INITIALIZE THE 8254 */

OUTPUT(CONTROL_54) = 36H;
OUTPUT(CTR_00) = LOW(20); /* BAUD RATE = 400K BAUD*/
OUTPUT(CTR_00) = HIGH(20); /* BAUD RATE = 400K BAUD*/

/* INITIALIZE THE 8274 */

C=0;
DO WHILE TABLE_74_B(C) <> OFFH;
OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
C=C+1;
END;

7-141
PL/M-B6 COMPILER  ISBC 8B/45 8274 CHANNEL A SDLC TEST

MODULE INFORMATION:

<table>
<thead>
<tr>
<th>CODE AREA SIZE</th>
<th>00ABH</th>
<th>168D</th>
</tr>
</thead>
<tbody>
<tr>
<td>CONSTANT AREA SIZE</td>
<td>0000H</td>
<td>0D</td>
</tr>
<tr>
<td>VARIABLE AREA SIZE</td>
<td>0003H</td>
<td>3D</td>
</tr>
<tr>
<td>MAXIMUM STACK SIZE</td>
<td>0006H</td>
<td>6D</td>
</tr>
<tr>
<td>213 LINES READ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 PROGRAM WARNINGS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 PROGRAM ERRORS</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

END OF PL/M-B6 COMPILATION

PL/M-B6 COMPILER  ISBC 8B/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-B6 V2.0 COMPIILATION OF MODULE INIT_B237_CHA
OBJECT MODULE PLACED IN :F1:SIN137.OBJ
COMPILER INVOKED BY: PLMB6.86 :F1:SIN137.PLL TITLE(ISBC 8B/45 8274 CHANNEL A SDLC TEST) COMPACT NOINVECTOR ROM

/*****************************/
/*
# B237 INITIALIZATION ROUTINE FOR DMA TRANSFER
#  */
/*****************************/

1  INIT_B237_CHA: DO;

NOLIST

12 1  INIT_B237_CHA: PROCEDURE PUBLIC;

13 2  OUTPUT(MASTER_CLEAR_37)=0;
14 2  OUTPUT(COMMAND_37)=20H; /* EXTENDED WRITE */
15 2  OUTPUT(ALL_MASK_37)=0FH; /* MASK ALL REQUESTS */
16 2  OUTPUT(MODE_REQ_37)=(SINGLE_MODE OR WRITE_XFER OR CHO_SEL);
17 2  OUTPUT(MODE_REQ_37)=(SINGLE_MODE OR READ_XFER OR CH1_SEL);
18 2  OUTPUT(CLR_BYTE_PTR_37)=0;
19 2  OUTPUT(CH0_ADDR)=00; /* RECEIVE BUFF AT 900H */
20 2  OUTPUT(CH0_ADDR)=09H;
21 2  OUTPUT(CH0_COUNT)=08H;
22 2  OUTPUT(CH0_COUNT)=01H;
23 2  OUTPUT(CH1_ADDR)=00; /* TRANSMIT BUFF AT 800H */
24 2  OUTPUT(CH1_ADDR)=08H;
25 2  OUTPUT(CH1_COUNT)=010H;
26 2  OUTPUT(CH1_COUNT)=00H;

7-142
module INFORMATION:

Code AREA size = 004Ch 76D
CONSTANT AREA size = 0000H 0D
VARIABLE AREA size = 0000H 0D

PL/M-86 Compiler  iSBC 88/45 B274 CHANNEL A SDLC TEST

maximum stack size = 0002H 2D
163 lines READ
0 program WARNINGS
0 program ERRORS

END OF PL/M-86 Compilation

PL/M-86 Compiler  iSBC 88/45 B274 CHANNEL A SDLC TEST

series-III PL/M-86 V2.0 Compilation of Module intr_8274_s
OBJECT Module placed in .Fl: intr_obj
COMPILER INVOKED BY PLMB6 86.F1 INTR.PLM TITLE(iSBC 88/45 B274 CHANNEL A SDLC TEST) COMPACT NOINTVECTOR ROM

******************************************************************************
/* 8274 INTERRUPT ROUTINE  */
******************************************************************************

1  intr_8274_s. DO,
#NOLIST
12 1 DECLARE TEMP BYTE,
13 1 DECLARE (results_s,txdone_s,rxdone_s) BYTE external,
14 1 DECLARE int_vec POINTER AT (140);
15 1 DECLARE int_vec_store POINTER;
16 1 DECLARE mask_59 BYTE;
17 1 DECLARE done LIT 'OFFH',
      not_done LIT '00H',
      pass LIT 'OFFH',
      fail LIT '00H';

******************************************************************************
/* IGNORE INTERRUPT HANDLER */
******************************************************************************

18 1 ignore_int: PROCEDURE;
19 2 results_s = fail;
20 2 return;
21 2 end ignore_int;
* CHANNEL A EXTERNAL/STATUS CHANGE INTERRUPT HANDLER *

```plaintext
22 1   CHA_EXTERNAL_CHANGE: PROCEDURE,
23 2   TEMP = INPUT(Status_A_74);  /* STATUS REG 1*/
24 2   IF (TEMP AND END_OF_TX_MESSAGE) = END_OF_TX_MESSAGE THEN
25 2     TXDONE_S=DONE;
26 2   ELSE DO:
27 3     TXDONE_S=DONE,
28 3     RESULTS_S=FAIL;
29 3     END;
30 2   OUTPUT(COMMAND_A_74) = 10H; /* RESET EXT/STATUS INTERRUPTS */
31 2   RETURN;
32 2   END CHA_EXTERNAL_CHANGE;

#EJECT

PL/M-86 COMPILER  iSBC 88/45 8274 CHANNEL A SDLC TEST

/* CHANNEL A SPECIAL RECEIVE CONDITIONS INTERRUPT HANDLER */

```plaintext
33 1   CHA_RX_SPECIAL: PROCEDURE;
34 2   OUTPUT(COMMAND_A_74) = 1;
35 2   TEMP = INPUT(Status_A_74);
36 2   IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN
37 2     DO;
38 3     IF (TEMP AND 040H) = 040H THEN
39 4       RESULTS_S = FAIL;  /* CRC ERROR */
40 4       RXDONE_S = DONE;
41 4       OUTPUT(COMMAND_A_74) = 30H; /* ERROR RESET*/
42 3     END;
43 2     ELSE DO:
44 3     IF (TEMP AND 20H) = 20H THEN DO;
45 4       RESULTS_S = FAIL;  /* RX OVERRUN ERROR*/
46 4       RXDONE_S = DONE;
47 4       OUTPUT(COMMAND_A_74) = 30H; /* ERROR RESET*/
48 4       END;
49 4       END;
50 3     END;
51 2   RETURN;
52 2   END CHA_RX_SPECIAL.

#EJECT

PL/M-86 COMPILER  iSBC 88/45 8274 CHANNEL A SDLC TEST

/* CHANNEL A RECEIVE CHARACTER AVAILABLE */

```plaintext
53 1   CHA_RX_CHAR: PROCEDURE;
54 2   OUTPUT(SINGLE_MASK) = CHO_SEL,  /* ENABLE RX DMA CHANNEL*/
55 2   RETURN;
56 2   END CHA_RX_CHAR;

#EJECT

PL/M-86 COMPILER  iSBC 88/45 8274 CHANNEL A SDLC TEST

/* ENABLE 8274 INTERRUPTS - SET UP THE 8259A */

```plaintext
57 1   ENABLE_INTERRUPTS_S: PROCEDURE PUBLIC,
58 2   DECLARE CHA_INT_ON LIT 'OF7H';
59 2   DISABLE;
60 2   CALL SET*INTERRUPT(39, INT_39);

7-144

AFN-02213A
INT_VEC_STORE = INT_VEC;
INT_VEC = INTERRUPT*PTR(INT_8274_S),
MASK_59 = INPUT(OCW1_59),
OUTPUT(OCW1_59) = MASK_59 AND CHA_INT_ON.
RETURN.
END ENABLE_INTERRUPTS_S.

DISABLE INTERRUPTS_S PROCEDURE PUBLIC,
DISABLE,
INT_VEC = INT_VEC_STORE,
OUTPUT(OCW1_59) = MASK_59,
ENABLE,
RETURN.
END DISABLE_INTERRUPTS_S.

CHB_RX_CHAR PROCEDURE,
TEMP=INPUT(DATA_B_74),
RETURN.
END CHB_RX_CHAR.

**********
/ MAIN INTERRUPT ROUTINE */
**********

INT_8274_S: PROCEDURE INTERRUPT 35 PUBLIC.
OUTPUT(COMMAND_B_74) = 2,
TEMP = INPUT(STATUS_B_74) AND 07H,
*/ FOR THIS APPLICATION CH B INTERRUPTS ARE IGNORED*/
DO CASE TEMP,
CALL IGNORE_INT; /* V2V1V0 = 000*/
CALL IGNORE_INT; /* V2V1V0 = 001*/
CALL CHA_RX_CHAR; /* V2V1V0 = 010*/
CALL IGNORE_INT; /* V2V1V0 = 011*/
CALL IGNORE_INT; /* V2V1V0 = 100*/
CALL CHA_EXTERNAL_CHANGE; /* V2V1V0 = 101*/
CALL CHA_RX_CHAR; /* V2V1V0 = 110*/
CALL CHA_RX_SPECIAL; /* V2V1V0 = 111*/
END,
OUTPUT(COMMAND_A_74) = 38H. */ END OF INTERRUPT FOR B274 */.
OUTPUT(OCW2_59) = 63H; /* B259 EOI */
OUTPUT(OCW1_59) = INPUT(OCW1_59) AND 0F7H.
RETURN.
END INT_8274_S.

**********
/ DEFAULT INTERRUPT ROUTINE - '8259A INTERRUPT 7 */
/ REQUIRED ONLY WHEN DMA CONTROLLER IS ENABLED */
/ BEFORE RECEIVING FIRST CHARACTER WHICH IS */
/ AT HIGH BAUD RATES LIKE 800K BAUD READ APP */
/ NOTE SECTION 6 FOR DETAILS */

AP-145
INTERRUPT 39

PROCEDURE
OUTPUT(OCW2_59) = 20H; /* NON-SPECIFIC EOI */
OUTPUT(OCW1_59) = INPUT(OCW1_59) AND OFFH;
RESULTS_S = FAIL;

END INT_39.

END INTR_8274_S.

MODULE INFORMATION:

CODE AREA SIZE = 01BFH 447D
CONSTANT AREA SIZE = 0000H 0D
VARIABLE AREA SIZE = 0006H 6D
MAXIMUM STACK SIZE = 0022H 34D
295 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

END OF PL/M-86 COMPILATION

PL/M-86 COMPILER  iSBC 88/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE TEST
OBJECT MODULE PLACED IN :F1:STEST.OBJ
COMPILER INVOKED BY: PLMB6.86 :F1:STEST.PLM TITLE(iSBC 88/45 8274 CHANNEL A SDLC TEST)
COMPACT NOINTVECTOR ROM

1

STEST: DO;

2 1 DELAY_S: PROCEDURE EXTERNAL;
3 2 END DELAY_S;

4 1 ENABLE_INTERRUPTS_S: PROCEDURE EXTERNAL;
5 2 END ENABLE_INTERRUPTS_S;

6 1 DISABLE_INTERRUPTS_S: PROCEDURE EXTERNAL;
7 2 END DISABLE_INTERRUPTS_S;

8 1 INIT_8274_SDLC_S: PROCEDURE EXTERNAL;
9 2 END INIT_8274_SDLC_S;

10 1 INIT_8237_S: PROCEDURE EXTERNAL;
11 2 END INIT_8237_S;

12 1 STOP_8237_S: PROCEDURE EXTERNAL;
13 2 END STOP_8237_S;

14 1 VERIFY_TRANSFER_S: PROCEDURE EXTERNAL;
15 2 END VERIFY_TRANSFER_S;

16 1 INT_8274_S: PROCEDURE INTERRUPT 35 EXTERNAL;
17 2 END INT_8274_S;

*Nolist
*Eject

PL/M-86 COMPILER  iSBC 88/45 8274 CHANNEL A SDLC TEST

28 1 DECLARE (RESULTS_S,TXDONE_S,RXDONE_S) BYTE PUBLIC;
29 1 DECLARE DONE LIT 'OFFH',
     NOT_DONE LIT 'O0H',
     PASS LIT 'OFFH',
     FAIL LIT 'O0H';
```
*EJECT

PL/M-86 COMPILER  ISBC 88/45 8274 CHANNEL A SDLC TEST

30  1  CHA_SDLC_TEST: PROCEDURE BYTE PUBLIC;

31  2  CALL  ENABLE_INTERRUPTS_S;
32  2  CALL  INIT_8274_SDLC_S;
33  2  ENABLE;
34  2  OUTPUT(COMMAND_A_74) = 28H;  /* RESET TX INT/DMA */
35  2  OUTPUT(COMMAND_B_74) = 28H;  /* BEFORE INITIALIZING 8237*/
36  2  CALL  INIT_8237_S;
37  2  OUTPUT(DATA_A_74) = 55H;  /* LOAD FIRST CHARACTER FROM CPU*/
38  2  OUTPUT(COMMAND_A_74) = 00H;
39  2  RXDONE_S, TXDONE_S = NOT_DONE;  /* CLEAR ALL FLAGS */
40  2  RESULTS_S = PASS;  /* FLAG SET FOR MONITOR*/
41  2  DO WHILE TXDONE_S = NOT_DONE;  /* DO UNTIL TERMINAL COUNT*/
42  3  END;
43  2  DO WHILE INPUT STATUS_A_74) AND 04H) <> 04H;  /* WAIT FOR CRC TO GET TRANSMITTED */
44  3  END;
45  2  DO WHILE RXDONE_S = NOT_DONE;  /* DO UNTIL TERMINAL COUNT*/
46  3  END;
47  2  CALL  STOP_8237_S;
48  2  CALL  DISABLE_INTERRUPTS_S;
49  2  CALL  VERIFY_TRANSFER_S;
50  2  RETURN RESULTS_S;
51  2  END CHA_SDLC_TEST;
52  1  END TEST;

MODULE INFORMATION:

CODE  AREA  SIZE   =  0063H  99D
CONSTANT AREA  SIZE   =  0000H  0D
VARIABLE AREA  SIZE   =  0003H  3D
MAXIMUM  STACK SIZE   =  0004H  4D
198  LINES  READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

END OF PL/M-86 COMPILATION

PL/M-86 COMPILER  ISBC 88/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE VECTOR_MODE
OBJECT MODULE PLACED IN :F1:VECTOR.OBJ
COMPILER INVOKED BY:  PLM86.B6 :F1:VECTOR.PLH TITLE(ISBC 88/45 8274 CHANNEL A SDLC TEST)

/**************************************************************************/
/*
/*  8274 INTERRUPT HANDLING ROUTINE FOR
/*  8274 VECTOR MODE
/*  STATUS AFFECTS VECTOR
/*
/**************************************************************************/

7-147
AFN-02213A
```
/* THIS IS AN EXAMPLE OF HOW 8274 CAN BE USED IN VECTORED MODE. */
/* THE ISBC88/45 BOARD WAS REWIRED TO DISABLE THE PIT 8259A AND */
/* ENABLE THE 8274 TO PLACE ITS VECTOR ON THE DATABUS IN RESPONSE */
/* TO THE INTA SEQUENCE FROM THE 8088. OTHER MODIFICATIONS INCLUDED */
/* CHANGES TO 8274 INITIALIZATION PROGRAM (SINI74) TO PROGRAM 8274 */
/* INTO VECTORED MODE (WRITE REGISTER 2A D5=1). */

VECTOR_MODE: DO;
*NOLIST

DECLARE TEMP BYTE;
DECLARE (RESULTS_S, TXDONE, RXDONE) BYTE EXTERNAL;
DECLARE DONE LITERALLY 'OFFH',
    NOT_DONE LITERALLY 'OOH',
    PASS LITERALLY 'OFFH',
    FAIL LITERALLY 'OOH';

TX_INTERRUPT_CHAN: PROCEDURE INTERRUPT B4;
OUTPUT(COMMAND_A_74) = 00101000B, /*RESET TXINT PENDING*/
OUTPUT(COMMAND_A_74) = 00111000B, /*EOI*/
END TX_INTERRUPT_CHAN;

TX_INTERRUPT_CHAN: PROCEDURE INTERRUPT B4;
OUTPUT(COMMAND_A_74) = 00101000B, /*RESET TXINT PENDING*/
OUTPUT(COMMAND_A_74) = 00111000B, /*EOI*/
END TX_INTERRUPT_CHAN;

/* EXTERNAL/STATUS INTERRUPT PROCEDURE: CHECKS FOR END OF MESSAGE */
/* ONLY. IF THIS IS NOT TRUE THEN THE FAIL FLAG IS SET. HOWEVER, */
/* A USER PROGRAM SHOULD CHECK FOR OTHER EXT/STATUS CONDITIONS */
/* ALSO IN RRI AND THEN TAKE APPROPRIATE ACTION BASED ON THE */
/* APPLICATION. */

RX_CHAR_AVAILABLE_CHAN: PROCEDURE INTERRUPT B6;
OUTPUT(COMMAND_A_74) = 00111000B, /*EOI*/
RETURN,
END RX_CHAR_AVAILABLE_CHAN;

PL/M-86 COMPILER ISBC 88/45 8274 CHANNEL A SDLC TEST

RESULTS_S = FAIL;
END;

OUTPUT(COMMAND_A_74) = 00010000B, /*RESET EXT STAT INT*/
OUTPUT(COMMAND_A_74) = 00111000B, /*EOI*/
RETURN;
END EXT_STAT_CHANGE_CHAN;

RX_CHAR_AVAILABLE_CHAN: PROCEDURE INTERRUPT B6;
OUTPUT(COMMAND_A_74) = 00111000B, /*EOI*/
RETURN;
END RX_CHAR_AVAILABLE_CHAN;
PL/M-B6 COMPILER 1SBC 88/45 8274 CHANNEL A SDLC TEST

/*******************************************************************************/
/* SPECIAL RECEIVE CONDITION INTERRUPT SERVICE ROUTINE CHECKS FOR */
/* END OF FRAME BIT ONLY. SEE SPECIAL SERVICE ROUTINE FOR NON- */
/* VECTORED MODE FOR CRC CHECK AND OVERRUN ERROR CHECK. */
/*******************************************************************************/

35 1 SPECIAL_RX_CONDITION_CHA: PROCEDURE INTERRUPT B7;
36 2 OUTPUT(COMMAND_A_74) = 1;           /*POINTER 1*/
37 2 TEMP = INPUT(STATUS_A_74);
38 2 IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN
39 2   RXDONE = DONE;
40 2   ELSE DO;
41 3   RXDONE = DONE;
42 3   RESULTS_S = FAIL;
43 3   END;
44 2   OUTPUT(COMMAND_A_74) = 00110000B;    /*ERROR RESET*/
45 2   OUTPUT(COMMAND_A_74) = 00111000B;    /*EID*/
46 2   RETURN;
47 2   END SPECIAL_RX_CONDITION_CHA;
48 1 ENABLE_INTERRUPTS: PROCEDURE PUBLIC;
49 2 DISABLE;
50 2 CALL SET_INTERRUPT(B4, TX_INTERRUPT_CHA);
51 2 CALL SET_INTERRUPT(B5, EXT_STAT_CHANGE_CHA);
52 2 CALL SET_INTERRUPT(B6, RX_CHAR_AVAILABLE_CHA);
53 2 CALL SET_INTERRUPT(B7, SPECIAL_RX_CONDITION_CHA);
54 2 RETURN;
55 2 END ENABLE_INTERRUPTS;
56 1 END VECTOR_MODE;
/*******************************************************************************/
/*_MODULE INFORMATION:*/
CODE AREA SIZE    = 012EH     302D
CONSTANT AREA SIZE = 0000H     0D
VARIABLE AREA SIZE = 0001H     1D
MAXIMUM STACK SIZE = 001EH     30D
226 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

END OF PL/M-B6 COMPILATION
APPENDIX B
MPSC READ/WRITE REGISTER DESCRIPTIONS
WRITE REGISTER 0 (WR0):

- MSB
- LSB
- D7 D6 D5 D4 D3 D2 D1 D0
- COMMAND STATUS POINTER
- REGISTER POINTER

- 0 0 0: NULL CODE
- 0 0 1: SEND ABORT (SDLC)
- 0 1 0: RESET EXT STATUSS INTERRUPS
- 0 1 1: CHANNEL RESET
- 1 0 0: ENABLE INTERRUPT ON NEXT RX CHARACTER
- 1 0 1: RESET Tx INT DMA PENDING
- 1 1 0: ERROR RESET
- 1 1 1: END OF INTERRUPT

- 0 0: NULL CODE
- 0 1: RESET RX CRC CHECKER
- 1 0: RESET TX CRC GENERATOR
- 1 1: RESET TX UNDERRUN EOM LATCH

WRITE REGISTER 1 (WR1):

- MSB
- LSB
- D7 D6 D5 D4 D3 D2 D1 D0
- EXT INTERRUPT ENABLE
- TX INTERRUPT DMA ENABLE
- STATUS AFFECTS VECTOR
- VARIABLE VECTOR
- FIXED VECTOR
- 0 0: Rx INT/DMA DISABLE
- 0 1: Rx INT ON FIRST CHAR OR SPECIAL CONDITION
- 1 0: INT ON ALL RX CHAR (PARITY AFFECTS VECTOR) OR SPECIAL CONDITION
- 1 1: INT ON ALL RX CHAR (PARITY DOES NOT AFFECT VECTOR) OR SPECIAL CONDITION

- 1: WAIT ON Rx, 0 WAIT ON Tx
- MUST BE ZERO
- WAIT ENABLE, 1 ENABLE, 0 DISABLE
WRITE REGISTER 2 (WR2): CHANNEL A

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D0</td>
</tr>
</tbody>
</table>

- 00: BOTH INTERRUPT
- 01: A DMA B INT
- 10: BOTH DMA
- 11: ILLEGAL
- 1 PRIORITY RxA->RxB->TxA->TxB->EXTA*->EXTB*
- 0 PRIORITY RxA->TxA->RxB->TxB->EXTA*->EXTB*
- 00: 8085 MODE 1
- 01: 8085 MODE 2
- 10: 8086/88 MODE
- 11: ILLEGAL
- 1 VECTORED INTERRUPT
- 0 NON VECTORED INTERRUPT
- MUST BE ZERO
- 1 PIN 10 SYNDETb
- 0 PIN 10 RTSB

* EXTERNAL STATUS INTERRUPT ONLY IF EXT INTERRUPT ENABLE (WR1:00) IS SET

WRITE REGISTER 2 (WR2): CHANNEL B

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>V7</td>
<td>V0</td>
</tr>
</tbody>
</table>

INTERRUPT VECTOR

WRITE REGISTER 3 (WR3):

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D0</td>
</tr>
</tbody>
</table>

- Rx ENABLE
- SYNC CHAR LOAD INHIBIT
- ADDR SRCH MODE (SDLC)
- Rx CRC ENABLE
- ENTER HUNT MODE
- AUTO ENABLES

- 00: Rx5 BITS/CHAR
- 01: Rx7 BITS/CHAR
- 10: Rx6 BITS/CHAR
- 11: Rx8 BITS/CHAR
### WRITE REGISTER 4 (WR4):

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

- **1** ENABLE PARITY
- **0** DISABLE PARITY
- **1** EVEN PARITY
- **0** ODD PARITY
- **0 0** ENABLE SYNC MODES
- **0 1 1** STOP BIT
- **1 0 1.5** STOP BITS
- **1 1 2** STOP BITS
- **0 0 8** BIT SYNC CHAR
- **0 1 16** BIT SYNC CHAR
- **1 0 0** SDLC/HDLC(01111110)FLAG
- **1 1 1** EXTERNAL SYNC MODE
- **0 0** X1 CLOCK
- **0 1** X16 CLOCK
- **1 0** X32 CLOCK
- **1 1** X64 CLOCK

### WRITE REGISTER 5 (WR5):

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

- **Tx CRC ENABLE**
- **RTS**
- **SDLC/CRC-16 (CRC MODE)**
- **Tx ENABLE**
- **SEND BREAK**
- **0 0** Tx5 BITS OR LESS/CHAR
- **0 1** Tx7 BITS/CHAR
- **1 0** Tx8 BITS/CHAR
- **1 1** DTR

### WRITE REGISTER 6 (WR6):

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

- LEAST SIGNIFICANT SYNC BYTE (ADDRESS IN SDLC/HDLC MODE)

### WRITE REGISTER 7 (WR7):

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

- MOST SIGNIFICANT SYNC BYTE (MUST BE 01111110 IN SDLC/HDLC MODE)
READ REGISTER 0 (RR0):

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D0</td>
</tr>
</tbody>
</table>

- Rx CHAR AVAILABLE
- INT PENDING (CHA ONLY)
- Tx BUFFER EMPTY
- CARRIER DETECT
- SYNC/HUNT
- CTS
- Tx UNDERRUN/EOM
- BREAK/ABORT

EXTERNAL STATUS INTERRUPT MODE

READ REGISTER 1 (RR1): (SPECIAL RECEIVE CONDITION MODE)

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D0</td>
</tr>
</tbody>
</table>

- ALL SENT
- 1 FIELD BYTE
- PREVIOUS BYTE
- 1 FIELD BYTE
- 2ND PREVIOUS BYTE

- 0 0 0 2
- 0 0 1 0
- 0 1 0 0
- 0 1 1 0
- 1 0 0 0
- 1 0 1 0
- 1 1 0 1
- 1 1 1 1

- PARITY ERROR
- Rx OVERRUN ERROR
- CRC/FRAMING ERROR
- END OF FRAME (SDLC HDLC MODE)

READ REGISTER 2 (RR2):

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>V7</td>
<td>V0</td>
</tr>
</tbody>
</table>

- INTERRUPT VECTOR
- *VARIABLES IN STATUS AFFECTS VECTOR MODE

7-154
The Intel® 8251A is the enhanced version of the industry standard, Intel 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's microprocessor families such as MCS-48, 80, 85, and IAPX-86, 88. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is fabricated using N-channel silicon gate technology.

![Figure 1. Block Diagram](image1.png)

![Figure 2. Pin Configuration](image2.png)
FEATURES AND ENHANCEMENTS

The 8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.
- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.

FUNCTIONAL DESCRIPTION

General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed for a wide range of Intel microcomputers such as 8048, 8080, 8085, 8086 and 8088. Like other I/O devices in a microcomputer system, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support most serial data techniques in use, including IBM "bi-sync."

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The Command Status, Data-In and Data-Out registers are separate, 8-bit registers communicating with the system bus through the Data Bus Buffer.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 tCY (clock must be running).

A command reset operation also puts the device into the "Idle" state.
The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. The modem control signals are general purpose in nature and can be used for functions other than modem control, if necessary.

**DSR (Data Set Ready)**

The DSR input signal is a general-purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test modem conditions such as Data Set Ready.

**DTR (Data Terminal Ready)**

The DTR output signal is a general-purpose, 1-bit inverting output port. It can be set “low” by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for modem control such as Data Terminal Ready.

**RTS (Request to Send)**

The RTS output signal is a general-purpose, 1-bit inverting output port. It can be set “low” by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for modem control such as Request to Send.

**CTS (Clear to Send)**

A “low” on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a “one.” If either a Tx Enable off or CTS off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable command before shutting down.
Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin on the falling edge of TxC. The transmitter will begin transmission upon being enabled if CTS = 0. The TxD line will be held in the marking state immediately upon a master Reset or when Tx Enable or CTS is off or the transmitter is empty.

Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

TxD (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by TxEnable; or, for Polled operation, the CPU can check TxRDY using a Status Read operation. TxRDY is automatically reset by the leading edge of WR when a data character is loaded from the CPU.

Note that when using the Polled operation, the TxRDY status bit is not masked by TxEnable, but will only indicate the Empty/Full Status of the Tx Data Input Register.

TxE (Transmitter Empty)

When the 8251A has no characters to send, the TxE output will go "high." It resets upon receiving a character from CPU if the transmitter is enabled. TxE remains high when the transmitter is disabled. TxE can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplex operational mode.

In the Synchronous mode, a “high” on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as “fillers.” TxE does not go low when the SYNC characters are being shifted out.

Figure 4. 8251A Block Diagram Showing Modem and Transmitter Buffer and Control Functions

TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (1x) is equal to the TxC frequency. In Asynchronous transmission mode, the baud rate is a fraction of the actual TxC frequency. A portion of the mode instruction selects this factor; it can be 1, 1/16 or 1/64 the TxC.

For Example:

If Baud Rate equals 110 Baud,
TxC equals 110 Hz in the 1x mode.
TxC equals 1.72 kHz in the 16x mode.
TxC equals 7.04 kHz in the 64x mode.

The falling edge of TxC shifts the serial data out of the 8251A.

Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to RxD pin, and is clocked in on the rising edge of RxC.
Receiver Control

This functional block manages all receiver-related activities which consists of the following features.

The RxD initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the “break condition.” Before starting to receive serial characters on the RxD line, a valid “1” must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the nominal center of the Start bit (RxD = low).

Parity error detection sets the corresponding status bit.

The Framing Error status bit is set if the Stop bit is absent at the end of the data byte (asynchronous mode).

RxRDY (Receiver Ready)

This output indicates that the 8251A contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or, for polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

RxEnable, when off, holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU when the internal transfer is occurring, overrun error will be set and the old character will be lost.

RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate (1x) is equal to the actual frequency of RxC. In Asynchronous Mode, the Baud Rate is a fraction of the actual RxC frequency. A portion of the mode instruction selects this factor: 1, 1/16 or 1/64 the RxC.

For example:

Baud Rate equals 300 Baud, if
RxC equals 300 Hz in the 1x mode;
RxC equals 4800 Hz in the 16x mode;
RxC equals 19.2 kHz in the 64x mode.

Baud Rate equals 2400 Baud, if
RxC equals 2400 Hz in the 1x mode;
RxC equals 38.4 kHz in the 16x mode;
RxC equals 153.6 kHz in the 64x mode.

Data is sampled into the 8251A on the rising edge of RxC.

NOTE: In most communications systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxC and RxC will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

Figure 5. 8251A Block Diagram Showing Receiver Buffer and Control Functions
SYNDET (SYNC Detect/BRKDET Break Detect)

This pin is used in Synchronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251A has located the SYNC character in the Receive mode. If the 8251A is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next RxC. Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, Internal SYNC Detect is disabled.

BREAK (Async Mode Only)

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.

Figure 6. 8251A Interface to 8080 Standard System Bus

DETAILED OPERATION DESCRIPTION

General

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PARITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/O device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

Figure 7. Typical Data Block

*THE SECOND SYNC CHARACTER IS SKIPPED IF MODE INSTRUCTION HAS PROGRAMMED THE 8251A TO SINGLE CHARACTER SYNC MODE. BOTH SYNC CHARACTERS ARE SKIPPED IF MODE INSTRUCTION HAS PROGRAMMED THE 8251A TO ASYNCH MODE.
Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:
1. Mode Instruction
2. Command Instruction

Mode Instruction

This instruction defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be written.

Command Instruction

This instruction defines a word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation (see Figure 7). The Mode Instruction must be written immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.

Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components, one Asynchronous and the other Synchronous, sharing the same package. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.

NOTE: When parity is enabled it is not considered as one of the data bits for the purpose of programming the word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are “don’t care” when writing data to the 8251A, and will be “zeros” when reading the data from the 8251A.

Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of TXC at a rate equal to 1, 1/16, or 1/64 that of the TXC, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains “high” (marking) unless a Break (continuously low) has been programmed.

Asynchronous Mode (Transmission)
Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of RxC. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only one stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxD pin is raised to the nominal level (if it exists) and the stop bits.

Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the RTS line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of TxC. Data is shifted out at the same rate as the TxC.

Once transmission has started, the data stream at the TxD output must continue at the TxC rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A.

Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the RxD pin is then sampled on the rising edge of RxC. The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNDET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one RxC cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.

Figure 9. Asynchronous Mode
Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a “one,” thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the “known” word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been contiguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.

Once the functional definition of the 8251A has been programmed by the Mode Instruction and the sync characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251A and Sync characters inserted, if necessary, then all further “control writes” (C/D = 1) will load a Command Instruction. A Reset Operation (internal or external) will return the 8251A to the Mode Instruction format.

Note: Internal Reset on Power-up

When power is first applied, the 8251A may come up in the Mode, Sync character or Command format. To guarantee that the device is in the Command Instruction format before the Reset command is issued, it is safest to execute the worst-case initialization sequence (sync mode with two sync characters). Loading three 00Hs consecutively into the device with C/D = 1 configures sync operation and writes two dummy 00H sync characters. An Internal Reset command (40H) may then be issued to return the device to the “Idle” state.
STATUS READ DEFINITION

In data communication systems it is often necessary to examine the “status” of the active device to ascertain if errors have occurred or other conditions that require the processor’s attention. The 8251A has facilities that allow the programmer to “read” the status of the device at any time during the functional operation. (Status update is inhibited during status read.)

A normal “read” command is issued by the CPU with C/D = 1 to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely polled or interrupt-driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 28 clock periods from the actual event affecting the status.

APPLICATIONS OF THE 8251A

APPLICATIONS OF THE 8251A

Figure 12. Command Instruction Format

Figure 13. Status Read Format

Figure 14. Asynchronous Serial Interface to CRT Terminal, DC—9600 Baud
Figure 15. Synchronous Interface to Terminal or Peripheral Device

Figure 16. Asynchronous Interface to Telephone Lines

Figure 17. Synchronous Interface to Telephone Lines
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ............ 0°C to 70°C
Storage Temperature ..................... -65°C to +150°C
Voltage On Any Pin With Respect To Ground ...... -0.5V to +7V
Power Dissipation .......................... 1 Watt

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5.0V ± 5%, GND = 0V)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>VCC</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td>IOL  = 2.2 mA</td>
<td></td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td>IOL  = -400 μA</td>
<td></td>
</tr>
<tr>
<td>IOL</td>
<td>Output Float Leakage</td>
<td>±10</td>
<td>μA</td>
<td>VOUT = VCC TO 0.45V</td>
<td></td>
</tr>
<tr>
<td>IIL</td>
<td>Input Leakage</td>
<td>±10</td>
<td>μA</td>
<td>VIN = VCC TO 0.45V</td>
<td></td>
</tr>
<tr>
<td>ICC</td>
<td>Power Supply Current</td>
<td>100</td>
<td>mA</td>
<td>All Outputs = High</td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE (TA = 25°C, VCC = GND = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td>fc = 1MHz</td>
</tr>
<tr>
<td>CIL/D</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td>Unmeasured pins returned to GND</td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5.0V ±10%, GND = 0V) *

Bus Parameters (Note 1)

READ CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAR</td>
<td>Address Stable Before READ (CS, C/D)</td>
<td>0</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>tRA</td>
<td>Address Hold Time for READ (CS, C/D)</td>
<td>0</td>
<td>ns</td>
<td></td>
<td>Note 2</td>
</tr>
<tr>
<td>tRR</td>
<td>READ Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tRD</td>
<td>Data Delay from READ</td>
<td>200</td>
<td>ns</td>
<td></td>
<td>3, CL = 150 pF</td>
</tr>
<tr>
<td>tDF</td>
<td>READ to Data Floating</td>
<td>10</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAW</td>
<td>Address Stable Before WRITE</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWA</td>
<td>Address Hold Time for WRITE</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWW</td>
<td>WRITE Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDW</td>
<td>Data Set-Up Time for WRITE</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWD</td>
<td>Data Hold Time for WRITE</td>
<td>20</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tRV</td>
<td>Recovery Time Between WRITES</td>
<td>6</td>
<td>tCY</td>
<td>Note 4</td>
<td></td>
</tr>
</tbody>
</table>
## A.C. CHARACTERISTICS (Continued)

### OTHER TIMINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_C_Y</td>
<td>Clock Period</td>
<td>320 1350 ns Notes 5, 6</td>
</tr>
<tr>
<td>t_P</td>
<td>Clock High Pulse Width</td>
<td>120 t_C_Y - 90 ns</td>
</tr>
<tr>
<td>t_L</td>
<td>Clock Low Pulse Width</td>
<td>90 ns</td>
</tr>
<tr>
<td>t_R, t_F</td>
<td>Clock Rise and Fall Time</td>
<td>20 ns</td>
</tr>
<tr>
<td>t_D_T_X</td>
<td>TxD Delay from Falling Edge of TxC</td>
<td></td>
</tr>
<tr>
<td>t_T_X</td>
<td>Transmitter Input Clock Frequency</td>
<td>DC 64 kHz</td>
</tr>
<tr>
<td>1x Baud Rate</td>
<td>DC 310 kHz</td>
<td></td>
</tr>
<tr>
<td>16x Baud Rate</td>
<td>DC 615 kHz</td>
<td></td>
</tr>
<tr>
<td>64x Baud Rate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_T_P_W</td>
<td>Transmitter Input Clock Pulse Width</td>
<td>12 t_C_Y</td>
</tr>
<tr>
<td>1x Baud Rate</td>
<td>1 t_C_Y</td>
<td></td>
</tr>
<tr>
<td>16x and 64x Baud Rate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_T_P_D</td>
<td>Transmitter Input Clock Pulse Delay</td>
<td>15 t_C_Y</td>
</tr>
<tr>
<td>1x Baud Rate</td>
<td>3 t_C_Y</td>
<td></td>
</tr>
<tr>
<td>16x and 64x Baud Rate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_R_X</td>
<td>Receiver Input Clock Frequency</td>
<td>DC 64 kHz</td>
</tr>
<tr>
<td>1x Baud Rate</td>
<td>DC 310 kHz</td>
<td></td>
</tr>
<tr>
<td>16x Baud Rate</td>
<td>DC 615 kHz</td>
<td></td>
</tr>
<tr>
<td>64x Baud Rate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_R_P_W</td>
<td>Receiver Input Clock Pulse Width</td>
<td>12 t_C_Y</td>
</tr>
<tr>
<td>1x Baud Rate</td>
<td>1 t_C_Y</td>
<td></td>
</tr>
<tr>
<td>16x and 64x Baud Rate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_R_P_D</td>
<td>Receiver Input Clock Pulse Delay</td>
<td>15 t_C_Y</td>
</tr>
<tr>
<td>1x Baud Rate</td>
<td>3 t_C_Y</td>
<td></td>
</tr>
<tr>
<td>16x and 64x Baud Rate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_T_X_R_D_Y</td>
<td>TxRDY Pin Delay from Center of Last Bit</td>
<td>8 t_C_Y Note 7</td>
</tr>
<tr>
<td>t_T_X_R_D_Y _C_L_E_A_R</td>
<td>TxRDY _ from Leading Edge of WR</td>
<td>400 ns Note 7</td>
</tr>
<tr>
<td>t_R_X_R_D_Y</td>
<td>RxRDY Pin Delay from Center of Last Bit</td>
<td>26 t_C_Y Note 7</td>
</tr>
<tr>
<td>t_R_X_R_D_Y _C_L_E_A_R</td>
<td>RxRDY _ from Leading Edge of RD</td>
<td>400 ns Note 7</td>
</tr>
<tr>
<td>t_I_S</td>
<td>Internal SYNDET Delay from Rising Edge of Rx_C</td>
<td>26 t_C_Y Note 7</td>
</tr>
<tr>
<td>t_E_S</td>
<td>External SYNDET Set-Up Time After Rising Edge of _Rx_C</td>
<td>18 t_C_Y Note 7</td>
</tr>
<tr>
<td>t_T_X_E_M_P_T</td>
<td>TxEMPTY Delay from Center of Last Bit</td>
<td>20 t_C_Y Note 7</td>
</tr>
<tr>
<td>t_W_C</td>
<td>Control Delay from Rising Edge of WRITE (TxEn, DTR, RTS)</td>
<td>8 t_C_Y Note 7</td>
</tr>
<tr>
<td>t_C_R</td>
<td>Control to READ Set-Up Time (DSR, CTS)</td>
<td>20 t_C_Y Note 7</td>
</tr>
</tbody>
</table>

**NOTE:**

1. For Extended Temperature EXPRESS, use M8251A electrical parameters.
A.C. CHARACTERISTICS (Continued)

NOTES:
1. AC timings measured \( V_{OH} = 2.0 \), \( V_{OL} = 2.0 \), \( V_{OL} = 0.8 \), and with load circuit of Figure 1.
2. Chip Select (CS) and Command/Data (C/D) are considered as Addresses.
3. Assumes that Address is valid before \( R\).
4. This recovery time is for Mode Initialization only. Write Data is allowed only when TxRDY = 1. Recovery Time between Writes for Asynchronous Mode is 8 \( t_{CY} \) and for Synchronous Mode is 16 \( t_{CY} \).
5. The \( T_x \) and \( R_x \) frequencies have the following limitations with respect to CLK: For 1x Baud Rate, \( f_{TX} \) or \( f_{RX} \leq 1/(30 \ t_{CY}) \). For 16x and 64x Baud Rate, \( f_{TX} \) or \( f_{RX} \leq 1/(4.5 \ t_{CY}) \).
6. Reset Pulse Width = 6 \( t_{CY} \) minimum; System Clock must be running during Reset.
7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.

TYPICAL Δ OUTPUT DELAY VS. Δ CAPACITANCE (pF)

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT
WAVEFORMS

SYSTEM CLOCK INPUT

TRANSMITTER CLOCK AND DATA

RECEIVER CLOCK AND DATA

WRITE DATA CYCLE (CPU → USART)

READ DATA CYCLE (CPU ← USART)
WAVEFORMS (Continued)

WRITE CONTROL OR OUTPUT PORT CYCLE (CPU → USART)

READ CONTROL OR INPUT PORT (CPU ← USART)

TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)

NOTE 1: T_WC includes the response timing of a control byte.
NOTE 2: T_CR includes the effect of CTS on the TXENBL CIRCUITRY.

EXAMPLE FORMAT - 7 BIT CHARACTER WITH PARITY & 2 STOP BITS
WAVEFORMS (Continued)

RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)

TRANSMITTER CONTROL AND FLAG TIMING (SYNC MODE)

RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

NOTE 1: INTERNAL Sync 2 Sync Characters 8 Bits With Parity
NOTE 2: EXTERNAL Sync 5 Bits With Parity
8273, 8273-4  
PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER

- CCITT X.25 Compatible
- HDLC/SDLC Compatible
- Full Duplex, Half Duplex, or Loop SDLC Operation
- Up to 64K Baud Synchronous Transfers (56K Baud with 8273-4)
- Automatic FCS (CRC) Generation and Checking
- Up to 9.6K Baud with On-Board Phase Locked Loop

Programmable NRZI Encode/Decode
- Two User Programmable Modem Control Ports
- Digital Phase Locked Loop Clock Recovery
- Minimum CPU Overhead
- Fully Compatible with 8048/8080/8085/8088/8086/80188/80186 CPUs
- Single +5V Supply

The Intel® 8273 Programmable HDLC/SDLC Protocol Controller is a dedicated device designed to support the ISO/CCITT’s HDLC and IBM’s SDLC communication line protocols. It is fully compatible with Intel’s new high performance microcomputer systems such as the MCS1 88/186®. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.

![Figure 1. Block Diagram](image1.png)
![Figure 2. Pin Configuration](image2.png)
A BRIEF DESCRIPTION OF HDLC/SDLC PROTOCOLS

General
The High Level Data Link Control (HDLC) is a standard communication link protocol established by International Standards Organization (ISO). HDLC is the discipline used to implement ISO X.25 packet switching systems.

The Synchronous Data Link Control (SDLC) is an IBM communication link protocol used to implement the System Network Architecture (SNA). Both the protocols are bit oriented, code independent, and ideal for full duplex communication. Some common applications include terminal to terminal, terminal to CPU, CPU to CPU, satellite communication, packet switching and other high speed data links. In systems which require expensive cabling and interconnect hardware, any of the two protocols could be used to simplify interfacing (by going serial), thereby reducing interconnect hardware costs. Since both the protocols are speed independent, reducing interconnect hardware could become an important application.

Network
In both the HDLC and SDLC line protocols, according to a pre-assigned hierarchy, a PRIMARY (Control) STATION controls the overall network (data link) and issues commands to the SECONDARY (Slave) STATIONS. The latter comply with instructions and respond by sending appropriate RESPONSES. Whenever a transmitting station must end transmission prematurely it sends an ABORT character. Upon detecting an abort character, a receiving station ignores the transmission block called a FRAME. Time fill between frames can be accomplished by transmitting either continuous frame preambles called FLAGS or an abort character. A time fill within a frame is not permitted. Whenever a station receives a string of more that fifteen consecutive ones, the station goes into an IDLE state.

Frames
A single communication element is called a FRAME which can be used for both Link Control and data transfer purposes. The elements of a frame are the beginning eight bit FLAG (F) consisting of one zero, six ones, and a zero, an eight bit ADDRESS FIELD (A), an eight bit CONTROL FIELD (C), a variable (N-bit) INFORMATION FIELD (I), a sixteen bit FRAME CHECK SEQUENCE (FCS), and an eight bit end FLAG (F), having the same bit pattern as the beginning flag. In HDLC the Address (A) and Control (C) bytes are extendable. The HDLC and the SDLC use three types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Non-sequenced Frame is used for initialization and control of the secondary stations.

Frame Characteristics
An important characteristic of a frame is that its contents are made code transparent by use of a zero bit insertion and deletion technique. Thus, the user can adopt any format or code suitable for his system — it may even be a computer word length or a "memory dump". The frame is bit oriented that is, bits, not characters in each field, have specific meanings. The Frame Check Sequence (FCS) is an error detection scheme similar to the Cyclic Redundancy Checkword (CRC) widely used in magnetic disk storage devices. The Command and Response information frames contain sequence numbers in the control fields identifying the sent and received frames. The sequence numbers are used in Error Recovery Procedures (ERP) and as implicit acknowledgement of frame communication, enhancing the true full-duplex nature of the HDLC/SDLC protocols. In contrast, BISYNC is basically half-duplex (two way ‘alternate') because of necessity to transmit immediate acknowledgement frames. HDLC/SDLC therefore saves propagation delay times and have a potential of twice the throughput rate of BISYNC.

It is possible to use HDLC or SDLC over half duplex lines but there is a corresponding loss in throughput because both are primarily designed for full-duplex communication. As in any synchronous system, the bit rate is determined by the clock bits supplied by the modem, protocols themselves are speed independent.

A byproduct of the use of zero-bit insertion-deletion technique is the non-return-to-zero invert (NRZI) data transmission/reception compatibility. The latter allows HDLC/SDLC protocols to be used with asynchronous data communication hardware in which the clocks are derived from the NRZI encoded data.

References
IBM Synchronous Data Link Control General Information, IBM, GA27-3093-1.
IBM 3650 Retail Store System Loop Interface (OEM) Information, IBM, GA 27-3098-0
Guidebook to Data Communications, Training Manual, Hewlett-Packard 5955-1715
IBM Introduction to Teleprocessing, IBM, GA 20-8095-02
System Network Architecture, Technical Overview, IBM, GA 27-3102
System Network Architecture Format and Protocol, IBM GA 27-3112

<table>
<thead>
<tr>
<th>OPENING FLAG (F)</th>
<th>ADDRESS FIELD (A)</th>
<th>CONTROL FIELD (C)</th>
<th>INFORMATION FIELD (I)</th>
<th>FRAME CHECK SEQUENCE (FCS)</th>
<th>CLOSING FLAG (F)</th>
</tr>
</thead>
<tbody>
<tr>
<td>01111110</td>
<td>8 BITS</td>
<td>8 BITS</td>
<td>VARIABLE LENGTH (ONLY IN I FRAMES)</td>
<td>16 BITS</td>
<td>01111110</td>
</tr>
</tbody>
</table>

Figure 3. Frame Format
Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vcc</td>
<td>40</td>
<td>Al</td>
<td>Power Supply: +5V Supply.</td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td>Al</td>
<td>Ground: Ground.</td>
</tr>
<tr>
<td>RESET</td>
<td>4</td>
<td>I</td>
<td>Reset: A high signal on this pin will force the 8273 to an idle state. The 8273 will remain idle until a command is issued by the CPU. The modem interface output signals are forced high. Reset must be true for a minimum of 10 TCY.</td>
</tr>
<tr>
<td>CS</td>
<td>24</td>
<td>I</td>
<td>Chip Select: The RD and WR inputs are enabled by the chip select input.</td>
</tr>
<tr>
<td>DB7-DB0</td>
<td>19-12</td>
<td>I/O</td>
<td>Data Bus: The Data Bus lines are bi-directional three-state lines which interface with the system Data Bus.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write Input: The Write signal is used to control the transfer of either a command or data from CPU to the 8273.</td>
</tr>
<tr>
<td>RD</td>
<td>9</td>
<td>I</td>
<td>Read Input: The Read signal is used to control the transfer of either a data byte or a status word from the 8273 to the CPU.</td>
</tr>
<tr>
<td>TxDINT</td>
<td>2</td>
<td>O</td>
<td>Transmitter Interrupt: The Transmitter interrupt signal indicates that the transmitter logic requires service.</td>
</tr>
<tr>
<td>RxDINT</td>
<td>11</td>
<td>O</td>
<td>Receiver Interrupt: The Receiver interrupt signal indicates that the Receiver logic requires service.</td>
</tr>
<tr>
<td>TxDRO</td>
<td>6</td>
<td>O</td>
<td>Transmitter Data Request: Requests a transfer of data between memory and the 8273 for a transmit operation.</td>
</tr>
<tr>
<td>RxDRO</td>
<td>8</td>
<td>O</td>
<td>Receiver DMA Request: Requests a transfer of data between the 8273 and memory for a receive operation.</td>
</tr>
<tr>
<td>TxDACK</td>
<td>5</td>
<td>I</td>
<td>Transmitter DMA Acknowledge: The Transmitter DMA acknowledge signal notifies the 8237 that the TxDMA cycle has been granted.</td>
</tr>
<tr>
<td>RxDACK</td>
<td>7</td>
<td>I</td>
<td>Receiver DMA Acknowledge: The Receiver DMA acknowledge signal notifies the 8273 that the RxDMA cycle has been granted.</td>
</tr>
<tr>
<td>A1-A0</td>
<td>22-21</td>
<td>I</td>
<td>Address: These two lines are CPU Interface Register Select lines.</td>
</tr>
<tr>
<td>TxD</td>
<td>29</td>
<td>O</td>
<td>Transmitter Data: This line transmits the serial data to the communication channel.</td>
</tr>
<tr>
<td>TxC</td>
<td>28</td>
<td>I</td>
<td>Transmitter Clock: The transmitter clock is used to synchronize the transmit data.</td>
</tr>
<tr>
<td>RxD</td>
<td>26</td>
<td>I</td>
<td>Receiver Data: This line receives serial data from the communication channel.</td>
</tr>
<tr>
<td>RxC</td>
<td>27</td>
<td>I</td>
<td>Receiver Clock: The Receiver Clock is used to synchronize the receive data.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>32X CLK</td>
<td>25</td>
<td>I</td>
<td>32X Clock: The 32X clock is used to provide clock recovery when an asynchronous modem is used. In loop configuration the loop station can run without an accurate 1X clock by using the 32X CLK in conjunction with the DPLL output. (This pin must be grounded when not used.)</td>
</tr>
<tr>
<td>DPLL</td>
<td>23</td>
<td>O</td>
<td>Digital Phase Locked Loop: Digital Phase Locked Loop output can be tied to RxC and/or TxC when 1X clock is not available. DPLL is used with 32X CLK.</td>
</tr>
<tr>
<td>FLAG DET</td>
<td>1</td>
<td>O</td>
<td>Flag Detect: Flag Detect signals that a flag (01111110) has been received by an active receiver.</td>
</tr>
<tr>
<td>RTS</td>
<td>35</td>
<td>O</td>
<td>Request to Send: Request to Send signals that the 8273 is ready to transmit data.</td>
</tr>
<tr>
<td>CTS</td>
<td>30</td>
<td>I</td>
<td>Clear to Send: Clear to Send signals that the modem is ready to accept data from the 8273.</td>
</tr>
<tr>
<td>CD</td>
<td>31</td>
<td>I</td>
<td>Carrier Detect: Carrier Detect signals that the line transmission has started and the 8273 may begin to sample data on RxD line.</td>
</tr>
<tr>
<td>PA2-4</td>
<td>32-34</td>
<td>I</td>
<td>General purpose input ports: The logic levels on these lines can be Read by the CPU through the Data Bus Buffer.</td>
</tr>
<tr>
<td>PB1-4</td>
<td>36-39</td>
<td>O</td>
<td>General purpose output ports: The CPU can write these output lines through Data Bus Buffer.</td>
</tr>
<tr>
<td>CLK</td>
<td>3</td>
<td>I</td>
<td>Clock: A square wave TTL clock.</td>
</tr>
</tbody>
</table>

FUNCTIONAL DESCRIPTION

General

The Intel® 8273 HDLC/SDLC controller is a microcomputer peripheral device which supports the International Standards Organization (ISO) High Level Data Link Control (HDLC), and IBM Synchronous Data Link Control (SDLC) communications protocols. This controller minimizes CPU software by supporting a comprehensive frame-level instruction set and by hardware implementation of the low level tasks associated with frame assembly/disassembly and data integrity. The 8273 can be used in either synchronous or asynchronous applications.

In asynchronous applications the data can be programmed to be encoded/decoded in NRZI code. The clock is derived from the NRZI data using a digital phase locked loop. The data transparency is achieved by using a zero-bit insertion/deletion technique. The frames are automatically checked for errors during reception by verifying the Frame Check Sequence (FCS); the FCS is automatically generated and appended before the final flag in transmit.
The 8273 recognizes and can generate flags (01111110' Abort, Idle, and GA (EOP) characters.

The 8273 can assume either a primary (control) or a secondary (slave) role. It can therefore be readily implemented in an SDLC loop configuration as typified by the IBM 3650 Retail Store System by programming the 8273 into a one-bit delay mode. In such a configuration, a two wire pair can be effectively used for data transfer between controllers and loop stations. The digital phase locked loop output pin can be used by the loop station without the presence of an accurate Tx clock.

CPU Interface
The CPU interface is optimized for the MCS-80/85™ bus with an 8257 DMA controller. However, the interface is flexible, and allows either DMA or non-DMA data transfers, interrupt or non-interrupt driven. It further allows maximum line utilization by providing early interrupt mechanism for buffered (only the information field can be transferred to memory) Tx command overlapping. It also provides separate Rx and Tx interrupt output channels for efficient operation. The 8273 keeps the interrupt request active until all the associated interrupt results have been read.

The CPU utilizes the CPU interface to specify commands and transfer data. It consists of seven registers addressed via CS, A1, A0, RD and WR signals and two independent data registers for receive data and transmit data. A1, A0 are generally derived from two low order bits of the address bus. If an 8080 based CPU is utilized, the RD and WR signals may be driven by the 8228 I/OR and I/OW. The table shows the seven register select decoding:

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>TXDACK</th>
<th>RXDACK</th>
<th>CS</th>
<th>RD</th>
<th>WR</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Command</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Parameter</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Result</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Reset</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>TxINT Result</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>RxINT Result</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Receive Data</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Transmit Data</td>
</tr>
</tbody>
</table>

Register Description

Command
Operations are initiated by writing an appropriate command in the Command Register.

Parameter
Parameters of commands that require additional information are written to this register.

Result
Contains an immediate result describing an outcome of an executed command.

Transmit Interrupt Result
Contains the outcome of 8273 transmit operation (good/bad completion).

Receive Interrupt Result
Contains the outcome of 8273 receive operation (good/bad completion), followed by additional results which detail the reason for interrupt.

Status
The status register reflects the state of the 8273 CPU Interface.

DMA Data Transfers
The 8273 CPU interface supports two independent data interfaces: receive data and transmit data. At high data transmission speeds the data transfer rate of the 8273 is great enough to justify the use of direct memory access (DMA) for the data transfers. When the 8273 is configured in DMA mode, the elements of the DMA interfaces are:

**TxDRQ: Transmit DMA Request**
Requests a transfer of data between memory and the 8273 for a transmit operation

**TxDACK: Transmit DMA Acknowledge**
The TxDACK signal notifies the 8273 that a transmit DMA cycle has been granted. It is also used with WR to transfer data to the 8273 in non-DMA mode. Note: RD must not be asserted whileTxDACK is active.

**RxDRQ: Receive DMA Request**
Requests a transfer of data between the 8273 and memory for a receive operation.
**RxDACK**: Receive DMA Acknowledge

The RxDACK signal notifies the 8273 that a receive DMA cycle has been granted. It is also used with RD to read data from the 8273 in non-DMA mode. Note: WR must not be asserted while RxDACK is active.

**RD, WR**: Read, Write

The RD and WR signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel 8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer, at a starting address determined by the CPU. Counting of data block lengths is performed by the 8273.

To request a DMA transfer the 8273 raises the appropriate DMA REQUEST, DMA ACKNOWLEDGE and READ enables DMA data onto the bus (independently of CHIP SELECT). DMA ACKNOWLEDGE and WRITE transfers DMA data to the 8273 (independent of CHIP SELECT).

It is also possible to configure the 8273 in the non-DMA data transfer mode. In this mode the CPU module must pass data to the 8273 in response to non-DMA data requests indicated by the status word.

**Modem Interface**

The 8273 Modem interface provides both dedicated and user defined modem control functions. All the control signals are active low so that EIA RS-232C inverting drivers (MC 1488) and inverting receivers (MC 1489) may be used to interface to standard modems. For asynchronous operation, this interface supports programmable NRZI data encode/decode, a digital phase locked loop for efficient clock extraction from NRZI data, and modem control ports with automatic CTS, CD monitoring and RTS generation. This interface also allows the 8273 to operate in PRE-FRAME SYNC mode in which the 8273 prefixes 16 transitions to a frame to synchronize idle lines before transmission of the first flag.

It should be noted that all the 8273 port operations deal with logical values, for instance, bit D0 of Port A will be a one when CTS (Pin 30) is a physical zero (logical one).

**Port A** — Input Port

During operation, the 8273 interrogates input pins CTS (Clear to Send) and CD (Carrier Detect). CTS is used to condition the start of a transmission. If during transmission CTS is lost the 8273 generates an interrupt. During reception, if CD is lost, the 8273 generates an interrupt.

```
D7 D6 D5 D4 D3 D2 D1 D0
1 1 1

CTS - CLEAR TO SEND
CD - CARRIER DETECT
```

The user defined input bits correspond to the 8273 PA4, PA5, and PA6 pins. The 8273 does not interrogate or manipulate these bits.

**Port B** — Output Port

During normal operation, if the CPU sets RTS active, the 8273 will not change this pin; however, if the CPU sets RTS inactive, the 8273 will activate it before each transmission and deactivate it one byte time after transmission. While the receiver is active the flag detect pin is pulsed each time a flag sequence is detected in the receive data stream. Following an 8273 reset, all pins of Port B are set to a high, inactive level.

```
D7 D6 D5 D4 D3 D2 D1 D0
1 1

RTS - REQUEST TO SEND
```

The user defined output bits correspond to the state of PB4-PB1 pins. The 8273 does not interrogate or manipulate these bits.
Serial Data Logic

The Serial data is synchronized by the user transmit (TxC) and receive (RxC) clocks. The leading edge of TxC generates new transmit data and the trailing edge of RxC is used to capture receive data. The NRZI encoding/decoding of the receive and transmit data is programmable.

The diagnostic features included in the Serial Data logic are programmable loop back of data and selectable clock for the receiver. In the loop-back mode, the data presented to the TxD pin is internally routed to the receive data input circuitry in place of the RxD pin, thus allowing a CPU to send a message to itself to verify operation of the 8273.

In the selectable clock diagnostic feature, when the data is looped back, the receiver may be presented incorrect sample timing by the external circuitry. The user may select to substitute the TxC pin for the RxC input on-chip so that the clock used to generate the loop back data is used to sample it. Since TxD is generated off the leading edge of TxC and RxD is sampled on the trailing edge, the selected clock allows bit synchronism.

![Figure 6. Transmit/Receive Timing](image)

Asynchronous Mode Interface

Although the 8273 is fully compatible with the HDLC/SDLC communication line protocols, which are primarily designed for synchronous communication, the 8273 can also be used in asynchronous applications by using this interface. The interface employs a digital phase locked loop (DPLL) for clock recovery from a receive data stream and programmable NRZI encoding and decoding of data. The use of NRZI coding with SDLC transmission guarantees that within a frame, data transitions will occur at least every five bit times — the longest sequence of ones which may be transmitted without zero-bit insertion. The DPLL should be used only when NRZI coding is used since the NRZI coding will transmit zero sequence as line transitions. The digital phase locked loop also facilitates full-duplex and half-duplex asynchronous implementation with, or without modems.
Digital Phase Locked Loop

In asynchronous applications, the clock is derived from the receiver data stream by the use of the digital phase locked loop (DPLL). The DPLL requires a clock input at 32 times the required baud rate. The receive data (RxD) is sampled with this 32X CLK and the 8273 DPLL supplies a sample pulse nominally centered on the RxD bit cells. The DPLL has a built-in "stiffness" which reduces sensitivity to line noise and bit distortion. This is accomplished by making phase error adjustments in discrete increments. Since the nominal pulse is made to occur at 32 counts of the 32X CLK, these counts are subtracted or added to the nominal, depending upon which quadrant of the four error quadrants the data edge occurs in. For example if an RxD edge is detected in quadrant A1, it is apparent that the DPLL sample "A" was placed too close to the trailing edge of the data cell; sample "B" will then be placed at T = (T_{nominal} - 2 counts) = 30 counts of the 32X CLK to move the sample pulse "B" toward the nominal center of the next bit cell. A data edge occurring in quadrant B1 would cause a smaller adjustment of phase with T = 31 counts of the 32X CLK. Using this technique the DPLL pulse will converge to nominal bit center within 12 data bit times, worst case, with constant incoming RxD edges.

A method of attaining bit synchronism following a line idle is to use PRE-FRAME SYNC mode of transmission.

![Figure 7. DPLL Sample Timing](image-url)
Synchronous Modem — Duplex or Half Duplex Operation

Asynchronous Modems — Duplex or Half Duplex Operation

Asynchronous — No Modems — Duplex or Half Duplex
SDLC Loop

The OPLL simplifies the SDLC loop station implementation. In this application, each secondary station on a loop data link is a repeater set in one-bit delay mode. The signals sent out on the loop by the loop controller (primary station) are relayed from station to station then, back to the controller. Any secondary station finding its address in the A field captures the frame for action at that station. All received frames are relayed to the next station on the loop.

Loop stations are required to derive bit timing from the incoming NRZI data stream. The OPLL generates sample Rx clock timing for reception and uses the same clock to implement Tx clock timing.

![Figure 8. SDLC Loop Application](image-url)
PRINCIPLES OF OPERATION

The 8273 is an intelligent peripheral controller which relieves the CPU of many of the rote tasks associated with constructing and receiving frames. It is fully compatible with the MCS-80/85™ system bus. As a peripheral device, it accepts commands from a CPU, executes these commands and provides an Interrupt and Result back to the CPU at the end of the execution. The communication with the CPU is done by activation of CS, RD, WR pins, while the A1, A0 select the appropriate registers on the chip as described in the Hardware Description Section.

The 8273 operation is composed of the following sequence of events:

**The Command Phase**

During the command phase, the software writes a command to the command register. The command bytes provide a general description of the type of operation requested. Many commands require more detailed information about the command. In such a case up to four parameters are written into the parameter register. The flowchart of the command phase indicates that a command may not be issued if the Status Register indicates that the device is busy. Similarly if a parameter is issued when the Parameter Buffer shows full, incorrect operation will occur.

The 8273 is a duplex device and both transmitter and receiver may each be executing a command or passing results at any given time. For this reason separate interrupt pins are provided. However, the command register must be used for one command sequence at a time.

**Status Register**

The status register contains the status of the 8273 activity. The description is as follows.

<table>
<thead>
<tr>
<th>Bit 7 CBSY (Command Busy)</th>
<th>Bit 6 CBF (Command Buffer Full)</th>
<th>Bit 5 CPBF (Command Parameter Buffer Full)</th>
<th>Bit 4 CRBF (Command Result Buffer Full)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Indicates in-progress command, set for CPU poll when Command Register is full, reset upon command phase completion. It is improper to write a command when CBSY is set; it results in incorrect operation.</td>
<td>Indicates that the command register is full, it is reset when the 8273 accepts the command byte but does not imply that execution has begun.</td>
<td>CPBF is set when the parameter buffer is full, and is reset by the 8273 when it accepts the parameter. The CPU may poll CPBF to determine when additional parameters may be written.</td>
<td>Indicates that an executed command immediate result is present in the Result Register. It is set by 8273 and reset when CPU reads the result.</td>
</tr>
</tbody>
</table>
Bit 3 RxI NT (Receiver Interrupt)

RxI NT indicates that the receiver requires CPU attention. It is identical to RxI NT (pin 11) and is set by the 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has received a data byte from the 8273 in a Non-DMA data transfer.

Bit 2 TxI NT (Transmitter Interrupt)

The TxI NT indicates that the transmitter requires CPU attention. It is identical to TxI NT (pin 2). It is set by 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has transferred transmit data byte to the 8273 in a Non-DMA transfer.

Bit 1 RxIRA (Receiver Interrupt Result Available)

The RxIRA is set by the 8273 when an interrupt result byte is placed in the RxI NT register. It is reset after the CPU has read the RxI NT register.

Bit 0 TxIRA (Transmitter Interrupt Result Available)

The TxIRA is set by the 8273 when an interrupt result byte is placed in the TxI NT register. It is reset when the CPU has read the TxI NT register.

The Execution Phase

Upon accepting the last parameter, the 8273 enters into the Execution Phase. The execution phase may consist of a DMA or other activity, and may or may not require CPU intervention. The CPU intervention is eliminated in this phase if the system utilizes DMA for the data transfers; otherwise, for non-DMA data transfers, the CPU is interrupted by the 8273 via TxI NT and RxI NT pins, for each data byte request.

The Result Phase

During the result phase, the 8273 notifies the CPU of the execution outcome of a command. This phase is initiated by:
1. The successful completion of an operation
2. An error detected during an operation.

To facilitate quick network software decisions, two types of execution results are provided:
1. An Immediate Result
2. A Non-Immediate Result

Figure 10. Rx I NT Result Byte Format

Figure 11. Tx I NT Result Byte Format
Immediate result is provided by the 8273 for commands such as Read Port A and Read Port B which have information (CTS, CD, RTS, etc.) that the network software needs to make quick operational decisions.

A command which cannot provide an immediate result will generate an interrupt to signal the beginning of the Result phase. The immediate results are provided in the Result Register; all non-immediate results are available upon device interrupt, through Tx Interrupt Result Register Txl/R or Rx Interrupt Result Register Rxl/R. The result may consist of a one-byte interrupt code indicating the condition for the interrupt and, if required, one or more bytes which detail the condition.

**Tx and Rx Interrupt Result Registers**

The Result Registers have a result code, the three high order bits D7-D5 of which are set to zero for all but the receive command. This command result contains a count that indicates the number of bits received in the last byte. If a partial byte is received, the high order bits of the last data byte are indeterminate.

All results indicated in the command summary must be read during the result phase.

---

**Figure 12. Result Phase Flowchart—Interrupt Results**
IMMEDIATE RESULTS

AFTER COMMAND PHASE COMPLETION (READ PORT A, PORT B)

START

READ STATUS REGISTER

CRBF?

YES
READ RESULT REGISTER

NO

END

Figure 13. (Rx Interrupt Service)
DETAILED COMMAND DESCRIPTION

General
The 8273 HDLC/SDLC controller supports a comprehensive set of high level commands which allows the 8273 to be readily used in full-duplex, half-duplex, synchronous, asynchronous and SDLC loop configuration, with or without modems. These frame-level commands minimize CPU and software overhead. The 8273 has address and control byte buffers which allow the receive and transmit commands to be used in buffered or non-buffered modes.

In buffered transmit mode, the 8273 transmits a flag automatically, reads the Address and Control buffer registers and transmits the fields, then via DMA, it fetches the information field. The 8273, having transmitted the information field, automatically appends the Frame Check Sequence (FCS) and the end flag. Correspondingly, in buffered read mode, the Address and Control fields are stored in their respective buffer registers and only Information Field is transferred to memory.

In non-buffered transmit mode, the 8273 transmits the beginning flag automatically, then fetches and transmits the Address, Control and Information fields from the memory, appends the FCS character and an end flag. In the non-buffered receive mode the entire contents of a frame are sent to memory with the exception of the flags and FCS.

HDLC Implementation
HDLC Address and Control field are extendable. The extension is selected by setting the low order bit of the field to be extended to a one, a zero in the low order bit indicates the last byte of the respective field.

Since Address/Control field extension is normally done with software to maximize extension flexibility, the 8273 does not create or operate upon contents of the extended HDLC Address/Control fields. Extended fields are transparently passed by the 8273 to user as either interrupt results or data transfer requests. Software must assemble the fields for transmission and interrogate them upon reception.

However, the user can take advantage of the powerful 8273 commands to minimize CPU/Software overhead and simplify buffer management in handling extended fields. For instance buffered mode can be used to separate the first two bytes, then interrogate the others from buffer. Buffered mode is perfect for a two byte address field.

The 8273 when programmed, recognizes protocol characters unique to HDLC such as Abort, which is a string of seven or more ones (01111111). Since Abort character is the same as the GA (EOP) character used in SDLC Loop applications, Loop Transmit and Receive commands are not recommended to be used in HDLC. HDLC does not support Loop mode.

Initialization Set/Reset Commands
These commands are used to manipulate data within the 8273 registers. The Set commands have a single parameter which is a mask that corresponds to the bits to be set. (They perform a logical-OR of the specified register with the mask provided as a parameter). The Register commands have a single parameter which is a mask that has a zero in the bit positions that are to be reset. (They perform a logical-AND of the specified register with the mask).

Set One-Bit Delay (CMD Code A4)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

When one bit delay is set, 8273 retransmits the received data stream one bit delayed. This mode is entered at a receiver character boundary, and should only be used by Loop Stations.

Reset One-Bit Delay (CMD Code 64)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

The 8273 stops the one bit delayed retransmission mode.

Set Data Transfer Mode (CMD Code 97)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

When the data transfer mode is set, the 8273 will interrupt when data bytes are required for transmission or are available from a receive. If a transmit interrupt occurs and the status indicates that there is no Transmit Result (TxIRA = 0), the interrupt is a transmit data request. If a receive interrupt occurs and the status indicates that there is no receive result (RxIRA = 0), the interrupt is a receive data request.

Reset Data Transfer Mode (CMD Code 57)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PAR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

If the Data Transfer Mode is reset, the 8273 data transfers are performed through the DMA requests without interrupting the CPU.
Set Operating Mode (CMD Code 91)

<table>
<thead>
<tr>
<th>CMD: A4 A3 D7 D6 D5 D4 D3 D2 D1 D0</th>
<th>PAR: A4 A3 D7 D6 D5 D4 D3 D2 D1 D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0 0 1 0 0 0 1</td>
<td>0 1 0 0</td>
</tr>
</tbody>
</table>

1 = FLAG STREAM MODE
1 = BUFFERED MODE
1 = EOP INTERRUPT MODE
1 = HDLC MODE
1 = EOR MODE
1 = PREFRAME SYNC MODE

Reset Operating Mode (CMD Code 51)

<table>
<thead>
<tr>
<th>CMD: A4 A3 D7 D6 D5 D4 D3 D2 D1 D0</th>
<th>PAR: A4 A3 D7 D6 D5 D4 D3 D2 D1 D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 1 0 1 0 0 0 1</td>
<td>0 1 1 1</td>
</tr>
</tbody>
</table>

Any mode switches set in CMD code 91 can be reset using this command by placing zeros in the appropriate positions.

(D5) HDLC Mode
In HDLC mode, a bit sequence of seven ones (01111111) is interpreted as an abort character. Otherwise, eight ones (011111111) signal an abort.

(D4) EOP Interrupt Mode
In EOP interrupt mode, an interrupt is generated whenever an EOP character (01111111) is detected by an active receiver. This mode is useful for the implementation of an SDL loop controller in detecting the end of a message stream after a loop poll.

(D3) Transmitter Early Interrupt Mode (Tx)
The early interrupt mode is specified to indicate when the 8273 should generate an end of frame interrupt. When set, an early interrupt is generated when the last data character has been passed to the 8273. If the user software responds with another transmit command before the final flag is sent, the final flag interrupt will not be generated and a new frame will immediately begin when the current frame is complete. This permits frames to be separated by a single flag. If no additional Tx commands are provided, a final interrupt will follow.

Note: In buffered mode, if a supervisory frame (no Information) Transmit command is sent in response to an early Transmit Interrupt, the 8273 will repeatedly transmit the same supervisory frame with one flag in between, until a non-supervisory transmit is issued.

Early transmitter interrupt can be used in buffered mode by waiting for a transmit complete interrupt instead of early Transmit Interrupt before issuing a transmit frame command for a supervisory frame. See Figure 14.

If this bit is zero, the interrupt will be generated only after the final flag has been transmitted.

(D2) Buffered Mode
If the buffered mode bit is set to a one, the first two bytes (normally the address (A) and control (C) fields) of a frame are buffered by the 8273. If this bit is a zero the address and control fields are passed to and from memory.

(D1) Preframe Sync Mode
If this bit is set to a one the 8273 will transmit two characters before the first flag of a frame. To guarantee sixteen line transitions, the 8273 sends two bytes of data (00)H if NRZI is set or data (55)H if NRZI is not set.

(D0) Flag Stream Mode
If this bit is set to a one, the following table outlines the operation of the transmitter.

<table>
<thead>
<tr>
<th>TRANSMITTER STATE</th>
<th>ACTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Idle</td>
<td>Send Flags immediately.</td>
</tr>
<tr>
<td>Transmit or Transmit</td>
<td>Send Flags after the</td>
</tr>
<tr>
<td>Transparent Active</td>
<td>transmission complete</td>
</tr>
<tr>
<td>Loop Transmit Active</td>
<td>Ignore command.</td>
</tr>
<tr>
<td>1 Bit Delay Active</td>
<td>Ignore command.</td>
</tr>
</tbody>
</table>

Figure 14.
If this bit is reset to zero the following table outlines the operation of the transmitter.

<table>
<thead>
<tr>
<th>TRANSMITTER STATE</th>
<th>ACTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDLE</td>
<td>Send Idles on next character boundary.</td>
</tr>
<tr>
<td>Transmit or Transmit-</td>
<td>Send Idles after the transmission is complete.</td>
</tr>
<tr>
<td>Transparent Active</td>
<td>Ignore command.</td>
</tr>
<tr>
<td>Loop Transmit Active</td>
<td>Ignore command.</td>
</tr>
<tr>
<td>1 Bit Delay Active</td>
<td></td>
</tr>
</tbody>
</table>

Set Serial I/O Mode (CMD Code A0)
This command allows bits set in CMD code A0 to be reset by placing zeros in the appropriate positions.

<table>
<thead>
<tr>
<th>CMD:</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAR:</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

(D2) Loop Back
If this bit is set to a one, the transmit data is internally routed to the receive data circuitry.

(D1) TxC → RxC
If this bit is set to a one, the transmit clock is internally routed to the receive clock circuitry. It is normally used with the loop back bit (D2).

(D0) NRZI Mode
If this bit is set to a one, NRZI encoding and decoding of transmit and receive data is provided. If this bit is a zero, the transmit and receive data is treated as a normal positive logic bit stream.

NRZI encoding specifies that a zero causes a change in the polarity of the transmitted signal and a one causes no polarity change. NRZI is used in all asynchronous operations. Refer to IBM document GA27-3093 for details.

Reset Device Command

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMR:</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

An 8273 reset command is executed by outputting a (01)₂ followed by (00)₂ to the reset register (TMR). See 8273 AC timing characteristics for Reset pulse specifications.

The reset command emulates the action of the reset pin.
1. The modem control signals are forced high (inactive level).
2. The 8273 status register flags are cleared.
3. Any commands in progress are terminated immediately.
4. The 8273 enters an idle state until the next command is issued.
5. The Serial I/O and Operating Mode registers are set to zero and DMA data register transfer mode is selected.
6. The device assumes a non-loop SDLC terminal role.

Receive Commands
The 8273 supports three receive commands: General Receive, Selective Receive, and Selective Loop Receive.

General Receive (CMD Code C0)
General receive is a receive mode in which frames are received regardless of the contents of the address field.

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMD:</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PAR:</td>
<td>0</td>
<td>1</td>
<td>LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR:</td>
<td>0</td>
<td>1</td>
<td>MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
1. If buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received.
2. If non-buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received plus two (the count includes the address and control bytes).
3. The frame check sequence (FCS) is not transferred to memory.
4. Frames with less than 32 bits between flags are ignored (no interrupt generated) if the buffered mode is specified.
5. In the non-buffered mode an interrupt is generated when a less than 32 bit frame is received, since data transfer requests have occurred.
6. The 8273 receiver is always disabled when an Idle is received after a valid frame. The CPU module must issue a receive command to re-enable the receiver.
7. The intervening ABORT character between a final flag and an Idle does not generate an interrupt.
8. If an ABORT Character is not preceded by a flag and is followed by an Idle, an interrupt will be generated for the ABORT followed by an Idle interrupt one character time later. The reception of an ABORT will disable the receiver.

Selective Receive (CMD Code C1)

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMD.</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>PAR:</td>
<td>0</td>
<td>1</td>
<td>LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR:</td>
<td>0</td>
<td>1</td>
<td>MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR:</td>
<td>0</td>
<td>1</td>
<td>RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAR:</td>
<td>0</td>
<td>1</td>
<td>RECEIVE FRAME ADDRESS MATCH FIELD TWO (A2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Selective receive is a receive mode in which frames are ignored unless the address field matches any one of two address fields given to the 8273 as parameters.

When selective receive is used in HDLC the 8273 looks at the first character, if extended, software must then decide if the message is for this unit.

Selective Loop Receive (CMD Code C2)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00110000</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Par: 00 Least Significant Byte of the Receive Buffer Length (80)

Par: 01 Most Significant Byte of Receive Buffer Length (81)

Par: 01 Receive Frame Address Match Field One (A1)

Transmits one frame in the same manner as the transmit frame command except:

1. If the flag stream mode is not active transmission will begin after a received EOP has been converted to a flag.
2. If the flag stream mode is active transmission will begin at the next flag boundary for buffered mode or at the third flag boundary for non-buffered mode.
3. At the end of a loop transmit the one-bit delay mode is entered and the flag stream mode is reset.

Transmit Transparent (CMD Code C9)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00110000</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Par: 01 Least Significant Byte of Frame Length (L0)

Par: 01 Most Significant Byte of Frame Length (L1)

The 8273 will transmit a block of raw data without protocol, i.e., no zero bit insertion, flags, or frame check sequences.

Abort Transmit Commands

An abort command is supported for each type of transmit command. The abort commands are ignored if a transmit command is not in progress.

Abort Transmit Frame (CMD Code CC)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00110000</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

After an abort character (eight contiguous ones) is transmitted, the transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

Abort Loop Transmit (CMD Code CE)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00110000</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

After a flag is transmitted the transmitter reverts to one bit delay mode.

Abort Transmit Transparent (CMD Code CD)

<table>
<thead>
<tr>
<th>CMD</th>
<th>A1</th>
<th>A0</th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00110000</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The transmitter reverts to sending flags or idles as a function of the flag stream mode specified.
Modem Control Commands

The modem control commands are used to manipulate the modem control ports.

When read Port A or Port B commands are executed the result of the command is returned in the result register. The Bit Set Port B command requires a parameter that is a mask that corresponds to the bits to be set. The Bit Reset Port B command requires a mask that has a zero in the bit positions that are to be reset.

Read Port A (CMD Code 22)

CMD: A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
PAR: NONE

Read Port B (CMD Code 23)

CMD: A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
PAR: NONE

Set Port B Bits (CMD Code A3)

This command allows user defined Port B pins to be set.

Command Description | Command (HEX) | Parameter | Results | Result Port | Completion Interrupt
--- | --- | --- | --- | --- | ---
Set One Bit Delay | A4 | Set Mask | None | — | No
Reset One Bit Delay | 64 | Reset Mask | None | — | No
Set Data Transfer Mode | 97 | Set Mask | None | — | No
Reset Data Transfer Mode | 57 | Reset Mask | None | — | No
Set Operating Mode | 91 | Set Mask | None | — | No
Reset Operating Mode | 51 | Reset Mask | None | — | No
Set Serial I/O Mode | 0 A0 | Set Mask | None | — | No
Reset Serial I/O Mode | 60 | Reset Mask | None | — | No
General Receive | C0 | B0,B1 | RIC,R0,R1,(A,C)⁰² | RXI/R | Yes
Selective Receive | C1 | B0,B1,A1,A2 | RIC,R0,R1,(A,C)⁰² | RXI/R | Yes
Selective Loop Receive | C2 | B0,B1,A1,A2 | RIC,R0,R1,(A,C)⁰² | RXI/R | Yes
Receive Disable | C5 | None | None | — | No
Transmit Frame | C8 | L0,L1,(A,C)¹¹ | TIC | TXI/R | Yes
Loop Transmit | CA | L0,L1,(A,C)¹¹ | TIC | TXI/R | Yes
Transmit Transparent | C9 | L0,L1 | TIC | TXI/R | Yes
Abort Transmit Frame | CC | None | TIC | TXI/R | Yes
Abort Loop Transmit | CE | None | TIC | TXI/R | Yes
Abort Transmit Transparent | CD | None | TIC | TXI/R | Yes
Read Port A | 22 | None | Port Value | Result | No
Read Port B | 23 | None | Port Value | Result | No
Set Port B Bit | A3 | Set Mask | None | — | No
Reset Port B Bit | 63 | Reset Mask | None | — | No

(Ds) Flag Detect
This bit can be used to set the flag detect pin. However, it will be reset when the next flag is detected.

(D4-D1) User Defined Outputs
These bits correspond to the state of the PB4-PB1 output pins.

(Do) Request to Send
This is a dedicated 8273 modem control signal, and reflects the same logical state of RTS pin.

Reset Port B Bits (CMD Code 63)

This command allows Port B user defined bits to be reset.

8273 Command Summary

NOTES:
1. Issued only when in buffered mode.
2. Read as results only in buffered mode.
8273 Command Summary Key

B0 — Least significant byte of the receive buffer length.
B1 — Most significant byte of the receive buffer length.
L0 — Least significant byte of the Tx frame length.
L1 — Most significant byte of the Tx frame length.
A1 — Receive frame address match field one.
A2 — Receive frame address match field two.
A — Address field of received frame. If non-buffered mode is specified, this result is not provided.
C — Control field of received frame. If non-buffered mode is specified this result is not provided.
RXI/R — Receive interrupt result register.
TXI/R — Transmit interrupt result register.
R0 — Least significant byte of the length of the frame received.
R1 — Most significant byte of the length of the frame received.
RIC — Receiver interrupt result code.
TIC — Transmitter interrupt result code.

Figure 15. Typical Frame Reception

NOTE:
In order to ensure proper operation to the maximum baud rate, Receive commands or Read/Write Port commands should be written only when either the transmitter or the receiver is inactive. In full duplex systems, it is recommended that these commands be issued after servicing a transmitter interrupt but before a new transmit command is issued.
Figure 16a. Typical Frame Transmission, Buffered Mode

Figure 16b. Typical Frame Transmission, Non-Buffered Mode

Figure 17. 8273 System Diagram
Table 2. Command Phase Timing (Full Duplex)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Timing Parameter</th>
<th>Buffered</th>
<th>Non-Buffered</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td>Min.</td>
</tr>
<tr>
<td>T1</td>
<td>Between command &amp; first parameter</td>
<td>13</td>
<td>756</td>
<td>13</td>
</tr>
<tr>
<td>T2</td>
<td>Between consecutive parameters</td>
<td>10</td>
<td>604</td>
<td>10</td>
</tr>
<tr>
<td>T3</td>
<td>Command Parameter Buffer full bit reset after Parameter loaded</td>
<td>10</td>
<td>604</td>
<td>10</td>
</tr>
<tr>
<td>T4</td>
<td>Command busy bit reset after last parameter</td>
<td>128</td>
<td>702</td>
<td>128</td>
</tr>
<tr>
<td>T5</td>
<td>CPBF bit reset after last parameter</td>
<td>10</td>
<td>604</td>
<td>10</td>
</tr>
</tbody>
</table>
WAVEFORMS (Continued)

RECEIVER INTERRUPT

Table 3. Receiver Interrupt Result Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Timing Parameter (clock cycles)</th>
<th>Buffer Min.</th>
<th>Buffer Max.</th>
<th>Non-Buffer Min.</th>
<th>Non-Buffer Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>RxIRA bit set after RIC read</td>
<td>18</td>
<td>29</td>
<td>18</td>
<td>29</td>
<td>tcy</td>
</tr>
<tr>
<td>T2</td>
<td>RxINT goes away after last Int. Result read</td>
<td>16</td>
<td>27</td>
<td>16</td>
<td>27</td>
<td>tcy</td>
</tr>
</tbody>
</table>
WAVEFORMS (Continued)

TRANSMIT INTERRUPT

Table 4. Transmit Interrupt Result

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Timing (Clock Cycle)</th>
<th>Buffered</th>
<th>Non-Buffered</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td>Min.</td>
</tr>
<tr>
<td>T1</td>
<td>TxINT inactive after Int. Results read</td>
<td>13</td>
<td>353</td>
<td>13</td>
</tr>
</tbody>
</table>
ABSOLUTE MAXIMUM RATINGS*  
Ambient Temperature Under Bias ........ 0°C to 70°C  
Storage Temperature .................. -65°C to +150°C  
Voltage on Any Pin With Respect to Ground .......... -0.5V to +7V  
Power Dissipation .......................... 1 Watt  

"NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (8273, 8273-4) (TA = 0°C to 70°C, VCC = +5.0V ± 5%)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>VCC + 0.5</td>
<td>V</td>
<td>IOL = 2.0mA for Data Bus Pins</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td></td>
<td>IOL = -200μA for Data Bus Pins</td>
</tr>
<tr>
<td>VOH</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td></td>
<td>IOL = 1.0mA for Output Port Pins</td>
</tr>
<tr>
<td>IIL</td>
<td>Input Load Current</td>
<td>±10</td>
<td>μA</td>
<td></td>
<td>VIN = VCC to 0V</td>
</tr>
<tr>
<td>IOL</td>
<td>Output Leakage Current</td>
<td>±10</td>
<td>μA</td>
<td></td>
<td>VOUT = VCC to .45V</td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>180</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE (8273, 8273-4) (TA = 25°C, VCC = GND = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cin</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td></td>
<td>tC = 1MHz</td>
</tr>
<tr>
<td>CiO</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td></td>
<td>Unmeasured Pins Returned to GND</td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = +5.0V ± 5%)

CLOCK TIMING (8273)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCY</td>
<td>Clock</td>
<td>250</td>
<td></td>
<td>1000</td>
<td>ns</td>
<td>64K Baud Max Operating Rate</td>
</tr>
<tr>
<td>tCL</td>
<td>Clock Low</td>
<td>120</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tCH</td>
<td>Clock High</td>
<td>120</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

CLOCK TIMING (8273-4)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCY</td>
<td>Clock</td>
<td>286</td>
<td></td>
<td>1000</td>
<td>ns</td>
<td>56K Baud Max Operating Rate</td>
</tr>
<tr>
<td>tCL</td>
<td>Clock Low</td>
<td>135</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tCH</td>
<td>Clock High</td>
<td>135</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
### A.C. CHARACTERISTICS (8273, 8273-4) \( (T_A = 0^\circ C \text{ to } 70^\circ C, V_{CC} = +5.0V \pm 5\%)\)

#### READ CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_{AC}</td>
<td>Select Setup to RD</td>
<td>0</td>
<td></td>
<td>ns</td>
<td>Note 2</td>
</tr>
<tr>
<td>t_{CA}</td>
<td>Select Hold from RD</td>
<td>0</td>
<td></td>
<td>ns</td>
<td>Note 2</td>
</tr>
<tr>
<td>t_{RR}</td>
<td>RD Pulse Width</td>
<td></td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{AD}</td>
<td>Data Delay from Address</td>
<td></td>
<td>300</td>
<td>ns</td>
<td>Note 2</td>
</tr>
<tr>
<td>t_{RD}</td>
<td>Data Delay from RD</td>
<td></td>
<td>200</td>
<td>ns</td>
<td>(C_L = 150 \text{ pF, Note 2})</td>
</tr>
<tr>
<td>t_{OF}</td>
<td>Output Float Delay</td>
<td>20</td>
<td>100</td>
<td>ns</td>
<td>(C_L = 20 \text{ pF for Minimum; 150 pF for Maximum})</td>
</tr>
<tr>
<td>t_{DC}</td>
<td>DACK Setup to RD</td>
<td>25</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{CD}</td>
<td>DACK Hold from RD</td>
<td>25</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{KD}</td>
<td>Data Delay from DACK</td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

#### WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_{AC}</td>
<td>Select Setup to WR</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{CA}</td>
<td>Select Hold from WR</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{WW}</td>
<td>WR Pulse Width</td>
<td></td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{DW}</td>
<td>Data Setup to WR</td>
<td></td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{WD}</td>
<td>Data Hold from WR</td>
<td></td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{DC}</td>
<td>DACK Setup to WR</td>
<td>25</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{CD}</td>
<td>DACK Hold from WR</td>
<td>25</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

#### DMA

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_{CQ}</td>
<td>Request Hold from WR or RD (for Non-Burst Mode)</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

#### OTHER TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_{RSTW}</td>
<td>Reset Pulse Width</td>
<td>10</td>
<td></td>
<td>t_{CY}</td>
<td></td>
</tr>
<tr>
<td>t_{r}</td>
<td>Input Signal Rise Time</td>
<td></td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{r}</td>
<td>Input Signal Fall Time</td>
<td></td>
<td>20</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{RSTS}</td>
<td>Reset to First IOWR</td>
<td>2</td>
<td></td>
<td>t_{CY}</td>
<td></td>
</tr>
<tr>
<td>t_{CY32}</td>
<td>32X Clock Cycle Time</td>
<td>13.02 \cdot t_{CY}</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_{CL32}</td>
<td>32X Clock Low Time</td>
<td>4 \cdot t_{CY}</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_{CH32}</td>
<td>32X Clock High Time</td>
<td>4 \cdot t_{CY}</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_{DPLL}</td>
<td>DPLL Output Low</td>
<td>1 \cdot t_{CY} - 50</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_{DCL}</td>
<td>Data Clock Low</td>
<td>1 \cdot t_{CY} - 50</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_{DCP}</td>
<td>Data Clock High</td>
<td>2 \cdot t_{CY}</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_{DCY}</td>
<td>Data Clock</td>
<td>62.5 \cdot t_{CY}</td>
<td>ns</td>
<td>Note 3</td>
<td></td>
</tr>
<tr>
<td>t_{TD}</td>
<td>Transmit Data Delay</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{DS}</td>
<td>Data Setup Time</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{DH}</td>
<td>Data Hold Time</td>
<td>100</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>t_{FLD}</td>
<td>FLAG DET Output Low</td>
<td>8 \cdot t_{CY} \pm 50</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### NOTES:

1. All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V; Output "1" at 2.0V, "0" at 0.8V.
2. \( t_{AD}, t_{RD}, t_{AC}, \text{ and } t_{CA} \) are not concurrent specs.
3. If receive commands or Read/Write Port commands are issued while both the transmitter and receiver are active, this specification will be \(81.5 \cdot t_{CY} \) min.
A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

WAVEFORMS

READ

WRITE
WAVEFORMS (Continued)

**DMA**

- **DRQ**
- **DACK**
- **RD OR WR**

**CHIP CLOCK**

**32X CLOCK**

**TRANSMIT**

- **TxC**
- **TxD**

**RECEIVE**

- **RxC**
- **RxD**
WAVEFORMS (Continued)

**DPLL OUTPUT**

**FLAG DETECT OUTPUT**
8274
MULTI-PROTOCOL SERIAL CONTROLLER (MPSC)

- Asynchronous, Byte Synchronous and Bit Synchronous Operation
- Two Independent Full Duplex Transmitters and Receivers
- Fully Compatible with 8048, 8051, 8085, 8086, 80188 and 80186 CPU's; 8257 and 8237 DMA Controllers; and 8089 I/O Proc.
- 4 Independent DMA Channels
- Baud Rate: DC to 880K Baud
- Asynchronous:
  - 5-8 Bit Character; Odd, Even, or No Parity; 1, 1.5 or 2 Stop Bits
  - Error Detection: Framing, Overrun, and Parity
- Byte Synchronous:
  - Character Synchronization, Int. or Ext.
  - One or Two Sync Characters
  - Automatic CRC Generation and Checking (CRC-16)
  - IBM Bisync Compatible
- Bit Synchronous:
  - SDLC/HDLC Flag Generation and Recognition
  - 8 Bit Address Recognition
  - Automatic Zero Bit Insertion and Deletion
  - Automatic CRC Generation and Checking (CCITT-16)
  - CCITT X.25 Compatible
- Available in EXPRESS
  - Standard Temperature Range

The Intel® 8274 Multi-Protocol Series Controller (MPSC) is designed to interface High Speed Communications Lines using Asynchronous, IBM Bisync, and SDLC/HDLC protocol to Intel microcomputer systems. It can be interfaced with Intel's MCS-48, -85, -51; iAPX-86, -88, -186 and -188 families, the 8237 DMA Controller, or the 8089 I/O Processor in polled, interrupt driven, or DMA driven modes of operation.

The MPSC is a 40 pin device fabricated using Intel's High Performance HMOS Technology.

Figure 1. Block Diagram

Figure 2. Pin Configuration
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>1</td>
<td>I</td>
<td>Clock: System clock, TTL compatible.</td>
</tr>
<tr>
<td>RESET</td>
<td>2</td>
<td>I</td>
<td>Reset: A low signal on this pin will force the MPSC to an idle state. TxD(_0) and TxD(_A) are forced high. The modem interface output signals are forced high. The MPSC will remain idle until the control registers are initialized. Reset must be true for one complete CLK cycle.</td>
</tr>
<tr>
<td>RTS(_A)</td>
<td>3</td>
<td>I</td>
<td>Carrier Detect (Channel A): This interface signal is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD(_A) line. If the auto enable control is set the 8274 will not enable the serial receiver until CD(_A) has been activated.</td>
</tr>
<tr>
<td>CD(_A)</td>
<td>4</td>
<td>I</td>
<td>Receive Clock (Channel B): The serial data are shifted into the Receive Data input (RxD(_B)) on the rising edge of the Receive Clock.</td>
</tr>
<tr>
<td>CD(_B)</td>
<td>5</td>
<td>I</td>
<td>Carrier Detect (Channel B): This interface signal is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD(_B) line. If the auto enable control is set the 8274 will not enable the serial receiver until CD(_B) has been activated.</td>
</tr>
<tr>
<td>CTS(_A)</td>
<td>6</td>
<td>I</td>
<td>Clear to Send (Channel A): This interface signal is supplied by the modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit data. In addition, if the auto enable control is set, the 8274 will not transmit data bytes until CTS has been activated.</td>
</tr>
<tr>
<td>CTS(_B)</td>
<td>7</td>
<td>I</td>
<td>Transmit Clock (Channel B): The serial data are shifted out from the Transmit Data output (TxD(_B)) on the falling edge of the Transmit Clock.</td>
</tr>
<tr>
<td>TxD(_A)</td>
<td>8</td>
<td>O</td>
<td>Transmit Data (Channel B): This pin transmits serial data to the communications channel (Channel B).</td>
</tr>
<tr>
<td>TxD(_B)</td>
<td>9</td>
<td>I</td>
<td>Receive Data (Channel B): This pin receives serial data from the communications channel (Channel B).</td>
</tr>
<tr>
<td>SYND(_A)</td>
<td>10</td>
<td>I/O</td>
<td>Synchronous Detection (Channel B): This pin is used in byte synchronous mode as either an internal sync detect (output) or as a means to force external synchronization (input). In SDLC mode, this pin is an output indicating flag detection. In asynchronous mode it is a general purpose input (Channel B). Request to Send (Channel B): General purpose output, generally used to signal that Channel B is ready to send data. SYND(_A) or RTS(_A) selection is done by WR2, D7 (Channel A).</td>
</tr>
</tbody>
</table>

**Table 1. Pin Description**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RD(_Y)/TxDR(<em>Q)</em>(_A)</td>
<td>11</td>
<td>O</td>
<td>Ready (Channel B)/Transmitter DMA Request (Channel A): In mode 0 this pin is RD(_Y) and is used to synchronize data transfers between the processor and the MPSC (Channel B). In modes 1 and 2 this pin is TxDR(<em>Q)</em>(_A) and is used by the Channel A transmitter to request a DMA transfer.</td>
</tr>
<tr>
<td>DB7</td>
<td>12</td>
<td>I/O</td>
<td>Data Bus: The Data Bus lines are bi-directional three state lines which interface with the system's Data Bus.</td>
</tr>
<tr>
<td>DB6</td>
<td>13</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>DB5</td>
<td>14</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>DB4</td>
<td>15</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>DB3</td>
<td>16</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>DB2</td>
<td>17</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>DB1</td>
<td>18</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>DB0</td>
<td>19</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td>I</td>
<td>Ground.</td>
</tr>
<tr>
<td>V(_CC)</td>
<td>40</td>
<td>I</td>
<td>Power: +5V Supply</td>
</tr>
<tr>
<td>CTS(_A)</td>
<td>39</td>
<td>I</td>
<td>Clear to Send (Channel A): General purpose output commonly used to signal that Channel A is ready to send data.</td>
</tr>
<tr>
<td>TxDR(_A)</td>
<td>37</td>
<td>O</td>
<td>Transmit Data (Channel A): This pin transmits serial data to the communications channel (Channel A).</td>
</tr>
<tr>
<td>TxCR(_A)</td>
<td>36</td>
<td>I</td>
<td>Transmit Clock (Channel A): The serial data are shifted out from the Transmit Data output (TxD(_A)) on the falling edge of the Transmit Clock.</td>
</tr>
<tr>
<td>RxCR(_A)</td>
<td>35</td>
<td>I</td>
<td>Receive Clock (Channel A): The serial data are shifted into the Receive Data input (RxD(_A)) on the rising edge of the Receive Clock.</td>
</tr>
<tr>
<td>RxDR(_A)</td>
<td>34</td>
<td>I</td>
<td>Receive Data (Channel A): This pin receives serial data from the communications channel (Channel A).</td>
</tr>
<tr>
<td>SYND(_A)</td>
<td>33</td>
<td>I/O</td>
<td>Synchronous Detection (Channel A): This pin is used in byte synchronous mode as either an internal sync detect (output) or as a means to force external synchronization (input). In SDLC mode, this pin is an output indicating flag detection. In asynchronous mode it is a general purpose input (Channel A).</td>
</tr>
<tr>
<td>RD(_Y)/RxDR(<em>Q)</em>(_A)</td>
<td>32</td>
<td>O</td>
<td>Ready: In mode 0 this pin is RD(<em>Y)</em>(_A) and is used to synchronize data transfers between the processor and the MPSC (Channel A). In modes 1 and 2 this pin is RxDR(<em>Q)</em>(_A) and is used by the channel A receiver to request a DMA transfer.</td>
</tr>
<tr>
<td>DTR(_A)</td>
<td>31</td>
<td>O</td>
<td>Data Terminal Ready (Channel A): General purpose output.</td>
</tr>
</tbody>
</table>
RESET

When the 8274 RESET line is activated, both MPSC channels enter the idle state. The serial output lines are forced to the marking state (high) and the modem interface signals (RTS, DTR) are forced high. In addition, the pointers registers are set to zero.

GENERAL DESCRIPTION

The Intel 8274 Multi-Protocol Serial Controller is a microcomputer peripheral device which supports Asynchronous, Byte Synchronous (Monosync, IBM Bisync), and Bit Synchronous (ISO's HDLC, IBM's SDLC) protocols. This controller's flexible architecture allows easy implementation of many variations of these three protocols with low software and hardware overhead.

The Multi-Protocol serial controller (MPSC) implements two independent serial receiver/transmitter channels.

The MPSC supports several microprocessor interface options: Polled, Wait, Interrupt driven and DMA driven. The MPSC is designed to support INTEL'S MCS-65 and iAPX 86, 88, 186, 188 families.

FUNCTIONAL DESCRIPTION

Additional information on Asynchronous and Synchronous Communications with the 8274 is available respectively in the Applications Notes AP 134 and AP 145.

Command, parameter, and status information is stored in 21 registers within the MPSC (8 writable registers for each channel, 2 readable registers for Channel A and 3 readable registers for Channel B).

In the following discussion, the writable registers will be referred to as WRO through WR7 and the readable registers will be referred to as RRO through RR2.

This section of the data sheet describes how the Asynchronous and Synchronous protocols are implemented in the MPSC. It describes general considerations, transmit operation, and receive operation for Asynchronous, Byte Synchronous, and Bit Synchronous protocols.

---

### Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[iP]/TxDRQ&lt;sub&gt;B&lt;/sub&gt;</td>
<td>30</td>
<td>O</td>
<td>Interrupt Priority Out/Transmitter DMA Request (Channel B): In modes 0 and 1, this pin is Interrupt Priority Out. It is used to establish a hardware interrupt priority scheme with [iP]. It is low only if [iP] is low and the controlling processor is not servicing an interrupt from this MPSC. In mode 2 it is TxDRQ&lt;sub&gt;B&lt;/sub&gt; and is used to request a DMA cycle for a transmit operation (Channel B)</td>
</tr>
<tr>
<td>[iP]/RxDRQ&lt;sub&gt;B&lt;/sub&gt;</td>
<td>29</td>
<td>I/O</td>
<td>Interrupt Priority In/Receiver DMA Request (Channel B): In modes 0 and 1, [iP] is Interrupt Priority In A low on [iP] means that no higher priority device is being serviced by the controlling processor's interrupt service routine. In mode 2 this pin is RxDRQ&lt;sub&gt;B&lt;/sub&gt; and is used to request a DMA cycle for a receive operation (Channel B). In Interrupt mode, this pin must be tied low.</td>
</tr>
<tr>
<td>INT</td>
<td>28</td>
<td>O</td>
<td>Interrupt: The interrupt signal indicates that the highest priority internal interrupt requires service (open collector). Priority can be resolved via an external interrupt controller or a daisy-chain scheme.</td>
</tr>
<tr>
<td>INTA</td>
<td>27</td>
<td>I</td>
<td>Interrupt Acknowledge: This Interrupt Acknowledge signal allows the highest priority interrupting device to generate an interrupt vector. This pin must be pulled high (inactive) in non-vector mode.</td>
</tr>
<tr>
<td>DTR&lt;sub&gt;B&lt;/sub&gt;</td>
<td>26</td>
<td>O</td>
<td>Data Terminal Ready (Channel B): This is a general purpose output</td>
</tr>
<tr>
<td>A&lt;sub&gt;0&lt;/sub&gt;</td>
<td>25</td>
<td>I</td>
<td>Address: This line selects Channel A or B during data or command transfers. A low selects Channel A.</td>
</tr>
<tr>
<td>A&lt;sub&gt;1&lt;/sub&gt;</td>
<td>24</td>
<td>I</td>
<td>Address: This line selects between data or command information transfer A low means data.</td>
</tr>
<tr>
<td>CS</td>
<td>23</td>
<td>I</td>
<td>Chip Select: This signal selects the MPSC and enables reading from or writing into its registers</td>
</tr>
<tr>
<td>RD</td>
<td>22</td>
<td>I</td>
<td>Read: Reads a data byte or status byte transfer from the MPSC to the CPU.</td>
</tr>
<tr>
<td>WR</td>
<td>21</td>
<td>I</td>
<td>Write: Write controls transfer of data or commands to the MPSC.</td>
</tr>
</tbody>
</table>
**ASYNCHRONOUS OPERATIONS**

**TRANSMITTER/RECEIVER INITIALIZATION**

(See Detailed Command Description Section for complete information)

In order to operate in asynchronous mode, each MPSC channel must be initialized with the following information:

1. Transmit/Receive Clock Rate. This parameter is specified by bits 6 and 7 of WR4. The clock rate may be set to 1, 16, 32, or 64 times the data-link bit rate. If the X1 clock mode is selected, the bit synchronization must be accomplished externally.

2. Number of Stop Bits. This parameter is specified by bits 2 and 3 of WR4. The number of stop bits may be set to 1, 1 1/2, or 2.

3. Parity Selection. Parity may be set for odd, even, or no parity by bits 0 and 1 of WR4.

4. Receiver Character Length. This parameter sets the length of received characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 6 and 7 of WR3.

5. Receiver Enable. The serial-channel receiver operation may be enabled or disabled by setting or clearing bit 0 of WR3.

6. Transmitter Character Length. This parameter sets the length of transmitted characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR5. Characters of less than 5 bits in length may be transmitted by setting the transmitted length to five bits (set bits 5 and 6 of WR5 to 0).

The MPSC then determines the actual number of bits to be transmitted from the character data byte. The bits to be transmitted must be right justified in the data byte, the next three bits must be set to 0 and all remaining bits must be set to 1. The following table illustrates the data formats for transmission of 1 to 5 bits of data:

<table>
<thead>
<tr>
<th>D7 D6 D5 D4 D3 D2 D1 D0</th>
<th>Number of Bits Transmitted</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 0 0 0 c</td>
<td>1</td>
</tr>
<tr>
<td>1 1 1 0 0 0 0 c c</td>
<td>2</td>
</tr>
<tr>
<td>1 1 0 0 0 0 c c c</td>
<td>3</td>
</tr>
<tr>
<td>1 0 0 0 0 c c c c</td>
<td>4</td>
</tr>
<tr>
<td>0 0 0 c c c c c c</td>
<td>5</td>
</tr>
</tbody>
</table>

7. Transmitter Enable. The serial channel transmitter operation may be enabled or disabled by setting or clearing bit 3 of WR5.

8. Interrupt Mode.

For data transmission via a modem or RS-232-C interface, the following information must also be specified:

1. The Request To Send (RTS) (WR5; D1) and Data Terminal Ready (DTR) (WR5; D7) bits must be set along with the Transmit Enable bit (WR5; D3).

2. Auto Enable may be set to allow the MPSC to automatically enable the channel transmitter when the clear-to-send signal is active and to automatically enable the receiver when the carrier-detect signal is active. However, the Transmit Enable bit (WR3; D3) and Receive Enable bit (WR3; D1) must be set in order to use the Auto Enable mode. Auto Enable is controlled by bit 5 of WR3.

When loading Initialization parameters into the MPSC, WR4 information must be written before the WR1, WR3, WR5 parameters commands.

During initialization, it is desirable to guarantee that the external/status latches reflect the latest interface information. Since up to two state changes are internally stored by the MPSC, at least two Reset External/Status Interrupt commands must be issued. This procedure is most easily accomplished by simply issuing this reset command whenever the pointer register is set during initialization.

An MPSC initialization procedure (MPSC$RX$INIT) for asynchronous communication is listed in Intel Application Note AP 134.

**TRANSMIT**

The transmit function begins when the Transmit Enable bit (WR5; D3) is set. The MPSC automatically adds the start bit, the programmed parity bit (odd, even or no parity) and the programmed number of stop bits (1, 1.5 or 2 bits) to the data character being transmitted. 1.5 stop bits option must be used with X16, X32 or X64 clock options only.
The serial data are shifted out from the Transmit Data (TxD) output on the falling edge of the Transmit Clock (TxC) input at a rate programmable to 1, 1/16th, 1/32nd, or 1/64th of the clock rate supplied to the TxC input.

The TxD output is held high when the transmitter has no data to send, unless, under program control, the Send Break (WR5; D4) command is issued to hold the TxD low.

If the External/Status Interrupt bit (WR1; D0) is set, the status of CD, CTS and SYNDET are monitored and, if any changes occur for a period of time greater than the minimum specified pulse width, an interrupt is generated. CTS is usually monitored using this interrupt feature (e.g. Auto Enable option).

The Transmit Buffer Empty bit (RRO; D2) is set by the MPSC when the data byte from the buffer is loaded into the transmit shift register. Data should be written to the MPSC only when the Tx buffer becomes empty to prevent overwriting.

**Receive**

The receive function begins when the Receive Enable (WR3; D0) bit is set. If the Auto Enable (WR3; D5) option is selected, then Carrier Detect (CD) must also be low. A valid start bit is detected if a low persists for at least 1/2 bit time on the Receive Data (RxD) input.

The data is sampled at mid-bit time, on the rising edge of RxC, until the entire character is assembled. The receiver inserts 1's when a character is less than 8 bits. If parity (WR4; D0) is enabled and the character is less than 8 bits the parity bit is not stripped from the character.

**Error Reporting**

The receiver also stores error status for each of the 3 data characters in the data buffer. Three error conditions may be encountered during data reception in the asynchronous mode:

1. **Parity.** If parity bits are computed and transmitted with each character and the MPSC is set to check parity (bit 0 in WR4 is set), a parity error will occur whenever the number of "1" bits within the character (including the parity bit) does not match the odd/even setting of the parity check flag (bit 1 in WR4). When a parity error is detected, the parity error flag (RR1; D4) is set and remains set until it is reset by the Error Reset command (WR0; D5, D4, D3).

2. **Framing.** A framing error will occur if a stop bit is not detected immediately following the parity bit (if parity checking is enabled) or immediately following the most-significant data bit (if parity checking is not enabled). When a Framing Error is detected, the Framing Error bit (RR1; D6) is set. The detection of a Framing Error adds an additional 1/2 bit time to the character time so the Framing Error is not interpreted as a new start bit.

3. **Overrun.** If the CPU fails to read a data character while more than three characters have been received, the Receive Overrun bit (RR1; D5) is set. When this occurs, the fourth character assembled replaces the third character in the receive buffers. Only the overwritten character is flagged with the Receive Overrun bit. The Receive Overrun bit (RR1, D5) is reset by the Error Reset command (WR0; D5, D4, D3).

**External/Status Latches**

The MPSC continuously monitors the state of five external/status conditions:

1. **CTS** — clear-to-send input pin.
2. **CD** — carrier-detect input pin.
3. **SYNDET** — sync-detect input pin. This pin may be used as a general-purpose input in the asynchronous communication mode.
4. **BREAK** — a break condition (series of space bits on the receiver input pin).
5. **Tx UNDERRUN/EOM** — Transmitter Underrun/End of Message.

A change of state in any of these monitored conditions will cause the associated status bit in RRO to be latched (and optionally cause an interrupt).

If the External/Status Interrupt bit (WR1; D0) is enabled, Break Detect (RRO; D7) and Carrier Detect (RR0; D3) will cause an interrupt. Reset External/Status interrupts (WR0; D5, D4, D3) will clear Break Detect and Carrier Detect bits if they are set.
Asynchronous Mode Register Setup

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>WR3</td>
<td></td>
<td>00 Rx 5 b/char</td>
<td>01 Rx 7 b/char</td>
<td>10 Rx 6 b/char</td>
<td>11 Rx 8 b/char</td>
<td>AUTO ENABLE</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00 X1 Clock</td>
<td>01 X16 Clock</td>
<td>10 X32 Clock</td>
<td>11 X64 Clock</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>WR5</td>
<td>DTR</td>
<td>00 Tx ≤5 b/char</td>
<td>01 Tx 7 b/char</td>
<td>10 Tx 6 b/char</td>
<td>11 Tx 8 b/char</td>
<td>SEND BREAK</td>
<td>Tx ENABLE</td>
</tr>
</tbody>
</table>

SYNCHRONOUS OPERATION—MONOSYNC, BISYNC

General

The MPSC must be initialized with the following parameters: odd or even parity (WR4; D1, D0), X1 clock mode (WR4; D7, D6), 8- or 16-bit sync character (WR4; D5, D4), CRC polynomial (WR5; D2), Transmitter Enable (WR5; D3), interrupt modes (WR1, WR2), transmit character length (WR5; D6, D5) and receive character length (WR3; D7, D6). WR4 parameters must be written before WR1, WR3, WR5, WR6 and WR7.

The data is transmitted on the falling edge of the Transmit Clock, (TxC) and is received on the rising edge of Receive Clock (RxC). The X1 clock is used for both transmit and receive operations for all three sync modes: Mono, Bi and External.

Transmit Set-Up—Monosync, Bisync

Transmit data is held high after channel reset, or if the transmitter is not enabled. A break may be programmed to generate a spacing line that begins as soon as the Send Break (WR5; D4) bit is set. With the transmitter fully initialized and enabled, the default condition is continuous transmission of the 8- or 16-bit sync character.

Using interrupts for data transfer requires that the Transmit Interrupt/DMA Enable bit (WR1; D1) be set. An interrupt is generated each time the transmit buffer becomes empty. The interrupt can be satisfied
either by writing another character into the transmitter or by resetting the Transmitter Interrupt/DMA Pending latch with a Reset Transmitter Interrupt/DMA Pending Command (WR0; D5, D4, D3). If nothing more is written into the transmitter, there can be no further Transmit Buffer Empty interrupt, but this situation does cause a Transmit Underrun condition (RR0; D6).

Data Transfers using the RDY signal are for software controlled data transfers such as block moves. RDY tells the CPU that the MPSC is not ready to accept/provide data and that the CPU must extend the output/input cycle. DMA data transfers use the TxDRQ A/B signals which indicate that the transmit buffer is empty, and that the MPSC is ready to accept the next data character. If the data character is not loaded into the MPSC by the time the transmit shift register is empty, the MPSC enters the Transmit Underrun condition.

The MPSC has two programmable options for solving the transmit underrun condition: it can insert sync characters, or it can send the CRC characters generated so far, followed by sync characters. Following a chip or channel reset, the Transmit Underrun/EOM status bit (RR0; D6) is in a set condition allowing the insertion of sync characters when there is no data to send. The CRC is not calculated on these automatically inserted sync characters. When the CPU detects the end of message, a Reset Transmit Underrun/EOM command can be issued. This allows CRC to be sent when the transmitter has no data to send.

In the case of sync insertion, an interrupt is generated only after the first automatically inserted sync character has been loaded in the Transmit Shift Register. The status register indicates the Transmit Underrun/EOM bit and the Transmit Buffer Empty bit are set.

In the case of CRC insertion, the Transmit Underrun/EOM bit is set and the Transmit Buffer Empty bit is reset while CRC is being sent. When CRC has been completely sent, the Transmit Buffer Empty status bit is set and an interrupt is generated to indicate to the CPU that another message can begin (this interrupt occurs because CRC has been sent and sync has been loaded into the Tx Shift Register). If no more messages are to be sent, the program can terminate transmission by resetting RTS, and disabling the transmitter (WR5; D3).

Bisync CRC Generation. Setting the Transmit CRC enable bit (WR5; D0) indicates CRC accumulation when the program sends the first data character to the MPSC. Although the MPSC automatically transmits up to two sync characters (16 bit sync), it is wise to send a few more sync characters ahead of the message (before enabling Transmit CRC) to ensure synchronization at the receiving end.

The Transmit CRC Enable bit can be changed on the fly any time in the message to include or exclude a particular data character from CRC accumulation. The Transmit CRC Enable bit should be in the desired state when the data character is loaded into the transmit shift register. To ensure this bit in the proper state, the Transmit CRC Enable bit must be issued before sending the data character to the MPSC.

Transmit Transparent Mode. Transparent mode (Bisync protocol) operation is made possible by the ability to change Transmit CRC Enable on the fly and by the additional capability of inserting 16 bit sync characters. Exclusion of DLE characters from CRC calculation can be achieved by disabling CRC calculation immediately preceding the DLE character transfer to the MPSC.

In the transmit mode, the transmitter always sends the programmed number of sync bits (8 or 16) (WR4; D5, D4). When in the Monosync mode, the transmitter sends from WR6 and the receiver compares against WR7. One of two CRC polynomials, CRC 16 or SDLC, may be used with synchronous modes. In the transmit initialization process, the CRC generator is initialized by setting the Reset Transmit CRC Generator command (WR0; D7, D6).

The External/Status interrupt (WR1; D0) mode can be used to monitor the status of the CTS input as well as the Transmit Underrun/EOM latch. Optionally, the Auto Enable (WR3; D5) feature can be used to enable the transmitter when CTS is active. The first data transfer to the MPSC can begin when the External/Status interrupt occurs (CTS (RR0; D5) status bit set) following the Transmit Enable command (WR5; D3).

Receive

After a channel reset, the receiver is in the Hunt phase, during which the MPSC looks for character synchronization. The Hunt begins only when the receiver is enabled and data transfer begins only when character synchronization has been achieved. If character synchronization is lost, the hunt phase can be re-entered by writing the Enter Hunt Phase (WR3; D4) bit. The assembly of received data continues until the MPSC is reset or until the receiver is
disabled (by command or by \texttt{CD} while in the Auto Enables mode) or until the CPU sets the Enter Hunt Phase bit. Under program control, all the leading sync characters of the message can be inhibited from loading the receive buffers by setting the Sync Character Load Inhibit (WR3; D1) bit. After character synchronization is achieved the assembled characters are transferred to the receive data FIFO. After receiving the first data character, the Sync Character Load Inhibit bit should be reset to zero so that all characters are received, including the sync characters. This is important because the received CRC may look like a sync character and not get received.

Data may be transferred with or without interrupts. Transferring data without interrupts is used for a purely polled operation or for off-line conditions. There are three interrupt modes available for data transfer: Interrupt on First Character Only, Interrupt on Every Character, and Special Receive Conditions Interrupt.

Interrupt on First Character Only mode is normally used to start a polling loop, a block transfer sequence using RDY to synchronize the CPU to the incoming data rate, or a DMA transfer using the RxDRQ signal. The MPSC interrupts on the first character and thereafter only interrupts after a Special Receive Condition is detected. This mode can be reinitialized using the Enable Interrupt On Next Receive Character (WR0; D5, D4, D3) command which allows the next character received to generate an interrupt. Parity Errors do not cause interrupts, but End of Frame (SDLC operation) and Receive Overrun do cause interrupts in this mode. If the external status interrupts (WR1; D0) are enabled an interrupt may be generated any time the \texttt{CD} changes state.

Interrupt On Every Character mode generates an interrupt whenever a character enters the receive buffer. Errors and Special Receive Conditions generate a special vector if the Status Affects Vector (WR1B; D2) is selected. Also the Parity Error may be programmed (WR1; D4, D3) not to generate the special vector while in the Interrupt On Every Character mode.

The Special Receive Condition interrupt can only occur while in the Receive Interrupt On First Character Only or the Interrupt On Every Receive Character modes. The Special Receive Condition interrupt is caused by the Receive Overrun (RR1; D5) error condition. The error status reflects an error in the current word in the receive buffer, in addition to any Parity or Overrun errors since the last Error Reset (WR0; D5, D4, D3). The Receive Overrun and Parity error status bits are latched and can only be reset by the Error Reset (WR0; D5, D4, D3) command.

The CRC check result may be obtained by checking for CRC bit (RR1; D6). This bit gives the valid CRC result 16 bit times after the second CRC byte has been read from the MPSC. After reading the second CRC byte, the user software must read two more characters (may be sync characters) before checking for CRC result in RR1. Also for proper CRC computation by the receiver, the user software must reset the Receive CRC Checker (WR0; D7, D6) after receiving the first valid data character. The receive CRC Enable bit (WR3; D3) may also be enabled at this time.

SYNCHRONOUS OPERATION—SDLC

General

Like the other synchronous operations the SDLC mode must be initialized with the following parameters: SDLC mode (WR4; D5, D4), SDLC polynomial (WR5; D2), Request to Send, Data Terminal Ready,
Command, parameter, and status information is stored in 21 registers within the MPSC (8 writable registers for each channel, 2 readable registers for Channel A and 3 readable registers for Channel B). They are all accessed via the command ports.

An internal pointer register selects which of the command or status registers will be read or written during a command/status access of an MPSC channel.

After reset, the contents of the pointer registers are zero. The first write to a command register causes the data to be loaded into Write Register 0 (WR0). The three least significant bits of WR0 are loaded into the Command/Status Pointer. The next read or write operation accesses the read or write register selected by the pointer. The pointer is reset after the read or write operation is completed.
transmit character length (WR5; D6, D5), interrupt modes (WR1; WR2), Transmit Enable (WR5; D3), Receive Enable (WR3; D0), Auto Enable (WR3; D5) and External/Status Interrupt (WR1; D0). WR4 parameters must be written before WR1, WR3, WR5, WR6 and WR7.

The Interrupt modes for SDLC operation are similar to those discussed previously in the synchronous operations section.

**Transmit**

After a channel reset, the MPSC begins sending SDLC flags.

Following the flags in an SDLC operation the 8-bit address field, control field and information field may be sent to the MPSC by the microprocessor. The MPSC transmits the Frame Check Sequence using the Transmit Underrun feature. The MPSC automatically inserts a zero after every sequence of 5 consecutive 1’s except when transmitting Flags or Aborts.

SDLC—like protocols do not have provision for fill characters within a message. The MPSC therefore automatically terminates an SDLC frame when the transmit data buffer and output shift register have no more bits to send. It does this by sending the two bytes of CRC and then one or more flags. This allows very high-speed transmissions under DMA or CPU control without requiring the CPU to respond quickly to the end-of-message situation.

After a reset, the Transmit Underrun/EOM status bit is in the set state and prevents the insertion of CRC characters during the time there is no data to send. Flag characters are sent. The MPSC begins to send the frame when data is written into the transmit buffer. Between the time the first data byte is written, and the end of the message, the Reset Transmit Underrun/EOM (WR0; D7; D6) command must be issued. The Transmit Underrun/EOM status bit (RR0; D6) is in the reset state at the end of the message which automatically sends the CRC characters.

The MPSC may be programmed to issue a send Abort command (WR0; D5, D4, D3). This command causes at least eight 1’s but less than fourteen 1’s to be sent before the line reverts to continuous flags.

**Receive**

After initialization, the MPSC enters the Hunt phase, and remains in the Hunt phase until the first Flag is received. The MPSC never again enters the Hunt phase unless the microprocessor writes the Enter Hunt command. The MPSC will also detect flags separated by a single zero. For example, the bit pattern 011111101111110 will be detected as two flags.

The MPSC can be programmed to receive all frames or it can be programmed to the Address Search Mode. In the Address Search Mode, only frames with addresses that match the value in WR6 or the global address (0FFH) are received by the MPSC. Extended address recognition must be done by the microprocessor software.

The control and information fields are received as data.

SDLC/HDLC CRC calculation does not have an 8-bit delay, since all characters are included in the calculation, unlike Byte Synchronous Protocols.

Reception of an abort sequence (7 or more 1’s) will cause the Break/Abort bit (RRO; D7) to be set and will cause an External/Status interrupt, if enabled. After the Reset External/Status Interrupts Command has been issued, a second interrupt will occur at the end of the abort sequence.

**MPSC**

**Detailed Command/Status Description**

**GENERAL**

The MPSC supports an extremely flexible set of serial and system interface modes.

The system interface to the CPU consists of 8 ports or buffers:

<table>
<thead>
<tr>
<th>CS</th>
<th>A1</th>
<th>A0</th>
<th>Read Operation</th>
<th>Write Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Ch: A Data Read</td>
<td>Ch: A Data Write</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Ch: A Status Read</td>
<td>Ch: A Command/Parameter</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Ch: B Data Read</td>
<td>Ch: B Data Write</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Ch: B Status Read</td>
<td>Ch: B Command/Parameter</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>High Impedance</td>
<td>High Impedance</td>
</tr>
</tbody>
</table>

Data buffers are addressed by $A_1 = 0$, and Command ports are addressed by $A_1 = 1$.  

---

8274.
COMMAND/STATUS DESCRIPTION
The following command and status bytes are used during initialization and execution phases of operation. All Command/Status operations on the two channels are identical, and independent, except where noted.

Detailed Register Description

Write Register 0 (WRO):

<table>
<thead>
<tr>
<th>Command/Status Pointer</th>
<th>Register Pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7 D6 D5 D4 D3 D2 D1 D0</td>
<td></td>
</tr>
</tbody>
</table>

**Command 0**
Null—has no effect.

**Command 1**
Send Abort—causes the generation of eight to thirteen 1's when in the SDLC mode.

**Command 2**
Reset External/Status Interrupts—resets the latched status bits of RR0 and re-enables them, allowing interrupts to occur again.

**Command 3**
Channel Reset—resets the Latched Status bits of RR0, the interrupt prioritization logic and all control registers for the channel. Four extra system clock cycles should be allowed for MPSC reset time before any additional commands or controls are written into the channel.

**Command 4**
Enable Interrupt on Next Receive Character—if the Interrupt on First Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the MPSC for the next message.

**Command 5**
Reset Transmitter Interrupt/DMA Pending—if the Transmit Interrupt/DMA Enable mode is selected, the MPSC automatically interrupts or requests DMA data transfer when the transmit buffer becomes empty. When there are no more characters to be sent, issuing this command prevents further transmitter interrupts or DMA requests until the next character has been completely sent.

**Command 6**
Error Reset—error latches, Parity and Overrun errors in RR1 are reset.

**Command 7**
End of Interrupt—resets the interrupt-in-service latch of the highest-priority internal device under service.

**WR0**
D2, D1, D0—Command/Status Register Pointer bits determine which write-register the next byte is to be written into, or which read-register the next byte is to be read from. After reset, the first byte written into either channel goes into WR0. Following a read or write to any register (except WR0) the pointer will point to WR0.

D5, D4, D3—Command bits determine which of the basic seven commands are to be performed.
10  Reset Transmit CRC Generator — resets the CRC generator to 0's. If in SDLC mode the CRC generator's initialized to all 1's.

11  Reset Tx Underrun/End of Message Latch.

Write Register 1 (WR1):

```
<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>
```

- **D0** External/Status Interrupt Enable — allows interrupt to occur as the result of transitions on the CD, CTS or SYNDET inputs. Also allows interrupts as the result of a Break/Abort detection and termination, or at the beginning of CRC, or sync character transmission when the Transmit Underrun/EOM latch becomes set.

- **D1** Transmitter Interrupt/DMA Enable — allows the MPSC to interrupt or request a DMA transfer when the transmitter buffer becomes empty.

- **D2** Status Affects vector — (WR1, D2 active in channel B only.) If this bit is not set, then the fixed vector, programmed in WR2, is returned from an interrupt acknowledge sequence. If the bit is set then the vector returned from an interrupt acknowledge is variable as shown in the Interrupt Vector Table.

- **D3** Receive Interrupt Mode
  - Receive Interrupts/DMA Disabled
  - Receive Interrupt on First Character Only or Special Condition
  - Interrupt on All Receive Characters or Special Condition (Parity Error is a Special Receive Condition)
  - Interrupt on All Receive Characters or Special Condition (Parity Error is not a Special Receive Condition).

- **D4** Wait on Receive/Transmit — when the following conditions are met the RDY pin is activated, otherwise it is held in the High-Z state. (Conditions: Interrupt Enabled Mode, Wait Enabled, CS = 0, A0 = 0/1, and A1 = 0). The RDY pin is pulled low when the transmitter buffer is full or the receiver buffer is empty and it is driven High when the transmitter buffer is empty or the receiver buffer is full. The RDYA and RDYB may be wired OR connected since only one signal is active at any one time while the other is in the High-Z state.

- **D5** Must be Zero

- **D6** Wait Enable — enables the wait function.
Write Register 2 (WR2): Channel A

**WR2**

<table>
<thead>
<tr>
<th>D1, D0</th>
<th>Channel A</th>
<th>D5, D4, D3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>System Configuration—These specify the data transfer from MPSC channels to the CPU, either interrupt or DMA based.</td>
<td>Interrupt Code—specifies the behavior of the MPSC when it receives an interrupt acknowledge sequence from the CPU. (See Interrupt Vector Mode Table).</td>
</tr>
<tr>
<td>0 1</td>
<td>Channel A uses DMA, Channel B uses interrupt</td>
<td>Non-vectored interrupts—intended for use with external DMA CONTROLLER. The Data Bus remains in a high impedance state during INTA sequences.</td>
</tr>
<tr>
<td>1 0</td>
<td>Channel A and Channel B both use DMA</td>
<td>8085 Vector Mode 1—intended for use as the primary MPSC in a daisy chained priority structure. (See System Interface section)</td>
</tr>
<tr>
<td>1 1</td>
<td>Illegal Code</td>
<td>8085 Vector Mode 2—intended for use as any secondary MPSC in a daisy chained priority structure. (See System Interface section)</td>
</tr>
</tbody>
</table>

**D2**

Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources.

| 0      | (Highest) RxA, TxA, RxB, TxB ExTA, ExTB (Lowest) | 8086/88 Vector Mode—intended for use as either a primary or secondary in a daisy chained priority structure. (See System Interface section) |
| 1      | (Highest) RxA, RxB, TxA, TxB, ExTA, ExTB (Lowest) | 8086/88 Mode (Primary or secondary in a daisy chained priority structure) |

**D6**

Must be zero.

**D7**

zero Pin 10 = RTS

one Pin 10 = SYNDET

---

**Diagram**

MSB

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>BOTH INTERRUPT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>A DMA, B INT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>BOTH DMA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>ILLEGAL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1 PRIORITY RxA, RxB, TxA, TxB, ExTA, ExTB

0 PRIORITY RxA, TxA, RxB, TxB, ExTA, ExTB

0 0 8085 MODE 1

0 1 8085 MODE 2

1 0 8086/88 MODE

1 1 ILLEGAL

1 VECTORED INTERRUPT

0 NON VECTORED INTERRUPT

MUST BE ZERO

1 PIN 10 SYNDET

0 PIN 10 RTS

*EXTERNAL STATUS INTERRUPT, ONLY IF EXT INTERRUPT ENABLED (WR1: D0) IS SET*
The following table describes the MPSC’s response to an interrupt acknowledge sequence:

<table>
<thead>
<tr>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>iPi</th>
<th>MODE</th>
<th>INTA</th>
<th>Data Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>Non-vectored</td>
<td>Any INTA</td>
<td>D7 High Impedance, D0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>85 Mode 1</td>
<td>1st INTA</td>
<td>1 1 0 0 1 1 0 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2nd INTA</td>
<td>V7 V6 V5 V4* V3* V2* V1 V0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3rd INTA</td>
<td>0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>85 Mode 1</td>
<td>1st INTA</td>
<td>1 1 0 0 1 1 0 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2nd INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3rd INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>86 Mode</td>
<td>1st INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2nd INTA</td>
<td>V7 V6 V5 V4* V3* V2* V1 V0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>V7 V6 V5 V4* V3* V2* V1 V0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3rd INTA</td>
<td>0 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>85 Mode 2</td>
<td>1st INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2nd INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3rd INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>85 Mode 2</td>
<td>1st INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2nd INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3rd INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>86 Mode</td>
<td>1st INTA</td>
<td>High Impedance</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2nd INTA</td>
<td>High Impedance</td>
</tr>
</tbody>
</table>

*These bits are variable if the “status affects vector” mode has been programmed, (WR1B, D2).

Interrupt/DMA Mode, Pin Functions, and Priority

<table>
<thead>
<tr>
<th>Ch. A WR2</th>
<th>Int/DMA Mode</th>
<th>Pin Functions</th>
<th>Priority</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RDY_A/RxDRQA Pin 32</td>
<td>RDY_B/TxDRQA Pin 11</td>
<td>iPi/iPO</td>
</tr>
<tr>
<td>D2</td>
<td>D1</td>
<td>D0</td>
<td>CH.A</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>INT</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>INT</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>DMA</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>DMA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>DMA</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>DMA</td>
</tr>
</tbody>
</table>

*Special Receive Condition
## Interrupt Vector Mode Table

<table>
<thead>
<tr>
<th>8085 Modes</th>
<th>8086/88 Mode</th>
<th>V4</th>
<th>V3</th>
<th>V2</th>
<th>Channel</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>V2</td>
<td>V1</td>
<td>V0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Note 1: Special</td>
<td>Receive Condition =</td>
<td>Parity Error,</td>
<td>Rx Overrun Error,</td>
<td>Framing Error,</td>
<td>End of Frame (SDLC)</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Write Register 2 (WR2): Channel B

![Diagram of WR2 Channel B](image)

**WR2 CHANNEL B**

D7-D0 Interrupt vector—This register contains the value of the interrupt vector placed on the data bus during interrupt acknowledge sequences.

### Write Register 3 (WR3):

![Diagram of WR3](image)

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
</tr>
<tr>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
</tr>
<tr>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

**Rx ENABLE**

**SYNC CHAR LOAD INHIBIT**

**ADDR SRCH MODE (SDLC)**

**Rx CRC ENABLE**

**ENTER HUNT MODE**

**AUTO ENABLES**

| Rx 5 Bits/Char | 0 0 |
| Rx 7 Bits/Char | 0 1 |
| Rx 6 Bits/Char | 1 0 |
| Rx 8 Bits/Char | 1 1 |
WR3

**D0**  
Receiver Enable—A one enables the receiver to begin. This bit should be set only after the receiver has been initialized.

**D1**  
Sync Character Load Inhibit—A one prevents the receiver from loading sync characters into the receive buffers. In SDLC, this bit must be zero.

**D2**  
Address Search Mode—If the SDLC mode has been selected, the MPSC will receive all frames unless this bit is a 1. If this bit is a 1, the MPSC will receive only frames with address bytes that match the global address (0FFH) or the value loaded into WR6. This bit must be zero in non-SDLC modes.

**D3**  
Receive CRC Enable—A one in this bit enables (or re-enables) CRC calculation. CRC calculation starts with the last character placed in the Receiver FIFO. A zero in this bit disables, but does not reset, the Receiver CRC generator.

**D4**  
Enter Hunt Phase—After initialization, the MPSC automatically enters the Hunt mode. If synchronization is lost, the Hunt phase can be re-entered by writing a one to this bit.

**D5**  
Auto Enable—A one written to this bit causes CD to be automatic enable signal for the receiver and CTS to be an automatic enable signal for the transmitter. A zero written to this bit limits the effect of CD and CTS signals to setting/resetting their corresponding bits in the status register (RR0).

**D7, D6**  
Receive Character length
- 00: Receive 5 Data bits/character
- 01: Receive 7 Data bits/character
- 10: Receive 6 Data bits/character
- 11: Receive 8 Data bits/character

**Write Register 4 (WR4):**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>ENABLE PARITY</td>
</tr>
<tr>
<td>D6</td>
<td>DISABLE PARITY</td>
</tr>
<tr>
<td>D5</td>
<td>EVEN PARITY</td>
</tr>
<tr>
<td>D4</td>
<td>ODD PARITY</td>
</tr>
<tr>
<td>D3</td>
<td>1 STOP BIT</td>
</tr>
<tr>
<td>D2</td>
<td>1.5 STOP BITS</td>
</tr>
<tr>
<td>D1</td>
<td>2 STOP BITS</td>
</tr>
<tr>
<td>D0</td>
<td>8 BIT SYNC CHAR</td>
</tr>
<tr>
<td>D6</td>
<td>16 BIT SYNC CHAR</td>
</tr>
<tr>
<td>D5</td>
<td>SDLC/HDLC MODE (01111110) FLAG</td>
</tr>
<tr>
<td>D4</td>
<td>EXTERNAL SYNC MODE</td>
</tr>
<tr>
<td>D3</td>
<td>X1 CLOCK</td>
</tr>
<tr>
<td>D2</td>
<td>X16 CLOCK</td>
</tr>
<tr>
<td>D1</td>
<td>X32 CLOCK</td>
</tr>
<tr>
<td>D0</td>
<td>X64 CLOCK</td>
</tr>
</tbody>
</table>

**WR4**

**D0**  
Parity—a one in this bit causes a parity bit to be added to the programmed number of data bits per character for both the transmitted and received character. If the MPSC is programmed to receive 8 bits per character, the parity bit is not transferred to the microprocessor. With other receiver character lengths, the parity bit is transferred to the microprocessor.

**D1**  
Even/Odd Parity—if parity is enabled, a one in this bit causes the MPSC to transmit and expect even parity, and a zero causes it to send and expect odd parity.

**D3, D2**  
Stop bits/sync mode
0 0 Selects synchronous modes.
0 1 Async mode, 1 stop bit/character
1 0 Async mode, 1-½ stop bits/character
1 1 Async mode, 2 stop bits/character
D5, D4 Sync mode select
0 0 8 bit sync character
0 1 16 bit sync character
1 0 SDLC mode (Flag sync)
1 1 External sync mode
D7, D6 Clock mode—selects the clock/data rate multiplier for both the receiver and the transmitter. 1x mode must be selected for synchronous modes. If the 1x mode is selected, bit synchronization must be done externally.
0 0 Clock rate = Data rate x 1
0 1 Clock rate = Data rate x 16
1 0 Clock rate = Data rate x 32
1 1 Clock rate = Data rate x 64

Write Register 5 (WR5):

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TX CRC ENABLE</td>
<td>RTS</td>
<td>SDLC/CRC-16 (CRC MODE)</td>
<td>TX ENABLE</td>
<td>SEND BREAK</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td>0 0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 1</td>
<td>0 1</td>
<td>0 1</td>
<td>0 1</td>
<td>0 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0</td>
<td>1 0</td>
<td>1 0</td>
<td>1 0</td>
<td>1 0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1</td>
<td>1 1</td>
<td>1 1</td>
<td>1 1</td>
<td>1 1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

WR5 D0 Transmit CRC Enable—a one in this bit enables the transmitter CRC generator. The CRC calculation is done when a character is moved from the transmit buffer into the shift register. A zero in this bit disables CRC calculations. If this bit is not set when a transmitter underrun occurs, the CRC will not be sent.

D1 Request to Send—a one in this bit forces the RTS pin active (low) and zero in this bit forces the RTS pin inactive (high).

D2 CRC Select—a one in this bit selects the CRC -16 polynomial \((X^{16} + X^{15} + X^2 + 1)\) and a zero in this bit selects the CCITT-CRC polynomial \((X^{16} + X^{12} + X^5 + 1)\). In SDLC mode, CCITT-CRC must be selected.

D3 Transmitter Enable—a zero in this bit forces a marking state on the transmitter output. If this bit is set to zero during data or sync character transmission, the marking state is entered after the character has been sent. If this bit is set to zero during transmission of a CRC character, sync or flag bits are substituted for the remainder of the CRC bits.

D4 Send Break—a one in this bit forces the transmit data low. A zero in this bit allows normal transmitter operation.

D6, D5 Transmit Character length
0 0 Transmit 1 - 5 bits/character
0 1 Transmit 7 bits/character
1 0 Transmit 6 bits/character
1 1 Transmit 8 bits/character

Bits to be sent must be right justified least significant bit first, eg:

```
D7 D6 D5 D4 D3 D2 D1 D0
0 0 B5 B4 B3 B2 B1 B0
```
Five or less mode allows transmission of one to five bits per character. The microprocessor must format the data in the following way:

D7  D6  D5  D4  D3  D2  D1  D0
1  1  1  1  0  0  0  B0  Sends one data bit
1  1  1  0  0  0  B1  B0  Sends two data bits
1  1  0  0  0  B2  B1  B0  Sends three data bits
1  0  0  0  B3  B2  B1  B0  Sends four data bits
0  0  0  B4  B3  B2  B1  B0  Sends five data bits

D7  Data Terminal Ready—when set, this bit forces the DTR pin active (low). When reset, this bit forces the DTR pin inactive (high).

Write Register 6 (WR6):

Write Register 7 (WR7):

WR6
D7–D0  Sync/Address—this register contains the transmit sync character in Monosync mode, the low order 8 sync bits in Bisync mode, or the Address byte in SDLC mode.

WR7
D7–D0  Sync/Flag—this register contains the receive sync character in Monosync mode, the high order 8 sync bits in Bisync mode, or the Flag character (01111110) in SDLC mode. WR7 is not used in External Sync mode.
Read Register 0 (RR0):

**RR0**

**D0**  Receive Character Available—this bit is set when the receive FIFO contains data and is reset when the FIFO is empty.

**D1**  Interrupt Pending*—This Interrupt-Pending bit is reset when an EOI command is issued and there is no other interrupt request pending at that time.

**D2**  Transmit Buffer Empty—This bit is set whenever the transmit buffer is empty except when CRC characters are being sent in a synchronous mode. This bit is reset when the transmit buffer is loaded. This bit is set after an MPSC reset.

**D3**  Carrier Detect—This bit contains the state of the CD pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the CD pin causes the CD bit to be latched and causes an External/Status interrupt. This bit indicates current state of the CD pin immediately following a Reset External/Status Interrupt command.

**D4**  Sync/Hunt—In asynchronous modes, the operation of this bit is similar to the CD status bit, except that Sync/Hunt shows the state of the SYNDET input. Any High-to-Low transition on the SYNDET pin sets this bit, and causes an External/Status interrupt (if enabled). The Reset External/Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the SYNDET pin at time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the SYNDET input.

*In vector mode this bit is set at the falling edge of the second INTA in an INTA cycle for an internal interrupt request. In non-vector mode, this bit is set at the falling edge of RD input after pointer 2 is specified. This bit is always zero in Channel B.

In the External Sync mode, the Sync/Hunt bit operates in a fashion similar to the Asynchronous mode, except the Enter Hunt Mode control bit enables the external sync detection logic. When the External Sync Mode and Enter Hunt Mode bits are set (for example, when the receiver is enabled following a reset), the SYNDET input must be held High by the external logic until external character synchronization is achieved. A High at the SYNDET input holds the Sync/Hunt status in the reset condition.
When external synchronization is achieved, SYNDET must be driven Low on the second rising edge of RxC after the rising edge of RxC on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNDIET input. Once SYNDIET is forced Low, it is good practice to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new message is about to start. The High-to-Low transition of the SYNDIET output sets the Sync/Hunt bit, which sets the External/Status interrupt. The CPU must clear the interrupt by issuing the Reset External/Status Interrupt Command.

When the SYNDIET input goes High again, another External/Status interrupt is generated that must also be cleared. The Enter Hunt Mode control bit is set whenever character synchronization is lost or the end of message is detected. In this case, the MPSC again looks for a High-to-Low transition on the SYNDIET input and the operation repeats as explained previously. This implies the CPU should also inform the external logic that character synchronization has been lost and that the MPSC is waiting for SYNDIET to become active.

In the Monosync and Bisync Receive modes, the Sync/Hunt status bit is initially set to 1 by the Enter Hunt Mode bit. The Sync/Hunt bit is reset when the MPSC establishes character synchronization. The High-to-Low transition of the Sync/Hunt bit causes an External/Status interrupt that must be cleared by the CPU issuing the Reset External/Status Interrupt command. This enables the MPSC to detect the next transition of other External/Status bits.

When the CPU detects the end of message or that character synchronization is lost, it sets the Enter Hunt Mode control bit, which sets the Sync/Hunt bit to 1. The Low-to-High transition of the Sync/Hunt bit sets the External/Status Interrupt, which must also be cleared by the Reset External/Status Interrupt Command. Note that the SYNDIET pin acts as an output in this mode, and goes low every time a sync pattern is detected in the data stream.

In the SDLC mode, the Sync/Hunt bit is initially set by the Enter Hunt Mode bit, or when the receiver is disabled. In any case, it is reset to 0 when the opening flag of the first frame is detected by the MPSC. The External/Status interrupt is also generated, and should be handled as discussed previously.

Unlike the Monosync and Bisync modes, once the Sync/Hunt bit is reset in the SDLC mode, it does not need to be set when the end of message is detected. The MPSC automatically maintains synchronization. The only way the Sync/Hunt bit can be set again is by the Enter Hunt Mode bit, or by disabling the receiver.

Clear to Send—this bit contains the inverted state of the CTS pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the CTS pin causes the CTS bit to be latched and causes an External/Status interrupt. This bit indicates the inverse of the current state of the CTS pin immediately following a Reset External/Status Interrupt command.

Transmitter Underrun/End of Message—this bit is in a set condition following a reset (internal or external). The only command that can reset this bit is the Reset Transmit Underrun/EOM Latch command (WRD, D6 and D7). When the Transmit Underrun condition occurs, this bit is set, which causes the External/Status Interrupt which must be reset by issuing a Reset External/Status command (WR0; command 2).

Break/Abort—in the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, Command 2) to the break detection logic so the Break sequence termination can be recognized.
### SDLC Residue Code Table (I Field Bits in 2 Previous Bytes)

<table>
<thead>
<tr>
<th>RR1 D3, D2, D1</th>
<th>8 bits/char</th>
<th>7 bits/char</th>
<th>6 bits/char</th>
<th>5 bits/char</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0</td>
<td>0</td>
<td>3</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>0 1 0</td>
<td>0</td>
<td>4</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>1 1 0</td>
<td>0</td>
<td>5</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>0 0 1</td>
<td>0</td>
<td>6</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td>1 0 1</td>
<td>0</td>
<td>7</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>0 1 1</td>
<td>0</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 1</td>
<td>1</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0 0</td>
<td>2</td>
<td>8</td>
<td>1</td>
<td>7</td>
</tr>
</tbody>
</table>

The Break/Abort bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single extraneous null character is present in the receiver after the termination of a break; it should be read and discarded.

In the SDLC Receive mode, this status bit is set by the detection of an Abort sequence (seven or more 1's). The External/Status interrupt is handled the same way as in the case of a Break. The Break/Abort bit is not used in the Synchronous Receive mode.

**D0**
- All sent—this bit is set when all characters have been sent, in asynchronous modes. It is reset when characters are in the transmitter, in asynchronous modes. In synchronous modes, this bit is always set.

**D3, D2, D1 Residue Codes**—bit synchronous protocols allow I-fields that are not an integral number of characters. Since transfers from the MPSC to the CPU are character oriented, the residue codes provide the capability of receiving leftover bits. Residue bits are right justified in the last two data bytes received.

**D4**
- Parity Error—if parity is enabled, this bit is set for received characters whose parity does not match the programmed sense (Even/Odd). This bit is latched. Once an error occurs, it remains set until the Error Reset command is written.
Read Register 1 (RR1): (Special Receive Condition Mode)

Receive Overrun Error—this bit indicates that the receive FIFO has been overloaded by the receiver. The last character in the FIFO is overwritten and flagged with this error. Once the overwritten character is read, this error condition is latched until reset by the Error Reset command. If the MPSC is in the status affects vector mode, the overrun causes a special Receive Condition Vector.

CRC/Framing Error—in async modes, a one in this bit indicates a receive framing error. In synchronous modes, a one in this bit indicates that the calculated CRC value does not match the last two bytes received. It can be reset by issuing an Error Reset command.

End of Frame—this bit is valid only in SDLC mode. A one indicates that a valid ending flag has been received. This bit is reset either by an Error Reset command or upon reception of the first character of the next frame.
Read Register 2 (RR2):

MSB

V7  V6  V5  V4  V3  V2  V1  V0

LSB

Interrupt  * Variable in Status Affects Vector Mode (WR1; D2)
Vector

RR2 Channel B
D7–D0
Interrupt vector—contains the interrupt vector programmed into WR2. If the status affects vector mode is selected (WR1; D2), it contains the modified vector (See WR2). RR2 contains the modified vector for the highest priority interrupt pending. If no interrupts are pending, the variable bits in the vector are set to one.

SYSTEM INTERFACE

General
The MPSC to Microprocessor System interface can be configured in many flexible ways. The basic interface types are polled, wait, interrupt driven, or direct memory access driven.

Polled operation is accomplished by repetitively reading the status of the MPSC, and making decisions based on that status. The MPSC can be polled at any time.

Wait operation allows slightly faster data throughput for the MPSC by manipulating the Ready input to the microprocessor. Block Read or Write Operations to the MPSC are started at will by the microprocessor and the MPSC deactivates its RDY signal if it is not yet ready to transmit the new byte, or if reception of new byte is not completed.

Interrupt driven operation is accomplished via an internal or external interrupt controller. When the MPSC requires service, it sends an interrupt request signal to the microprocessor, which responds with an interrupt acknowledge signal. When the internal or external interrupt controller receives the acknowledge, it vectors the microprocessor to a service routine, in which the transaction occurs.

DMA operation is accomplished via an external DMA controller. When the MPSC needs a data transfer, it request a DMA cycle from the DMA controller. The DMA controller then takes control of the bus and simultaneously does a read from the MPSC and a write to memory or vice-versa.

The following section describes the many configurations of these basic types of system interface techniques for both serial channels.

POLLED OPERATION:

In the polled mode, the CPU must monitor the desired conditions within the MPSC by reading the appropriate bits in the read registers. All data available, status, and error conditions are represented by the appropriate bits in read registers 0 and 1 for channels A and B.

There are two ways in which the software task of monitoring the status of the MPSC has been reduced. One is the "ORing" of all conditions into the Interrupt Pending bit (RR0; D1 channel A only). This bit is set when the MPSC requires service, allowing the CPU to monitor one bit instead of four status registers. The other is available when the "status-affects-vector" mode is selected. By reading RR2 Channel B, the CPU can read a vector who's value will indicate that one or more of group of conditions has occurred, narrowing the field of possible conditions. See WR2 and RR2 in the Detailed Command Description section.

Software Flow, Polled Operation

RR0, D0 is reset automatically when the data is read
RR0, D2 is reset automatically when the data is written
WAIT OPERATION:
Wait Operation is intended to facilitate data transmission or reception using block move operations. If a block of data is to be transmitted, for example, the CPU can execute a String I/O instruction to the MPSC. After writing the first byte, the CPU will attempt to write a second byte immediately as is the case of block move. The MPSC forces the RDY signal low which inserts wait states in the CPU's write cycle until the transmit buffer is ready to accept a new byte. At that time, the RDY signal is high allowing the CPU to finish the write cycle. The CPU then attempts the third write and the process is repeated.

Similar operation can be programmed for the receiver. During initialization, wait on transmit (WR1; D5 = 0) or wait on receive (WR1; D5 = 1) can be selected. The wait operation can be enabled/disabled by setting/resetting the Wait Enable Bit (WR1; D7).

CAUTION: ANY CONDITION THAT CAN CAUSE THE TRANSMITTER TO STOP (EG, CTS GOES INACTIVE) OR THE RECEIVER TO STOP (EG, RX DATA STOPS) WILL CAUSE THE MPSC TO HANG THE CPU UP IN WAIT STATES UNTIL RESET. EXTREME CARE SHOULD BE TAKEN WHEN USING THIS FEATURE.

INTERRUPT DRIVEN OPERATION:
The MPSC can be programmed into several interrupt modes: Non-Vectored, 8085 vectored, and 8088/86 vectored. In both vectored modes, multiple MPSC's can be daisy-chained.

In the vectored mode, the MPSC responds to an interrupt acknowledge sequence by placing a call instruction (8085 mode) and interrupt vector (8085 and 8088/86 mode) on the data bus.

The MPSC can be programmed to cause an interrupt due to up to 14 conditions in each channel. The status of these interrupt conditions is contained in Read Registers 0 and 1. These 14 conditions are all directed to cause 3 different types of internal interrupt request for each channel: receive/interrupts, transmit interrupts and external/status interrupts (if enabled).

This results in up to 6 internal interrupt request signals. The priority of those signals can be programmed to one of two fixed modes:

Highest Priority  Lowest Priority
RxA    RxB    TxA    TxB    ExTA ExTB
RxA    TxA    RxB    TxB    ExTA ExTB

The interrupt priority resolution works differently for vectored and non-vectored modes.

PRIORITY RESOLUTION: VECTORED MODE
Any interrupt condition can be accepted internally to the MPSC at any time, unless the MPSC's internal INTA signal is active, unless a higher priority interrupt is currently accepted, or if IPF is inactive (high). The MPSC's internal INTA is set on the leading (falling) edge of the first External INTA pulse and reset on the trailing (rising) edge of the second External INTA pulse. After an interrupt is accepted internally, an External INT request is generated and the IPO goes inactive. IPO and IPF are used for daisy-chaining MPSC's together.
Interrupt Condition Grouping

<table>
<thead>
<tr>
<th>CONDITION</th>
<th>MODE</th>
<th>INTERNAL INTERRUPT REQUEST</th>
</tr>
</thead>
<tbody>
<tr>
<td>RECEIVE CHARACTER</td>
<td>INTERRUPT ON ALL</td>
<td>RECEIVE INTERRUPT</td>
</tr>
<tr>
<td>PARITY ERROR</td>
<td>SPECIAL RECEIVE CONDITION</td>
<td></td>
</tr>
<tr>
<td>RECEIVE OVERRUN ERROR</td>
<td>SPECIAL RECEIVE CONDITION</td>
<td></td>
</tr>
<tr>
<td>FRAMING ERROR</td>
<td>SPECIAL RECEIVE CONDITION</td>
<td></td>
</tr>
<tr>
<td>END OF FRAME (SDLC ONLY)</td>
<td>SPECIAL RECEIVE CONDITION</td>
<td></td>
</tr>
<tr>
<td>FIRST DATA CHARACTER</td>
<td>INTERRUPT ON FIRST R CHARACTER</td>
<td></td>
</tr>
<tr>
<td>FIRST NON-SYNC CHARACTER (SYNC MODES)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VALID ADDRESS BYTE (SDLC ONLY)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CD TRANSITION</td>
<td>EXTERNAL/STATUS INTERRUPT</td>
<td></td>
</tr>
<tr>
<td>CTS TRANSITION</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SYNC TRANSITION</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TX UNDERRUN/EOM</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BREAK/ABORT DETECT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRANSMIT BUFFER EMPTY</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The MPSC's internal INTA is set on the leading (falling) edge of the first external INTA pulse, and reset on the trailing (rising) edge of the second external INTA pulse. After an interrupt is accepted internally, an external INT request is generated and IP0 goes inactive (high). IP0 and IP1 are used for daisy-chaining MPSC's together.
Each of the six interrupt sources has an associated In-Service latch. After priority has been resolved, the highest priority In-Service latch is set. After the In-Service latch is set, the INT pin goes inactive (high).
Lower priority interrupts are not accepted internally while the In-Service latch is set. However, higher priority interrupts are accepted internally and a new external INT request is generated. If the CPU responds with a new INTA sequence, the MPSC will respond as before, suspending the lower priority interrupt.

After the interrupt is serviced, the End-of-Interrupt (EOI) command should be written to the MPSC. This command will cause an internal pulse that is used to reset the In-Service Latch which allows service for lower priority interrupts in the daisy-chain to resume, provided a new INTA sequence does not start for a higher priority interrupt (higher than the highest under service). If there is no interrupt pending internally, the IPO follows IPI.
Non-Vectored Interrupt Timing

**PRIORITY RESOLUTION: NON-VECTORED MODE**

In non-vectored mode, the MPSC does not respond to interrupt acknowledge sequences. The INTA input (pin 27) must be pulled high for proper operation. The MPSC should be programmed to the Status-Affects-Vector mode, and the CPU should read RR2 (Ch. B) in its service routine to determine which interrupt requires service.

In this case, the internal pointer being set to RR2 provides the same function as the internal INTA signal in the vectored mode. It inhibits acceptance of any additional internal interrupts and its leading edge starts the interrupt priority resolution circuit. The interrupt priority resolution is ended by the leading edge of the read signal used by the CPU to retrieve the modified vector. The leading edge of read sets the In-Service latch and forces the external INT output inactive (high). The internal pointer is reset to zero after the trailing edge of the read pulse.
Note that if RR2 is specified but not read, no internal interrupts, regardless of priority, are accepted.

**DAISY CHAINING MPSC:**

In the vectored interrupt mode, multiple MPSC's can be daisy-chained on the same INT, INTA signals. These signals, in conjunction with the $i\text{PI}$ and $i\text{PO}$ allow a daisy-chain-like interrupt resolution scheme. This scheme can be configured for either 8085 or 8086/88 based system.

In either mode, the same hardware configuration is called for. The INT request lines are wire-OR'ed together at the input of a TTL inverter which drives the INT pin of the CPU. The INTA signal from the CPU drives all of the daisy-chained MPSC's.

The MPSC drives $i\text{PO}$ (Interrupt Priority Output) inactive (high) if $i\text{PI}$ (Interrupt Priority Input) is inactive (high), or if the MPSC has an interrupt pending.

The $i\text{PO}$ of the highest priority MPSC is connected to the $i\text{PI}$ of the next highest priority MPSC, and so on.

If $i\text{PI}$ is active (low), the MPSC knows that all higher priority MPSC's have no interrupts pending. The $i\text{PI}$ pin of the highest priority MPSC is strapped active (low) to ensure that it always has priority over the rest.

MPSC's Daisy-chained on an 8088/86 CPU should be programmed to the 8088/86 Interrupt mode (WR2; D4, D3 (Ch. A). MPSC's Daisy-chained on an 8085 CPU should be programmed to 8085 interrupt mode 1 if it is the highest priority MPSC. In this mode, the highest priority MPSC issues the CALL instruction during the first INTA cycle, and the interrupting MPSC provides the interrupt vector during the following INTA cycles. Lower priority MPSC's should be programmed to 8085 interrupt mode 2.

MPSC's used alone in 8085 systems should be programmed to 8085 mode 1 interrupt operation.
DMA Acknowledge Circuit

![DMA Acknowledge Circuit Diagram](image)

DMA Timing

![DMA Timing Diagram](image)

DMA OPERATION
Each MPSC can be programmed to utilize up to four DMA channels: Transmit Channel A, Receive Channel A, Transmit Channel B, Receive Channel B. Each DMA Channel has an associated DMA Request line. Acknowledgement of a DMA cycle is done via normal data read or write cycles. This is accomplished by encoding the DACK signals to generate A₀, A₁, and CS signals, and multiplexing them with the normal A₀, A₁, and CS signals.

PERMUTATIONS
Channels A and B can be used with different system interface modes. In all cases it is impossible to poll the MPSC. The following table shows the possible permutations of interrupt, wait, and DMA modes for channels A and B. Bits D₁, D₀ of WR2 Ch. A determine these permutations.

<table>
<thead>
<tr>
<th>Permutation WR2 Ch. A</th>
<th>Channel A</th>
<th>Channel B</th>
</tr>
</thead>
<tbody>
<tr>
<td>D₁ D₀</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 0</td>
<td>Wait</td>
<td>Wait</td>
</tr>
<tr>
<td></td>
<td>Interrupt Polled</td>
<td>Interrupt Polled</td>
</tr>
<tr>
<td>0 1</td>
<td>DMA</td>
<td>Interrupt Polled</td>
</tr>
<tr>
<td></td>
<td>Polled</td>
<td>Polled</td>
</tr>
<tr>
<td>1 0</td>
<td>DMA</td>
<td>DMA</td>
</tr>
<tr>
<td></td>
<td>Polled</td>
<td>Polled</td>
</tr>
</tbody>
</table>

D₁, D₀ = 1, 1 is illegal.
PROGRAMMING HINTS

This section will describe some useful programming hints which may be useful in program development.

Asynchronous Operation

At the end of transmission, the CPU must issue "Reset Transmit Interrupt/DMA Pending" command in WR0 to reset the last transmit empty request which was not satisfied. Failing to do so will result in the MPSC locking up in a transmit empty state forever.

Non-Vectored Mode

In non-vectored mode, the Interrupt Acknowledge pin (INTA) on the MPSC must be tied high through a pull-up resistor. Failing to do so will result in unpredictable response from the 8274.

HDLC/SDLC Mode

When receiving data in SDLC mode, the CRC bytes must be read by the CPU (or DMA controller) just like any other data field. Failing to do so will result in receiver buffer overflow. Also, the End of Frame Interrupt indicates that the entire frame has been received. At this point, the CRC result (RR1:D6) and residue code (RR1:D3, D2, D1) may be checked.

Status Register RR2

RR2 contains the vector which gets modified to indicate the source of interrupt (See the section titled MPSC Modes of Operation). However, the state of the vector does not change if no new interrupts are generated. The contents of RR2 are only changed when a new interrupt is generated. In order to get the correct information, RR2 must be read only after an interrupt is generated, otherwise it will indicate the previous state.

Initialization Sequence

The MPSC initialization routine must issue a channel Reset Command at the beginning. WR4 should be defined before other registers. At the end of the initialization sequence, Reset External/Status and Error Reset commands should be issued to clear any spurious interrupts which may have been caused at power up.

Transmit Under-run/EOM Latch

In SDLC/HDLC, bisync and monosync mode, the transmit under-run/EOM must be reset to enable the CRC check bytes to be appended to the transmit frame or transmit message. The transmit under-run/EOM latch can be reset only after the first character is loaded into the transmit buffer. When the transmitter under-runs at the end of the frame, CRC check bytes are appended to the frame/message. The transmit under-run/EOM latch can be reset at any time during the transmission after the first character. However, it should be reset before the transmitter under-runs otherwise, both bytes of the CRC may not be appended to the frame/message. In the receive mode in bisync operation, the CPU must read the CRC bytes and two more SYNC characters before checking for valid CRC result in RR1.

Sync Character Load Inhibit

In bisync/monosync mode only, it is possible to prevent loading sync characters into the receive buffers by setting the sync character load inhibit bit (WR3:D1=1). Caution must be exercised in using this option. It may be possible to get a CRC character in the received message which may match the sync character and not get transferred to the receive buffer. However, sync character load inhibit should be enabled during all pre-frame sync characters so the software routine does not have to read them from the MPSC.

In SDLC/HDLC mode, sync character load inhibit bit must be reset to zero for proper operation.

EOI Command

EOI command can only be issued through channel A irrespective of which channel had generated the interrupt.

Priority in DMA Mode

There is no priority in DMA mode between the following four signals: TxDRQ(CHA), RxDRQ(CHA), TxDRQ(CHB), RxDRQ(CHB). The priority between these four signals must be resolved by the DMA controller. At any given time, all four DMA channels from the 8274 are capable of going active.
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature
Under Bias .................................. 0°C to +70°C
Storage Temperature
(Ceramic Package) ...................... -65°C to +150°C
(Plastic Package) ...................... -40°C to +125°C
Voltage On Any Pin With Respect to Ground ....... -0.5V to +7.0V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS  \( (T_a = 0°C to 70°C; V_{cc} = +5V \pm 10\%) \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{IL}</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>+0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_{IH}</td>
<td>Input High Voltage</td>
<td>+2.0</td>
<td>V_{CC} +0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_{OL}</td>
<td>Output Low Voltage</td>
<td>+0.45</td>
<td>V</td>
<td>I_{OL} = 2.0mA</td>
<td></td>
</tr>
<tr>
<td>V_{OH}</td>
<td>Output High Voltage</td>
<td>+2.4</td>
<td>V</td>
<td>I_{OH} = -200\mu A</td>
<td></td>
</tr>
<tr>
<td>I_{IL}</td>
<td>Input Leakage Current</td>
<td>±10</td>
<td>\mu A</td>
<td>V_{IN} = V_{CC} to 0V</td>
<td></td>
</tr>
<tr>
<td>I_{OL}</td>
<td>Output Leakage Current</td>
<td>±10</td>
<td>\mu A</td>
<td>V_{OUT} = V_{CC} to 0V</td>
<td></td>
</tr>
<tr>
<td>I_{CC}</td>
<td>V_{CC} Supply Current</td>
<td>180</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE \( (T_a = 25°C; V_{cc} = GND = 0V) \)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_{IN}</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td>( f_c = 1 \text{ MHz} );</td>
</tr>
<tr>
<td>C_{OUT}</td>
<td>Output Capacitance</td>
<td>15</td>
<td>pF</td>
<td></td>
<td>Unmeasured</td>
</tr>
<tr>
<td>C_{i/o}Input/Output Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td>pins returned to GND</td>
<td></td>
</tr>
</tbody>
</table>
### A.C. CHARACTERISTICS  \((T_A = 0°C \text{ to } 70°C; \ V_{cc} = +5V \pm 10\%\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{CY})</td>
<td>CLK Period</td>
<td>250</td>
<td>4000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CL})</td>
<td>CLK Low Time</td>
<td>105</td>
<td>2000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CH})</td>
<td>CLK High Time</td>
<td>105</td>
<td>2000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_r)</td>
<td>CLK Rise Time</td>
<td>0</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_f)</td>
<td>CLK Fall Time</td>
<td>0</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{AR})</td>
<td>A0, A1 Setup to (\bar{RD}) (^\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{AD})</td>
<td>A0, A1 Setup to Data Output Delay</td>
<td>200</td>
<td></td>
<td>ns</td>
<td>(C_L=150\ \text{pf})</td>
</tr>
<tr>
<td>(t_{RA})</td>
<td>A0, A1 Hold after (\bar{RD}) (^\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RD})</td>
<td>(\bar{RD}) (^\uparrow) to Data Output Delay</td>
<td>200</td>
<td></td>
<td>ns</td>
<td>(C_L=150\ \text{pf})</td>
</tr>
<tr>
<td>(t_{RF})</td>
<td>(RD) Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DF})</td>
<td>Output Float Delay</td>
<td></td>
<td>120</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{AW})</td>
<td>CS, A0, A1 Setup to (\bar{WR}) (^\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WA})</td>
<td>CS, A0, A1 Hold after (\bar{WR}) (^\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WW})</td>
<td>(WR) Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DW})</td>
<td>Data Setup to (\bar{WR}) (^\uparrow)</td>
<td>150</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WD})</td>
<td>Data Hold After (\bar{WR}) (^\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{PI})</td>
<td>(\bar{I}_P) Setup to (\bar{INTA}) (^\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{IP})</td>
<td>(\bar{I}_P) Hold after (\bar{INTA}) (^\uparrow)</td>
<td>10</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{II})</td>
<td>(INTA) Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{PPO})</td>
<td>(\bar{I}_P) (^\uparrow) to (\bar{IPO}) Delay</td>
<td>100</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{ID})</td>
<td>(\bar{INTA}) (^\uparrow) to Data Output Delay</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CQ})</td>
<td>(\bar{RD}) or (\bar{WR}) to (\bar{DRQ}) (^\uparrow)</td>
<td>150</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RV})</td>
<td>Recovery Time Between Controls</td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CW})</td>
<td>CS, A0, A1 to RDY(_A) or RDY(_B) Delay</td>
<td>140</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DCY})</td>
<td>Data Clock Cycle</td>
<td>4.5</td>
<td>(t_{cy})</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(t_{DCL})</td>
<td>Data Clock Low Time</td>
<td>180</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DCH})</td>
<td>Data Clock High Time</td>
<td>180</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{TD})</td>
<td>(TXC) to (TxD) Delay</td>
<td>300</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DS})</td>
<td>(RxD) Setup to (RXC) (^\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DH})</td>
<td>(RxD) Hold after (RXC) (^\uparrow)</td>
<td>140</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{TD})</td>
<td>(TXC) to (\bar{INT}) Delay</td>
<td>4</td>
<td>6</td>
<td>(t_{cy})</td>
<td></td>
</tr>
<tr>
<td>(t_{RD})</td>
<td>(RxC) to (\bar{INT}) Delay</td>
<td>7</td>
<td>10</td>
<td>(t_{cy})</td>
<td></td>
</tr>
<tr>
<td>(t_{PL})</td>
<td>CTS, CD, SYNDET Low Time</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{PH})</td>
<td>CTS, CD, SYNDET High Time</td>
<td>200</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{PD})</td>
<td>External (\bar{INT}) from CTS, CD, SYNDET</td>
<td>500</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC 1 AND 0.45V FOR A LOGIC 0. TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC 1 AND 0.8V FOR A LOGIC 0.

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

C\textsubscript{L} = 150 pF

C\textsubscript{L} INCLUDES JIG CAPACITANCE

WAVEFORMS

CLOCK CYCLE

READ CYCLE

HIGH IMPEDANCE
WAVEFORMS (Continued)

WRITE CYCLE

INTA CYCLE

DMA CYCLE

NOTES:
1. INTA signal acts as RD signal.
2. IPI signal acts as CS signal.
WAVEFORMS (Continued)

READ/WRITE CYCLE (SOFTWARE POLLED MODE)

TRANSMIT DATA CYCLE

RECEIVE DATA CYCLE

OTHER TIMING

CTS, CD, SYNDET
82530/82530-6
SERIAL COMMUNICATIONS CONTROLLER (SCC)

- Two independent full duplex serial channels
- On chip crystal oscillator, Baud-Rate Generator and Digital Phase Locked Loop for each channel
- Programmable for NRZ, NRZI or FM data encoding/decoding
- Diagnostic local loopback and automatic echo for fault detection and isolation
- System Clock Rates:
  - 4 Mhz for 82530
  - 6 Mhz for 82530-6
- Max Bit Rate (4 Mhz)
  - Externally clocked: 1Mbps
  - Self clocked:
    - 250 Kbps FM coding
    - 125 Kbps NRZI coding
- Interfaces easily with any INTEL CPU, DMA or I/O processor

- Asynchronous Modes
  - 5-8 bit character; odd, even or no parity; 1, 1.5 or 2 stop bits
  - Independent transmit and receive clocks. 1X, 16X, 32X or 64X programmable sampling rate
  - Error Detection: Framing, Overrun and Parity
  - Break detection and generation

- Bit synchronous Modes
  - SDLC/HDLC flag generation and recognition
  - Automatic zero bit insertion and deletion
  - Automatic CRC generation and detection (CRC 16 or CCITT)
  - Abort generation and detection
  - I-field residue handling
  - SDLC loop mode operation
  - CCITT X.25 compatible

- Byte synchronous Modes
  - Internal or external character synchronization (1 or 2 characters)
  - Automatic CRC generation and checking (CRC 16 or CCITT)
  - IBM Bisync compatible
The INTEL 82530 Serial Communications Controller (SCC) is a dual-channel, multi-protocol data communications peripheral. It is designed to interface high speed communications lines using Asynchronous, Byte synchronous and Bit synchronous protocols to INTEL's microprocessors based systems. It can be interfaced with Intel's MCS51, iAPX86/88/186 and 188 in polled, interrupt driven or DMA driven modes of operation.

The SCC is a 40 pin device manufactured using INTEL's high-performance HMOS II technology.
The following section describes the pin functions of the SCC. Figure 2 details the pin assignments.

### Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DB0</td>
<td>40</td>
<td>I/O</td>
<td><strong>Data Bus:</strong> The Data Bus lines are bi-directional three-state lines which interface with the system's Data Bus. These lines carry data and commands to and from the SCC.</td>
</tr>
<tr>
<td>DB1</td>
<td>1</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>DB2</td>
<td>39</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>DB3</td>
<td>2</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>DB4</td>
<td>38</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>DB5</td>
<td>3</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>DB6</td>
<td>37</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>DB7</td>
<td>4</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>INT</td>
<td>5</td>
<td>0</td>
<td><strong>Interrupt Request:</strong> The interrupt signal is activated when the SCC requests an interrupt. It is an open drain output.</td>
</tr>
<tr>
<td>IEO</td>
<td>6</td>
<td>0</td>
<td><strong>Interrupt Enable Out:</strong> IEO is High only if IEI is High and the CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.</td>
</tr>
<tr>
<td>IEI</td>
<td>7</td>
<td>1</td>
<td><strong>Interrupt Enable In:</strong> IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.</td>
</tr>
<tr>
<td>INTA</td>
<td>8</td>
<td>1</td>
<td><strong>Interrupt Acknowledge:</strong> This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When RD becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). INTA is latched by the rising edge of CLK.</td>
</tr>
<tr>
<td>VCC</td>
<td>9</td>
<td></td>
<td><strong>Power:</strong> +5V Power supply</td>
</tr>
<tr>
<td>RDY/A/REQ A</td>
<td>10</td>
<td>0</td>
<td><strong>Ready/Request</strong> (output, open-drain when programmed for a Ready function, driven High or Low when programmed for a Request function). These dual-purpose outputs may be programmed as Request lines for a DMA controller or as Ready lines to synchronize the CPU to the SCC data rate. The reset state is Ready.</td>
</tr>
<tr>
<td>RDY/B/REQ B</td>
<td>30</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>SYNC A</td>
<td>11</td>
<td>I/O</td>
<td><strong>Synchronization:</strong> These pins can act either as inputs, outputs or part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to CTS and CD. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 (Figure 9) but have no other function. In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, SYNC must be driven LOW two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of SYNC.</td>
</tr>
<tr>
<td>SYNC B</td>
<td>29</td>
<td>I/O</td>
<td></td>
</tr>
</tbody>
</table>

In the Internal Synchronization mode (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of characters boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTxC</td>
<td>12</td>
<td>I</td>
<td>Receive/Transmit clocks: These pins can be programmed in several different modes of operation. In each channel, RTxC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the Digital Phase Locked Loop. These pins can be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in Asynchronous modes.</td>
</tr>
<tr>
<td>RTxB</td>
<td>28</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>RXDA</td>
<td>13</td>
<td>I</td>
<td>Receive Data: These lines receive serial data at standard TTL levels.</td>
</tr>
<tr>
<td>RXDB</td>
<td>27</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>TXDA</td>
<td>14</td>
<td>I</td>
<td>Transmit/Receive clocks: These pins can be programmed in several different modes of operation. TRxC may supply the receive clock or the transmit clock in the input mode or supply the output of the Digital Phase Locked Loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.</td>
</tr>
<tr>
<td>TXDB</td>
<td>26</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>DTRAREQ</td>
<td>16</td>
<td>O</td>
<td>Data Terminal Ready/Request: These outputs follow the state programmed into the DTR bit. They can also be used as general purpose outputs or as Request lines for a DMA controller.</td>
</tr>
<tr>
<td>DTRBREQ</td>
<td>24</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>RTS</td>
<td>17</td>
<td>O</td>
<td>Request To Send: When the Request to Send (RTS) bit in Write Register 5 is set (figure 10), the RTS signal goes Low. When the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with Auto Enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.</td>
</tr>
<tr>
<td>RTSB</td>
<td>23</td>
<td>O</td>
<td></td>
</tr>
<tr>
<td>CTS</td>
<td>18</td>
<td>I</td>
<td>Clear To Send: If these pins are programmed as Auto Enables, a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions.</td>
</tr>
<tr>
<td>CTSB</td>
<td>22</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>CD</td>
<td>19</td>
<td>I</td>
<td>Carrier Detect: These pins function as receiver enables if they are programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions.</td>
</tr>
<tr>
<td>CDB</td>
<td>21</td>
<td>I</td>
<td></td>
</tr>
<tr>
<td>CLK</td>
<td>20</td>
<td>I</td>
<td>Clock: This is the system SCC clock used to synchronize internal signals. CLK is a TTL level signal.</td>
</tr>
<tr>
<td>GND</td>
<td>31</td>
<td>I</td>
<td>Ground</td>
</tr>
<tr>
<td>D/C</td>
<td>32</td>
<td>I</td>
<td>Data/Command Select: This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command.</td>
</tr>
<tr>
<td>CS</td>
<td>33</td>
<td>I</td>
<td>Chip Select: This signal selects the SCC for a read or write operation.</td>
</tr>
<tr>
<td>A/B</td>
<td>34</td>
<td>I</td>
<td>Channel A/Channel B Select: This signal selects the channel in which the read or write operation occurs.</td>
</tr>
<tr>
<td>WR</td>
<td>35</td>
<td>I</td>
<td>Write: When the SCC is selected this signal indicates a write operation. The coincidence of RD and WR is interpreted as a reset.</td>
</tr>
<tr>
<td>RD</td>
<td>36</td>
<td>I</td>
<td>Read: This signal indicates a read operation and when the SCC is selected, enables the SCC's bus drivers. During the Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.</td>
</tr>
</tbody>
</table>
GENERAL DESCRIPTION

The INTEL 82530 Serial Communications Controller (SCC) is a dual-channel, multi-protocol data communications peripheral. The SCC functions as a serial-to-parallel, parallel-to-serial converter/controller. The SCC can be software-configured to satisfy a wide range of serial communications applications. The device contains new, sophisticated internal functions including on-chip baud rate generators, digital phase locked loops, various data encoding and decoding schemes, and crystal oscillators that dramatically reduce the need for external logic.

In addition, diagnostic capabilities - automatic echo and local loopback - allow the user to detect and isolate a failure in the network. They greatly improve the reliability and maintainability of the system.

The SCC handles Asynchronous formats, Synchronous byte-oriented protocols such as IBM Bisync, and Synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (Terminal, Personal Computer, Peripherals, Industrial Controller, Telecommunication system, etc.).

The 82530 can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

The INTEL 82530 is designed to support INTEL's MCS51, IAPX86/88 and iAPX186/188 families.

ARCHITECTURE

The 82530 internal structure includes two full-duplex channels, two baud rate generators, internal control and interrupt logic, and a bus interface to a non-multiplexed CPU bus. Associated with each channel are a number of read and write registers for mode control and status information, as well as logic necessary to interface to modems or other external devices.

The logic for both channels provides formats, synchronization, and validation for data transferred to and from the channel interface. The modem control inputs are monitored by the control logic under program control. All of the modem control signals are general-purpose in nature and can optionally be used for functions other than modem control.

The register set for each channel includes ten control (write) registers, two synchronous character (write) registers, and four status (read) registers. In addition, each baud rate generator has two (read/write) registers for holding the time constant that determines the baud rate. Finally, associated with the interrupt logic is a write register for the interrupt vector accessible through either channel, a write-only Master Interrupt Control register and three read registers: one containing the vector with status information (Channel B only), one containing the vector without status (A only), and one containing the Interrupt Pending bits (A only).

The registers for each channel are designated as follows:

WR0-WR15 - Write Registers 0 through 15.
RR0-RR3, RR10, RR12, RR13, RR15 - Read Registers 0 through 3, 10, 12, 13, 15

Table 2 lists the functions assigned to each read or write register. The SCC contains only one WR2 and WR9, but they can be accessed by either channel. All other registers are paired (one for each channel).

DATA PATH

The transmit and receive data path illustrated in Figure 3 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode (the character length in asynchronous modes also determines the data path).

The transmitter has an 8-bit transmit data buffer register loaded from the internal data bus and a 20-bit transmit shift register that can be loaded either from the sync-character registers or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).
Table 2. Read and Write Register Functions

<table>
<thead>
<tr>
<th>READ REGISTER FUNCTIONS</th>
<th>WRITE REGISTER FUNCTIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>RR0   Transmit/Receive buffer status and External status</td>
<td>WR0   CRC initialize, initialization commands for the various modes, shift right/shift left command</td>
</tr>
<tr>
<td>RR1   Special Receive Condition status</td>
<td>WR1   Transmit/Receive interrupt and data transfer mode definition</td>
</tr>
<tr>
<td>RR2   Modified interrupt vector (Channel B only)</td>
<td>WR2   Interrupt vector (accessed through either channel)</td>
</tr>
<tr>
<td>Unmodified interrupt (Channel A only)</td>
<td>WR3   Receive parameters and control</td>
</tr>
<tr>
<td>RR3   Interrupt Pending bits (Channel A only)</td>
<td>WR4   Transmit/Receive miscellaneous parameters and modes</td>
</tr>
<tr>
<td>RR8   Receive buffer</td>
<td>WR5   Transmit parameters and controls</td>
</tr>
<tr>
<td>RR10  Miscellaneous status</td>
<td>WR6   Sync characters or SDLC address field</td>
</tr>
<tr>
<td>RR12  Lower byte of baud rate generator time constant</td>
<td>WR7   Sync character or SDLC flag</td>
</tr>
<tr>
<td>RR13  Upper byte of baud rate generator time constant</td>
<td>WR8   Transmit buffer</td>
</tr>
<tr>
<td>RR15  External/Status interrupt information</td>
<td>WR9   Master interrupt control and reset (accessed through either channel)</td>
</tr>
<tr>
<td></td>
<td>WR10  Miscellaneous transmitter/receiver control bits</td>
</tr>
<tr>
<td></td>
<td>WR11  Clock mode control</td>
</tr>
<tr>
<td></td>
<td>WR12  Lower Byte of baud rate generator time constant</td>
</tr>
<tr>
<td></td>
<td>WR13  Upper byte of baud rate generator time constant</td>
</tr>
<tr>
<td></td>
<td>WR14  Miscellaneous control bits</td>
</tr>
<tr>
<td></td>
<td>WR15  External/Status interrupt control</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION

The functional capabilities of the SCC can be described from two different points of view: as a data communications device, it transmits and receives data in a wide variety of data communications protocols; as a microprocessor peripheral, it interacts with the CPU and provides vectored interrupts and handshaking signals.

DATA COMMUNICATIONS CAPABILITIES

The SCC provides two independent full-duplex channels programmable for use in any common asynchronous or synchronous data-communications protocol. Figure 4 and the following description briefly detail these protocols.

Asynchronous Modes

Transmission and reception can be accomplished independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one-and-a-half or two stop bits per character and can provide a break output at any time. The receiver break-detection logic interrupts the CPU both at the start and at the end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxDA or RxDB). If the Low does not persist (as in the case of a transient), the character assembly process does not start.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occur. Vectored interrupts allow fast servicing or error conditions using dedicated routines. Furthermore, a built-in checking process avoids the interpretation of framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit begins.

The SCC does not require symmetric transmit and receive clock signals — a feature allowing use of the wide variety of clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32, or 1/64 of the clock rate supplied to the receive and transmit clock inputs. In asynchronous modes, the SYNC pin may be programmed as an input used for functions such as monitoring a ring indicator.

![Diagram of SCC Protocols](image-url)
Synchronous Modes

The SCC supports both byte-oriented and bit-oriented synchronous communication. Synchronous-byte-oriented protocols can be handled in several modes allowing character synchronization with a 6-bit or 8-bit synchronous character (Monosync), any 12-bit synchronous pattern (Bisync), or with an external synchronous signal. Leading synchronous characters can be removed without interrupting the CPU.

Five- or 7-bit synchronous characters are detected with 8- or 16-bit patterns in the SCC by overlapping the larger pattern across multiple incoming synchronous characters as shown in Figure 5.

CRC checking for Synchronous byte-oriented mode is delayed by one character time so that the CPU may disable CRC checking on specific characters. This permits the implementation of protocols such as IBM Bisync.

Both CRC-16 \(X^{16} + X^{15} + X^2 + 1\) and CCITT \(X^{16} + X^{12} + X^2 + 1\) error checking polynomials are supported. Either polynomial may be selected in all synchronous modes. Users may preset the CRC generator and checker to all 1s or all 0s. The SCC also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows for high-speed transmissions under DMA control, with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 6-, 8-, or 16-bit synchronous characters, regardless of the programmed character length.

The SCC supports synchronous bit-oriented protocols, such as SDLC and HDLC, by performing automatic flag sending, zero insertion, and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message, the SCC automatically transmits the CRC and trailing flag when the transmitter underruns. The transmitter may also be programmed to send an idle line consisting of continuous flag characters or a steady marking condition.

If a transmit underrun occurs in the middle of a message, an external status interrupt warns the CPU of this status change so that an abort may be issued. The SCC may also be programmed to send an abort itself in case of an underrun, relieving the CPU of this task. One to eight bits per character can be sent allowing reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically acquires synchronization on the leading flag of a frame in SDLC or HDLC and provides a synchronization signal on the SYNC pin (an interrupt can also be programmed). The receiver can be programmed to search for frames addressed by a single byte (or four bits within a byte) of a user-selected address or to a global broadcast address. In this mode, frames not matching either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For receiving data, an interrupt on the first received character, or an interrupt on every character, or on special conditions only (end-of-frame) can be selected. The receiver automatically deletes all 0s inserted by the transmitter during character assembly. CRC is also calculated and is automatically checked to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers. In SDLC mode, the SCC must be programmed to use the SDLC CRC polynomial, but the generator and checker may be preset to all 1s or all 0s. The CRC is inverted before transmission and the receiver checks against the bit pattern 0001110100001111.

NRZ, NRZI or FM coding may be used in any 1X mode. The parity options available in asynchronous modes are available in synchronous modes.

The SCC can be conveniently used under DMA control to provide high-speed reception or transmission. In reception, for example, the SCC can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SCC then issues an end-of-frame interrupt and the CPU can
check the status of the received message. Thus, the CPU is freed for other service while the message is being received. The CPU may also enable the DMA first and have the SCC interrupt only on end-of-frame. This procedure allows all data to be transferred via DMA.

SDLC LOOP MODE

The SCC supports SDLC Loop mode in addition to normal SDLC. In an SDLC Loop, there is a primary controller station that manages the message traffic flow and any number of secondary stations. In SDLC Loop mode, the SCC performs the functions of a secondary station while an SCC operating in regular SDLC mode can act as a controller (Figure 6).

Figure 6. An SDLC Loop

A secondary station in an SDLC Loop is always listening to the messages being sent around the loop, and in fact must pass these messages to the rest of the loop by retransmitting them with a one-bit-time delay. The secondary station can place its own message on the loop only at specific times. The controller signals that secondary stations may transmit messages by sending a special character, called an EOP (End of Poll), around the loop. The EOP character is the bit pattern 11111110. Because of zero insertion during messages, this bit pattern is unique and easily recognized.

When a secondary station has a message to transmit and recognizes an EOP on the line, it changes the last binary one of the EOP to a zero before transmission. This has the effect of turning the EOP into a flag sequence. The secondary station now places its message on the loop and terminates the message with an EOP. Any secondary stations further down the loop with messages to transmit can then append their messages to the message of the first secondary station by the same process. Any secondary stations without messages to send merely echo the incoming messages and are prohibited from placing messages on the loop (except upon recognizing an EOP).

SDLC Loop mode is a programmable option in the SCC. NRZ, NRZI, and FM coding may all be used in SDLC Loop mode.

BAUD RATE GENERATOR

Each channel in the SCC contains a programmable Baud rate generator. Each generator consists of two 8-bit time constant registers that form a 16-bit time constant, a 16-bit down counter, and a flip-flop on the output producing a square wave. On startup, the flip-flop on the output is set in a High state, the value in the time constant register is loaded into the counter, and the counter starts counting down. The output of the baud rate generator toggles upon reaching zero, the value in the time constant register is loaded into the counter, and the process is repeated. The time constant may be changed at any time, but the new value does not take effect until the next load of the counter.

The output of the baud rate generator may be used as either the transmit clock, the receive clock, or both. It can also drive the digital phase-locked loop (see next section).

If the receive clock or transmit clock is not programmed to come from the TRxC pin, the output of the baud rate generator may be echoed out via the TRxC pin.

The following formula relates the time constant to the baud rate. (The baud rate is in bits/second and the BR clock period is in seconds.)

\[
\text{baud rate} = \frac{1}{2 \times (\text{time constant} + 2) \times (\text{BR clock period})}
\]
DIGITAL PHASE LOCKED LOOP

The SCC contains a digital phase locked-loop (DPLL) to recover clock information from a data stream with NRZI or FM encoding. The DPLL is driven by a clock that is nominally 32 (NRZI) or 16 (FM) times the data rate. The DPLL uses this clock, along with the data stream, to construct a clock for the data. This clock may then be used as the SCC receive clock, the transmit clock, or both.

For NRZI coding, the DPLL counts the 32X clock to create nominal bit times. As the 32X clock is counted, the DPLL is searching the incoming data stream for edges (either 1/0 or 0/1). Whenever an edge is detected, the DPLL makes a count adjustment (during the next counting cycle), producing a terminal count closer to the center of the bit cell.

For FM encoding, the DPLL still counts from 1 to 31, but with a cycle corresponding to two bit times. When the DPLL is locked, the clock edges in the data stream should occur between counts 15 and 16 and between counts 31 and 0. The DPLL looks for edges only during a time centered on the 15/16 counting transition.

The 32X clock for the DPLL can be programmed to come from either the RTxC input or the output of the baud rate generator. The DPLL output may be programmed to be echoed out of the SCC via the TRxC pin (if this pin is not being used as an input).

DATA ENCODING

The SCC may be programmed to encode and decode the serial data in four different ways (Figure 7). In NRZ encoding, a 1 is represented by a High level and a 0 is represented by a Low level. In NRZI encoding, as 1 is represented by no change in level and a 0 is represented by a change in level. In FM, (more properly, bi-phase mark) a transition occurs at the beginning of every bit cell. A 1 is represented by an additional transition at the center of the bit cell and a 0 is represented by no additional transition at the center of the bit cell. In FMo (bi-phase space), a transition occurs at the beginning of every bit cell. A 0 is represented by an additional transition at the center of the bit cell, and a 1 is represented by no additional transition at the center of the bit cell. In addition to these four methods, the SCC can be used to decode Manchester (bi-phase level) data by using the DPLL in the FM mode and programming the receiver for NRZ data. Manchester encoding always produces a transition at the center of the bit cell. If the transition is 0/1 the bit is a 0. If the transition is 1/0 the bit is a 1.

AUTO ECHO AND LOCAL LOOPBACK

The SCC is capable of automatically echoing everything it receives. This feature is useful mainly in asynchronous modes, but works in synchronous and SDLC modes as well. In Auto Echo mode TxD is RxD. Auto Echo mode can be used with NRZI or FM encoding with no additional delay, because the data stream is not decoded before retransmission. In Auto Echo mode, the CTS input is ignored as a transmitter enable (although transitions on this input can still cause interrupts if programmed to do so). In this mode, the transmitter is actually bypassed and the programmer is responsible for disabling transmitter interrupts and READY/REQUEST on transmit.

The SCC is also capable of local loopback. In this mode, TxD is RxD just as in Auto Echo mode. However, in Local Loopback mode, the internal transmit data is tied to the internal receive data and RxD is ignored (except to be echoed out via TxD). CTS and CD inputs are also ignored as transmit and receive enables. However, transitions on these inputs can still cause interrupts. Local Loopback works in asynchronous, synchronous and SDLC modes with NRZ, NRZI or FM coding of the data stream.

SERIAL BIT RATE

To run the 82530 (4Mhz) at 1Mbps the receive and transmit clocks must be externally generated and synchronized to the system clock. If the serial clocks (RTxC and TRxC) and the system clock (CLK) are asynchronous, the maximum bit rate is 880 Kbps. For self-clocked operation, i.e using the on chip DPLL, the maximum bit rate is 125 Kbps if NRZI coding is used and 250 Kbps if FM coding is used.
Figure 7. Data Encoding Methods

<table>
<thead>
<tr>
<th>Mode</th>
<th>System clock</th>
<th>System clock/ Serial clock</th>
<th>Serial bit rate</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial clocks generated externally</td>
<td>4 Mhz</td>
<td>4</td>
<td>1 Mbps</td>
<td>Serial clocks synchronized with system clock. Refer to parameter #3 and #10 in general timings.</td>
</tr>
<tr>
<td></td>
<td>6 Mhz</td>
<td>4</td>
<td>1.5 Mbps</td>
<td>Serial clocks synchronized with system clock. Refer to parameter #3 and #10 in general timings.</td>
</tr>
<tr>
<td></td>
<td>4 Mhz</td>
<td>4.5</td>
<td>880 Kbps</td>
<td>Serial clocks and system clock asynchronous.</td>
</tr>
<tr>
<td></td>
<td>6 Mhz</td>
<td>4.5</td>
<td>1.3 Mbps</td>
<td>Serial clocks and system clock asynchronous.</td>
</tr>
<tr>
<td>Self-clocked operation</td>
<td>NRZI</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 Mhz</td>
<td>32</td>
<td>125 Kbps</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6 Mhz</td>
<td>32</td>
<td>187 Kbps</td>
<td></td>
</tr>
<tr>
<td>FM</td>
<td>4 Mhz</td>
<td>16</td>
<td>250 Kbps</td>
<td></td>
</tr>
<tr>
<td></td>
<td>6 Mhz</td>
<td>16</td>
<td>375 Kbps</td>
<td></td>
</tr>
</tbody>
</table>
I/O INTERFACE CAPABILITIES
The SCC offers the choice of Polling, Interrupt (vectored or nonvectored) and Block Transfer modes to transfer data, status, and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.

POLLING
All interrupts are disabled. Three status registers in the SCC are automatically updated whenever any function is performed. For example, end-of-frame in SDLC mode sets a bit in one of these status registers. The idea behind polling is for the CPU to periodically read a status register until the register contents indicate the need for data to be transferred. Only one register needs to be read; depending on its contents, the CPU either writes data, reads data, or continues. Two bits in the register indicate the need for data transfer. An alternative is a poll of the Interrupt Pending register to determine the source of an interrupt. The status for both channels resides in one register.

INTERRUPTS
When a SCC responds to an Interrupt Acknowledge signal (INTA) from the CPU, an interrupt vector may be placed on the data bus. This vector is written in WR2 and may be read in RR2A or RR2B (Figures 9 and 10).

To speed interrupt response time, the SCC can modify three bits in this vector to indicate status. If the vector is read in Channel A, status is never included; if it is read in Channel B, status is always included.

Each of the six sources of interrupts in the SCC (Transmit, Receive and External/Status interrupts in both channels) has three bits associated with the interrupt source: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE). Operation of the IE bit is straightforward. If the IE bit is set for a given interrupt source, then that source can request interrupts. The exception is when the MIE (Master Interrupt Enable) bit in WR9 is reset and no interrupts may be requested. The IE bits are write-only.

The other two bits are related to the interrupt priority chain (Figure 8). As a peripheral, the SCC may request an interrupt only when no higher-priority device is requesting one, e.g., when IEI is High. If the device in question requests an interrupt, it pulls down INT. The CPU then responds with INTA, and the interrupting device places the vector on the data bus.

In the SCC, the IP bit signals a need for interrupt servicing. When an IP bit is 1 and the IEI input is High, the INT output is pulled Low, requesting an interrupt. In the SCC, if the IE bit is not set by enabling interrupts, then the IP for that source can never be set. The IP bits are readable in RR3A.

The IUS bits signal that an interrupt request is being serviced. If an IUS is set, all interrupt sources of lower priority in the SCC and external to the SCC are prevented from requesting interrupts. The internal interrupt sources are inhibited by the state of the internal daisy chain, while lower priority devices are inhibited by the IEO output of the SCC being pulled.

Figure 8. Daisy Chaining SCC's
Low and propagated to subsequent peripherals. An IUS bit is set during an Interrupt Acknowledge cycle if there are no higher priority devices requesting interrupts.

There are three types of interrupts: Transmit, Receive and External/Status interrupts. Each interrupt type is enabled under program control with Channel A having higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted when the transmit buffer becomes empty. (This implies that the transmitter must have had a data character written into it so that it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on First Receive Character or Special Receive condition.
- Interrupt on all Receive Characters or Special Receive condition.
- Interrupt on Special Receive condition only.

Interrupt on First Character or Special Condition and Interrupt on Special Condition Only are typically used with the Block Transfer mode. A Special Receive Condition is one of the following: receiver overrun, framing error in Asynchronous mode, End-of-Frame in SDLC mode and, optionally, a parity error. The Special Receive Condition interrupt is different from an ordinary receive character available interrupt only in the status placed in the vector during the Interrupt-Acknowledge cycle. In Interrupt on First Receive Character, an interrupt can occur from Special Receive conditions any time after the first receive character interrupt.

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, CD, and SYNC pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition, or a zero count in the baud rate generator, or by the detection of a Break (asynchronous mode), Abort (SDLC mode) or EOP (SDLC Loop mode) sequence in the data stream. The interrupt caused by the Abort or EOP has a special feature allowing the SCC to interrupt when the Abort or EOP sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Abort condition in external logic in SDLC mode. In SDLC Loop mode this feature allows secondary stations to recognize the wishes of the primary station to regain control of the loop during a poll sequence.

CPU/DMA BLOCK TRANSFER

The SCC provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers. The Block Transfer mode uses the READY/REQUEST output in conjunction with the READY/REQUEST bits in WR1. The READY/REQUEST output can be defined under software control as a READY line in the CPU Block Transfer mode (WR1; D6=0) or as a request line in the DMA Block Transfer mode (WR1; D6=1). To a DMA controller, the SCC REQUEST output indicates that the SCC is ready to transfer data to or from memory. To the CPU, the READY line indicates that the SCC is not ready to transfer data, thereby requesting that the CPU extend the I/O cycle. The DTR/REQUEST line allows full-duplex operation under DMA control.

PROGRAMMING

Each channel has fifteen Write registers that are individually programmed from the system bus to configure the functional personality of each channel. Each channel also has eight Read registers from which the system can read Status, Baud rate, or Interrupt information.

Only the four data registers (Read, Write for channels A and B) are directly selected by a High on the D/C input and the appropriate levels on the RD, WR and A/B pins. All other registers are addressed indirectly by the content of Write Register 0 in conjunction with a Low on the D/C input and the appropriate levels on the RD, WR and A/B pins. If bit 4 in WW0 is 1 and bits 5 and 6 are 0 then bits 0, 1, 2 address the higher registers 8 through 15. If bits 4, 5, 6 contain a different code, bits 0, 1, 2 address the lower registers 0 through 7 as shown on Table 3.

Writing to or reading from any register except RR0, WR0 and the Data Registers thus involves two operations:

First write the appropriate code into WR0, then follow this by a write or read operation on the register thus specified. Bits 0 through 4 in WW0 are automatically cleared after this operation, so that WW0 then points to WR0 or RR0 again.

Channel A/Channel B selection is made by the A/B input (High = A, Low = B)

The system program first issues a series of commands to initialize the basic mode of operation. This is followed by other commands to qualify condi-
TABLE 3. REGISTER ADDRESSING

<table>
<thead>
<tr>
<th>D/C &quot;Point High&quot; Code in WR0</th>
<th>D2 in WR0</th>
<th>D1 in WR0</th>
<th>D0</th>
<th>Write Register</th>
<th>Read Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>High</td>
<td>Either Way</td>
<td>X</td>
<td>X</td>
<td>Data</td>
<td>Data</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>0</td>
<td>0</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>0</td>
<td>1</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>1</td>
<td>0</td>
<td>4</td>
<td>(0)</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>1</td>
<td>0</td>
<td>5</td>
<td>(1)</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>1</td>
<td>1</td>
<td>6</td>
<td>(2)</td>
</tr>
<tr>
<td>Low</td>
<td>Not True</td>
<td>1</td>
<td>1</td>
<td>7</td>
<td>(3)</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>0</td>
<td>0</td>
<td>Data</td>
<td>Data</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>0</td>
<td>1</td>
<td>9</td>
<td>-</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>0</td>
<td>1</td>
<td>11</td>
<td>(15)</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>1</td>
<td>0</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>1</td>
<td>0</td>
<td>13</td>
<td>13</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>1</td>
<td>1</td>
<td>14</td>
<td>(10)</td>
</tr>
<tr>
<td>Low</td>
<td>True</td>
<td>1</td>
<td>1</td>
<td>15</td>
<td>15</td>
</tr>
</tbody>
</table>

Readings within the selected mode. For example, the asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first. Then the interrupt mode would be set, and finally, receiver or transmitter enable.

READ REGISTERS
The SCC contains eight read registers (actually nine, counting the receive buffer (RR8) in each channel). Four of these may be read to obtain status information (RR0, RR1, RR10, and RR15). Two registers (RR12 and RR13) may be read to earn the baud rate generator time constant. RR2 contains either the unmodified interrupt vector (Channel A) or the vector modified by status information (Channel B). RR3 contains the interrupt Pending (IP) bits (Channel A). Figure 9 shows the formats for each read register.

WRITE REGISTERS
The SCC contains 15 write registers (16 counting WR8, the transmit buffer) in each channel. These write registers are programmed separately to configure the functional "personality" of the channels. In addition, there are two registers (WR2 and WR9) shared by the two channels that may be accessed through either of them. WR2 contains the interrupt vector for both channels, while WR9 contains the interrupt control bits. Figure 10 shows the format of each write register.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring; e.g. when the interrupt vector indicates a Special Receive Condition interrupt, all the appropriate error bits can be read from a single register (RR1).
Figure 9. Read Register Bit Functions
Figure 10. Write Register Bit Functions
Figure 10. Write Register Bit Functions (Cont.)
82530 TIMING
The SCC generates internal control signals from WR and RD that are related to CLK. Since CLK has no phase relationship with WR and RD, the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to CLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the rising edge of WR or RD in the first transaction involving the SCC to the falling edge of WR or RD in the second transaction involving the SCC. This time must be at least 6 CLK cycles plus 200ns.

Read Cycle Timing
Figure 11 illustrates Read cycle timing. Addresses on A/B and D/C and the status on INTA must remain stable throughout the cycle. If CS falls after RD falls or if it rises before RD rises, the effective RD is shortened.

Write Cycle Timing
Figure 12 illustrates Write cycle timing. Addresses on A/B and D/C and the status on INTA must remain stable throughout the cycle. If CS falls after WR falls or if it rises before WR rises, the effective WR is shortened.

Interrupt Acknowledge Cycle Timing
Figure 13 illustrates Interrupt Acknowledge cycle timing. Between the time INTA goes Low and the falling edge of RD, the internal and external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC and IEI is High when RD falls, the Acknowledge cycle is intended for the SCC. In this case, the SCC may be programmed to respond to RD Low by placing its interrupt vector on D0-D7 and it then sets the appropriate Interrupt-Under-Service internally.
Figure 12. Write Cycle Timing

Figure 13. Interrupt Acknowledge Cycle Timing
ABSOLUTE MAXIMUM RATINGS

Case Temperature
Under Bias ........................................... 0°C to +70°C
Storage Temperature
(Ceramic Package) ...................... -65°C to +150°C
(Plastic Package) ...................... -40°C to +125°C
Voltage On Any Pin With Respect to Ground .............. -0.5V to +7.0V

"NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (Tc=0°C to 70°C; Vcc=+5V±5%)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.3</td>
<td>+0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>+2.0</td>
<td>VCC + 0.3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td>Output Low Voltage</td>
<td>+0.40</td>
<td></td>
<td>V</td>
<td>IOL = 2.0mA</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>+2.4</td>
<td></td>
<td>V</td>
<td>IOH = -250 μA</td>
</tr>
<tr>
<td>IIL</td>
<td>Input Leakage Current</td>
<td>±10</td>
<td></td>
<td>μA</td>
<td>0.4 to 2.4V</td>
</tr>
<tr>
<td>IOH</td>
<td>Output Leakage Current</td>
<td>±10</td>
<td></td>
<td>μA</td>
<td>0.4 to 2.4V</td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>250</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE (Tc=25°C; Vcc=GND=0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>10</td>
<td></td>
<td>pF</td>
<td>f_c = 1 MHz,</td>
</tr>
<tr>
<td>COUT</td>
<td>Output Capacitance</td>
<td>15</td>
<td></td>
<td>pF</td>
<td>Unmeasured</td>
</tr>
<tr>
<td>CI/O</td>
<td>Input/Output Capacitance</td>
<td>20</td>
<td></td>
<td>pF</td>
<td>pins returned to GND</td>
</tr>
</tbody>
</table>
**A.C CHARACTERISTICS** *(Tc=0° C to 70° C; Vcc=+5V±5%)*

**READ AND WRITE TIMING**

<table>
<thead>
<tr>
<th>Number</th>
<th>Symbol</th>
<th>Parameter</th>
<th>82530 (4MHz)</th>
<th>82530-6 (6 MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>tCL</td>
<td>CLK Low Time</td>
<td>105 Min</td>
<td>2000 Max</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>70 Min</td>
<td>1000 Max</td>
</tr>
<tr>
<td>2</td>
<td>tCH</td>
<td>CLK High Time</td>
<td>105 Min</td>
<td>2000 Max</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>70 Min</td>
<td>1000 Max</td>
</tr>
<tr>
<td>3</td>
<td>tf</td>
<td>CLK Fall Time</td>
<td>20 Min</td>
<td>10 ns</td>
</tr>
<tr>
<td>4</td>
<td>tr</td>
<td>CLK Rise Time</td>
<td>20 Min</td>
<td>15 ns</td>
</tr>
<tr>
<td>5</td>
<td>tCY</td>
<td>CLK Cycle Time</td>
<td>250 Min</td>
<td>4000 Max</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>165 Min</td>
<td>2000 Max</td>
</tr>
<tr>
<td>6</td>
<td>tAW</td>
<td>Address to WRi Setup Time</td>
<td>80 Min</td>
<td>80 ns</td>
</tr>
<tr>
<td>7</td>
<td>tWA</td>
<td>Address to WRi Hold Time</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>8</td>
<td>tAR</td>
<td>Address to RDi Setup Time</td>
<td>80 Min</td>
<td>80 ns</td>
</tr>
<tr>
<td>9</td>
<td>tRA</td>
<td>Address to RDi Hold Time</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>10</td>
<td>tIC</td>
<td>INTA to CLKi Setup Time</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>11</td>
<td>tIW</td>
<td>INTA to WRi Setup Time (Note 1)</td>
<td>200 Min</td>
<td>200 ns</td>
</tr>
<tr>
<td>12</td>
<td>tWI</td>
<td>INTA to WRi Hold Time</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>13</td>
<td>tIR</td>
<td>INTA to RDi Setup Time (Note 1)</td>
<td>200 Min</td>
<td>200 ns</td>
</tr>
<tr>
<td>14</td>
<td>tRI</td>
<td>INTA to RDi Hold Time</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>15</td>
<td>tCI</td>
<td>INTA to CLKi Hold Time</td>
<td>100 Min</td>
<td>100 ns</td>
</tr>
<tr>
<td>16</td>
<td>tCLW</td>
<td>CS Low to WRi Setup Time</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>17</td>
<td>tWCS</td>
<td>CS to WRi Hold Time</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>18</td>
<td>tCHW</td>
<td>CS High to WRi Setup Time</td>
<td>100 Min</td>
<td>70 ns</td>
</tr>
<tr>
<td>19</td>
<td>tCLR</td>
<td>CS Low to RDi Setup Time (Note 1)</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>20</td>
<td>tRCS</td>
<td>CS to RDi Hold Time (Note 1)</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>21</td>
<td>tCHR</td>
<td>CS High to RDi Setup Time (Note 1)</td>
<td>100 Min</td>
<td>70 ns</td>
</tr>
<tr>
<td>22</td>
<td>tRR</td>
<td>RD Low Time (Note 1)</td>
<td>390 Min</td>
<td>250 ns</td>
</tr>
<tr>
<td>23</td>
<td>tRDA</td>
<td>RDi to Data Active Delay</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>24</td>
<td>tRDI</td>
<td>RDi to Data Not Valid Delay</td>
<td>0 Min</td>
<td>0 ns</td>
</tr>
<tr>
<td>25</td>
<td>tRDV</td>
<td>RDi to Data Valid Delay</td>
<td>250 Min</td>
<td>180 ns</td>
</tr>
<tr>
<td>26</td>
<td>tDF</td>
<td>RDi to Output Float Delay (Note 2)</td>
<td>70 Min</td>
<td>45 ns</td>
</tr>
</tbody>
</table>

**NOTES:**
1. Parameter does not apply to Interrupt Acknowledge transactions.
2. Float delay is defined as the time required for a ±0.5V change in the output with a maximum D.C load and minimum A.C load.

*Timings are preliminary and subject to change.*
A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. testing inputs are driven at 2.4V for a logic 1, and 0.45V for a logic 0. Timing measurements are made at 2.0V for a logic 1, and 0.8V for a logic 0.

A.C. TESTING LOAD CIRCUIT

DEVICE UNDER TEST

\[ CL = 150 \text{pF} \]

\[ CL = 150 \text{pF} \]

CL includes jig capacitance

OPEN DRAIN TEST LOAD

FROM OUTPUT UNDER TEST

\[ +5V \]

\[ 2.2K \]

\[ 50 \text{pF} \]
Figure 14. Read and Write Timing
### INTERRUPT ACKNOWLEDGE TIMING, RESET TIMING, CYCLE TIMING

<table>
<thead>
<tr>
<th>Number</th>
<th>Symbol</th>
<th>Parameter</th>
<th>82530 (4MHz)</th>
<th>82530-6 (6 MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>27</td>
<td>tAD</td>
<td>Address Required Valid to Read Data Valid Delay</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>TWW</td>
<td>WR Low Time</td>
<td>390</td>
<td>250</td>
</tr>
<tr>
<td>29</td>
<td>tDW</td>
<td>Data to WRi Setup Time</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>30</td>
<td>tWD</td>
<td>Data to WRi Hold Time</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>31</td>
<td>tWRI</td>
<td>WRi to Ready Valid Delay (Note 4)</td>
<td>240</td>
<td>200</td>
</tr>
<tr>
<td>32</td>
<td>tRRV</td>
<td>RDi to Ready Valid Delay (Note 4)</td>
<td>240</td>
<td>200</td>
</tr>
<tr>
<td>33</td>
<td>tWRI</td>
<td>WRi to READY/REQ Not Valid Delay</td>
<td>240</td>
<td>200</td>
</tr>
<tr>
<td>34</td>
<td>tRRV</td>
<td>RDi to READY/REQ Not Valid Delay</td>
<td>240</td>
<td>200</td>
</tr>
<tr>
<td>35</td>
<td>tDWR</td>
<td>WRi to DTR/REQ Not Valid Delay</td>
<td>5 tCY + 300</td>
<td>5 tCY + 250</td>
</tr>
<tr>
<td>36</td>
<td>tDRD</td>
<td>RDi to DTR/REQ Not Valid Delay</td>
<td>5 tCY + 300</td>
<td>5 tCY + 250</td>
</tr>
<tr>
<td>37</td>
<td>tCIV</td>
<td>CLKi to INT Valid Delay (Note 4)</td>
<td>500</td>
<td>500</td>
</tr>
<tr>
<td>38</td>
<td>tII</td>
<td>INTA to RDi (Acknowledgment) Delay (Note 5)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>tII</td>
<td>RD (Acknowledgment) Low Time</td>
<td>285</td>
<td>250</td>
</tr>
<tr>
<td>40</td>
<td>tIDV</td>
<td>RDi (Acknowledgment) to Read Data Valid Delay</td>
<td>190</td>
<td>180</td>
</tr>
<tr>
<td>41</td>
<td>tEI</td>
<td>IEi to RDi (Acknowledgment) Setup Time</td>
<td>120</td>
<td>100</td>
</tr>
<tr>
<td>42</td>
<td>tIE</td>
<td>IEi to RDi (Acknowledgment) Hold Time</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>43</td>
<td>tEIEO</td>
<td>IEi to IEO Delay Time</td>
<td>120</td>
<td>100</td>
</tr>
<tr>
<td>44</td>
<td>tCEQ</td>
<td>CLKi to IEO Delay</td>
<td>250</td>
<td>250</td>
</tr>
<tr>
<td>45</td>
<td>tIII</td>
<td>RDi to INT Inactive Delay (Note 4)</td>
<td>500</td>
<td>500</td>
</tr>
<tr>
<td>46</td>
<td>tRW</td>
<td>RDi to WRi Delay for No Reset</td>
<td>30</td>
<td>15</td>
</tr>
<tr>
<td>47</td>
<td>tWR</td>
<td>WRi to RDi Delay for No Reset</td>
<td>30</td>
<td>30</td>
</tr>
<tr>
<td>48</td>
<td>tRES</td>
<td>WR and RD Coincident Low for Reset</td>
<td>250</td>
<td>250</td>
</tr>
<tr>
<td>49</td>
<td>tREC</td>
<td>Valid Access Recovery Time (Note 3)</td>
<td>6 tCY + 200</td>
<td>6 tCY + 130</td>
</tr>
</tbody>
</table>

### NOTES:

3. Parameter applies only between transactions involving the SCC.
4. Open-drain output, measured with open-drain test load.
5. Parameter is system dependent. For any SCC in the daisy chain, tII must be greater than the sum of tCEQ for the highest priority device in the daisy chain, tEI for the SCC and tEIEO for each device separating them in the daisy chain.

*Timings are preliminary and subject to change.
Figure 15. Interrupt Acknowledge Timing

Figure 16. Reset Timing

Figure 17. Cycle Timing
### GENERAL TIMING

<table>
<thead>
<tr>
<th>Number</th>
<th>Symbol</th>
<th>Parameter</th>
<th>82530 (4MHz)</th>
<th>82530-6 (6 MHz)</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Min</td>
<td>Min</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Max</td>
<td>Max</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>tCRV</td>
<td>CLKI to READY/REQ Valid Delay</td>
<td>TBD</td>
<td>TBD</td>
<td>ns</td>
</tr>
<tr>
<td>2</td>
<td>tCRI</td>
<td>CLKI to Ready Inactive Delay</td>
<td>350</td>
<td>350</td>
<td>ns</td>
</tr>
<tr>
<td>3</td>
<td>tRCC</td>
<td>RxC! to CLK! Setup Time (Notes 1,4)</td>
<td>50</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>4</td>
<td>tRRC</td>
<td>RxD to RxC! Setup Time (X1 Mode) (Note 1)</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>5</td>
<td>tRCR</td>
<td>RxD to RxC! Hold Time (X1 Mode) (Note 1)</td>
<td>150</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>6</td>
<td>tDRC</td>
<td>RxD to RxC! Setup Time (X1 Mode) (Notes 1,5)</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>7</td>
<td>tRCD</td>
<td>RxD to RxC! Hold Time (X1 Mode) (Notes 1,5)</td>
<td>150</td>
<td>150</td>
<td>ns</td>
</tr>
<tr>
<td>8</td>
<td>tSRC</td>
<td>SYNC to RxC! Setup Time (Note 1)</td>
<td>-200</td>
<td>-200</td>
<td>ns</td>
</tr>
<tr>
<td>9</td>
<td>tRCS</td>
<td>SYNC to RxC! Hold Time (Note 1)</td>
<td>3tCY + 200</td>
<td>3tCY + 200</td>
<td>ns</td>
</tr>
<tr>
<td>10</td>
<td>tTCC</td>
<td>TxC! to CLK! Setup Time (Notes 2,4)</td>
<td>0</td>
<td>0</td>
<td>ns</td>
</tr>
<tr>
<td>11</td>
<td>tTCT</td>
<td>TxC! to TxD Delay (X1 Mode) (Note 2)</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>12</td>
<td>tTCD</td>
<td>TxC! to TxD Delay (X1 Mode) (Notes 2,5)</td>
<td>300</td>
<td>300</td>
<td>ns</td>
</tr>
<tr>
<td>13</td>
<td>tTDT</td>
<td>TxD to TRxC Delay (Send Clock Echo)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>tDCH</td>
<td>RTxC High Time</td>
<td>180</td>
<td>180</td>
<td>ns</td>
</tr>
<tr>
<td>15</td>
<td>tDCL</td>
<td>RTxC Low Time</td>
<td>180</td>
<td>180</td>
<td>ns</td>
</tr>
<tr>
<td>16</td>
<td>tDCY</td>
<td>RTxC Cycle Time</td>
<td>400</td>
<td>400</td>
<td>ns</td>
</tr>
<tr>
<td>17</td>
<td>tCLCL</td>
<td>Crystal Oscillator Period (Note 3)</td>
<td>250</td>
<td>1000</td>
<td>ns</td>
</tr>
<tr>
<td>18</td>
<td>tRCH</td>
<td>TRxC High Time</td>
<td>180</td>
<td>80</td>
<td>ns</td>
</tr>
<tr>
<td>19</td>
<td>tRCL</td>
<td>TRxC Low Time</td>
<td>180</td>
<td>180</td>
<td>ns</td>
</tr>
<tr>
<td>20</td>
<td>tRCY</td>
<td>TRxC Cycle Time</td>
<td>400</td>
<td>400</td>
<td>ns</td>
</tr>
<tr>
<td>21</td>
<td>tCC</td>
<td>CD or CTS Pulse Width</td>
<td>200</td>
<td>200</td>
<td>ns</td>
</tr>
<tr>
<td>22</td>
<td>tSS</td>
<td>SYNC Pulse Width</td>
<td>200</td>
<td>200</td>
<td>ns</td>
</tr>
</tbody>
</table>

**NOTES:**

1. RxC is RxTC or TxTC, whichever is supplying the receive clock.
2. TxC is RxTC or TxTC, whichever is supplying the transmit clock.
3. Both RTxC and SYNC have 30pF capacitors to ground connected to them.
4. Parameter applies only if the data rate is one-fourth the system clock (CLK) rate. In all other cases, no phase relationship between RxC and CLK or TxC and CLK is required.
5. Parameter applies only to FM encoding/decoding.

*Timings are preliminary and subject to change.*
Figure 18. General Timing
## SYSTEM TIMING

<table>
<thead>
<tr>
<th>Number</th>
<th>Symbol</th>
<th>Parameter</th>
<th>82530 (4 MHz)</th>
<th>82530-6 (6 MHz)</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
<td>Min</td>
</tr>
<tr>
<td>1</td>
<td>tRRV</td>
<td>RXC ↓ to READY/REQ Valid Delay (Note 2)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>2</td>
<td>tRWI</td>
<td>RXC ↓ to Ready Inactive Delay (Notes 1,2)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>3</td>
<td>tRSC</td>
<td>RXC ↓ to SYNC Valid Delay (Note 2)</td>
<td>4</td>
<td>7</td>
<td>4</td>
</tr>
<tr>
<td>4</td>
<td>tRIV</td>
<td>RXC ↓ to INT Valid Delay (Notes 1,2)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>5</td>
<td>tTRV</td>
<td>TXC ↓ to READY/REQ Valid Delay (Note 3)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>6</td>
<td>tTWI</td>
<td>TXC ↓ to Ready Inactive Delay (Notes 1,3)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>7</td>
<td>tTDV</td>
<td>TXC ↓ to DTR/REQ Valid Delay (Note 3)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>8</td>
<td>tTIV</td>
<td>TXC ↓ to INT Valid Delay (Notes 1,3)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>9</td>
<td>tSIV</td>
<td>SYNC Transition to INT Valid Delay (Note 1)</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
</tr>
<tr>
<td>10</td>
<td>tCTI</td>
<td>CD or CTS Transition to INT Valid Delay</td>
<td>2</td>
<td>6</td>
<td>2</td>
</tr>
</tbody>
</table>

**NOTES**

1. Open-drain output, measured with open-drain test load
2. RXC is RTxRC or TRxRC, whichever is supplying the receive clock
3. TXC is TRxRC or RTxRC, whichever is supplying the transmit clock

*Timings are preliminary and subject to change*
Local Network Architecture
Proposed For Work Stations

By Robert Ryan, George Marshall, Robert Beach and Steve Kerman
Local network architecture proposed for work stations

General-purpose standard compatible with Ethernet will serve many applications at a wide range of performance levels


- Computer-based communicating work stations and microprocessor-based work places, which promise to usher in an era of electronic offices and workplaces, will need to be attached to local networks through a standardized architecture in order to be cost-effective. In response to the lack of such a standard, Intel has come up with a local network architecture that is currently geared to work stations and development systems based on Intel microprocessors. Called iLNA, the proposed network takes advantage of the work already done in association with Digital Equipment Corp. and Xerox Corp. by using the Ethernet local network design as the basis for its own data-carrying scheme.

What has been proposed is a six-layer architecture combining software and hardware that will expedite all local network functions. Its goal is simply efficient, flexible communication between users and application programs, application programs and resources, and any other combination of users, programs, and resources within the local network.

The concept of a layered architecture is not new. Indeed, IBM's well-known Systems Network Architecture is layered, as is the forthcoming International Standards Organization and American National Institute Reference Model of Open Systems Interconnection. What is new is the fact that a network architecture has been specifically designed for Intel-based and Ethernet-based equipment (see "Specifying the network," p. 122). If eventually accepted as an industry standard, the proposal will become the basis for future network architectures, and manufacturers of equipment that hooks up to local networks will want their equipment to be compatible.

In developing a local network architecture, the primary goal has to be achieving cost-competitiveness with any general-purpose network design, while at the same time equaling the efficiency and performance of a network designed for a specific application. Likewise, the network has to facilitate communication through commonly used interfaces but not be bound by any one topology or internal communication mechanism. In addition, it has to function independently of any particular computer's operating system or hardware.

The network also has to act as an error-free message-delivery medium between communication processes (programs resident in equipment attached to the network) and permit an operator or program to monitor, maintain, and modify network operations. While performing all these chores, the network must also be able to serve low-cost, low-performance equipment and incorporate future technology. In addition, the failure of any device at a work station should have minimal effect on the operation of other work stations.

To perform all these tasks, the Intel network architecture defines a set of interfaces, algorithms, and protocols by which application programs on various kinds of Intel microprocessor-based work stations can communicate. It also establishes a process-to-process communication mechanism whereby a process (any application, function, or peripheral using the network) is defined as the active element in a communicating node and the ultimate source or destination for data. Thus, for example, terminals, files, and input/output devices can communicate with one another through the use of processes. Messages are sent and received by the designated processes through what is termed a communications socket, which is a hierarchical address composed of three unique identifiers—one each for the local network, the host, and the port to a process.

Each node in the network, which may consist of one or more pieces of equipment, has a unique host identifier that distinguishes it from all other nodes installed anywhere, to ensure eventual communications between equipment on various local networks. Within each node, each process is given a local address, or port identifier. The binding of ports to processes is the responsibility of the node, and the ports remain unique within each node. Certain ports, however, may be assigned numbers in accordance with a globally consistent scheme.

Each installed local network will be given a unique identifier, its network identifier, that identifies it in multiple-network applications. In a single-network application, the network identifier is not used, but its assignment assures that an orderly progression to an internetworking environment is possible.

In designing its architecture, Intel examined applications needs of its users and chose a suitable set of
interconnect functions to serve them. These functions were then defined in a series of layers that permit the network to achieve high performance across a wide applications base. The architecture is divided into six layers (Fig. 1). The ones of interest here are the physical-link, data-link, transport, session, and network-management layers. The network layer is used when one local network must be connected to another.

The lowest-level means of sending data from one node to another, the physical-link layer, is responsible for delivering the smallest unit of data (the bit) the network handles. This layer is the one directly concerned with the transmission medium, signal type, data rate, and mechanical interconnect specifications of the network. It can be implemented using two modems, two telephone sets, and a telephone line or using coaxial cable, a baseband line driver, receiver chips, and a universal synchronous-asynchronous receiver-transmitter (Usart).

**Moving from node to node**

While the physical link moves data bits from one node to another, it cannot guarantee successful transmission. Electrical noise in the environment causes errors, although some transmission media are less susceptible than others. For example, the error rates generally run between 1 bit-error per 10,000 bits and 1 bit-error per 100,000 bits for transmissions over a modem-telephone network, but can be less than 1 bit in 10 million for local coaxial-cable-based networks.

Error rates can be kept quite low at the physical link level if the network designer is willing to properly locate and shield the network cabling from rf interference by other electrical utilities in, say, a building. However, the higher-level layers are a better place to reduce errors because they can exploit such multiple-bit schemes as redundancy codes and automatic repeat requests that are not available at the physical link level.

In the Ethernet physical link, data is transmitted on a 50-ohm coaxial cable that is up to 500 meters long per segment. The Manchester-encoded, baseband signal carries data at a rate of 10 megabits per second. At the start of a transmission, a 64-bit preamble is used to stabilize and synchronize the communication channel circuitry. After reception, the preamble is removed and only the Ethernet header and data are passed on.

**Packet-delivery service**

The data-link layer makes possible a node-to-node packet delivery service. As such, it is the first step toward a process-to-process packet delivery system. The data link supplies some of the services missing from the physical link. Among others, it is responsible for framing, or the determination of where a message begins and ends; addressing, or the determination of which station should receive a message; error detection, or the determination of bit errors in the packet; and link management, which controls the access of multiple transmitters and receivers to the physical link.

A data link may deliver all the packets error-free by using various error-correcting protocols. Or it may provide, as the Ethernet data-link architecture does, a best-effort delivery service in which not all packets are delivered, but all those that are, arrive unmodified. With error-free packet delivery all packets are delivered (no lost packets), all packets are delivered just once (no duplicate packets), and all packets are received in the order sent (no nonsequential packets). However, when error-free packet delivery is required, data-link error control is necessary to perform packet sequencing and retransmission. In addition, besides having the higher-level error-coding alternatives previously noted, data-link error control also is expensive and, given the physical-link error rates, not cost-effective.

Data-link error control might provide a reliable node-to-node protocol, but the cost in terms of complexity and performance may be prohibitive. In the Intel local-network architecture, there are six levels of hardware and software, with the network layer omitted in strictly local (non-store-and-forward) configurations. The physical link and data link contain hardware; the others only software.

---

**1. Layers.** In the Intel local-network architecture, there are six levels of hardware and software, with the network layer omitted in strictly local (non-store-and-forward) configurations. The physical link and data link contain hardware; the others only software.
Specifying the network

The Digital Equipment–Intel–Xerox specification for the Ethernet network is the first portion of Intel's forthcoming local network architecture, and the first hardware produced for this architecture will be the Ethernet intelligent controller. The two-board set, which plugs into an Intel Multibus chassis, supplies many of the functions of the physical- and data-link layers of the network architecture.

The data-link functions performed are framing (including packet-boundary delineation and address recognition), link management (including transmission scheduling and retries in case of a collision between packets), and error detection. The physical-link functions performed are preamble generation and removal and bit encoding and decoding. The set also handles a number of system-oriented functions, such as interfacing with the system parallel bus, communicating with the central processing unit, handling data movement to and from the buffers, and interfacing with the transmitter-receiver units.

The board hardware consists of an Intel 8086 5-megahertz microprocessor with local random-access and read-only memory, direct-memory-access channels for sending and receiving data at the required 10 megabits per second, bit-serial send-and-receive logic, packet address-recognition logic, error detection logic, and interval timers. One board contains the microprocessor, memory, timers and DMA control; the other contains the serial send-and-receive and error-detection logic. The boards implement part of the data-link layer and also contain seven major software functions. These include the executive (or scheduler), the rest of the data-link software, transport control, session control, network management, the bootstrap, and diagnostics. Typically these software functions are implemented with programs that occupy small amounts of memory space.

Collision insurance

The data-link software supports a large address space—up to a 48-bit destination identifier and a 48-bit source identifier—to permit flexibility in managing internetwork gateways. In operation, data-link users must supply both transmit requests and standby receive buffers to the network. The transmit requests contain the address of the destination nodes and the data to be sent. The data link combines both into a packet that is transmitted when the line becomes idle.

Should multiple nodes transmit concurrently, they all abort their transmissions, generate a jam signal that reinforces the initial collision signal, wait a random interval before retransmission to avoid repeated collisions, and then try again. The average retransmission interval increases as a function of channel load in order to achieve channel stability under overload conditions.

On the receiving side, the intended packets are recognized by the data link, which performs a 32-bit cyclic redundancy check. If the packet is good, it is placed in an empty receive buffer. A packet that has collided is recognized as such and dropped.

As noted earlier, the data link supports framing, addressing, error detection, and link management. In the Intel Ethernet approach to framing, a carrier-sense function determines the end of a packet. When the carrier is lost, the packet is finished. The two-bit beginning-of-packet indicator at the end of the preamble actuates carrier sensing.

The address scheme permits a received packet to be accepted by any number of nodes. The data link recognizes single-host, broadcast, and multicast addresses. The first bit within the destination address distinguishes between single-host and multicast delivery, and the next 47 bits determine the multicast group identifier. Broadcast addressing is simply a special case of multicast in which the next 47 bits are all logical 1s.

The link management function controls line access when two or more nodes attempt to transmit data simultaneously through an arbitration policy called carrier-sense multiple access with collision detection. With this system, when a packet is to be sent, the link management facility determines if another carrier is present. If this is so, or if the interpacket gap time has not expired, the waiting packet is not released onto the line. When the data packet is finally transmitted, the link management function monitors the line to determine whether a collision has occurred. If a collision is detected, the random waiting period for retransmitting the packet is chosen by executing what is known as a truncated binary exponential back-off algorithm.

Reliable transport

The transport layer software (there is no hardware in this layer) makes possible location-independent, reliable packet transmission. Users of this layer can establish, maintain, and terminate virtual circuits, which represent full-duplex data paths between sockets.

A virtual circuit is defined by its basic properties. First, it permits multiple virtual connections to exist between processes. Second, it can be dynamically managed by the communicating processes. Third, it can accommodate message lengths that are independent of transport communication. Finally, it transmits data in a full-duplex error-controlled and flow-controlled format.

While the data-link layer makes a best-effort attempt to move individual packets from one physical node to another, the transport layer is responsible for reliably moving a user's variable-length message, such as a file transfer, from one process to another, even though the underlying packet delivery service will occasionally drop packets, duplicate packets, or deliver them out of order. A secondary responsibility of the transport layer is to
2. Extensions. The six-layer local network architecture can be extended to include remote network configurations by simply adding the network layer and the new data links. These new configurations can be collocated or geographically dispersed.

prevent fast transmitters from swamping slow receivers. It also must ensure that the network's communication subsystem resources (primarily media bandwidth, communications processor usage, and communications buffer memory) not be wasted in frequently retransmitting packets when there is a speed mismatch. Both are accomplished by a flow control function that throttles fast transmitters when the receiver cannot keep pace.

The transport software serves several other functions as well. Since the transport layer should insulate user software from the limiting characteristics of the underlying physical network, it performs fragmentation and reassembly services that let the user software send arbitrarily long messages over the network. To accomplish this, the transmitting transport software breaks messages into packet-sized chunks and the receiving software then reassembles them.

Acknowledge and over

In order to provide its services, the transport software carefully manages the user's service requests and the packets exchanged on the data link. For example, the transport software associates a unique sequence number with every packet it sends. Likewise, the receiving transport software sends back acknowledgment packets, indicating with the sequence number which packets have been correctly received and accepted. Packets not acknowledged within a specified time are automatically retransmitted by the sender.

The transport software controls the data flow by exchanging information on the amount of receive-buffer memory that each claims to have available. The amount of buffer memory available is called a window, and a receiver that has indicated it has a large amount of receive buffer space is said to have its window wide open.

Open window

If the transmitter has several data packets, they will be delivered much faster if the receiver has sufficient buffer space and has opened its window than if the window is small and requires an exchange of window information after each packet is sent. To expedite the information exchange, the transport software uses a combined error- and flow-control algorithm that permits both functions to work at the same time. For process-to-process addressing, the transport software adheres to the standard network-address structure, which consists of the network, host, and port identifiers.

The session control software layer identifies and locates process names within the network. In order to communicate, a process using the transport layer in one node must know the socket of other processes. Since, it is unlikely that the naming convention for processes under a given computer's operating system conforms with that used in another, the session layer resolves this problem through a location-independent scheme known as a binding function, which provides users with standard-format, location-independent names for remote processes they must access.

Ties that bind

The binding function is composed of two operations — mapping and updating. Mapping is the function that, on demand from the user software, translates between process names and sockets. Updating distributes the mapping information throughout the network so that it is available when needed at each node.

The session software also supplies network status information to the application software. In turn, the transport software gives the session layer status information on its best estimate of the quality of the underlying network layers. However, the decision to abort a connection is left to the user for all but the most extreme cases, such as evidence of total equipment failure.

Network management

The network-management software layer provides the user with all those functions not required for normal operation. In addition, it includes diagnostic utilities for accessing the network components when any portion of the network fails. It also has maintenance tools that gauge the performance of various network components so users can plan for changing network demand.

Network management functions fall into one of three
categories: operation, maintenance, or planning. The operation category includes all functions that are performed on a day-to-day basis as part of normal network operation. A major goal of the Intel network architecture has been eliminating the full-time network operator, and thus only the network bootstrap and the manual operations needed to add a new node to the network are included in the management layer.

The network bootstrap is the operational function used by a booting node to load its operating system from another network node. The bootstrap sequence begins when the booting node transmits a multicast packet addressed to any node that has a copy of the operating system and is willing to send it. If such a node exists on the local Ethernet data link, it will respond.

Should more than one node reply, the booting node will accept the first reply and ignore all others. If no reply is received, as would happen if either the request or reply is lost in the network because of line noise, the booting node will retransmit the request. If a reply still is not received after several retries, the bootstrap attempt will be aborted.

Preventive maintenance

The maintenance category detects failures in the network, even though it may be uncertain of exactly what the problem may be. Problem detection proceeds through three mechanisms. The first is a set of error counters maintained by the management layer; the second is an error-reporting and -logging mechanism; and the third is user observation.

The first problem detection mechanisms, the error counters, are maintained by the individual layers and record occurrences of recoverable errors. The presence of errors does not necessarily indicate a failure in that the layers are designed to operate normally in the face of a large number of errors. An excessive number of errors, however, may indicate that a problem is developing.

Since this set of counters is maintained at each node in the network, and since the nodes can be spread over a large area, the network management layer includes a remote examination function for interrogating nodes without interfering with network operations. The network management layer in a node desiring information from a remote node first sends a request to the network management layer in the remote node. The management layer in that remote node then performs the desired function and transmits a response to the requesting node.

3. Headers. If two processes on two different local network nodes want to communicate, the session layer software establishes a virtual circuit between them. The transport- and data-link layers add headers for identification, addressing, and control.

Isolating errors

The error-counting mechanism is supplemented by an error-reporting mechanism that logs problems detected by the communication system to an error-logging file. Once a problem has been detected, it is isolated to some serviceable component through two mechanisms. First, the same error counters are used to isolate the error. Second, the management layer generates test traffic, including a loopback function within each layer, and observes the behavior of the system.

Generally, correcting the problem involves repairing or replacing hardware. Some problems, however, can be corrected simply by reinitializing a system component. In that case, the management layer can stop and reinitialize each layer.

In its planning function, the management layer supplies the network administrator with statistical information about the use of the network to help in planning network growth.

By way of example

To illustrate the operation of the software and hardware layers with a practical example, consider a case in which there are two processes, A and B, that reside on two different nodes (Fig. 2). Application process A’s request to communicate with process B on some remote node requires the cooperation of the communication layers of each node.

The source node’s session layer first determines that process B resides at socket n, thus pinpointing process B to a specific port residing in a specific node on a specific network through the port identifier. By means of the transport interface, the session layer then attempts to create a virtual circuit between the source port and the destination port. Assuming there are no conflicts on the network, the virtual circuit is established after the two transport-layer sites exchange connection information.

The two processes can now send or receive over the virtual circuit so that data can be delivered in order, unmodified, and without duplication. The transport layer adds a transport header that includes the virtual circuit identifier and a sequence number to each piece of data it handles. It then passes the data, transport header, and application data to the Ethernet data link.

The data link adds its header (Fig. 3), consisting of the address (destination and source identifiers), framing, and error-detection bits, and it then attempts to transmit the packet. Once the data-link has established the carrier signal, the physical link is responsible for the transmission of the bits over the serial link.

Electronics / August 25, 1981
System-level functions enhance controller IC

by Robert Beach and Robert Galin
Intel Corp., Santa Clara, Calif.
and Alex Kornhauser, Moshe Stark, and Dono Van-Mierop
Intel Israel Ltd., Haifa, Israel

Beyond any single new feature, it is the integration of major system-level communications functions onto a single chip that makes the 82586 local area network communications controller a true next-generation communications controller for high-speed local nets. Such functions as on-chip control of direct memory access, buffer-memory management, programmable network parameters, and diagnostics will allow designers to quickly implement cost-effective and reliable Ethernet and local nets using similar other carrier-sense, multiple-access protocols with collision detection (CSMA/CD).

Combined with the 82501 Ethernet serial interface chip and readily available transceivers, users will have a complete implementation of the Ethernet physical and data links. Although other Ethernet controller integrated circuits will also handle the fundamental implementation of these two International Standards Organization layers, the 82586 goes beyond them to offer programmable network-management capabilities that permit users to optimize the controller's operation for a variety of local networks and to monitor the net's health.

In fact, Intel's goal in designing the 82586 is to serve, not only the Ethernet user, but any net that uses some form of CSMA/CD. Therefore, many of the IC's facilities are programmable for nets with different maximum lengths and data-transfer rates from those found in Ethernet (see p. 90).

A major role for the controller IC is to act as an intelligent interface with the host central processing unit, reducing its workload and saving memory space. The chip may be viewed as a parallel processor (on the right in Fig. 1), fetching and executing commands from the host at the same time it is receiving data through its serial-interface circuitry and storing it in buffer memory.

Communications between the host's CPU and the 82586 is by means of a shared memory. The only hardware interconnections are the interrupt line the controller uses to get the CPU's attention and the channel-attention line the CPU uses to get the 82586's attention.

Part of the shared memory is reserved as a bidirectional mailbox. One section of the mailbox holds instructions from the CPU to the controller, such as start, abort, suspend, and resume, plus pointers to a list of commands for execution by the parallel processor and to the received-frame area. The second section holds information the 82586 is sending to the CPU, such as status data (idle, active, no receive resources available, and so on) interrupt bits (command completed, frame received, for example), and accumulative tallies (such as cyclic-redundancy-check errors).

As well as a mailbox, the shared memory holds the list of commands prepared by the CPU that serve as the program for the 82586. The linked-list approach makes it possible to form a circular linked list used for repeated execution or a linear queue of commands.

The final section of the shared memory is the received-frame area. All the host CPU need do is identify the area by preparing two linked lists: one of frame descriptors and one of buffers with their descriptors.

Each frame descriptor has a forward pointer. The first descriptor is referenced by the mailbox and the last one is marked with an end-of-frame bit. The buffer descriptors are essentially the same for both the receive and the

![Diagram](image-url)
transmit processes; however, the receive descriptors include a field that specifies the size of the empty buffer and an end-of-list bit.

The 82586 fills the buffers upon reception of frames and reformats the free-buffer list. Receive-buffer chaining improves memory use significantly. Without it, the host must allocate blocks of memory under the assumption that each frame will be the maximum size (1,518 bytes for Ethernet). Successive transmission may fill the buffers, even though the actual frames are far less than the maximum in size, and the controller may receive a burst of several frames but have no room. Usually, the tradeoff in buffer chaining is the processing overhead and the time for buffer switching. The 82586, however, performs the buffer chaining without CPU intervention.

Made in the high-performance MOS (H-MOS) process, the controller chip has over 56,000 devices and fits in a 48-pin dual in-line package. Besides the parallel processor, it has another major functional block, the serial interface (left in Fig. 1).

**Internal architecture**

On the parallel-processor side, the bus-interface unit generates bus-control signals to transfer data, commands, and status between shared memory and the 82586. The data-interface unit is a switch routing the data from the system bus to the transmit first-in, first-out buffer or the internal parallel bus and from the receive FIFO buffer to the internal parallel bus or to the system bus.

The direct-memory-access logic is an address generator that performs DMA transfers between the 82586 and the shared memory. Commands are fetched from memory by the command unit, which also writes status information to the memory. The command unit has full control over the DMA unit, loads the starting pointers and byte counts, and then triggers the DMA start.

The receive unit performs tasks for the receive memory operation similar to those that the command unit performs for the command operation. Both units fetch microinstructions from a shared read-only memory.

The transmit buffer regulates the traffic flowing from the parallel processor through the data-interface unit to the byte transmitter. After executing the commands coming from the transmit buffer, the byte transmitter sends status information back through the receive buffer. The bit transmitter serializes and encodes data, generates the frame-check sequence, and transmits the data. It also controls the modem-like handshake. The bit receiver handles preamble stripping, address matching, error-flag generation, received-frame delineation, and frame-check sequence testing. It deserializes the information and delivers it in bytes to the byte receiver, which compares the destination address with the various possible address types. Then, if the address matches, it transfers the received data to the receiver buffer.

The controller interface is not complete without the 82501 Ethernet serial interface (ESI) chip. The 82501 is implemented in bipolar technology and is designed to handle the serial transmission and reception of 10-megabit-per-second packets to and from the transceiver.

The 82501 (Fig. 2) provides clock generation for itself and the 82586 controller, retiming and Manchester encoding of the transmitted data stream, driving of the transmit signal line to the transceiver, and noise filtering of the receive and collision inputs. What's more, it handles timing recovery and Manchester decoding of the received data stream and supplies receive-data, receive-clock, carrier-presence, and collision-presence signals.

Because of its four on-chip DMA channels, the 82586 can receive back-to-back bursts of frames, provided the minimum interframe spacing of 9.6 microseconds (for the 10-Mb/s Ethernet) is met. In addition, the pipelining
3. Complete system. A typical Ethernet local-network controller includes the Intel controller and encoder-decoder chips, a microprocessor, a transceiver, and auxiliary logic to connect the system to the work-station bus.

The controller can operate with high-performance system buses, yet it is highly tolerant of system-bus limitations. The minimum data-transfer rate required to sustain a bit rate of 10 Mb/s is 1.25 megabytes/s. The 82586 is optimized for an 8-megahertz bus whose transfer rate is 4 megabytes/s, leaving considerable bandwidth for overhead and CPU processing.

Software diagnosis

Data-communications networks can be very complex because of their distributed and asynchronous nature, so it is hard to pinpoint a failure. The 82586 was designed with recognition of this problem and includes a set of features for improving reliability and testability.

All of these functions are performed under software control. They do not require any diagnostic hardware or any modifications. The chip offers such services as the monitoring of transmitted and received frames, support for statistics gathering and diagnostics of the entire network, diagnostic support for its node, and a means of testing its own operation.

In addition to the status information sent to the CPU after each transmission or reception, the chip also tallies the number of frames with CRC errors and alignment errors, as well as the number of frames lost due to DMA overrun or lack of empty receive buffers.

The 82586 also has mechanisms to collect statistics about the behavior of the entire network, as well as a means to locate problems in it. For example, the status of every transmitted frame provides network activity indicators, such as transmissions deferred because the channel was busy, the number of collisions experienced before the frame was transmitted, or no frame transmitted because of an excessive number of collisions.

The controller chip can be configured into a promiscuous mode, which means it captures all frames regardless of address. Such a mode is, for example, useful in implementing a monitoring station.

Each 82586 is also capable of determining whether there is a short or open circuit anywhere in the network (using time-domain reflectometry). The chip can even determine the distance of a short or open circuit from the controller, an important aid in finding the fault.

To support testing of both the software and hardware of the work station, the 82586 can be configured to an internal-loopback mode in which it is disconnected from the network and any frame transmitted is immediately re-received. This routine will indicate problems in the chip or the station.

What's more, an external loopback configuration permits users to test all the external logic between the 82586 and the link itself. This chip also checks the correct operation of the carrier-sense and collision-detect signals from the transceiver for every frame transmitted.

In order to check the operation of the chip itself, there is a dump command that causes the chip to write its internal registers to memory. For parts of the chip that cannot be checked from the outside, such as the random-number generator, a diagnose command triggers a self-test procedure that exercises any inaccessible counters.

An Ethernet node can be designed using the 82586 in conjunction with Intel's 16-bit iAPX 186 microprocessors (Fig. 3). The two chips have identical bus timing and control requirements. Thus they may share the same address latches, data latches, and bus controller.

Moreover, as an option, a bus arbiter can be used to enable designers to build a multisystem node. In this application, the 82586's system clock is driven by the iAPX 186's internally generated system-clock output.
82501 ETHERNET SERIAL INTERFACE

- Compatible with the IEEE 802.3 Specification
- 10-Mbs Operation
- Replaces 8 to 12 MSI Components
- Manchester Encoding/Decoding and Receive Clock Recovery
- 10-MHz Transmit Clock Generator
- Driving/Receiving IEEE 802.3 Transceiver Cable
- Fail-Safe Watchdog Timer Circuit to Prevent Continuous Transmissions
- Diagnostics Loopback for Fault Detection and Isolation
- Directly Interfaces to the 82586 LAN Coprocessor

The 82501 Ethernet Serial Interface (ESI) chip is designed to work directly with the 82586 LAN Coprocessor in IEEE 802.3/Ethernet and non-Ethernet 10-MBs local-area network applications. The major functions of the 82501 are to generate the 10 MHz transmit clock for the 82586, perform Manchester encoding/decoding of the transmitted/received frames, and provide the electrical interface to the Ethernet transceiver cable. Diagnostic loopback control enables the 82501 to route the signal to be transmitted from the 82586 through its Manchester encoding and decoding circuitry and back to the 82586. The combined loopback capabilities of the 82586 and 82501 result in efficient fault detection and isolation by providing sequential testing of the communications interface. An on-chip fail-safe watchdog timer circuit prevents the station from locking up in a continuous transmit mode.

Figure 1. 82501 Functional Block Diagram
Figure 2. Pin Configuration
**FUNCTIONAL DESCRIPTION**

**Clock Generation**

A 20 MHz crystal-controlled oscillator is provided as the basic clock source. This 20 MHz signal is then

---

**Table 1. Pin Description**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>TXC</td>
<td>16</td>
<td>O</td>
<td>Transmit Clock: A 10-MHz clock output with 5 ns rise and fall times and MOS driving levels. This clock is provided to the 82586 for serial transmission.</td>
</tr>
<tr>
<td>TEN</td>
<td>15</td>
<td>I</td>
<td>Transmit Enable: An active low TTL-level signal synchronous to TXC that enables data transmission to the transceiver cable. TEN can be driven by RTS from the 82586.</td>
</tr>
<tr>
<td>TXD</td>
<td>17</td>
<td>I</td>
<td>Transmit Data: A TTL-level input signal that is directly connected to the serial data output, TXD, of the 82586.</td>
</tr>
<tr>
<td>RXC</td>
<td>8</td>
<td>O</td>
<td>Receive Clock: An MOS-level clock output with 5 ns rise and fall times and 50% duty cycle. This output is connected to the 82586 receive clock input RXC. There is a maximum 1.2 μsec discontinuity at the beginning of a frame reception when the phase-locked loop switches from the on-chip oscillator to the incoming data. During idle (no incoming frames) the clock frequency will be half that of the 20 MHz crystal frequency.</td>
</tr>
<tr>
<td>CRS</td>
<td>6</td>
<td>O</td>
<td>Carrier Sense: A TTL-level; active low output to notify the 82586 that there is activity on the coaxial cable. This signal is asserted when valid data or a collision signal from the transceiver is present. It is deasserted at the end of a frame synchronous with RXC, or when the end of the collision-presence signal (CLSN and CLSN) is detected, whichever occurs later. Once deasserted, CRS will not be reasserted again for a period of 5 μsec minimum, 7 μsec maximum, regardless of any activity on the receive or collision-presence pairs.</td>
</tr>
<tr>
<td>RXD</td>
<td>9</td>
<td>O</td>
<td>Receive Data: An MOS-level output tied directly to the RXD input of the 82586 controller and sampled by the 82586 at the negative edge of RXC. The bit stream received from the transceiver cable is Manchester decoded prior to being transferred to the controller. This output remains high during idle.</td>
</tr>
<tr>
<td>CDT</td>
<td>7</td>
<td>O</td>
<td>Collision Detect: A TTL, active low signal which drives the CDT input of the 82586 controller. It is asserted as long as there is activity on the collision-presence pair (CLSN and CLSN).</td>
</tr>
</tbody>
</table>

---

**Symbol | Pin No. | Type | Name and Function**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPBK/ WDTD</td>
<td>3</td>
<td>I</td>
<td>Loopback: A TTL-level control signal to enable the loopback mode. In this mode, serial data on the TXD input is routed through the 82501 internal circuits and back to the RXD output without driving the TRMT/TRMT output pair to the transceiver cable. When LPBK is asserted, the collision circuit will also be turned on at the end of each transmission to simulate the collision test. The on-chip watchdog timer can be disabled by applying a 12V level through a 4k ohm resistor to this pin.</td>
</tr>
<tr>
<td>TRMT</td>
<td>19</td>
<td>O</td>
<td>Transmit Pair: An output driver pair which generates the differential signal for the transmit pair of the Ethernet transceiver cable. Following the last transition, which is always positive at TRMT, the differential voltage is slowly reduced to zero volts. The output stream is Manchester encoded.</td>
</tr>
<tr>
<td>RCV</td>
<td>4</td>
<td>I</td>
<td>Receive Pair: A differentially driven input pair which is tied to the receive pair of the Ethernet transceiver cable. The first transition on RCV will be negative-going to indicate the beginning of a frame. The last transition should be positive-going, indicating the end of a frame. The received bit stream is assumed to be Manchester encoded.</td>
</tr>
<tr>
<td>CLSN</td>
<td>12</td>
<td>I</td>
<td>Collision Pair: A differentially driven input pair tied to the collision-presence pair of the Ethernet transceiver cable. The collision-presence signal is a 10 MHz ±15% square wave. The first transition at CLSN is negative-going to indicate the beginning of the signal; the last transition is positive-going to indicate the end of the signal.</td>
</tr>
<tr>
<td>C1</td>
<td>1</td>
<td>I</td>
<td>PLL Capacitor: Phase-locked-loop capacitor inputs.</td>
</tr>
<tr>
<td>C2</td>
<td>2</td>
<td>I</td>
<td>Clock Crystal: 20-MHz crystal inputs.</td>
</tr>
<tr>
<td>X1</td>
<td>14</td>
<td>I</td>
<td>X2</td>
</tr>
<tr>
<td>VCC</td>
<td>20</td>
<td>Power: 5 ± 10% volts.</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>10</td>
<td>Ground: Reference.</td>
<td></td>
</tr>
</tbody>
</table>

---

**FUNCTIONAL DESCRIPTION**

**Clock Generation**

A 20 MHz crystal-controlled oscillator is provided as the basic clock source. This 20 MHz signal is then
divided by 2 to generate a 10 MHz ± .01% clock as required in the IEEE 802.3 specification. The oscillator requires an external parallel resonant fundamental mode, 20 MHz crystal.

**Manchester Encoder and Transceiver Cable Driver**

The 20 MHz clock is used to Manchester encode data on the TXD input line. The clock is also divided by 2 to produce the 10 MHz clock required by the 82586 for synchronizing its RTS and TXD signals. See Figure 3. (Note that the 82586 RTS is tied to the 82501 TEN input as shown in Figure 4.)

Data encoding and transmission begins with TEN going low. Since the first bit is a '1', the first transition on the transmit output TRMT is always negative. Transmission ends with the TEN going high. The last transition is always positive at TRMT and may occur at the center of the bit cell (last bit = 1) or at the boundary of the bit cell (last bit = 0). A one-bit delay is introduced by the 82501 between its TXD input and TRMT/TRMT output as shown in Figure 3. Following the last transition, the output TRMT is slowly brought to its high state so that zero differential voltage exists between TRMT and TRMT. The undershoot for return to idle is less than 100 mV. This will eliminate DC currents in the primary of the transceiver's coupling transformer. See Figure 4.

An internal watchdog timer is started at the beginning of the frame. The duration of the watchdog timer is 25 msec ± 15%. If the transmission terminates (by deasserting the TEN) before the timer expires, the timer is reset (and ready for the next transmission). If the timer expires before the transmission ends, the frame is aborted. This is accomplished by disabling the output driver for the TRMT/TRMT pair and deasserting CRS. RXD and RXC are not affected. The watchdog timer is reset only when the TEN is deasserted.

The cable driver is a differential gate requiring external resistors or a current sink of 20 mA (on both terminals). In addition, high-voltage protection of +16 volts maximum and short circuit to ground is provided.

**Receive Section**

**CABLE INTERFACE AND NOISE FILTER**

The 82501 input circuits can be driven directly from the Ethernet transceiver cable receive pair. In this case the cable is terminated with a pair of 39-ohm resistors in series for proper impedance matching. The 82501 has internal resistors that establish the common mode voltage. See Figure 4.

The input circuits can also be driven with ECL voltage levels. In either case, the input common mode voltage must be in the range of $V_{CC} - 1.0$ to $V_{CC} - 2.5$ volts to allow for a wide driver supply variation at the transceiver. The input terminals have a 15-volt maximum protection and additional clamping of low-energy, high-voltage noise signals.

A noise filter is provided at the RCV/RCV input pair to prevent spurious signals from improperly triggering the receiver circuitry. The noise filter has the following characteristics:

A negative pulse which is narrower than 15 ns or is less than $-150$ mV in amplitude is rejected during idle.

At the beginning of a reception, the filter is activated by the first negative pulse which is more negative than $-300$ mV and is wider than 30 ns.

As soon as the first valid negative pulse is recognized by the noise filter, the data threshold is lowered to 160 mV. The CRS signal is asserted to inform the 82586 controller of the beginning of a transmission, and the RXC will be held low for 1.4 μsec maximum while the internal phase-locked-loop is acquiring lock.

The filter is deactivated if no negative transition occurs within 200 ns from the last positive transition.

Immediately after the end of a reception, the filter blocks all the signals for 5 μsec minimum, 7 μsec maximum. This dead time is required to block-off spurious transitions which may occur on the coaxial cable at the end of a transmission but are not filtered out by the transceiver.

**MANCHESTER DECODER AND CLOCK RECOVERY**

The filtered data enters the clock recovery and decoder circuits. An analog phase-locked-loop (PLL) technique is used to extract the received clock from the data, beginning from the third negative transition of the incoming data. The PLL will acquire lock within the first 12 bit times, as seen from the RCV/RCV inputs. During that period of time, the RXC is held low. Bit cell timing distortion which can be tolerated in the incoming signal is ± 15 nsec for the preamble and ± 18 nsec for data. This distortion must have less than ± 5 ns bias distortion. The voltage-controlled oscillator (VCO) of the PLL corrects its frequency to match the incoming signal transitions.
Its VCO clock time stays within 5% of the RXD bit cell time regardless of the time distortion allowed at the RCV/RCV input. The RCV/RCV input is decoded from Manchester to NRZ and transferred synchronously with the receive clock to the 82586 controller.

At the end of a frame, the receive clock is used to detect the absence of RCV/RCV transitions and report it to the 82586 by deasserting CRS while RXD is held high.

**Collision-Presence Section**

The CLSN/CLSN input signal is a 10 MHz ±15% square wave generated by the transceiver whenever two or more data frames are superimposed on the coaxial cable. The maximum asymmetry in the CLSN/CLSN signal is 60/40% for low-to-high or high-to-low levels. This signal is filtered for noise rejection in the same manner as RCV/RCV. The noise filter rejects signals which are less negative than −150 mV and narrower than 15 ns during idle. It turns on at the first negative pulse which is more negative than −250 mV and wider than 30 ns. After the initial turn-on, the filter remains active indicating that a valid collision signal is present, as long as the negative CLSN/CLSN signal pulses are more negative than −250 mV. The filter returns to the “off” state if the signal becomes less negative than −150 mV, or if no negative transition occurs within 160 ns from the last positive transition. Immediately after turn-off, the collision filter is ready to be reactivated.

The common mode voltage and external termination are identical to the RCV/RCV input. (See Figure 4.) The CLSN/CLSN input also has a 15-volt maximum protection and additional clamping against low-energy, high-voltage noise signals.

A valid collision-presence signal will assert the 82501 CDT output which can be directly tied to the CDT input of the 82586 controller.

During the time that valid collision-presence transitions are present on the CLSN/CLSN input, invalid data transitions will be present on the receive data pair due to the superposition of signals from two or more stations transmitting simultaneously. It is possible for RCV/RCV to lose transitions for a few bit times due to perfect cancellation of the signals. In any case, the invalid data will not cause any discontinuity of RXC.

When a valid collision-presence signal is present the CRS signal is asserted (along with CDT). However, if this collision-presence signal arrives within 6.0 ±1.0 μs from the time CRS was deasserted, only CDT is generated.

**Internal Loopback**

When asserted, LPBK causes the 82501 to route serial data from its TXD input, through its transmit logic (retiming and Manchester encoding), returning it through the receive logic (Manchester decoding and receive clock generation) to RXD output. The internal routing prevents the data from passing through the output drivers and onto the transmit output pair, TRMT/TRMT. When in loopback mode, all of the transmit and receive circuits, including the noise filter, are tested except for the transceiver cable output driver and input receivers. Also, at the end of each frame transmitted in loopback mode, the 82501 generates a 1-μsec CDT signal within 1 μsec after the end of the frame. Thus, the collision circuits, including the noise filter, are also tested in loopback mode.

The watchdog timer remains enabled in loopback mode, terminating test frames that exceed its time-out period. The watchdog can be inhibited by placing the LPBK to a resistor connected to 12V ± 3V. The loopback feature can still be used to test the integrity of the 82501 by using the circuit shown in Figure 5.

In the normal mode (LPBK not asserted), the 82501 operates as a full duplex device, being able to transmit and receive simultaneously. This is similar to the external loopback mode of the 82586. Combining the internal and external loopback modes of the 82586 and the internal loopback and normal modes of the 82501, incremental testing of an 82586/82501-based interface can be performed under program control for systematic fault detection and fault isolation.

**Interface Example**

The 82501 is designed to work directly with the 82586 controller in Ethernet as well as non-Ethernet 10 Mbps LAN applications. The control and data signals connect directly between the two devices without the need for additional external logic. The complete 82586/82501/Ethernet Transceiver cable interface is shown in FIGURE 4. The 82501 provides the driver and receivers needed to directly connect to the transceiver cable, requiring only terminating resistors on each input signal pair.
Figure 3. Start of Transmission and Manchester Encoding

Figure 4. 82586/82501/Transceiver Cable Interface
ELECTRICAL CHARACTERISTICS

Please Note: The following specifications are preliminary values and are subject to change without notice. Contact your local Intel Sales Office for the latest specifications.

D.C. CHARACTERISTICS \((T_A = 0-70\, ^\circ C, \, V_{CC} = 5V \pm 10\%\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{IL}</td>
<td>Input Low Voltage (TTL)</td>
<td>-0.5</td>
<td>+0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_{IH}</td>
<td>Input High Voltage (TTL)</td>
<td>2.0</td>
<td>(V_{CC} + 0.5)</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_{IDF}</td>
<td>Input Differential Voltage</td>
<td>(\pm 300)</td>
<td>(\pm 1500)</td>
<td>mV</td>
<td>RCV and CLSN</td>
</tr>
<tr>
<td>V_{CM}</td>
<td>Input Common Mode Voltage</td>
<td>(V_{CC} - 2.5)</td>
<td>(V_{CC} - 1.0)</td>
<td>V</td>
<td>RCV and CLSN</td>
</tr>
<tr>
<td>V_{OL}</td>
<td>Output Low Voltage TTL or MOS</td>
<td>0.45</td>
<td>V</td>
<td>(I_{OL} = 4, mA)</td>
<td></td>
</tr>
<tr>
<td>V_{OCM}</td>
<td>Common Mode Output</td>
<td>1.0</td>
<td>4.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_{OH}</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td>(I_{OH} = -1.0, mA)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TTL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>MOS</td>
<td></td>
<td></td>
<td>(I_{OH} = -400, \mu A)</td>
<td></td>
</tr>
<tr>
<td>V_{ODF}</td>
<td>Differential Output Swing</td>
<td>.6</td>
<td>1.1</td>
<td>V</td>
<td>(R_L = 78, Ohms) Differential Termination and 1200, \Omega ) pulldown (TRMT)</td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS

A.C. Measurement Conditions

I) \(T_A = 0^\circ \) to 70\, ^\circ C, \, V_{CC} = 5V \pm 10\%\)

II) The AC measurements are done at the following voltage levels for the various kinds of inputs and outputs

a) TTL inputs and outputs: 0.8V and 2.0V

The input voltage swing is 0.4 to 2.4V at least with 3–10 ns rise and fall times.

b) MOS outputs: The rise and fall times are measured between 0.6V and 3.6V points. The high time is measured between 3.6V points and the low time is measured between 0.6V points.

c) Differential inputs and outputs:

The 50\% points of the total swing are used for delay measurements. The rise and fall times of outputs are measured at the 20 to 80\% points. The differential voltage swing at the inputs is at least \(\pm 300\, mV\) with rise and fall times of 3-15 ns measured at \(\pm 2\) volts. Once the squelch threshold has been exceeded the inputs will detect less than \(\pm 160\, mV\) signals.

III) The AC loads for the various kind of outputs are as follows:

a) TTL and MOS: A 15-pF Capacitor to GND

b) Differential: A 10-pF Capacitor from each terminal to GND and a termination load resistor of 78 ohms in parallel with a 27 microhenries inductor between the two terminals.
TRANSMIT TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>t₁</td>
<td>TXC Cycle Time</td>
<td>99.99</td>
<td>100.01</td>
<td>ns</td>
</tr>
<tr>
<td>t₂</td>
<td>TXC Fall Time</td>
<td></td>
<td>5</td>
<td>ns</td>
</tr>
<tr>
<td>t₃</td>
<td>TXC Rise Time</td>
<td></td>
<td>5</td>
<td>ns</td>
</tr>
<tr>
<td>t₄</td>
<td>TXC Low Time</td>
<td>40</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t₅</td>
<td>TXC High Time</td>
<td>40</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t₆</td>
<td>Transmit Enable/Disable to TXC Low</td>
<td>50</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t₇</td>
<td>TXD Stable to TXC Low</td>
<td>50</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t₈</td>
<td>Bit Cell Center to Bit Cell Center of Transmit Pair Data</td>
<td>99.5</td>
<td>100.5</td>
<td>ns</td>
</tr>
<tr>
<td>t₉</td>
<td>Transmit Pair Data Fall Time [1]</td>
<td>1.0</td>
<td>5.0</td>
<td>ns</td>
</tr>
<tr>
<td>t₁₀</td>
<td>Transmit Pair Data Rise Time [1]</td>
<td>1.0</td>
<td>5.0</td>
<td>ns</td>
</tr>
<tr>
<td>t₁₁</td>
<td>Bit Cell Center to Bit Cell Boundary of Transmit Pair Data</td>
<td>49.5</td>
<td>50.5</td>
<td>ns</td>
</tr>
<tr>
<td>t₁₂</td>
<td>TRMT starts approaching its high level from Last Positive Transition of Transmit Pair Data during idle.</td>
<td>200</td>
<td>8000</td>
<td>ns</td>
</tr>
</tbody>
</table>

Note:
1. Measured per 802.3 Para 6.5.1.1
### RECEIVE TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{13}$</td>
<td>Receive Pair Signal Pulse Width (at $-0.30V$ differential signal) of First Negative Pulse for a) Signal Rejection by Noise Filter, b) Noise Filter Turn-on in order to Begin Reception</td>
<td>30</td>
<td>15</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{14}$</td>
<td>Duration which the RXC is held at low state</td>
<td>1400</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{15}$</td>
<td>Receive Pair Signal Rise/Fall Time at $\pm.2$ volt</td>
<td>20</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{16}$</td>
<td>Receive Pair Bit Cell Center from crossover timing distortion: In preamble In data</td>
<td>$\pm 20$</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{17}$</td>
<td>Receive Pair Bit Cell Boundary allowing for timing distortion: In preamble In data</td>
<td>$\pm 20$</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{18}$</td>
<td>Receive Idle Time Before the Next Reception can Begin (as measured from the deassertion of CRS)</td>
<td>8</td>
<td></td>
<td>$\mu$s</td>
</tr>
<tr>
<td>$t_{19}$</td>
<td>Receive Pair Signal Return to Zero Level from Last valid Positive Transition</td>
<td>0.20</td>
<td></td>
<td>$\mu$s</td>
</tr>
<tr>
<td>$t_{20}$</td>
<td>CRS Assertion delay from the First received valid Negative Transition of Receive Pair Signal</td>
<td>100</td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

### Symbol | Parameter                                                                 | Min. | Max. | Unit |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{21}$</td>
<td>CRS Deassertion delay from the Last valid positive transition received (when no Collision-Presence signal exists on the transceiver cable)</td>
<td>300$^{[2]}$</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{24}$</td>
<td>RXC Jitter</td>
<td>$\pm 5.0$</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{25}$</td>
<td>RXC Rise/Fall time</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{26}$</td>
<td>RXC High/Low time</td>
<td>40</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{27}$</td>
<td>Receive Data Stable before the Negative Edge of RXC</td>
<td>30</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{28}$</td>
<td>Receive Data Held valid past the Negative Edge of RXC</td>
<td>30</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{29}$</td>
<td>Carrier Sense deasserted before the Negative Edge of RXC</td>
<td>10</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{30}$</td>
<td>Receive data Rise/Fall time</td>
<td>10</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$t_{31}$</td>
<td>From the time CRS is deasserted until the time it can be asserted again</td>
<td>5</td>
<td>7</td>
<td>$\mu$s</td>
</tr>
</tbody>
</table>

**NOTES:**

1. $\pm 5$ ns of bias distortion—the remainder is random distortion.
2. CRS is deasserted synchronously with the RXC. This condition is not specified in the IEEE 802.3 specification.

---

**Figure 5. Watchdog Timer Disable**

<table>
<thead>
<tr>
<th>LPBK</th>
<th>WDTD</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>X</td>
<td>LPBK mode</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>Normal mode</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Normal mode with watchdog timer disabled</td>
</tr>
</tbody>
</table>
**RECEIVE TIMING: START OF FRAME**

![Diagram of receive timing: start of frame]

*This clock pulse may not be a valid clock pulse.*

**RECEIVE TIMING: END OF FRAME**

![Diagram of receive timing: end of frame]

*Note: CRS can be triggered on again by the collision-presence signal.*
## Collision Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>t32</td>
<td>CLSN/CLSN Signal Pulse Width (at −.30V differential signal) of first</td>
<td>30</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>Negative Pulse for Noise Filter Turn-on</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t33</td>
<td>CLSN/CLSN Cycle Time</td>
<td>86</td>
<td>118</td>
<td>ns</td>
</tr>
<tr>
<td>t34</td>
<td>CLSN/CLSN Rise/Fall Time at ±.2 volts</td>
<td>15</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t35</td>
<td>CLSN/CLSN Transition Time</td>
<td>35</td>
<td>70</td>
<td>ns</td>
</tr>
<tr>
<td>t36</td>
<td>CDT Assertion from the First Valid Negative Edge of Collision Pair Signal</td>
<td>75</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t37</td>
<td>CDT Deassertion from the Last Positive Edge of CLSN/CLSN Signal</td>
<td>200</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t38</td>
<td>CRS Deassertion from the Last Positive Edge of CLSN/CLSN signal (If no</td>
<td>350</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>post-collision signal remains on the receive pair.)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t39</td>
<td>CRS stable before the negative edge of RXC at deassertion</td>
<td>10</td>
<td>60</td>
<td>ns</td>
</tr>
</tbody>
</table>

**NOTE:**

1. CRS WILL BE DEASSERTED FOR A PERIOD UP TO 7 μS MAXIMUM WHEN RCV/RCV OR CLSN/CLSN TERMINATES, WHICHEVER OCCURS LATER.
2. CRS WILL REMAIN ASSERTED AFTER THE CLSN/CLSN SIGNAL TERMINATES IF RCV/RCV SIGNALS CONTINUE.

### Loopback Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>t40</td>
<td>LPBK asserted before the first attempted transmission</td>
<td>500</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>t41</td>
<td>Simulated collision test delay from the end of each</td>
<td>.5</td>
<td>1.5</td>
<td>μs</td>
</tr>
<tr>
<td></td>
<td>attempted transmission</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t42</td>
<td>Simulated collision test duration</td>
<td>.5</td>
<td>1.0</td>
<td>μs</td>
</tr>
<tr>
<td>t43</td>
<td>LPBK deasserted after the last attempted transmission</td>
<td>5</td>
<td></td>
<td>μs</td>
</tr>
</tbody>
</table>

**NOTE:**

In Loopback mode, RXC, RXD and CRS function in the same manner as a normal Receive.
TESTABILITY

NOTES:
1. All AC parameters become valid after the PLL has stabilized: 100μs after the application of power.
2. TXC can be synchronized to tester clock by applying reset signal (12V) to the TEN pin.
82586
LOCAL AREA NETWORK COPROCESSOR

- Fully implements the IEEE 802.3/Ethernet Data Link specifications without CPU overhead.
- Bus interface optimized to IAPX 186 and 188 microprocessors.
- On-chip DMA channels provide automatic memory management.
- Independent parallel bus and serial line clocks.

- Network diagnostics:
  - Frame CRC errors
  - Frame alignment errors
  - Location of cable opens/shorts
  - Collision tallies

- Self test diagnostics
  - Loop back
  - Register Dump
  - Backoff timer check

- Efficient use of memory via buffer chaining.

- User configurable to realize broadband, short topology and 1 Mbps networks.

**Figure 1. 82586 Functional Block Diagram**

**Figure 2. 82586 Pinout** November 1983
Order Number: 210783-003
The 82586 is an intelligent, high performance Local Area Network coprocessor, implementing the CSMA/CD link access method (Carrier Sense Multiple Access with Collision Detection).

The 82586 performs a large range of link management and channel interface functions including: CSMA/CD link access, framing, preamble generation and stripping, source address generation, destination address checking, CRC generation and checking. Any data rate up to 10 Mb/s can be used.

The 82586 features a powerful host system interface. It automatically manages memory structures with command chaining and bidirectional data chaining. An on-chip DMA controller manages 4 channels transparently to the user. Buffers containing errored or collided frames can be automatically recovered. The 82586 can be configured for 8-bit or 16-bit data path, with maximum burst transfer rate of 2 or 4 Mbyte/sec, respectively. Memory address space is 16 Mbyte maximum.

The 82586 provides two independent 16 byte FIFO's, one for receiving and one for transmitting. The threshold for block transfer to/from memory is programmable, enabling the user to optimize bus overhead for a given worst case bus latency.

The 82586 provides a rich set of diagnostic and network management functions including: internal and external loopbacks, exception condition tallies, channel activity indicators, optimal capture of all frames regardless of destination address, optional capture of errored or collided frames, and time domain reflectometry for locating fault points in the cable.

The 82586 can be used in conjunction with either baseband or broadband networks. The controller can be configured for maximum network efficiency (minimum contention overhead) for any length network operating at any data rate within the 82586's range. The controller supports address field lengths of 1, 2, 3, 4, 5, or 6 bytes. It can be configured for either the IEEE 802.3/ Ethernet or HDLC method of frame delineation. Both 16-bit and 32-bit CRC are supported.

The 82586 is packaged in a 48 pin DIP and fabricated in Intel's reliable HMOS II 5 volt technology.

### Table 1. 82586 Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC, VCC</td>
<td>48, 36</td>
<td>0</td>
<td>System Power: +5 volt power supply.</td>
</tr>
<tr>
<td>VSS, VSS</td>
<td>12, 24</td>
<td>0</td>
<td>System Ground.</td>
</tr>
<tr>
<td>RESET</td>
<td>34</td>
<td>0</td>
<td>RESET is an active HIGH internally synchronized signal, causing the 82586 to terminate present activity immediately. The signal must be HIGH for at least four clock cycles. The 82586 will execute RESET within ten system clock cycles starting from RESET. HIGH. When RESET returns LOW, the 82586 waits for the first CA to begin the initialization sequence.</td>
</tr>
<tr>
<td>TxD</td>
<td>27</td>
<td>0</td>
<td>Transmitted Serial Data output signal. This signal is HIGH when not transmitting.</td>
</tr>
<tr>
<td>TxC</td>
<td>26</td>
<td>1</td>
<td>Transmit Data Clock. This signal provides timing information to the internal serial logic, depending upon the mode of data transfer. For NRZ mode of operation, data is transferred to the TxD pin on the HIGH to LOW clock transition.</td>
</tr>
<tr>
<td>RxD</td>
<td>25</td>
<td>1</td>
<td>Received Data input signal.</td>
</tr>
<tr>
<td>RxC</td>
<td>23</td>
<td>1</td>
<td>Received Data Clock. This signal provides timing information to the internal shifting logic depending upon the mode of data transfer. For NRZ data, the state of the RxD pin is sampled on the HIGH to LOW clock transition.</td>
</tr>
<tr>
<td>RTS</td>
<td>28</td>
<td>0</td>
<td>Request To Send signal. When LOW, notifies an external interface that the 82586 has data to transmit. It is forced HIGH after a Reset and while the Transmit Serial Unit is not sending data.</td>
</tr>
<tr>
<td>Symbol</td>
<td>Pin No.</td>
<td>Type</td>
<td>Name and Function</td>
</tr>
<tr>
<td>--------</td>
<td>---------</td>
<td>------</td>
<td>-------------------</td>
</tr>
<tr>
<td>CTS</td>
<td>29</td>
<td>I</td>
<td>Active LOW Clear To Send input enables the 82586 transmitter to actually send data. It is normally used as an interface handshake to RTS. This signal going inactive stops transmission. It is internally synchronized. If CTS goes inactive, meeting the setup time to TxC negative edge, transmission is stopped and RTS goes inactive within, at most, two TxC cycles.</td>
</tr>
<tr>
<td>CRS</td>
<td>31</td>
<td>I</td>
<td>Active LOW Carrier Sense input used to notify the 82586 that there is traffic on the serial link. It is used only if the 82586 is configured for external Carrier Sense. When so configured, external circuitry is required for detecting serial link traffic. It is internally synchronized. To be accepted, the signal must stay active for at least two serial clock cycles.</td>
</tr>
<tr>
<td>CDT</td>
<td>30</td>
<td>I</td>
<td>Active LOW Collision Detect input is used to notify the 82586 that a collision has occurred. It is used only if the 82586 is configured for external Collision Detect. External circuitry is required for detecting the collision. It is internally synchronized. To be accepted, the signal must stay active for at least two serial clock cycles. During transmission, the 82586 is able to recognize a collision one bit time after preamble transmission has begun.</td>
</tr>
<tr>
<td>INT</td>
<td>38</td>
<td>0</td>
<td>Active HIGH Interrupt request signal.</td>
</tr>
<tr>
<td>CLK</td>
<td>32</td>
<td>I</td>
<td>The system clock input from the 80186 or another symmetric clock generator.</td>
</tr>
<tr>
<td>MN/MX</td>
<td>33</td>
<td>I</td>
<td>When HIGH, MN/MX selects RD, WR, ALE, DEN, DT/R (Minimum Mode). When LOW, MN/MX selects A22, A23, READY, SO, SI (Maximum Mode). Note: This pin should be static during 82586 operation.</td>
</tr>
<tr>
<td>AD0 - AD15</td>
<td>6-11, 13-22</td>
<td>I/O</td>
<td>These lines form the time multiplexed memory address (t1) and data (t2, t3, tW, t4) bus. When operating with an 8-bit bus, the high byte will output the address during the entire cycle. AD0-AD15 are floated after a RESET or when the bus is not acquired.</td>
</tr>
<tr>
<td>A16-A18, A20-A23</td>
<td>1, 3-5, 45-47</td>
<td>0</td>
<td>Used maximum mode only. These lines constitute 7 out of 8 most significant address bits for memory operation. They switch during t1 and stay valid during the entire memory cycle. The lines are floated after RESET or when the bus is not acquired.</td>
</tr>
<tr>
<td>A19/S6</td>
<td>2</td>
<td>0</td>
<td>During t1 it forms line 19 of the memory address. During t2 through t4 it is used as a status indicating that this is a Master peripheral cycle, and is HIGH. Its timing is identical to that of AD0 - AD15 during write operation.</td>
</tr>
<tr>
<td>HOLD</td>
<td>43</td>
<td>0</td>
<td>HOLD is an active HIGH signal used by the 82586 to request local bus mastership at the end of the current CPU bus transfer cycle, or at the end of the current DMA burst transfer cycle. In normal operation, HOLD goes inactive before HLDA. The 82586 can be forced off the bus by HLDA going inactive. In this case, HOLD goes inactive, at most, three bus cycles after HLDA goes inactive.</td>
</tr>
<tr>
<td>HLDA</td>
<td>42</td>
<td>I</td>
<td>HLDA is an active HIGH Hold Acknowledge signal indicating that the CPU has received the HOLD request and that bus control has been relinquished to the 82586. It is internally synchronized. After HOLD is detected as LOW, the processor drives HLDA LOW. Note, CONNECTING VCC TO HLDA IS NOT ALLOWED because it will cause a deadlock. Users wanting to give permanent bus access to the 82586 should connect HLDA with HOLD. If HLDA goes inactive before HOLD, the 82586 will release the bus (by HOLD going inactive), within three bus cycles at most.</td>
</tr>
<tr>
<td>Symbol</td>
<td>Pin No.</td>
<td>Type</td>
<td>Name and Function</td>
</tr>
<tr>
<td>--------</td>
<td>---------</td>
<td>------</td>
<td>-------------------</td>
</tr>
<tr>
<td>CA</td>
<td>35</td>
<td>1</td>
<td>The CA pin is a Channel Attention input used by the CPU to initiate the 82586 execution of memory resident Command Blocks. The CA signal is synchronized internally. The signal must be HIGH for at least one system clock period. It is latched internally on HIGH to LOW edge and then detected by the 82586.</td>
</tr>
<tr>
<td>BHE</td>
<td>44</td>
<td>0</td>
<td>The Bus High Enable signal (BHE) is used to enable data onto the most significant half of the data bus. Its timing is identical to that of A16-A23. With a 16-bit bus it is LOW and with an 8-bit bus it is HIGH. Note: after RESET, the 82586 is configured to 8-bit bus.</td>
</tr>
<tr>
<td>READY</td>
<td>39</td>
<td>1</td>
<td>This active HIGH signal is the acknowledgement from the addressed memory that the transfer cycle can be completed. While LOW, it causes wait states to be inserted. This signal must be externally synchronized with the system clock. The Ready signal internal to the 82586 is a logical OR between READY and SRDY ARDY.</td>
</tr>
<tr>
<td>SRDY ARDY</td>
<td>37</td>
<td>1</td>
<td>This active HIGH signal performs the same function as READY. If it is programmed at configure time to SRDY, it is identical to READY. If it is programmed to ARDY, the positive edge of the Ready signal is internally synchronized. Note, the negative edge must still meet setup and hold time specifications, when in ARDY mode. The ARDY signal must be active for at least one system clock HIGH period for proper strobing. The Ready signal internal to the 82586 is a logical OR between READY (in Maximum Mode only) and SRDY ARDY. Note that following RESET, this pin assumes ARDY mode.</td>
</tr>
<tr>
<td>S0, S1</td>
<td>40,41</td>
<td>0</td>
<td>Maximum mode only. These status pins define the type of DMA transfer during the current memory cycle. They are encoded as follows:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>S1  S0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0   0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0   1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1   0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1   1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Status is active from the middle of t4 to the end of t2. They return to the passive state during t3 or during tW when READY or ARDY is HIGH. These signals can be used by the 8288 Bus Controller to generate all memory control and timing signals. Any change from the passive state signals the 8288 to start the next t1 to t4 bus cycle. These pins are pulled HIGH and floated after a system RESET and when the bus is not acquired.</td>
</tr>
<tr>
<td>RD</td>
<td>46</td>
<td>0</td>
<td>Used in minimum mode only. The read strobe indicates that the 82586 is performing a memory read cycle. RD is active LOW during t2, t3 and tW of any read cycle. This signal is pulled HIGH and floated after a RESET and when the bus is not acquired.</td>
</tr>
<tr>
<td>WR</td>
<td>45</td>
<td>0</td>
<td>Used in minimum mode only. The write strobe indicates that the 82586 is performing a write memory cycle. WR is active LOW during t2, t3 and tW of any write cycle. It is pulled HIGH and floats after RESET and when the bus is not acquired.</td>
</tr>
<tr>
<td>ALE</td>
<td>39</td>
<td>0</td>
<td>Used in minimum mode only. Address Latch Enable is provided by the 82586 to latch the address into the 8282/8283 address latch. It is a HIGH pulse, during t1 ('clock low') of any bus cycle. Note that ALE is never floated.</td>
</tr>
<tr>
<td>DEN</td>
<td>40</td>
<td>0</td>
<td>Used in minimum mode only. Data ENable is provided as output enable for the 8286/8287 transceivers in a stand-alone (no 8288) system. DEN is active LOW during each memory access. For a read cycle, it is active from the middle of t2 until the beginning of t4. For a write cycle, it is active from the beginning of t2 until the middle of t4. It is pulled HIGH and floats after a system RESET or when the bus is not acquired.</td>
</tr>
</tbody>
</table>
Table 1. 82586 Pin Description (Cont'd.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DT/R</td>
<td>41</td>
<td>0</td>
<td>Used in minimum mode only. DT/R is used in non-8288 systems using an 8286/8287 data bus transceiver. It controls the direction of data flow through the Transceiver. Logically, DT/R is equivalent to ST. It becomes valid in the t4 preceding a bus cycle and remains valid until the final t4 of the cycle. This signal is pulled HIGH and floated after a RESET or when the bus is not acquired.</td>
</tr>
</tbody>
</table>

82586/HOST CPU INTERACTION

Communication between the 82586 and the host is carried out via shared memory. The 82586's direct access to memory capability allows autonomous transfer of data blocks (buffers, frames) and relieves the CPU of byte transfer overhead. The 82586 is optimized for operating with the iAPX 186, but due to the small number of hardware signals between the 82586 and the CPU, the 82586 can operate easily with other processors. In discussing 82586/Host interaction, the logical interface and the hardware bus interface are referred to separately.

The 82586 consists of two independent units: Command Unit (CU) and Receive Unit (RU). The CU handles all activities related to frame reception. The CU and RU enable the 82586 to engage in the two activities simultaneously: the CU may be fetching and executing commands out of memory, and the RU may be storing received frames in memory. CPU intervention is only required after the CU executes a sequence of commands or the RU stores a sequence of frames.

The only hardware signals that connect the CPU and the 82586, are the INTERRUPT and CHANNEL ATTENTION, see Figure 3. Interrupt is used by the 82586 to draw the CPU's attention to a change in the SCB. The Channel Attention is used by the CPU to draw the 82586's attention.

82586 SYSTEM MEMORY STRUCTURE

The Shared Memory structure is composed of four parts: Initialization Root, System Control Block (SCB), Command List, and Receive Frame Area (RFA), see Figure 4.

The Initialization Root is at a predetermined location in the memory space, (0FFFFFH), known to both the host the CPU and the 82586. The root is accessed at initialization and points to the System Control Block.

The System Control Block (SCB) serves as a bidirectional mailbox between the host the CPU, CU and RU. It is the central element through which the CPU and the 82586 exchange control and status

Figure 3. 82586/Host CPU Interaction
information. The SCB is composed of two parts. First, instructions from the CPU to the 82586. These include: control of the CU and RU (START, ABORT, SUSPEND, RESUME), a pointer to the list of commands for the CU, a pointer to the receive frame area, and a set of interrupt acknowledge bits. Second, information from the 82586 to the CPU that includes: state of the CU and RU (e.g. IDLE, ACTIVE READY, SUSPENDED, NO RECEIVE RESOURCES), interrupt bits (command completed, frame received, CU gone not ready, RU gone not ready), and statistics. See Figure 4.

The Command List serves as a program for the CU. Individual commands are placed in memory units called a Command Block, or CB. CB's contain command specific parameters and command specific statuses. Specifically, these high level commands are called Action Commands (e.g. Transmit, Configure).

A specific command, Transmit, causes transmission of a frame by the 82586. The Transmit command block includes Destination Address, Type Field, and a pointer to a list of linked buffers that holds the frame to be constructed from several buffers scattered in memory. The Command Unit performs,
without the CPU intervention, the DMA of each buffer and the prefetching of references to new buffers in parallel. The CPU is notified only after successful transmission or retransmission.

The Receive Frame Area is a list of Free Frame Descriptors (Descriptors not yet used) and a list of buffers prepared by the user. It is conceptually distinct from the Command List. Frames arrive without being solicited by the 82586. The 82586 must be prepared to receive them even if it is engaged in other activities and to store them in the Free Frame Area. The Receive Unit fills the buffers upon frame reception and reformats the Free Buffer List into received frame structures. The frame structure is virtually identical to the format of the frame to be transmitted. The first frame descriptor is referenced by SCB, and the reclaimed and returned to the Free Buffer List, unless the chip is configured to Save Bad Frames.

Receive buffer chaining (i.e. storing incoming frames in a linked list of buffers) improves memory utilization significantly. Without buffer chaining, the user must allocate consecutive blocks of the maximum frame size (1518 bytes in Ethernet) for each frame. Taking into account that a typical frame size may be about 100 bytes, this practice is very inefficient. With buffer chaining, the user can allocate small buffers and the 82586 uses only as many as needed.

In the past, the drawback of buffer chaining was the CPU processing overhead and the time involved in the buffer switching (especially at 10 Mb/s). The 82586 overcomes this drawback by performing buffer management on its own (completely transparent to the user).

The 82586 has a 22-bit memory address range in minimum mode and 24-bit memory address range in maximum mode. All memory structures, the System Control Block, Command List, Receive Descriptor List, and all buffer descriptors must reside within one 64K-byte memory segment. The Data Buffers can be located anywhere in the memory space.

**TRANSMITTING FRAMES**

The 82586 executes high level or action commands from the Command List in external memory. Action commands are fetched and executed in parallel with the host CPU's operation, thereby significantly improving system performance. The general action commands format is shown in Figure 5.

Message transmission is accomplished by using the Transmit command. A single Transmit command contains, as part of the command-specific parameters, the destination address and type field for the transmitted frame along with a pointer to a buffer area in memory containing the data portion of the frame. (See Figure 15.) The data field is contained in a memory data structure consisting of a Buffer Descriptor (BD) and Data Buffer (or a linked list of buffer descriptors and buffers) as shown in Figure 6. The BD contains a Link Field which points to the next BD on the list and a 24-bit address pointing to the Data Buffer itself. The length of the Data Buffer is specified by the Actual Count field of the BD.
Using the BD's and Data Buffers, multiple Data Buffers can be 'chained' together. Thus, a frame with a long Data Field can be transmitted using multiple (shorter) Data Buffers chained together. This chaining technique allows the system designer to develop efficient buffer management policies.

When transmitting a frame as shown below in Figure 7:

![Figure 7. Frame Format](image)

The 82586 automatically generates the preamble (alternating 1's and 0's) and start frame delimiter, fetches the destination address and type field from the Transmit command, inserts its unique address as the source address, fetches the data field from buffers pointed to by the Transmit command, and computes and appends the CRC at the end of the frame.

The 82586 can be configured to generate either the Ethernet or HDLC start and end frame delimiters. In the Ethernet mode, the start frame delimiter is two consecutive 1 bits and the end frame delimiter indicated by the lack of a signal after transmitting the last bit of the frame-check sequence field. When in the HDLC mode, the 82586 will generate the 01111110 'flag' for the start and end frame delimiters and perform the standard 'bit stuffing/stripping.' In addition, the 82586 will optionally pad frames that are shorter than the specified minimum frame length by appending the appropriate number of flags to the end of the frame.

In the event of a collision (or collisions), the 82586 manages the entire jam, random wait and retry process, reinitializing DMA pointers without CPU intervention. Multiple frames can be sent by linking the appropriate number of Transmit commands together. This is particularly useful when transmitting a message that is larger than the maximum frame size (1518 bytes for Ethernet).

**RECEIVING FRAMES**

In order to minimize CPU overhead, the 82586 is designed to receive frames without CPU supervision. The host CPU first sets aside an adequate amount of receive buffer space and then enables the
82586's Receive Unit. Once enabled, the RU 'watches' for any of its frames which it automatically stores in the Receive Frame Area (RFA). The RFA consists of a Receive Descriptor List (RDL) and a list of free buffers called the Free Buffer List (FBL) as shown in Figure 8. The individual Receive Frame Descriptors that make up the RDL are used by the 82586 to store the destination and source address, type field and status of each frame that is received. (Figure 9.)

**Figure 9. Receive Frame Descriptor**

The 82586, once enabled, checks each passing frame for an address match. The 82586 will recognize its own unique address, one or more multicast addresses or the broadcast address. If a match occurs, it stores the destination and source address and type field in the next available RFD. It then begins filling the next free Data Buffer on the FBL (which is pointed to by the current RFD) with the data portion of the incoming frame. As one DB is filled, the 82586 automatically fetches the next DB on the FBL until the entire frame is received. This buffer chaining technique is particularly memory efficient because it allows the system designer to set aside buffers that fit a frame size that may be much shorter than the maximum allowable frame.

Once the entire frame is received without error, the 82586 performs the following housekeeping tasks:

- Posts a 'Frame Received' interrupt status bit in the SCB.
- Interrupts the CPU.

In the event of a frame error, such as a CRC error, the 82586 automatically reinitializes its DMA pointers and reclaims any data buffers containing the bad frame. As long as Receive Frame Descriptors and data buffers are available, the 82586 will continue to receive frames without further CPU help.

**82586 NETWORK MANAGEMENT AND DIAGNOSTIC FUNCTIONS**

The behavior of data communication networks is typically very complex due to their distributed and asynchronous nature. It is particularly difficult to pinpoint a failure when it occurs. The 82586 was designed in anticipation of these problems and includes a set of features for improving reliability and testability.

The 82586 reports on the following events after each frame transmitted:

- Transmission successful.
- Transmission unsuccessful; lost Carrier Sense.
- Transmission unsuccessful; lost Clear-to-Send.
- Transmission unsuccessful; DMA underrun because the system bus did not keep up with the transmission.
- Transmission unsuccessful; number of collisions exceeded the maximum allowed.

The 82586 checks each incoming frame and reports on the following errors, (if configured to 'Save Bad Frame'):

- CRC error: incorrect CRC in a well aligned frame.
- Alignment error: incorrect CRC in a misaligned frame.
- Frame too short: the frame is shorter than the configured value for minimum frame length.
- Overrun: the frame was not completely placed in memory because the system bus did not keep up with incoming data.
- Out of buffers: no memory resources to store the frame, so part of the frame was discarded.

**NETWORK PLANNING AND MAINTENANCE**

To perform proper planning, operation, and maintenance of a communication network, the network management entity must accumulate information on network behavior. The 82586 provides a rich set of network-wide diagnostics that can serve as the basis for a network management entity.
Network Activity information is provided in the status of each frame transmitted. The activity indicators are:

- Number of collisions: number of collisions the 82586 experienced in attempting to transmit this frame.
- Deferred transmission: indicates if the 82586 had to defer to traffic on the link during the first transmission attempt.

Statistics registers are updated after each received frame that passes the address filtering, and is longer than the Minimum Frame Length configuration parameter.

- CRC errors: number of frames that experienced a CRC error and were properly aligned.
- Alignment errors: number of frames that experienced a CRC error and were misaligned.
- No-resources: number of correct frames lost due to lack of memory resources.
- Overrun errors: number of frame sequences lost due to DMA overrun.

The 82586 can be configured to Promiscuous Mode. In this mode it captures all frames transmitted on the Network without checking the Destination Address. This is useful in implementing a monitoring station to capture all frames for analysis.

The 82586 is capable of determining if there is a short or open circuit anywhere in the Network using the built in Time Domain Reflectometer (TDR) mechanism.

STATION DIAGNOSTICS

The chip can be configured to External Loopback. The transmitter to receiver interconnection can be placed anywhere between the 82586 and the link to locate faults, for example: the 82586 output pins, the Serial Interface Unit, the Transceiver cable, or in the Transceiver.

The 82586 has a mechanism recognizing the Transceiver 'heart beat' signal for verifying the correct operation of the Transceiver's collision detection circuitry.

82586 SELF TESTING

The 82586 can be configured to Internal Loopback. It disconnects itself from the Serial Interface Unit, and any frame transmitted is received immediately. The 82586 connects the Transmit Data to the Receive Data signal and the Transmit Clock to the Receive Clock.

The Dump Command causes the chip to write over 100 bytes of its internal registers to memory.

The Diagnose command checks the exponential Backoff random number generator internal to the 82586.

CONTROLLING THE 82586

The CPU controls operation of the 82586's Command Unit (CU) and Receive Unit (RU) of the 82586 via the System Control Block.

THE COMMAND UNIT (CU)

The Command Unit is the logical unit that executes Action Commands from a list of commands very similar to a CPU program. A Command Block (CB) is associated with each Action Command.

The CPU may affect the CU operation in two ways: issuing a CU control Command or setting bits in the COMMAND word of the Action Command.

THE RECEIVE UNIT (RU)

The Receive Unit is the logical unit that receives frames and stores them in memory.

The RU is modeled as a logical machine that takes, at any given time, one of the following states:

- IDLE - RU has no memory resources to store incoming frames.
- SUSPENDED - RU has free memory resources but is not executing an Action Command.
- READY - RU is currently executing an Action Command.
- ACTIVE - RU has free memory resources and is discarding incoming frames. This is the initial state.
- NO-RESOURCES - RU has no memory resources and is discarding incoming frames. This state differs from the IDLE state in that RU accumulates statistics on the number of frames it had to discard.
- SUSPENDED - RU has free memory resources to store incoming frames but discards them anyway.
- READY - RU has free memory resources and stores incoming frames.

The CPU may affect RU operation in three ways: issuing an RU Control Command, setting bits in Frame Descriptor, FD, COMMAND word of the frame currently being received, or setting EL bit of Buffer Descriptor, BD, of the buffer currently being filled.
### SYSTEM CONTROL BLOCK (SCB)

The System Control Block is the communication mail-box between the 82586 and the host CPU. The SCB format is shown in Figure 10.

The host CPU for issuing Control Commands to the 82586 via the SCB. These commands may appear at any time during routine operation, as determined by the host CPU. After the required Control Command is setup, the CPU sends a CA signal to the 82586.

SCB is also used by the 82586 to return status information to the host CPU. After inserting the required status bits into SCB, the 82586 issues an Interrupt to the CPU.

The format is as follows:

**STATUS word**: Indicates the status of the 82586. This word is modified only by the 82586. Defined bits are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CX</strong> (Bit 15)</td>
<td>A command in the CBL having its 'I' (interrupt) bit set has been executed.</td>
</tr>
<tr>
<td><strong>FR</strong> (Bit 14)</td>
<td>A frame has been received.</td>
</tr>
<tr>
<td><strong>CNR</strong> (Bit 13)</td>
<td>The Command Unit left the Active state.</td>
</tr>
</tbody>
</table>

**COMMAND word**: Specifies the action to be performed as a result of the CA. This word is set by the CPU and cleared by the 82586. Defined bits are:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ACK-CX</strong> (Bit 15)</td>
<td>Acknowledges the command executed event.</td>
</tr>
</tbody>
</table>

---

**Figure 10. System Control Block (SCB) Format**

<table>
<thead>
<tr>
<th>15 ODD BYTE</th>
<th>EVEN BYTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>STAT</td>
<td>0</td>
</tr>
<tr>
<td>CUS</td>
<td>0</td>
</tr>
<tr>
<td>RUS</td>
<td>0</td>
</tr>
<tr>
<td>RUS</td>
<td>0</td>
</tr>
<tr>
<td>ACK</td>
<td>RUC</td>
</tr>
</tbody>
</table>

**SCB (STATUS)**

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CX</strong> (Bit 15)</td>
<td>A command in the CBL having its 'I' (interrupt) bit set has been executed.</td>
</tr>
</tbody>
</table>

**SCB + 2 (COMMAND)**

<table>
<thead>
<tr>
<th>Bit 14</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FR</strong> (Bit 14)</td>
<td>A frame has been received.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 13</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CNR</strong> (Bit 13)</td>
<td>The Command Unit left the Active state.</td>
</tr>
</tbody>
</table>

**SCB + 4**

<table>
<thead>
<tr>
<th>Bit 12</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>RNR</strong> (Bit 12)</td>
<td>The Receive Unit left the Ready state.</td>
</tr>
</tbody>
</table>

**SCB + 6**

<table>
<thead>
<tr>
<th>Bit 8-10</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CUS</strong> (Bits 8-10)</td>
<td>(3 bits) this field contains the status of the Command Unit. Valid values are:</td>
</tr>
<tr>
<td>0</td>
<td>Idle</td>
</tr>
<tr>
<td>1</td>
<td>Suspended</td>
</tr>
<tr>
<td>2</td>
<td>Active</td>
</tr>
<tr>
<td>3-7</td>
<td>Not used</td>
</tr>
</tbody>
</table>

**SCB + 8**

<table>
<thead>
<tr>
<th>Bit 4-6</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>RUS</strong> (Bits 4-6)</td>
<td>(3 bits) this field contains the status of the Receive Unit. Valid values are:</td>
</tr>
<tr>
<td>0</td>
<td>Idle</td>
</tr>
<tr>
<td>1</td>
<td>Suspended</td>
</tr>
<tr>
<td>2</td>
<td>No Resources</td>
</tr>
<tr>
<td>3-7</td>
<td>Not used</td>
</tr>
<tr>
<td>4</td>
<td>Ready</td>
</tr>
<tr>
<td>5-7</td>
<td>Not used</td>
</tr>
</tbody>
</table>

**SCB + 10**

**SCB + 12**

**SCB + 14**
### ACK-FR (Bit 14)
 Acknowledges the frame received event.

### ACK-CNR (Bit 13)
 Acknowledges that the Command Unit became not ready.

### ACK-RNR (Bit 12)
 Acknowledges that the Receive Unit became not ready.

### CUC (Bits 8-10)
 (3 bits) This field contains the command to the Command Unit. Valid values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>NOP (doesn't affect current state of the unit).</td>
</tr>
<tr>
<td>1</td>
<td>Start execution of the first command on the CBL.</td>
</tr>
<tr>
<td>2</td>
<td>Resume the operation of the command unit by executing the next command. This operation assumes that the command unit has been previously suspended.</td>
</tr>
<tr>
<td>3</td>
<td>Suspend execution of commands on CBL after current command is complete.</td>
</tr>
<tr>
<td>4</td>
<td>Abort execution of commands immediately.</td>
</tr>
<tr>
<td>5-7</td>
<td>Reserved, illegal for use.</td>
</tr>
</tbody>
</table>

### RUC (Bits 4-6)
 (3 bits) This field contains the command to the receive unit. Valid values are:

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>NOP (does not alter current state of unit).</td>
</tr>
</tbody>
</table>
| 1     | Start reception of frames. If a frame is being received, then complete reception before starting. The beginning of the RFA is contained in the RFA.

### RESET (Bit 7)
 - Reset chip (logically the same as hardware RESET).

### CBL-OFFSET:
 Gives the 16-bit offset address of the first command (Action Command) in the command list to be executed following CU-START. Thus, the 82586 reads this word only if the CUC field contained a CU-START Control Command.

### RFA-OFFSET:
 Points to the first Receive Frame Descriptor in the Receive Frame Area

### CRCERRS:
 CRC Errors - contains the number of properly aligned frames received with a CRC error.

### ALNERRS:
 Alignment Errors - contains the number of misaligned frames received with a CRC error.

### RSCERRS:
 Resource Errors - records the number of correct incoming frames discarded due to lack of memory resources (buffer space or received frame descriptors).

### OVRNERRS:
 Overrun Errors - counts the number of received frame sequences lost because the memory bus was not available in time to transfer them.

### ACTION COMMANDS
 The 82586 executes a 'program' that is made up of action commands in the Command List. As shown in Figure 5, each command contains the command field, status and control fields, link to the next action command in the CL, and any command-specific parameters. This command format is called the Command Block.
The 82586 has a repertoire of 8 commands:

NOP
Set up Individual Address
Configure
Set up Multicast Address
Transmit
TDR
Diagnose
Dump

NOP

This command results in no action by the 82586, except as performed in normal command processing. It is present to aid in Command List manipulation.

NOP command includes the following fields:

**STATUS word (written by 82586):**

<table>
<thead>
<tr>
<th>C</th>
<th>B</th>
<th>OK</th>
<th>(Bit 15)</th>
<th>(Bit 14)</th>
<th>(Bit 13)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Command completed</td>
<td>Busy executing command</td>
<td>Error free completion</td>
</tr>
</tbody>
</table>

**COMMAND word:**

<table>
<thead>
<tr>
<th>EL</th>
<th>S</th>
<th>I</th>
<th>CMD</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Bit 15)</td>
<td>(Bit 14)</td>
<td>(Bit 13)</td>
<td>(Bits 0-2)</td>
</tr>
<tr>
<td>- End of command list</td>
<td>- Suspend after completion</td>
<td>- Interrupt after completion</td>
<td>- NOP = 0</td>
</tr>
</tbody>
</table>

**LINK OFFSET:** Address of next Command Block

**IA-SETUP**

This command loads the 82586 with the Individual Address. This address is used by the 82586 for recognition of Destination Address during reception and insertion of Source Address during transmission.

The IA-SETUP command includes the following fields:

**INDIVIDUAL ADDRESS**

**NTH BYTE**
STATUS word (written by 82586):

<table>
<thead>
<tr>
<th>C</th>
<th>B</th>
<th>OK</th>
<th>A</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Bit 15)</td>
<td>(Bit 14)</td>
<td>(Bit 13)</td>
<td>(Bit 12)</td>
</tr>
<tr>
<td>Command completed</td>
<td>Busy executing command</td>
<td>Error free completion</td>
<td>Command aborted</td>
</tr>
</tbody>
</table>

COMMAND word:

<table>
<thead>
<tr>
<th>EL</th>
<th>S</th>
<th>I</th>
<th>CMD</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Bit 15)</td>
<td>(Bit 14)</td>
<td>(Bit 13)</td>
<td>(Bits 0-2)</td>
</tr>
<tr>
<td>End of command list</td>
<td>Suspend after completion</td>
<td>Interrupt after completion</td>
<td>IA-SETUP = 1</td>
</tr>
</tbody>
</table>

LINK OFFSET: Address of next Command Block

INDIVIDUAL ADDRESS: Individual Address parameter

The least significant bit of the Individual Address parameter must be zero for IEEE 802.3/Ethernet. However, no enforcement of 0 is provided by the 82586. Thus, an Individual Address with least significant bit 1, is possible.

CONFIGURE

The CONFIGURE command is used to update the 82586 operating parameters.

![Figure 13. The CONFIGURE Command Block](image-url)
<table>
<thead>
<tr>
<th>Byte 8-9:</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>SRDY/ARDY (Bit 6)</td>
<td>0</td>
<td>- SRDY/ARDY pin operates as ARDY (internal synchronization).</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>- SRDY/ARDY pin operates as SRDY (external synchronization).</td>
</tr>
<tr>
<td>SAV-BF (Bit 7)</td>
<td>0</td>
<td>- Received bad frames are not saved in memory.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>- Received bad frames are saved in memory.</td>
</tr>
<tr>
<td>ADDR-LEN (Bits 8-10)</td>
<td></td>
<td>- Number of address bytes. NOTE: 7 is interpreted as 0.</td>
</tr>
<tr>
<td>AT-LOC (Bit 11)</td>
<td>0</td>
<td>- Address and Type Fields separated from data and associated with Transmit Command Block or Receive Frame Descriptor. For transmitted Frame, Source Address is inserted by the 82586.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>- Address and Type Fields are part of the Transmit/Receive data buffers, including Source Address (which is not inserted by the 82586).</td>
</tr>
<tr>
<td>PREAM-LEN (Bits 12-13)</td>
<td></td>
<td>- Preamble Length including Beginning of Frame indicator: 00 - 2 bytes 01 - 4 bytes 10 - 8 bytes 11 - 16 bytes</td>
</tr>
<tr>
<td>INT-LPBCK (Bit 14)</td>
<td></td>
<td>- Internal Loopback</td>
</tr>
<tr>
<td>EXT-LPBCK (Bit 15)</td>
<td></td>
<td>- External Loopback. NOTE: Bits 14 and 15 configured to 1, cause Internal Loopback.</td>
</tr>
<tr>
<td>Byte 10-11:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LIN-PRI0 (Bits 0-2)</td>
<td></td>
<td>- Linear Priority</td>
</tr>
</tbody>
</table>

| Byte 12-13: |   |   |
| SLOT-TIME (L) (Bits 0-7) |   | - Slot Time number, low byte |
| SLT-TM (H) (Bits 8-10) |   | - Slot Time number, high bits |
| RETRY-NUM (Bits 12-15) |   | - Maximum number of transmission retries on collisions |

| Byte 14-15: |   |   |
| PRM (Bit 0) |   | - Promiscuous Mode |
| BC-DIS (Bit 1) |   | - Broadcast Disable |
| MANCH/ NRZ (Bit 2) |   | - Manchester or NRZ encoding/decoding |
|        | 0 | - NRZ |
|        | 1 | - Manchester |
| TONO-CRS (Bit 3) |   | - Transmit on No Carrier Sense |
|        | 0 | - Cease transmission if CRS goes inactive during frame transmission |
|        | 1 | - Continue transmission even if no Carrier Sense |
| NCRC-INS (Bit 4) |   | - No CRC Insertion |
| CRC-16 (Bit 5) |   | - CRC Type: |
|        | 0 | - 32 bit Autodin II CRC polynomial |
|        | 1 | - 16 bit CCITT CRC polynomial |
| BT-STF (Bit 6) |   | - Bitstuffing: |
|        | 0 | - End of Carrier mode (Ethernet) |
|        | 1 | - HDLC like Bitstuffing mode |
| PAD (Bit 7) |   | - Padding |
|        | 0 | - No Padding |
1 - Perform padding by transmitting flags for remainder of Slot Time

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRSF (Bits 8-9)</td>
<td>- Carrier Sense Filter in bit times</td>
</tr>
<tr>
<td>CRS-SRC (Bit 11)</td>
<td>- Carrier Sense Source</td>
</tr>
<tr>
<td>CDTF (Bits 12-14)</td>
<td>- Collision Detect Filter in bit times</td>
</tr>
<tr>
<td>CDT-SRC (Bit 15)</td>
<td>- Collision Detect Source</td>
</tr>
</tbody>
</table>

**Byte 16:**

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIN-FRM-LEN. (Bits 0-7)</td>
<td>- Minimum number of bytes in a frame</td>
</tr>
</tbody>
</table>

**Table 2. 82586 Default Values**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preamble Length</td>
<td>2</td>
</tr>
<tr>
<td>Address Length</td>
<td>6</td>
</tr>
<tr>
<td>Broadcast Disable</td>
<td>0</td>
</tr>
<tr>
<td>CRC-16/CRC-32</td>
<td>0</td>
</tr>
<tr>
<td>No CRC Insertion</td>
<td>0</td>
</tr>
<tr>
<td>Bitstuffing/EOC</td>
<td>0</td>
</tr>
<tr>
<td>Padding</td>
<td>0</td>
</tr>
<tr>
<td>Min-Frame-Length</td>
<td>64</td>
</tr>
<tr>
<td>Interframe Spacing</td>
<td>96</td>
</tr>
<tr>
<td>Slot Time</td>
<td>512</td>
</tr>
<tr>
<td>Number of Retries</td>
<td>15</td>
</tr>
<tr>
<td>Linear Priority</td>
<td>0</td>
</tr>
<tr>
<td>Accelerated Contention Resolution</td>
<td>0</td>
</tr>
<tr>
<td>Exponential Backoff Method</td>
<td>0</td>
</tr>
<tr>
<td>Manchester/NRZ</td>
<td>0</td>
</tr>
<tr>
<td>Internal CRS</td>
<td>0</td>
</tr>
<tr>
<td>CRS Filter</td>
<td>0</td>
</tr>
<tr>
<td>Internal CDT</td>
<td>0</td>
</tr>
<tr>
<td>CDT Filter</td>
<td>0</td>
</tr>
<tr>
<td>Transmit On No CRS</td>
<td>0</td>
</tr>
<tr>
<td>FIFO THRESHOLD</td>
<td>8</td>
</tr>
<tr>
<td>SRDY/ARDY</td>
<td>0</td>
</tr>
<tr>
<td>Save Bad Frame</td>
<td>0</td>
</tr>
<tr>
<td>Address/Type Location</td>
<td>0</td>
</tr>
<tr>
<td>INT Loopback</td>
<td>0</td>
</tr>
<tr>
<td>EXT Loopback</td>
<td>0</td>
</tr>
<tr>
<td>Promiscuous Mode</td>
<td>0</td>
</tr>
</tbody>
</table>

**CONFIGURATION DEFAULTS**

The default values of the configuration parameters are compatible with the IEEE 802.3/Ethernet Standards. RESET configures the 82586 according to the defaults shown in Table 2.

**MC-SETUP**

This command sets up the 82586 with a set of Multicast Addresses. Subsequently, incoming frames with Destination Addresses from this set are accepted.

**Figure 14. The MC-SETUP Command Block**
The MC-SETUP command includes the following fields:

**STATUS word (written by 82586):**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Command completed</td>
</tr>
<tr>
<td>B</td>
<td>Busy executing command</td>
</tr>
<tr>
<td>OK</td>
<td>Error free completion</td>
</tr>
<tr>
<td>A</td>
<td>Command aborted</td>
</tr>
</tbody>
</table>

**COMMAND word:**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL</td>
<td>End of command list</td>
</tr>
<tr>
<td>S</td>
<td>Suspend after completion</td>
</tr>
<tr>
<td>I</td>
<td>Interrupt after completion</td>
</tr>
<tr>
<td>CMD</td>
<td>MC-SETUP = 3</td>
</tr>
</tbody>
</table>

**LINK OFFSET:** Address of next Command Block

**MC-CNT:** A 14-bit field indicating the number of bytes in the MC-LIST field. MC-CNT is truncated to the nearest multiple of Address Length (in bytes). Issuing a MC-SETUP command with MC-CNT=0 disables reception of any incoming frame with a Multicast Address.

**MC-LIST:** A list of Multicast Addresses to be accepted by the 82586. Note that the most significant byte of an address is followed immediately by the least significant byte of the next address. Note also that the least significant bit of each Multicast Address in the set must be a one.

The Transmit-Byte-Machine maintains a 64-bit HASH table used for checking Multicast Addresses during reception.

An incoming frame is accepted if it has a Destination Address whose least significant bit is a one, and after hashing points to a bit in the HASH table whose value is one. The hash function is selecting bits 2 to 7 of the CRC register. RESET causes the HASH table to become all zeros.

After the Transmit-Byte-Machine reads a MC-SETUP command from TX-FIFO, it clears the HASH table and reads the bytes in groups whose length is determined by the ADDRESS length. Each group is hashed using CRC logic and the bit in the HASH table to which bits 2-7 of the CRC register point is set to one. A group that is not complete has no effect on the HASH table. Transmit-Byte-Machine notifies CU after completion.

**TRANSMIT**

The TRANSMIT command causes transmission (and if necessary retransmission) of a frame.

**TRANSMIT CB** includes the following fields:

**STATUS word (written by 82586):**

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Command completed</td>
</tr>
<tr>
<td>B</td>
<td>Busy executing command</td>
</tr>
<tr>
<td>OK</td>
<td>Error free completion</td>
</tr>
<tr>
<td>A</td>
<td>Command aborted</td>
</tr>
<tr>
<td>S10</td>
<td>No Carrier Seqse signal during transmission</td>
</tr>
<tr>
<td>S9</td>
<td>Transmission unsuccessful (stopped) due to loss of Clear-to-Send signal</td>
</tr>
</tbody>
</table>

![Figure 15. The Transmit Command Block](image-url)
DESTINATION ADDRESS: Destination Address of the frame.

TYPE FIELD: Type Field of the frame.

STATUS word:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EOF</td>
<td>Indicates that this is the Buffer Descriptor of the last buffer of this frame's Information Field.</td>
</tr>
<tr>
<td>ACT-COUNT</td>
<td>Actual number of data bytes in buffer (can be even or odd).</td>
</tr>
</tbody>
</table>

NEXT BD OFFSET: points to next Buffer Descriptor in list. If EOF is set, this field is meaningless.

BUFFER ADDRESS: 24-bit absolute address of buffer.

TIME DOMAIN REFLECTOMETER - TDR

This command performs a Time Domain Reflectometer test on the serial link. By performing the command, the user is able to identify shorts or opens and their location. Along with transmission of 'All Ones,' the 82586 triggers an internal timer. The timer measures the time elapsed from transmission start until 'echo' is obtained. 'Echo' is indicated by Collision Detect going active or Carrier Sense signal drop.

TDR command includes the following fields:

STATUS word (written by 82586):

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Command completed</td>
</tr>
<tr>
<td>B</td>
<td>Busy executing command</td>
</tr>
<tr>
<td>OK</td>
<td>Error free completion</td>
</tr>
</tbody>
</table>

Figure 16. The Transmit Buffer Descriptor
Figure 17. The TDR Command Block

COMMAND word:

<table>
<thead>
<tr>
<th>EL</th>
<th>S</th>
<th>I</th>
<th>CMD</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>(Bits 0-2)</td>
</tr>
</tbody>
</table>
- End of command list
- Suspend after completion
- Interrupt after completion
- TDR = 5

LINK OFFSET: Address of next Command Block

RESULT word:

<table>
<thead>
<tr>
<th>LNK-OK</th>
<th>XCVR-PRB</th>
<th>ET-OPN</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(Bit 14)</td>
<td>(Bit 13)</td>
</tr>
</tbody>
</table>
- No link problem identified
- Transceiver Cable Problem identified (valid only in the case of a Transceiver that does not return Carrier Sense during transmission).
- Open on the link identified (valid only in the case of a Transceiver that returns Carrier Sense during transmission).

DUMP

This command causes the contents of over a hundred bytes of internal registers to be placed in memory. It is supplied as a self diagnostic tool, as well as to supply registers of interest to the user.

DUMP command includes the following fields:

STATUS word (written by 82586):

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>B</td>
<td>OK</td>
</tr>
<tr>
<td>(Bit 15)</td>
<td>(Bit 14)</td>
<td>(Bit 13)</td>
</tr>
</tbody>
</table>
- Command completed
- Busy executing command
- Error free completion

Figure 18. The DUMP Command Block
COMMAND word:

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |
| EL | (Bit 15) | - End of command list |
| S  | (Bit 14)  | - Suspend after completion |
| I  | (Bit 13)  | - Interrupt after completion |
| CMD| (Bits 0-2) | - DUMP = 6 |

LINK OFFSET: Address of next Command Block

BUFFER OFFSET: This word specifies the offset portion of the memory address which points to the top of the buffer allocated for the dumped registers contents. The length of the buffer is 170 bytes.

DUMP AREA FORMAT

Figure 18 shows the format of the DUMP area. The fields are as follows:

Bytes 00H to 0AH: These bytes correspond to the 82586 CONFIGURE command field (except bit 6 of the first word).

Bytes 0CH to 11H: The Individual Address Register content. IARO is the Individual Address least significant byte.

Bytes 12H to 13H: Status word of last command block (only bits 0-13).

Bytes 14H to 17H: Content of the Transmit CRC generator. TXCRCRO is the least significant byte. The contents are dependent on the activity before the DUMP command:

After RESET - 'All Ones.'

After successful transmission - 'All Zeros.'

After MC-SETUP command - Generated CRC value of the last MC address, on MC-LIST.

After unsuccessful transmission, depends on where it stopped.

NOTE
For 16-bit CRC only TXCRCRO and TXCRCR1 are valid.

Bytes 18H to 1BH: Contents of Receive CRC Checker. RXCRCRO is the least significant byte. The contents are dependent on the activity performed before the DUMP command:

After RESET - 'All Ones.'

After good frame reception -

1. For CRC-CCITT - 0D1F0H.
2. For CRC-Autodin-II - 7C40DD7BH.

After Bad Frame reception - corresponds to the received information.

After reception attempt, i.e. unsuccessful check for address match, corresponds to the CRC performed on the frame address.

NOTE
Any frame on the serial link modifies this register contents.

Figure 19. The DUMP Area
Figure 19. DUMP Area (con't)

Bytes 1CH to 21H: Temporary Registers.

Bytes 22H to 23H: Receive Status Register. Bits 6, 7, 8, 10, 11 and 13 assume the same meaning as corresponding bits in the Receive Frame Descriptor Status field.

Bytes 24H to 28H: HASH TABLE.

Bytes 2CH to 2DH: Status bits of the last time TDR command that was performed.

NXT-RB-SIZE: Let N be the last buffer of the last received frame, then NXT-RB-SIZE is the number of bytes available in the N+1 buffer. EL - The EL bit of the Receive Buffer Descriptor.

NXT-RB-ADR: Let N be the last Receive Buffer used, then NXT-RB-ADR is the BUFFER-ADDRESS field in the N+1 Receive-Buffer Descriptor, i.e. the pointer to the N+1 Receive Buffer.

CUR-RB-SIZE: The number of bytes in the last buffer of the last received frame. EL - The EL bit of the last buffer in the last received frame.

LA-RBD-ADR: Look Ahead Buffer Descriptor, i.e. the pointer to N+2 Receive Buffer Descriptor.

NXT-RBD-ADR: Next Receive Buffer Descriptor Address. Similar to LA-RBD-ADR but points to N+1 Receive Buffer Descriptor.

CUR-RBD-ADR: Current Receive Buffer Descriptor Address. Similar to LA-RBD-ADR, but points to Nth Receive Buffer Descriptor.

CUR-RB-EBC: Current Receive Buffer Empty Byte Count. Let N be the currently used Receive Buffer. Then CUR-RB-EBC indicates the Empty part of the buffer, i.e. the ACT-COUNT of buffer N is given by the difference between its SIZE and the CUR-RB-EBC.

NXT-FD-ADR: Next Frame Descriptor Address. Define N as the last Receive Frame Descriptor with bits C=1 and B=0, then NXT-FD-ADR is the address of N+2 Receive Frame Descriptor (with B=C=0) and is equal to the LINK-ADDRESS field in N+1 Receive Frame Descriptor.

CUR-FD-ADR: Current Frame Descriptor Address. Similar to next NXT-FD-ADR but refers to N+1 Receive Frame Descriptor (with B=1, C=0).

Bytes 54H to 55H: Temporary register.
NXT-TB-CNT: Next Transmit Buffer Count. Let \( N \) be the last transmitted buffer of the TRANSMIT command executed recently, the NXT-TB-CNT is the ACT-COUNT field in the \( N \)th Transmit Buffer Descriptor. EOF - Corresponds to the EOF bit of the \( N \)th Transmit Buffer Descriptor. EOF = 1 indicates that the last buffer accessed by the 82586 during Transmit was the last Transmit Buffer in the data buffer chain associated with the Transmit Command.

BUF-ADR: Buffer Address. The BUF-PTR field in the DUMP-STATUS Command Block.

NXT-TB-AD-L: Next Transmit Buffer Address Low. Let \( N \) be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then NXT-TB-AD-L are the two least significant bytes of the \( N \)th buffer address.

LA-TBD-ADR: Look Ahead Transmit Buffer Descriptor Address. Let \( N \) be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then LA-TBD-ADR is the NEXT-BD-ADDRESS field of the \( N \)th Buffer Descriptor.

NXT-TBD-ADR: Next Transmit Buffer, Descriptor Address. Similar in function to LA-TBD-ADR but related to Transmit Buffer Descriptor \( N-1 \). Actually, it is the address of Transmit Buffer Descriptor \( N \).

Bytes 60H, 61H: This is a copy of the 2nd word in the DUMP-STATUS command presently executing.

NXT-CB-ADR: Next Command Block Address. The LINK-ADDRESS field in the DUMP Command Block presently executing. Points to the next command.

CUR-CB-ADR: Current Command Block Address. The address of the DUMP Command Block currently executing.

SCB-ADR: Offset of the System Control Block (SCB).

Bytes 7EH, 7FH:
- RU-SUS-RQ (Bit 4) - Receive Unit Suspend Request.

Bytes 80H, 81H:
- CU-SUS-RQ (Bit 4) - Command Unit Suspend Request
- END-OF-CBL (Bit 5) - End of Command Block List. If '1' indicates that DUMP-STATUS is the last command in the command chain.
- ABRT-IN-PROG (Bit 6) - Command Unit Abort Request.
- RU-SUS-FD (Bit 12) - Receive Unit Suspend Frame Descriptor Bit. Assume \( N \) is the Receive Frame Descriptor used recently, then RU-SUS-FD is equivalent to the S bit of \( N+1 \) Receive Frame Descriptor.

Bytes 82H, 83H:
- RU-SUS (Bit 4) - Receive Unit in SUSPENDED state.
- RU-NRSRC (Bit 5) - Receive Unit in NO RESOURCES state.
- RU-RDY (Bit 6) - Receive Unit in READY state.
- RU-IDL (Bit 7) - Receive Unit in IDLE state.
- RNR (Bit 12) - RNR Interrupt In Service bit.
- CR (Bit 13) - CNR Interrupt In Service bit.
- FR (Bit 14) - FR Interrupt In Service bit.
- CX (Bit 15) - CX Interrupt In Service bit.

Bytes 90H to 93H:
- BUF-ADR-PTR - Buffer pointer is the absolute address of the bytes following the DUMP Command block.

Bytes 94H to 95H:
- RCV-DMA-BC - Receive DMA Byte Count. This field contains number of bytes to be transferred during the next Receive DMA operation. The value depends on AT-LOCation configuration bit.
  1. If AT-LOCation = 0 then RCV-DMA-BC = (2 times ADDR-LEN plus 2) if the next Receive Frame Descriptor has already been fetched.
  2. If AT-LOCation = 1 then it contains the size of the next Receive Buffer.

- BR+BUF-PTR+96H - Sum of Base Address plus BUF-PTR field and 96H.
- RCV-DMA-ADR - Receive DMA absolute Address. This is the next RCV-DMA start address. The value depends on AT-LOCation configuration bit.
  1. If AT-LOCation = 0, then RCV-DMA-ADR is the Destination Address field located in the next Receive Frame Descriptor.
  2. If AT-LOCation = 1, then RCV-DMA-ADR is the next Receive Data Buffer Address.
The following nomenclature has been used in the DUMP table:

| 0 | - The 82586 writes zero in this location. |
| 1 | - The 82586 writes one in this location.  |
| X | - The 82586 writes zero or one in this location. |
|///| - The 82586 copies this location from the corresponding position in the memory structure. |

**DIAGNOSE**

The DIAGNOSE Command triggers an internal self-test procedure of backoff related registers and counters.

The DIAGNOSE command includes the following:

**STATUS word (written by 82586):**

| C (bit 15) | Command completed |
| B (bit 14) | Busy executing command |
| OK (bit 13) | Error free completion |
| FAIL (bit 11) | Indicates that the self test procedure failed |

**COMMAND word:**

| EL (bit 15) | End of command list |
| S (bit 14) | Suspend after completion |
| I (bit 13) | Interrupt after completion |
| CMD (bits 0-2) | DIAGNOSE = 7 |

**LINK OFFSET:** Address of next Command Block

**RECEIVE FRAME AREA (RFA)**

The Receive Frame Area, RFA, is prepared by the host CPU. Data is placed into the RFA by the 82586 as frames are received. RFA consists of a list of Receive Frame Descriptors (FD), each of which is associated with a frame. RFA-OFFSET field of SCB points to the first FD of the chain; the last FD is identified by the End-of-List flag (EL). See Figure 21.

**FRAME DESCRIPTOR (FD) FORMAT**

The FD includes the following fields:

**STATUS word (set by the 82586):**

| C (bit 15) | Completed storing frame. |
| B (bit 14) | FD was consumed by RU. |
| OK (bit 13) | Frame received successfully. If this bit is set, then all others will be reset; if it is reset, then the other bits will indicate the nature of the error. |
| S11 (bit 11) | Received frame experienced CRC error. |
| S10 (bit 10) | Received frame experienced an alignment error. |
| S9 (bit 9) | RU ran out of resources during reception of this frame. |
| S8 (bit 8) | RCV-DMA overrun. |
| S7 (bit 7) | Received frame had fewer bits than configured Minimum Frame Length. |
| S6 (bit 6) | No EOF flag detected (only when configured to Bitstuffing). |

**COMMAND word:**

| EL (bit 15) | Last FD in the list. |
| S (bit 14) | RU should be suspended after receiving this frame. |
LINK OFFSET: Address of next FD in list.

RBD-OFFSET (initially prepared by the CPU and later may be updated by 82586): Address of the first RBD that represents the Information Field. RBD-OFFSET = 0FFFFH means there is no Information Field.

DESTINATION ADDRESS (written by 82586): Contains Destination Address of received frame. The length in bytes, it is determined by the Address Length configuration parameter.

Figure 21. The Receive Frame Area
SOURCE ADDRESS (written by 82586): Contains Source Address of received frame. Its length is the same as DESTINATION ADDRESS.

TYPE FIELD (written by 82586): Contains the 2 byte Type Field of received frame.

RECEIVE BUFFER DESCRIPTOR FORMAT

The Receive Buffer Descriptor (RBD) holds information about a buffer; size and location, and the means for forming a chain of RBDs, (forward pointer and end-of-frame indication).

The Buffer Descriptor contains the following fields:

STATUS word (written by the 82586):

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EOF</td>
<td>(bit 15) - Last buffer in received frame.</td>
</tr>
<tr>
<td>F</td>
<td>(bit 14) - ACT COUNT field is valid.</td>
</tr>
<tr>
<td>ACT COUNT</td>
<td>(bits 0-13) - Number of bytes in the buffer that are actually occupied.</td>
</tr>
</tbody>
</table>

NEXT RBD OFFSET: Address of next BD in list of BD's.

BUFFER ADDRESS: 24-bit absolute address of buffer.

EL/SIZE:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EL</td>
<td>(bit 15) - Last BD in list.</td>
</tr>
<tr>
<td>SIZE</td>
<td>(bits 0-13) - number of bytes the buffer is capable of holding.</td>
</tr>
</tbody>
</table>

ELECTRICAL AND TIMING CHARACTERISTICS

PLEASE NOTE:
The following specifications are preliminary values and are subject to change without notice. Contact your local Intel Sales Office for the latest specifications.

SYSTEM INTERFACE
A.C. TIMING CHARACTERISTICS

$T_A=0-70^\circ C, \text{ } V_{CC}=5\text{V}\pm10\%$

Figure 24 and Figure 25 define how the measurements should be done:
Figure 23. The Receive Buffer Descriptor (RBD) Format

Figure 24. TTL Input/Output Voltage Levels For Timing Measurements

Figure 25. System Clock MOS Input Voltage Levels for Timing Measurements
D.C. CHARACTERISTICS

\( T_A = 0-70^\circ C, V_{CC} = 5V \pm 10\% \) CLK, TxD, TxC, RxD, RxD have MOS levels (see \( V_{MIL}, V_{MIH}, V_{MOL}, V_{MOH} \)). All other signals have TTL levels (see \( V_{IL}, V_{IH}, V_{OL}, V_{OH} \)).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IL} )</td>
<td>Input Low Voltage (TTL)</td>
<td>-0.5</td>
<td>+0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH} )</td>
<td>Input high Voltage (TTL)</td>
<td>2.0</td>
<td>( V_{CC}+0.5 ) V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Output Low Voltage (TTL)</td>
<td>0.45</td>
<td>V</td>
<td>( I_{OL}=2.5\text{mA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>Output High Voltage (TTL)</td>
<td>2.4</td>
<td>V</td>
<td>( I_{OH}=-400\text{uA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{MIL} )</td>
<td>Input Low Voltage (MOS)</td>
<td>-0.5</td>
<td>0.6</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{MIH} )</td>
<td>Input High Voltage (MOS)</td>
<td>3.9</td>
<td>( V_{CC}+0.5 ) V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{MOL} )</td>
<td>Output Low Voltage (MOS)</td>
<td>0.45</td>
<td>V</td>
<td>( I_{OL}=2.5\text{mA} )</td>
<td></td>
</tr>
<tr>
<td>( V_{MOH} )</td>
<td>Output High Voltage</td>
<td>( V_{CC}-0.5 ) V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Input Leakage Current</td>
<td>±10</td>
<td>uA</td>
<td>( 0\leq V_{IN}\leq V_{CC} )</td>
<td></td>
</tr>
<tr>
<td>( I_{IO} )</td>
<td>Output Leakage Current</td>
<td>±10</td>
<td>uA</td>
<td>( 0.45\leq V_{OUT}\leq V_{CC} )</td>
<td></td>
</tr>
<tr>
<td>( C_{IN} )</td>
<td>Capacitance of Input Buffer</td>
<td>10</td>
<td>pF</td>
<td>FC=1MHz</td>
<td></td>
</tr>
<tr>
<td>( C_{OUT} )</td>
<td>Capacitance of Output Buffer</td>
<td>20</td>
<td>pF</td>
<td>FC=1MHz</td>
<td></td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Power Supply</td>
<td>450</td>
<td>mA</td>
<td>( T_A = 0 \text{ deg. C} )</td>
<td></td>
</tr>
</tbody>
</table>

Figure 26. INT Output Timing  
Figure 27. CA Input Timing  
Figure 28. RESET Timing
Figure 29. ARDY and SRDY Timings Relative to CLK

Figure 30. HOLD/HLDA Timing Relative to CLK
Figure 31. Read Cycle Timing
### INPUT TIMING REQUIREMENTS (8MHz)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>CLK cycle period</td>
<td>125</td>
<td>2000</td>
<td></td>
</tr>
<tr>
<td>T2</td>
<td>CLK low time at 1.5V</td>
<td>53</td>
<td>1000</td>
<td></td>
</tr>
<tr>
<td>T3</td>
<td>CLK low time at 0.6V</td>
<td>42.5</td>
<td>1000</td>
<td></td>
</tr>
<tr>
<td>T4</td>
<td>CLK high time at 1.5V</td>
<td>53</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T5</td>
<td>CLK high time at 3.8V</td>
<td>42.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T6</td>
<td>CLK rise time</td>
<td></td>
<td>15</td>
<td>Note 1</td>
</tr>
<tr>
<td>T7</td>
<td>CLK fall time</td>
<td></td>
<td>15</td>
<td>Note 2</td>
</tr>
<tr>
<td>T8</td>
<td>Data in setup time</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T9</td>
<td>Data in hold time</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T10</td>
<td>Async RDY active setup time</td>
<td>20</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T11</td>
<td>Async RDY inactive setup time</td>
<td>35</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T12</td>
<td>Async RDY hold time</td>
<td>15</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T13</td>
<td>Synchronous ready/active setup</td>
<td>35</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T14</td>
<td>Synchronous ready hold time</td>
<td>0</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T15</td>
<td>HLDA setup time</td>
<td>20</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T16</td>
<td>HLDA hold time</td>
<td>10</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T17</td>
<td>Reset setup time</td>
<td>20</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T18</td>
<td>Reset hold time</td>
<td>10</td>
<td></td>
<td>Note 3</td>
</tr>
<tr>
<td>T19</td>
<td>CA pulse width</td>
<td>1</td>
<td>T1</td>
<td></td>
</tr>
<tr>
<td>T20</td>
<td>CA setup time</td>
<td>20</td>
<td>15</td>
<td>Note 3</td>
</tr>
<tr>
<td>T21</td>
<td>CA hold time</td>
<td>10</td>
<td></td>
<td>Note 3</td>
</tr>
</tbody>
</table>

*Note 1, 2, 3 refer to specific notes related to each parameter.

Figure 32. Write Cycle Timing
OUTPUT TIMINGS (8 MHz)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>T22</td>
<td>DT/R valid delay</td>
<td>0</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>T23</td>
<td>WR, DEN active delay</td>
<td>0</td>
<td>70</td>
<td></td>
</tr>
<tr>
<td>T24</td>
<td>WR, DEN inactive delay</td>
<td>0</td>
<td>65</td>
<td></td>
</tr>
<tr>
<td>T25</td>
<td>Int. active delay</td>
<td>0</td>
<td>85</td>
<td>Note 4</td>
</tr>
<tr>
<td>T26</td>
<td>Int. inactive delay</td>
<td>0</td>
<td>85</td>
<td>Note 4</td>
</tr>
<tr>
<td>T27</td>
<td>Hold active delay</td>
<td>0</td>
<td>85</td>
<td>Note 4</td>
</tr>
<tr>
<td>T28</td>
<td>Hold inactive delay</td>
<td>0</td>
<td>85</td>
<td>Note 4</td>
</tr>
<tr>
<td>T29</td>
<td>Address valid delay</td>
<td>0</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>T30</td>
<td>Address float delay</td>
<td>0</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>T31</td>
<td>Data valid delay</td>
<td>0</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>T32</td>
<td>Data hold Time</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T33</td>
<td>Status active delay</td>
<td>0</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>T34</td>
<td>Status inactive delay</td>
<td>0</td>
<td>70</td>
<td></td>
</tr>
<tr>
<td>T35</td>
<td>ALE active delay</td>
<td>0</td>
<td>45</td>
<td>Note 5</td>
</tr>
<tr>
<td>T36</td>
<td>ALE inactive delay</td>
<td>0</td>
<td>45</td>
<td>Note 5</td>
</tr>
<tr>
<td>T37</td>
<td>ALE width</td>
<td>T2-10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T38</td>
<td>Address valid to ALE low</td>
<td>T2-30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T39</td>
<td>Address hold to ALE inactive</td>
<td>T7-10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T40</td>
<td>RD active delay</td>
<td>0</td>
<td>95</td>
<td></td>
</tr>
<tr>
<td>T41</td>
<td>RD inactive delay</td>
<td>0</td>
<td>70</td>
<td></td>
</tr>
<tr>
<td>T42</td>
<td>RD width</td>
<td>2T1-50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T43</td>
<td>Address float to RD active</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T44</td>
<td>RD inactive to Address active</td>
<td>T1-40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T45</td>
<td>WR width</td>
<td>2T1-40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T46</td>
<td>Data hold after WR</td>
<td>T2-25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T47</td>
<td>Control inactive after reset</td>
<td>0, 60</td>
<td></td>
<td>Note 6</td>
</tr>
</tbody>
</table>

*All units are in ns.

**CL on all outputs is 20-200 pF unless otherwise specified.

NOTE LIST:

1 — 1.0V to 3.5V
2 — 3.5V to 1.0V
3 — to guarantee recognition at next clock
4 — CL = 50 pF
5 — CL = 100 pF
6 — Affects:

- MIN MODE: RD, WR, DT/R, DEN
- MAX MODE: S0, S1

SERIAL INTERFACE
A.C. TIMING CHARACTERISTICS

CLOCK SPECIFICATION

Applies for TxC, RxC
f min = 100KHz  10 MHz ±100 ppm
f max = 10 MHz ±100 ppm
for Manchester, symmetry is needed:

\[ T51, T52 = \frac{1}{2f} ±5\% \]
## A.C. CHARACTERISTICS

### TRANSMIT AND RECEIVE TIMING PARAMETER SPECIFICATION

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>TRANSMIT CLOCK PARAMETERS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T48</td>
<td>TxC Cycle</td>
<td>100</td>
<td>1000</td>
<td>Notes 1, 2</td>
</tr>
<tr>
<td>T48</td>
<td>TxC Cycle</td>
<td>100</td>
<td></td>
<td>Notes 1, 3</td>
</tr>
<tr>
<td>T49</td>
<td>TxC Rise Time</td>
<td></td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td>T50</td>
<td>TxC Fall Time</td>
<td>5</td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td>T51</td>
<td>TxC High Time</td>
<td>44</td>
<td>1000</td>
<td>Note 1</td>
</tr>
<tr>
<td>T52</td>
<td>TxC Low Time</td>
<td>40</td>
<td></td>
<td>Notes 1, 4</td>
</tr>
<tr>
<td></td>
<td><strong>TRANSMIT DATA PARAMETERS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T53</td>
<td>TxD Rise Time</td>
<td>10</td>
<td></td>
<td>Notes 1, 5</td>
</tr>
<tr>
<td>T54</td>
<td>TxD Fall Time</td>
<td>10</td>
<td></td>
<td>Notes 1, 5</td>
</tr>
<tr>
<td>T55</td>
<td>TxD Transition - Transition</td>
<td>35</td>
<td></td>
<td>Notes 1, 2, 5</td>
</tr>
<tr>
<td>T56</td>
<td>TxC Low to TxD Valid</td>
<td>40</td>
<td></td>
<td>Notes 1, 3, 5</td>
</tr>
<tr>
<td>T57</td>
<td>TxC Low to TxD Transition</td>
<td>40</td>
<td></td>
<td>Notes 1, 2, 5</td>
</tr>
<tr>
<td>T58</td>
<td>TxC High to TxD Transition</td>
<td>40</td>
<td></td>
<td>Notes 1, 2, 5</td>
</tr>
<tr>
<td>T59</td>
<td>TxC Low to TxD High at the Transmission end</td>
<td>40</td>
<td></td>
<td>Notes 1, 5</td>
</tr>
<tr>
<td></td>
<td><strong>REQUEST TO SEND/CLEAR TO SEND PARAMETERS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T60</td>
<td>TxC Low to RTS Low, Time to Activate RTS</td>
<td>45</td>
<td></td>
<td>Note 6</td>
</tr>
<tr>
<td>T61</td>
<td>CTS Valid to TxC Low, CTS Set-Up Time</td>
<td>45</td>
<td></td>
<td>Note 6</td>
</tr>
<tr>
<td>T62</td>
<td>TxC Low to CTS Invalid, CTS Hold Time</td>
<td>20</td>
<td></td>
<td>Notes 6, 7</td>
</tr>
<tr>
<td>T63</td>
<td>TxC Low to RTS High, time to deactivate RTS</td>
<td>45</td>
<td></td>
<td>Note 6</td>
</tr>
<tr>
<td></td>
<td><strong>RECEIVE CLOCK PARAMETERS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T64</td>
<td>RxC Clock Cycle</td>
<td>100</td>
<td></td>
<td>Notes 1, 3</td>
</tr>
<tr>
<td>T65</td>
<td>RxC Rise Time</td>
<td>5</td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td>T66</td>
<td>RxC Fall Time</td>
<td></td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td>T67</td>
<td>RxC High Time</td>
<td>40</td>
<td>1000</td>
<td>Note 1</td>
</tr>
<tr>
<td>T68</td>
<td>RxC Low Time</td>
<td>44</td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td></td>
<td><strong>RECEIVE DATA PARAMETERS</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T69</td>
<td>RxD Setup Time</td>
<td>30</td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td>T70</td>
<td>RxD Hold Time</td>
<td>30</td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td>T71</td>
<td>RxD Rise Time</td>
<td>10</td>
<td></td>
<td>Note 1</td>
</tr>
<tr>
<td>T72</td>
<td>RxD Fall Time</td>
<td>10</td>
<td></td>
<td>Note 1</td>
</tr>
</tbody>
</table>

*All units are in ns.*
TRANSMIT AND RECEIVE TIMING PARAMETER SPECIFICATION* (cont'd.)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>T73</td>
<td>CDT Valid to TxC Low Ext. Collision Detect Setup Time</td>
<td>30</td>
<td></td>
<td>Note 12</td>
</tr>
<tr>
<td>T74</td>
<td>TxC Low to CDT Inactive. CDT Hold Time</td>
<td>20</td>
<td></td>
<td>Note 12</td>
</tr>
<tr>
<td>T75</td>
<td>CDT Low to Jamming Start</td>
<td></td>
<td></td>
<td>Note 8</td>
</tr>
<tr>
<td>T76</td>
<td>CRS Valid to TxC Low Ext. Carrier Sense Setup time</td>
<td>30</td>
<td></td>
<td>Note 12</td>
</tr>
<tr>
<td>T77</td>
<td>TxC Low to CRS Inactive. CRS Hold Time</td>
<td>20</td>
<td></td>
<td>Note 12</td>
</tr>
<tr>
<td>T78</td>
<td>CRS Low to Jamming Start</td>
<td></td>
<td></td>
<td>Note 9</td>
</tr>
<tr>
<td>T79</td>
<td>Jamming Period</td>
<td></td>
<td></td>
<td>Note 10</td>
</tr>
<tr>
<td>T80</td>
<td>CRS Inactive Setup Time to RxC High. End of Receive Pkt.</td>
<td>60</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T81</td>
<td>CRS Inactive Hold Time to RxC High. End of Receive Pkt.</td>
<td>10</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

INTERFRAME SPACING PARAMETERS

| T82    | Inter Frame Delay                                                        |      |      | Note 11 |

*All units are in ns.

NOTES:

1 — MOS levels.
2 — Manchester only.
3 — NRZ only.
4 — Manchester requires 50% Duty Cycle.
5 — 1 TTL Load + 50 pF.
6 — 1 TTL Load + 100 pF.
7 — Abnormal End of Transmission. CTS Expires Before RTS.
8 — Programmable value:
   \[ T75 = \text{NCDF} \times T48 + (12.5 \text{ to } 23.5) \times T48 \] if collision occurs after preamble.
   \text{NCDF} — The Collision Detection Filter Configuration Value.
9 — Programmable value:
   \[ T78 = \text{NCSF} \times T48 + (12.5 \text{ to } 23.5) \times T48. \]
   \text{NCSF} — The Carrier Sense Filter Configuration Value.
   TBD is a function of Internal/External Carrier Sense Bit.
10 — \[ T79 = 32 \times T48. \]
11 — Programmable value:
   \[ T88 = \text{NIFS} \times T48. \]
   \text{NIFS} — the IFS Configuration Value.
   If NIFS is less than 31, then NIFS is enforced to 32.
12 — To guarantee recognition on the next clock.
A.C. TIMING CHARACTERISTICS

INPUT AND OUTPUT WAVEFORMS FOR AC TESTS

2.4  1.5  TEST POINTS  1.5  0.45

AC TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC 1 AND 0.45 FOR A LOGIC 0. TRIMMING MEASUREMENTS ARE MADE AT 1.5V FOR BOTH A LOGIC 1 AND 0.

Figure 33. TTL Input/Output Voltage Levels for Timing Measurements

Figure 34. Serial Clock Input Voltage Levels for Timing Measurements

Figure 35. Transmit and Control and Data Timing
Figure 35. Transmit and Control and Data Timing (cont.)

Figure 36. RxD Timing Relative to RxC

Figure 37. CRS Timing Relative to RxC
Using The 8292 GPIB Controller

Tom Voil
Peripheral Components Applications
APPLICATIONS

INTRODUCTION

The Intel® 8292 is a preprogrammed UPI™-41A that implements the Controller function of the IEEE Std 488-1978 (GPIB, HP-IB, IEC Bus, etc.). In order to function the 8292 must be used with the 8291 Talker/Listener and suitable interface and transceiver logic such as a pair of Intel 8293s. In this configuration the system has the potential to be a complete GPIB Controller when driven by the appropriate software. It has the following capabilities: System Controller, send IFC and Take Charge, send REN, Respond to SRQ, send Interface messages, Receive Control, Pass Control, Parallel Poll and Take Control Synchronously.

This application note will explain the 8292 only in the system context of an 8292, 8291, two 8293s and the driver software. If the reader wishes to learn more about the UPI-41A aspects of the 8292, Intel's Application Note AP-41 describes the hardware features and programming characteristics of the device. Additional information on the 8291 may be obtained in the data sheet. The 8293 is detailed in its data sheet. Both chips will be covered here in the details that relate to the GPIB controller.

The next section of this application note presents an overview of the GPIB in a tutorial, but comprehensive nature. The knowledgeable reader may wish to skip this section; however, certain basic semantic concepts introduced there will be used throughout this note.

Additional sections cover the view of the 8292 from the CPU's data bus, the interaction of the 3 chip types (8291, 8292, 8293), the 8292's software protocol and the system level hardware/software protocol. A brief description of interrupts and DMA will be followed by an application example. Appendix A contains the source code for the system driver software.

GPIB/IEEE 488 OVERVIEW

DESIGN OBJECTIVES

What is the IEEE 488 (GPIB)?

The experience of designing systems for a variety of applications in the early 1970's caused Hewlett-Packard to define a standard intercommunication mechanism which would allow them to easily assemble instrumentation systems of varying degrees of complexity. In a typical situation each instrument designer designed his/her own interface from scratch. Each one was inconsistent in terms of electrical levels, pin-outs on a connector, and types of connectors. Every time they built a system they had to invent new cables and new documentation just to specify the cabling and interconnection procedures.

Based on this experience, Hewlett-Packard began to define a new interconnection scheme. They went further than that, however, for they wanted to specify the typical communication protocol for systems of instruments. So in 1972, Hewlett-Packard came out with the first version of the bus which since has been modified and standardized by a committee of several manufacturers, coordinated through the IEEE, to perfect what is now known as the IEEE 488 Interface Bus (also known as the HP-IB, the GPIB and the IEC bus). While this bus specification may not be perfect, it is a good compromise of the various desires and goals of instrumentation and computer peripheral manufacturers to produce a common interconnection mechanism. It fits most instrumentation systems in use today and also fits very well the microcomputer I/O bus requirements. The basic design objectives for the GPIB were to:

1. Specify a system that is easy to use, but has all of the terminology and the definitions related to that system precisely spelled out so that everyone uses the same language when discussing the GPIB.
2. Define all of the mechanical, electrical, and functional interface requirements of a system, yet not define any of the device aspects (they are left up to the instrument designer).
3. Permit a wide range of capabilities of instruments and computer peripherals to use a system simultaneously and not degrade each other's performance.
4. Allow different manufacturers' equipment to be connected together and work together on the same bus.
5. Define a system that is good for limited distance interconnections.
6. Define a system with minimum restrictions on performance of the devices.
7. Define a bus that allows asynchronous communication with a wide range of data rates.
8. Define a low cost system that does not require extensive and elaborate interface logic for the low cost instruments, yet provides higher capability for the higher cost instruments if desired.
9. Allow systems to exist that do not need a central controller; that is, communication directly from one instrument to another is possible.

Although the GPIB was originally designed for instrumentation systems, it became obvious that most of these systems would be controlled by a calculator or computer. With this in mind several modifications were made to the original proposal before its final adoption as an international standard. Figure 1 lists the salient characteristics of the
Most microcomputer systems utilize many types of interrupt systems. Many peripherals are block oriented, in that they move fixed lengths of data (e.g., a printer or tape punch). Thus, in the majority of microcomputer systems fit easily on a desk top or in a standard 19" (48-cm) rack, eliminating the need for extra long cables. The GPIB is designed typically to have 2 m of length per device, which accommodates most systems. A line printer might require greater cable lengths, but this can be handled at the lower speeds involved by using extra dummy terminations.

**Data Rate** — Most microcomputer systems utilize peripherals of differing operational rates, such as floppy discs at 31k or 62k bytes/s (single or double density), tape cassettes at 5k to 10k bytes/s, and cartridge tapes at 40k to 80k bytes/s. In general, the only devices that need high speed 1/O are 0.5" (1.3-cm) magnetic tapes and hard discs, operational at 30k to 781k bytes/s, respectively. Certainly, the 250k-byte/s data rate that can be easily achieved by the IEEE 488 bus is sufficient for microcomputers and their peripherals, and is more than needed for typical analog instruments that take only a few readings per second. The 1M-byte/s maximum data rate is not easily achieved on the GPIB and requires special attention to considerations beyond the scope of this note. Although not required, data buffering in each device will improve the overall bus performance and allow utilization of more of the bus bandwidth.

**Multiple Devices** — Many microcomputer systems used as computers (not as components) service from three to seven peripherals. With the GPIB, up to 8 devices can be handled easily by 1 controller; with some slowdown in interrupt handling, up to 15 devices can work together. The limit of 8 is imposed by the number of unique parallel poll responses available; the limit of 15 is set by the electrical drive characteristics of the bus. Logically, the IEEE 488 Standard is capable of accommodating more device addresses (31 primary, each potentially with 31 secondaries).

**Bus Length** — Physically, the majority of microcomputer systems fit easily on a desk top or in a standard 19" (48-cm) rack, eliminating the need for extra long cables. The GPIB is designed typically to have 2 m of length per device, which accommodates most systems. A line printer might require greater cable lengths, but this can be handled at the lower speeds involved by using extra dummy terminations.

**Byte Oriented** — The 8-bit byte is almost universal in I/O applications; even 16-bit and 32-bit computers use byte transfers for most peripherals. The 8-bit byte matches the ASCII code for characters and is an integral submultiple of most computer word sizes. The GPIB has an 8-bit wide data path that may be used to transfer ASCII or binary data, as well as the necessary status and control bytes.

**Block Multiplexed** — Many peripherals are block oriented or are used in a block mode. Bytes are transferred in a fixed or variable length group; then there is a wait before another group is sent to that device, e.g., one sector of a floppy disc, one line on a printer or tape punch, etc. The GPIB is, by nature, a block multiplexed bus due to the overhead involved in addressing various devices to talk and listen. This overhead is less bothersome if it only occurs once for a large number of data bytes (once per block). This mode of operation matches the needs of microcomputers and most of their peripherals. Because of block multiplexing, the bus works best with buffered memory devices.

**Interrupt Driven** — Many types of interrupt systems exist, ranging from complex, fast, vectored/priority networks to simple polling schemes. The main tradeoff is usually cost versus speed of response. The GPIB has two interrupt protocols to help span the range of applications. The first is a single service request (SRQ) line that may be asserted by all interrupting devices. The controller then polls all devices to find out which wants service. The polling mechanism is well defined and can be easily

---

**Figure 1. Major Characteristics of GPIB as Microcomputer I/O Bus**

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Rate</td>
<td></td>
</tr>
<tr>
<td>1M bytes/s, max</td>
<td></td>
</tr>
<tr>
<td>250k bytes/s, typ</td>
<td></td>
</tr>
<tr>
<td>Multiple Devices</td>
<td></td>
</tr>
<tr>
<td>15 devices, max (electrical limit)</td>
<td></td>
</tr>
<tr>
<td>8 devices, typ (interrupt flexibility)</td>
<td></td>
</tr>
<tr>
<td>Bus Length</td>
<td></td>
</tr>
<tr>
<td>20 m, max</td>
<td></td>
</tr>
<tr>
<td>2 m/device, typ</td>
<td></td>
</tr>
<tr>
<td>Byte Oriented</td>
<td></td>
</tr>
<tr>
<td>8-bit commands</td>
<td></td>
</tr>
<tr>
<td>8-bit data</td>
<td></td>
</tr>
<tr>
<td>Block Multiplexed</td>
<td></td>
</tr>
<tr>
<td>Optimum strategy on GPIB due to setup overhead for commands</td>
<td></td>
</tr>
<tr>
<td>Interrupt Driven</td>
<td></td>
</tr>
<tr>
<td>Serial poll (slower devices)</td>
<td></td>
</tr>
<tr>
<td>Parallel poll (faster devices)</td>
<td></td>
</tr>
<tr>
<td>Direct Memory Access</td>
<td></td>
</tr>
<tr>
<td>One DMA facility at controller serves all devices on bus</td>
<td></td>
</tr>
<tr>
<td>Asynchronous</td>
<td></td>
</tr>
<tr>
<td>One talker</td>
<td></td>
</tr>
<tr>
<td>Multiple listeners</td>
<td>3-wire handshake</td>
</tr>
<tr>
<td>I/O to I/O Transfers</td>
<td></td>
</tr>
<tr>
<td>Talker and listeners need not include microcomputer/controller</td>
<td></td>
</tr>
</tbody>
</table>

The bus can be best understood by examining each of these characteristics from the viewpoint of a general microcomputer I/O bus.

**Data Rate** — Most microcomputer systems utilize peripherals of differing operational rates, such as floppy discs at 31k or 62k bytes/s (single or double density), tape cassettes at 5k to 10k bytes/s, and cartridge tapes at 40k to 80k bytes/s. In general, the only devices that need high speed I/O are 0.5" (1.3-cm) magnetic tapes and hard discs, operational at 30k to 781k bytes/s, respectively. Certainly, the 250k-byte/s data rate that can be easily achieved by the IEEE 488 bus is sufficient for microcomputers and their peripherals, and is more than needed for typical analog instruments that take only a few readings per second. The 1M-byte/s maximum data rate is not easily achieved on the GPIB and requires special attention to considerations beyond the scope of this note. Although not required, data buffering in each device will improve the overall bus performance and allow utilization of more of the bus bandwidth.

**Multiple Devices** — Many microcomputer systems used as computers (not as components) service from three to seven peripherals. With the GPIB, up to 8 devices can be handled easily by 1 controller; with some slowdown in interrupt handling, up to 15 devices can work together. The limit of 8 is imposed by the number of unique parallel poll responses available; the limit of 15 is set by the electrical drive characteristics of the bus. Logically, the IEEE 488 Standard is capable of accommodating more device addresses (31 primary, each potentially with 31 secondaries).

**Bus Length** — Physically, the majority of microcomputer systems fit easily on a desk top or in a standard 19" (48-cm) rack, eliminating the need for extra long cables. The GPIB is designed typically to have 2 m of length per device, which accommodates most systems. A line printer might require greater cable lengths, but this can be handled at the lower speeds involved by using extra dummy terminations.

**Byte Oriented** — The 8-bit byte is almost universal in I/O applications; even 16-bit and 32-bit computers use byte transfers for most peripherals. The 8-bit byte matches the ASCII code for characters and is an integral submultiple of most computer word sizes. The GPIB has an 8-bit wide data path that may be used to transfer ASCII or binary data, as well as the necessary status and control bytes.

**Block Multiplexed** — Many peripherals are block oriented or are used in a block mode. Bytes are transferred in a fixed or variable length group; then there is a wait before another group is sent to that device, e.g., one sector of a floppy disc, one line on a printer or tape punch, etc. The GPIB is, by nature, a block multiplexed bus due to the overhead involved in addressing various devices to talk and listen. This overhead is less bothersome if it only occurs once for a large number of data bytes (once per block). This mode of operation matches the needs of microcomputers and most of their peripherals. Because of block multiplexing, the bus works best with buffered memory devices.

**Interrupt Driven** — Many types of interrupt systems exist, ranging from complex, fast, vectored/priority networks to simple polling schemes. The main tradeoff is usually cost versus speed of response. The GPIB has two interrupt protocols to help span the range of applications. The first is a single service request (SRQ) line that may be asserted by all interrupting devices. The controller then polls all devices to find out which wants service. The polling mechanism is well defined and can be easily
3-wire handshake that allows data transfers from one talker to many listeners.

I/O To I/O Transfers — In practice, I/O to I/O transfers are seldom done due to the need for processing data and changing formats or due to mismatched data rates. However, the GPIB can support this mode of operation where the microcomputer is neither the talker nor one of the listeners.

GPIB SIGNAL LINES

Data Bus

The lines D101 through D108 are used to transfer addresses, control information and data. The formats for addresses and control bytes are defined by the IEEE 488 standard (see Appendix C). Data formats are undefined and may be ASCII (with or without parity) or binary. D101 is the Least Significant Bit (note that this will correspond to bit 0 on most computers).

Management Bus

ATN — Attention This signal is asserted by the Controller to indicate that it is placing an address or control byte on the Data Bus. ATN is de-asserted to allow the assigned Talker to place status or data on the Data Bus. The Controller regains control by re-asserting ATN; this is normally done synchronously with the handshake to avoid confusion between control and data bytes.

EOI — End or Identify This signal has two uses as its name implies. A talker may assert EOI simultaneously with the last byte of data to indicate end of data. The Controller may assert EOI along with ATN to initiate a Parallel Poll. Although many devices do not use Parallel Poll, all devices should use EOI to end transfers (many currently available ones do not).

SRQ — Service Request This line is like an interrupt: it may be asserted by any device to request the Controller to take some action. The Controller must determine which device is asserting SRQ by conducting a Serial Poll at its earliest convenience. The device deasserts SRQ when polled.

IFC — Interface Clear This signal is asserted only by the System Controller in order to initialize all device interfaces to a known state. After deasserting IFC, the System Controller is the active controller of the system.

REN — Remote Enable This signal is asserted only by the System Controller. Its assertion does not place devices into Remote Control mode; REN only enables a device to go remote when addressed to listen. When in Remote, a device should ignore its front panel controls.
APPLICATIONS

Transfer Bus

NRFD — Not Ready For Data This handshake line is asserted by a listener to indicate it is not yet ready for the next data or control byte. Note that the Controller will not see NRFD deasserted (i.e., ready for data) until all devices have deasserted NRFD.

NDAC — Not Data Accepted. This handshake line is asserted by a Listener to indicate it has not yet accepted the data or control byte on the DIO lines. Note that the Controller will not see NDAC deasserted (i.e., data accepted) until all devices have deasserted NDAC.

DAV — Data Valid This handshake line is asserted by the Talker to indicate that a data or control byte has been placed on the DIO lines and has had the minimum specified settling time.

Figure 3. GPIB Handshake Sequence

GPIB INTERFACE FUNCTIONS

There are ten (10) interface functions specified by the IEEE 488 standard. Not all devices will have all functions and some may only have partial subsets. The ten functions are summarized below with the relevant section number from the IEEE document given at the beginning of each paragraph. For further information please see the IEEE standard.

1. SH — Source Handshake (section 2.3) This function provides a device with the ability to properly transfer data from a Talker to one or more Listeners using the three handshake lines.

2. AH — Acceptor Handshake (section 2.4) This function provides a device with the ability to properly receive data from the Talker using the three handshake lines. The AH function may also delay the beginning (NRFD) or end (NDAC) of any transfer.

3. T — Talker (section 2.5) This function allows a device to send status and data bytes when addressed to talk. An address consists of one (Primary) or two (Primary and Secondary) bytes. The latter is called an extended Talker.

4. L — Listener (section 2.6) This function allows a device to receive data when addressed to listen. There can be extended Listeners (analogous to extended Talkers above).

5. SR — Service Request (section 2.7) This function allows a device to request service (interrupt) the Controller. The SRQ line may be asserted asynchronously.

6. RL — Remote Local (section 2.8) This function allows a device to be operated in two modes: Remote via the GPIB or Local via the manual front panel controls.

7. PP — Parallel Poll (section 2.9) This function allows a device to present one bit of status to the Controller-in-charge. The device need not be addressed to talk and no handshake is required.

8. DC — Device Clear (section 2.10) This function allows a device to be cleared (initialized) by the Controller. Note that there is a difference between DC (device clear) and the IFC line (interface clear).

9. DT — Device Trigger (section 2.11) This function allows a device to have its basic operation started either individually or as part of a group. This capability is often used to synchronize several instruments.

10. C — Controller (section 2.12) This function allows a device to send addresses, as well as universal and addressed commands to other devices. There may be more than one controller on a system, but only one may be the controller-in-charge at any one time.

At power-on time the controller that is handwired to be the System Controller becomes the active controller-in-charge. The System Controller has several unique capabilities including the ability to send Interface Clear (IFC — clears all device interfaces and returns control to the System Controller) and to send Remote Enable (REN — allows devices to respond to bus data once they are addressed to listen). The System Controller may optionally Pass Control to another controller, if the system software has the capability to do so.

GPIB CONNECTOR

The GPIB connector is a standard 24-pin industrial connector such as Cinch or Amphenol series 57 Micro-Ribbon. The IEEE standard specifies this connector, as well as the signal connections and the mounting hardware.

The cable has 16 signal lines and 8 ground lines. The maximum length is 20 meters with no more than two meters per device.
**APPLICATIONS**

**Figure 4. GPIB Connector**

**GPIB SIGNAL LEVELS**

The GPIB signals are all TTL compatible, low true signals. A signal is asserted (true) when its electrical voltage is less than 0.5 volts and is deasserted (false) when it is greater than 2.4 volts. Be careful not to become confused with the two handshake signals, NRFD and NDAC which are also low true (i.e. > 0.5 volts implies the device is Not Ready For Data).

The Intel 8293 GPIB transceiver chips ensure that all relevant bus driver/receiver specifications are met. Detailed bus electrical specifications may be found in Section 3 of the IEEE Std 488-1978. The Standard is the ultimate reference for all GPIB questions.

**GPIB MESSAGE PROTOCOLS**

The GPIB is a very flexible communications medium and as such has many possible variations of protocols. To bring some order to the situation, this section will discuss a protocol similar to the one used by Ziatech's ZT80 GPIB controller for Intel's MULTIBUS™ computers. The ZT80 is a complete high-level interface processor that executes a set of high level instructions that map directly into GPIB actions. The sequences of commands, addresses and data for these instructions provide a good example of how to use the GPIB (additional information is available in the ZT80 Instruction Manual). The 'null' at the end of each instruction is for cosmetic use to remove previous information from the DIO lines.

**DATA** — Transfer a block of data from device A to devices B, C...
1. Device A Primary (Talk) Address
2. Device A Secondary Address (if any)
3. Device B Primary (Listen) Address
4. First Data Byte
   Second Data Byte
   Last Data Byte (EOI)
5. Null

**TRIGR** — Trigger devices A, B,... to take action
1. Universal Unlisten
2. Device A Primary (Listen) Address
3. Group Execute Trigger
4. Null

**PSCTL** — Pass control to device A
1. Device A Primary (Talk) Address
2. Take Control
3. Null

**CLEAR** — Clear all devices
1. Device Clear
2. Null

**REMAL** — Remote Enable
1. Assert REN continuously

**GOREM** — Put devices A, B,... into Remote
1. Assert REN continuously
2. Device A Primary (Listen) Address
3. Null

**GOLOC** — Put devices A, B,... into Local
1. Device A Primary (Listen) Address
2. Go To Local
3. Null

**LOCAL** — Reset all devices to Local
1. Stop asserting REN
APPLICATIONS

LLKAL — Prevent all devices from returning to Local
1. Local Lock Out
2. Null

SPOLL — Conduct a serial poll of devices A, B, ...
1. Serial Poll Enable
2. Universal Unlisten
3. ZT 80 Primary (Listen) Address
   ZT 80 Secondary Address
4. Device Primary (Talk) Address
   Device Secondary Address (if any)
5. Status byte from device
6. Go to Step 4 until all devices on list have been polled
7. Serial Poll Disable
8. Null

PPUAL — Unconfigure and disable Parallel Poll response from all devices
1. Parallel Poll Unconfigure
2. Null

ENAPP — Enable Parallel Poll response in devices A, B, ...
1. Universal Unlisten
2. Device Primary (Listen) Address
   Device Secondary Address (if any)
3. Parallel Poll Configure
4. Parallel Poll Enable
5. Go to Step 2 until all devices on list have been configured.
6. Null

DISPP — Disable Parallel Poll response from devices A, B, ...
1. Universal Unlisten
2. Device A Primary (Listen) Address
   Device A Secondary Address (if any)
3. Disable Parallel Poll
4. Null

This Ap Note will detail how to implement a useful subset of these controller instructions.

HARDWARE ASPECTS OF THE SYSTEM

8291 GPIB TALKER/LISTENER

The 8291 is a custom designed chip that implements many of the non-controller GPIB functions. It provides hooks so the user's software can implement additional features to complete the set. This chip is discussed in detail in its data sheet. The major features are summarized here:

- Designed to interface microprocessors to the GPIB
- Complete Source and Acceptor Handshake
- Complete Talker and Listener Functions with extended addressing

- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local functions
- Programmable data transfer rate
- Maskable interrupts
- On-chip primary and secondary address recognition
- 1-8 MHz clock range
- 16 registers (8 read, 8 write) for CPU interface
- DMA handshake provision
- Trigger output pin
- On-chip EOS (End of Sequence) recognition

The pinouts and block diagram are shown in Fig. 5. One of eight read registers is for data transfer to the CPU; the other seven allow the microprocessor to monitor the GPIB states and various bus and device conditions. One of the eight write registers is for data transfer from the CPU; the other seven control various features of the 8291.

The 8291 interface functions will be software configured in this application example to the following subsets for use with the 8292 as a controller that does not pass control. The 8291 is used only to provide the handshake logic and to send and receive data bytes. It is not acting as a normal device in this mode, as it never sees ATN asserted.

SH1 Source Handshake
AH1 Acceptor Handshake
T3 Basic Talk-only
L1 Basic Listen-only
SR0 No Service Requests
RL0 No Remote/Local
PP0 No Parallel Poll response
DC0 No Device Clear
DT0 No Device Trigger

If control is passed to another controller, the 8291 must be reconfigured to act as a talker/listener with the following subsets:

SH1 Source Handshake
AH1 Acceptor Handshake
T5 Basic Talker and Serial Poll
L3 Basic Listener
SR1 Service Requests
RL1 Remote/Local with Lockout
PP2 Preconfigured Parallel Poll
DC1 Device Clear
DT1 Device Trigger
C0 Not a Controller

Most applications do not pass control and the controller is always the system controller (see 8292 commands below).

8292 GPIB CONTROLLER

The 8292 is a preprogrammed Intel® 8041A that provides the additional functions necessary to
implement a GPIB controller when used with an 8291 Talker/Listener. The 8041A is documented in both a user's manual and in AP-41. The following description will serve only as an outline to guide the later discussion.

The 8292 acts as an intelligent slave processor to the main system CPU. It contains a processor, memory, I/O and is programmed to perform a variety of tasks associated with GPIB controller operation. The on-chip RAM is used to store information about the state of the Controller function, as well as a variety of local variables, the stack and certain user status information. The timer/counter may be optionally used for several time-out functions or for counting data bytes transferred. The I/O ports provide the GPIB control signals, as well as the ancillary lines necessary to make the 8291, 2, 3 work together.

The 8292 is closely coupled to the main CPU through three on-chip registers that may be independently accessed by both the master and the 8292 (UPI-41A). Figure 6 shows this Register Interface. Also refer to Figure 12.

The status register is used to pass Interrupt Status information to the master CPU (A0 = 1 on a read).

The DBBOUT register is used to pass one of five other status words to the master based on the last command written into DBBIN. DBBOUT is accessed when A0 = 0 on a Read. The five status words are Error Flag, Controller Status, GPIB Status, Event Counter Status or Time Out Status.

DBBIN receives either commands (A0 = 1 on a Write) or command related data (A0 = 0 on a write) from the master. These command related data are Interrupt Mask, Error Mask, Event Counter or Time Out.

8293 GPIB TRANSCEIVERS

The 8293 is a multi-use HMOS chip that implements the IEEE 488 bus transceivers and contains the additional logic required to make the 8291 and 8292 work together. The two option strapping pins are used to internally configure the chip to perform the specialized gating required for use with 8291 as a device or with 8291/92 as a controller.

In this application example the two configurations used are shown in Fig. 7a and 7b. The drivers are set to open collector or three state mode as required and the special logic is enabled as required in the two modes.
8291/2/3 CHIP SET

Figure 8 shows the four chips interconnected with the special logic explicitly shown.

The 8291 acts only as the mechanism to put commands and addresses on the bus while the 8292 is asserting ATN. The 8291 is tricked into believing that the ATN line is not asserted by the ATN2 output of the ATN transceiver and is placed in Talk-only mode by the CPU. The 8291 then acts as though it is sending data, when in reality it is sending addresses and/or commands. When the 8292 deasserts ATN, the CPU software must place the 8291 in Talk-only, Listen-only or Idle based on the implicit knowledge of how the controller is going to participate in the data transfer. In other words, the 8291 does not respond directly to addresses or commands that it sends on the bus on behalf of the Controller. The user software, through the use of Listen-only or Talk-only, makes the 8291 behave as though it were addressed.

Although it is not a common occurrence, the GPIB specification allows the Controller to set up a data transfer between two devices and not directly participate in the exchange. The controller must know when to go active again and regain control. The chip set accomplishes this through use of the “Continuous Acceptor Handshake cycling mode” and the ability to detect EOI or EOS at the end of the transfer. See XFER in the Software Driver Outline below.

If the 8292 is not the System Controller as determined by the signal on its SYC pin, then it must be able to respond to an IFC within 100 usec. This is accomplished by the cross-coupled NORs in Fig. 7a which deassert the 8293’s internal version of CIC (Not Controller-in-Charge). This condition is latched until the 8292’s firmware has received the IFCL (interface clear received latch) signal by testing the IFCL input. The firmware then sets its signals to reflect the inactive condition and clears the 8293’s latch.

In order for the 8292 to conduct a Parallel Poll the 8291 must be able to capture the PP response on the DIO lines. The only way to do this is to fool the 8291 by putting it into Listen-only mode and generating a DAV condition. However, the bus spec does not allow a DAV during Parallel Poll, so the back-to-back 3-state buffers (see Fig. 7b) in the 8293 isolate the bus and allow the 8292 to generate a local DAV for this purpose. Note that the 8291 cannot assert a Parallel Poll response. When the 8292 is not the controller-in-charge the 8291 may respond to PPs and the 8293 guarantees that the DIO drivers are in “open collector” mode through the OR gate (Fig. 7b).
Figure 8. Talker/Listener/Controller
APPLICATIONS

ZT7488/18 GPIB CONTROLLER

Ziatech's GPIB Controller, the ZT7488/18 will be used as the controller hardware in this Application Note. The controller consists of an 8291, 8292, an 8 bit input port and TTL logic equivalent to that shown in Figure 8. Figure 9 shows the card's block diagram. The ZT7488/18 plugs into the STD bus, a 56 pin 8 bit microprocessor oriented bus. An 8085 CPU card is also available on the STD bus and will be used to execute the driver software.

The 8291 uses I/O Ports 60H to 67H and the 8292 uses I/O Ports 68H and 69H. The five interrupt lines are connected to a three-state buffer at I/O Port 6FH to facilitate polling operation. This is required for the TCI, as it cannot be read internally in the 8292. The other three 8292 lines (SPI, IBF, OBF) and the 8291's INT line are also connected to minimize the number of I/O reads necessary to poll the devices.

NDAC is connected to COUNT on the 8292 to allow byte counting on data transfers. The example driver software will not use this feature, as the software is simpler and faster if an internal 8085 register is used for counting in software.
The application example will not use DMA or interrupts; however, the Figure 11 block diagram includes these features for completeness.

The 8257-5 DMA chip can be used to transfer data between the RAM and the 8291 Talker/Listener. This mode allows a faster data rate on the GPIB and typically will depend on the 8291's EOS or EOI detection to terminate the transfer. The 8259-5 interrupt controller is used to vector the five possible interrupts for rapid software handling of the various conditions.

8292 COMMAND DESCRIPTION
This section discusses each command in detail and relates them to a particular GPIB activity. Recall that although the 8041A has only two read registers and one write register, through the magic of on-chip firmware the 8292 appears to have six read registers and five write registers. These are listed in Figure 12. Please see the 8292 data sheet for detailed definitions of each register. Note the two letter mnemonics to be used in later discussions. The CPU must not write into the 8292 while IBF (Input Buffer Full) is a one, as information will be lost.

DIRECT COMMANDS
Both the Interrupt Mask (IM) and the Error Mask (EM) register may be directly written with the LSB of the address bus (A0) a “0”. The firmware uses the MSB of the data written to differentiate between IM and EM.

Load Interrupt Mask
This command loads the Interrupt Mask with D7–D0. Note that D7 must be a “1” and that interrupts are enabled by a corresponding “1” bit in this register. IFIC interrupt cannot be masked off; however, when the 8292 is the System Controller, sending an ABORT command will not cause an IFC interrupt.
### APPLICATIONS

#### READ FROM 8292

**INTERRUPT STATUS**

<table>
<thead>
<tr>
<th>SYC</th>
<th>ERR</th>
<th>SRQ</th>
<th>EV</th>
<th>X</th>
<th>IFCR</th>
<th>IBF</th>
<th>OBF</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D7</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D0</td>
</tr>
</tbody>
</table>

**ERROR FLAG**

<table>
<thead>
<tr>
<th>X</th>
<th>X</th>
<th>USER</th>
<th>X</th>
<th>X</th>
<th>TOUT3</th>
<th>TOUT2</th>
<th>TOUT1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**CONTROLLER STATUS**

<table>
<thead>
<tr>
<th>CSBS</th>
<th>CA</th>
<th>X</th>
<th>X</th>
<th>SYCS</th>
<th>IFC</th>
<th>REN</th>
<th>SRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**GPIB (BUS) STATUS**

<table>
<thead>
<tr>
<th>REN</th>
<th>DAV</th>
<th>EOI</th>
<th>X</th>
<th>SYC</th>
<th>IFC</th>
<th>ANTI</th>
<th>SRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**EVENT COUNTER STATUS**

<table>
<thead>
<tr>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
</tr>
</thead>
</table>

**TIME OUT STATUS**

<table>
<thead>
<tr>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
</tr>
</thead>
</table>

#### PORT #

<table>
<thead>
<tr>
<th>WRITE TO 8292</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>COMMAND FIELD</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>69H</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>OP</th>
<th>C</th>
<th>C</th>
<th>C</th>
<th>C</th>
</tr>
</thead>
</table>

**INTERRUPT MASK**

<table>
<thead>
<tr>
<th>69H</th>
<th>1</th>
<th>SPI</th>
<th>TCI</th>
<th>SYC</th>
<th>OBF</th>
<th>IBF</th>
<th>0</th>
<th>SRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D7</td>
<td>D0</td>
<td></td>
</tr>
</tbody>
</table>

**ERROR MASK**

<table>
<thead>
<tr>
<th>69H</th>
<th>0</th>
<th>0</th>
<th>USER</th>
<th>0</th>
<th>0</th>
<th>TOUT4</th>
<th>TOUT3</th>
<th>TOUT1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**EVENT COUNTER**

<table>
<thead>
<tr>
<th>69H</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
</tr>
</thead>
</table>

**TIME OUT**

<table>
<thead>
<tr>
<th>69H</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
<th>D</th>
</tr>
</thead>
</table>

*Note: These registers are accessed by a special utility command.

---

**APPLICATIONS**

#### Load Error Mask

This command loads the Error Mask with D7–D0. Note that D7 must be a zero and that interrupts are enabled by a corresponding “1” bit in this register.

**UTILITY COMMANDS**

These commands are used to read or write the 8292 registers that are not directly accessible. All utility commands are written with A0 = 1, D7 = D6 = D5 = 1, D4 = 0. D3–D0 specify the particular command. For writing into registers the general sequence is:

1. wait for IBF = 0 in Interrupt Status Register
2. write the appropriate command to the 8292,
3. write the desired register value to the 8292 with A0 = 1 with no other writes intervening,
4. wait for indication of completion from 8292 (IBF = 0).

For reading a register the general sequence is:

1. wait for IBF = 0 in Interrupt Status Register
2. write the appropriate command to the 8292
3. wait for a TCI (Task Complete Interrupt)
4. Read the value of the accessed register from the 8292 with A0 = 0.

**WEVC** — Write to Event Counter (Command = 0E2H)

The byte written following this command will be loaded into the event counter register and event counter status for byte counting. The internal counter is incremented on a high to low transition of the COUNT (T1) input. In this application example NDAC is connected to count. The counter is an 8 bit register and therefore can count up to 256 bytes (writing 0 to the EC implies a count of 256). If longer blocks are desired, the main CPU must handle the interrupts every 256 counts and carefully observe the timing constraints.

Because the counter has a frequency range from 0 to 133 kHz when using a 6 MHz crystal, this feature may not be usable with all devices on the GPIB. The 8291 can easily transfer data at rates up to 250 kHz and even faster with some tuning of the system. There is also a 500 ns minimum high time requirement for COUNT which can potentially be violated by the 8291 in continuous acceptor handshake mode (i.e., TNNDV1 + TDVND2–C = 350 + 350 = 700 max). When cable delays are taken into consideration, this problem will probably never occur.

When the 8292 has completed the command, IBF will become a “0” and will cause an interrupt if masked on.

**WTOUT** — Write to Time Out Register (Command = 0E1H)

The byte written following this command will be used to determine the number of increments used for the time out functions. Because the register is 8 bits, the maximum time out is 256 time increments. This
is probably enough for most instruments on the GPIB but is not enough for a manually stepped operation using a GPIB logic analyzer like Ziatech's ZT488. Also, the 488 Standard does not set a lower limit on how long a device may take to do each action. Therefore, any use of a time out must be able to be overridden (this is a good general design rule for service and debugging considerations).

The time out function is implemented in the 8292's firmware and will not be an accurate time. The counter counts backwards to zero from its initial value. The function may be enabled/disabled by a bit in the Error mask register. When the command is complete IBF will be set to a "0" and will cause an interrupt if masked on.

**REVC** — Read Event Counter Status
(Command = 0E3H)

This command transfers the content of the Event Counter to the DBBOUT register. The firmware then sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value from the 8292 with A0 = 0.

**RINM** — Read Interrupt Mask Register
(Command = 0E5H)

This command transfers the content of the Interrupt Mask register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

**RERM** — Read Error Mask Register
(Command = 0E6H)

This command transfers the content of the Error Mask register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

**RCST** — Read Controller Status Register
(Command = 0E6H)

This command transfers the content of the Controller Status register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

**RTOU** — Read Time Out Status Register
(Command = 0E9H)

This command transfers the content of the Time Out Status register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

If this register is read while a time-out function is in process, the value will be the time remaining before time-out occurs. If it is read after a time-out, it will be zero. If it is read when no time-out is in process, it will be the last value reached when the previous timing occurred.

**RBST** — Read Bus Status Register
(Command = 0E7H)

This command causes the firmware to read the GPIB management lines, DAV and the SYC pin and place a copy in DBBOUT. TCI is set to "1" and will cause an interrupt if masked on. The CPU may read the value.

**RERF** — Read Error Flag Register
(Command = 0E4H)

This command transfers the content of the Error Flag register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

This register is also placed in DBBOUT by an IACK command if ERR remains set. TCI is set to "1" in this case also.

**IACK** — Interrupt Acknowledge
(Command = A1 A2 A3 A4 1 A5 1 1)

This command is used to acknowledge any combinations of the five SPI interrupts (A1-A5): SYC, ERR, SRQ, EV, and IFCR. Each bit A1-A5 is an individual acknowledgement to the corresponding bit in the Interrupt Status Register. The command clears SPI but it will be set again if all of the pending interrupts were not acknowledged.

If A2 (ERR) is "1", the Error Flag register is placed in DBBOUT and TCI is set. The CPU may then read the Error Flag without issuing an RERF command.

**OPERATION COMMANDS**

The following diagram (Fig. 13) is an attempt to show the interrelationships among the various 8292 Operation Commands. It is not meant to replace the complete controller state diagram in the IEEE Standard.

**RST** — Reset (Command = 0F2H)

This command has the same effect as an external reset applied to the chip's pin #4. The 8292's actions are:

1. All outputs go to their electrical high state. This means that SPI, TCI, OBFI, IBFI, CLTH will be TRUE and all other GPIB signals will be FALSE.
2. The 8292's firmware will cause the above mentioned five signals to go FALSE after approximately 17.5 usec. (at 6 MHz).
3. These registers will be cleared: Interrupt Status, Interrupt Mask, Error Mask, Time Out, Event Counter, Error Flag.
4. If the 8292 is the System Controller (SYC is TRUE), then IFC will be sent, TRUE for approximately 100 usec and the Controller function will end up in charge of the bus. If the 8292 is not the
System Controller then it will end up in an Idle state.

5. TCI will not be set.

**RSTI** — Reset Interrupts (Command = 0F3)

This command clears all pending interrupts and error flags. The 8292 will stop waiting for actions to occur (e.g., waiting for ATN to go FALSE in a TCNTR command or waiting for the proper handshake state in a TCSY command). TCI will not be set.

**ABORT** — Abort all operations and Clear Interface (Command = 0F9H)

If the 8292 is not the System Controller this command acts like a NOP and flags a User ERROR in the Error Flag Register. No TCI will occur.

If the 8292 is the System Controller then IFC is set TRUE for approximately 100 μsec and the 8292 becomes the Controller-in-Charge and asserts ATN. TCI will be set, only if the 8292 was NOT the CIC.

**STCNI** — Start Counter Interrupts (Command = 0FEH)

Enables the EV Counter Interrupt. TCI will not be set. Note that the counter must be enabled by a GSEC command.

**SPCNI** — Stop Counter Interrupts (Command = 0F0H)

The 8292 will not generate an EV interrupt when the counter reaches 0. Note that the counter will continue counting. TCI will not be set.

**SREM** — Set Interface to Remote Control (Command = 0F8H)

If the 8292 is the System Controller, it will set REN and TCI TRUE. Otherwise it only sets the User Error Flag.

**SLOC** — Set Interface to Local Mode (Command = 0F7H)

If the 8292 is the System Controller, it will set REN FALSE and TCI TRUE. Otherwise, it only sets the User Error Flag.

**EXPP** — Execute Parallel Poll (Command = 0F5H)

If not Controller-in-Charge, the 8292 will treat this as a NOP and does not set TCI. If it is the Controller-in-Charge then it sets IDY (EOI & ATN) TRUE and generates a local DAV pulse (that never reaches the GPIB because of gates in the 8293). If the 8291 is configured as a listener, it will capture the Parallel Poll Response byte in its data register. TCI is not generated, the CPU must detect the BI (Byte In) from the 8291. The 8292 will be ready to accept another command before the BI occurs; therefore the 8291's BI serves as a task complete indication.

**GTSB** — Go To Standby (Command = 0F6H)

If the 8292 is not the Controller-in-Charge, it will treat this command as a NOP and does not set TCI TRUE. Otherwise, it goes to Controller Standby State (CSBS), sets ATN FALSE and TCI TRUE. This command is used as part of the Send, Receive, Transfer and Serial Poll System commands (see next section) to allow the addressed talker to send data/status.

If the data transfer does not start within the specified Time-Out, the 8292 sets TOUT2 TRUE in the Error Flag Register and sets SPI (if enabled). The controller continues waiting for a new command. The CPU must decide to wait longer or to regain control and take corrective action.

**GSEC** — Go to Standby and Enable Counting (Command = 0F4H)

This command does the same things as GTSB but also initializes the event counter to the value previously stored in the Event Counter Register (default value is 256) and enables the counter. One may wire the count input to NDAC to count bytes. When the counter reaches zero, it sets EV (and SPI if enabled) in Interrupt Status and will set EV every 256 bytes thereafter. Note that there is a potential loss of count information if the CPU does not respond to the EV/SPI before another 256 bytes have been transferred. TCI will be set at the end of the command.

**TCSY** — Take Control Synchronously (Command = 0FDH)

If the 8292 is not in Standby, it treats this command as a NOP and does not set TCI. Otherwise, it waits
for the proper handshake state and sets ATN TRUE. The 8292 will set TOUT3 if the handshake never assumes the correct state and will remain in this command until the handshake is proper or a RSTI command is issued. If the 8292 successfully takes control, it sets TCI TRUE.

This is the normal way to regain control at the end of a Send, Receive, Transfer or Serial Poll System Command. If TCSY is not successful, then the controller must try TCAS (see warning below).

TCAS — Take Control Asynchronously (Command = OFCH)

If the 8292 is not in Standby, it treats this command as a NOP and does not set TCI. Otherwise, it arbitrarily sets ATN TRUE and TCI TRUE. Note that this action may cause devices on the bus to lose a data byte or cause them to interpret a data byte as a command byte. Both Actions can result in anomalous behavior. TCAS should be used only in emergencies. If TCAS fails, then the System Controller will have to issue an ABORT to clean things up.

GIDL — Go to Idle (Command = OF1H)

If the 8292 is not the Controller in Charge and Active, then it treats this command as a NOP and does not set TCI. Otherwise, it becomes Not Controller in Charge, and sets TCI TRUE. This command is used as part of the Pass Control System Command.

TCNTR — Take (Receive) Control (Command = OFAH)

If the 8292 is not Idle, then it treats this command as a NOP and does not set TCI. Otherwise, it waits for the current Controller-in-Charge to set ATN FALSE. If this does not occur within the specified Time Out, the 8292 sets TOUT1 in the Error Flag Register and sets SPI (if enabled), it will not proceed until ATN goes false or it receives an RSTI command. Note that the Controller in Charge must previously have sent this controller (via the 8291's command pass through register) a Pass Control message. When ATN goes FALSE, the 8292 sets CIC, ATN and TCI TRUE and becomes Active.

SOFTWARE DRIVER OUTLINE

The set of system commands discussed below is shown in Figure 14. These commands are implemented in software routines executed by the main CPU.

The following section assumes that the Controller is the System Controller and will not Pass Control. This is a valid assumption for 99+% of all controllers. It also assumes that no DMA or Interrupts will be used. SYC (System Control Input) should not be changed after Power-on in any system — it adds unnecessary complexity to the CPU's software.

In order to use polling with the 8292 one must enable TCI but not connect the pin to the CPU's interrupt pin. TCI must be readable by some means. In this application example it is connected to bit 1 port 6FH on the ZT7488/18. In addition, the other three 8292 interrupt lines and the 8291 interrupt are also on that port (SPI-Bit 2, IBFI-Bit 4, OBFI-Bit 3, 8291 INT-Bit 0).

These drivers assume that only primary addresses will be used on the GPIB. To use secondary addresses, one must modify the test for valid talk/listen addresses (range macro) to include secondaries.

<table>
<thead>
<tr>
<th>INIT</th>
<th>INITIALIZATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEND</td>
<td>SEND DATA</td>
</tr>
<tr>
<td>RECV</td>
<td>RECEIVE DATA</td>
</tr>
<tr>
<td>XFER</td>
<td>TRANSFER DATA</td>
</tr>
<tr>
<td>TRIG</td>
<td>GROUP EXECUTE TRIGGER</td>
</tr>
<tr>
<td>DCLR</td>
<td>DEVICE CLEAR</td>
</tr>
<tr>
<td>SPOL</td>
<td>SERIAL POLL</td>
</tr>
<tr>
<td>PPEN</td>
<td>PARALLEL POLL ENABLE</td>
</tr>
<tr>
<td>PPDS</td>
<td>PARALLEL POLL DISABLE</td>
</tr>
<tr>
<td>PPUN</td>
<td>PARALLEL POLL UNCONFIGURE</td>
</tr>
<tr>
<td>PPOL</td>
<td>PARALLEL POLL</td>
</tr>
<tr>
<td>PCTL</td>
<td>PASS CONTROL</td>
</tr>
<tr>
<td>RCTL</td>
<td>RECEIVE CONTROL</td>
</tr>
<tr>
<td>SRQD</td>
<td>SERVICE REQUESTED</td>
</tr>
</tbody>
</table>

System Controller

| REME | REMOTE ENABLE |
| LOCL | LOCAL |
| IFCL | ABORT/INTERFACE CLEAR |

Figure 14. Software Driver Routines

INITIALIZATION

8292 — Comes up in Controller Active State when SYC is TRUE. The only initialization needed is to enable the TCI interrupt mask. This is done by writing 0A0H to Port 68H.

8291 — Disable both the major and minor addresses because the 8291 will never see the 8292's commands/addresses (refer to earlier hardware discussion). This is done by writing 60H and 0E0H to Port 66H.
APPLICATIONS

Set Address Mode to Talk-only by writing 80H to Port 64H.

Set internal counter to 3 MHz to match the clock input coming from the 8085 by writing 23H to Port 65H. High speed mode for the handshakes will not be used here even though the hardware uses three-state drivers.

No interrupts will be enabled now. Each routine will enable the ones it needs for ease of polling operation. The INT bit may be read through Port 6F. Clear both interrupt mask registers.

Release the chip's initialization state by writing 0 to Port 65H.

INIT:
Enable-8292
Enable TCI
Enable-8291
Disable major address
Disable minor address
ton
Clock frequency
All interrupts off
Immediate execute pon

;Set up Int. pins for Port 6FH
;Task complete must be on

;In controller usage, the 8291
;Is set to talk only and/or listen only
;Talk only is our rest state
;3 MHz in this ap note example

;Releases 8291 from init. state

TALKER/LISTENER Routines

Send Data

SEND<listener list pointer> <count> <EOS> <data buffer pointer>

This system command sends data from the CPU to one or more devices. The data is usually a string of ASCII characters, but may be binary or other forms as well. The data is device-specific.

My Talk Address (MTA) must be output to satisfy the GPIB requirement of only one talker at a time (any other talker will stop when MTA goes out). The MTA is not needed as far as the 8291 is concerned — it will be put into talk-only mode (ton).

This routine assumes a non-null listener list in that it always sends Universal Unlisten. If it is desired to send data to the listeners previously addressed, one could add a check for a null list and not send UNL. Count must be 255 or less due to an 8 bit register. This routine also always uses an EOS character to terminate the string output; this could easily be eliminated and rely on the count. Items in brackets () are optional and will not be included in the actual code in Appendix A.

SEND:
Output-to-8291 MTA, UNL
Put EOS into 8291
While 20H ≤ listener ≤ 3EH
output-to-8291 listener
Increment listen list pointer
Output-to-8292 GTSB
Enable-8291
Output EOI on EOS sent
If count < > 0 then
While not (end or count = 0)
(coULD check tou 2 here)
Output-to-8291 data
Increment data buffer pointer
Decrement count
Output-to-8292 TCSY
(If tout3 then take control async)
Enable 8291
No output EOI on EOS sent
Return

;We will talk, nobody listen
;End of string compare character
;GPIB listen addresses are
;"space" thru " >" ASCII
;Address all listeners
;8292 stops asserting ATN, go to standby
;Send EOI along with EOS character
;Wait for EOS or end of count
;Optionally check for stuck bus-tout 2
;Output all data, one byte at a time
;8085 CREG will count for us
;8292 asserts ATN, take control sync.
;If unable to take control sync.
;Restore 8291 to standard condition
Receive Data

RECV <talker> <count> <EOS> <data buffer pointer>

This system command is used to input data from a device. The data is typically a string of ASCII characters.

This routine is the dual of SEND. It assumes a new talker will be specified, a count of less than 257, and an EOS character to terminate the input. EOI received will also terminate the input. Figure 15 shows the flow chart for the RECV ending conditions. My Listen Address (MLA) is sent to keep the GPIB transactions totally regular to facilitate analysis by a GPIB logic analyzer like the Ziatech ZT488. Otherwise, the bus would appear to have no listener even though the 8291 will be listening.

Note that although the count may go to zero before the transmission ends, the talker will probably be left in a strange state and may have to be cleared by the controller. The count ending of RECV is therefore used as an error condition in most situations.
**APPLICATIONS**

**RECV:**

- Put EOS into 8291
- If 40H ≤ talker ≤ 5EH then
- Output-to-8291 talker
- Increment talker pointer
- Output-to-8291 UNL, MLA
- Enable-8291
  - Holdoff on end
  - End on EOS received
  - Ion, reset ion
  - Immediate execute pon
- Output-to-8292 GTSB
- While not (end or count = 0 (or tout2))
  - Input-from-8291 data
  - Increment data buffer pointer
  - Decrement count
  - (If count = 0 then error)
  - Output-to-8292 TCSY
  - (If Tout3 then take control async.)
  - Enable-8291
    - No holdoff on end
    - No end on EOS received
    - Ion, reset Ion
    - Finish handshake
    - Immediate execute pon
- Return error-indicator

; End of string compare character
; GPIB talk addresses are
; "@" thru "~" ASCII
; Do this for consistency's sake
; Everyone except us stop listening

; Stop when EOS character is
; Detected by 8291
; Listen only (no talk)

; 8292 stops asserting ATN, go to standby
; wait for EOS or EOI or end of count
; optionally check for stuck bus-out2
; input data, one byte at a time

; Use 8085 C register as counter
; Count should not occur before end
; 8292 asserts ATN take control
; If unable to take control sync.
; Put 8291 back as needed for
; Controller activity and
; Clear holdoff due to end

; Complete holdoff due to end, if any
; Needed to reset Ion

---

**Figure 17. RECV from "R"; EOS = 0DH**

**Figure 18. XFER from "A" to "1", "2", "~"; EOS = 0DH**
APPLICATIONS

Transfer Data

*XFER* <Talker> <Listener list> <EOS>

This system command is used to transfer data from a talker to one or more listeners where the controller does not participate in the transfer of the ASCII data. This is accomplished through the use of the 8291's continuous acceptor handshake mode while in listen-only.

This routine assumes a device list that has the ASCII talker address as the first byte and the string (one or more) of ASCII listener addresses following. The EOS character or an EOI will cause the controller to take control synchronously and thereby terminate the transfer.

*XFER:*

Output-to-8291: Talker, UNL
While $20H \leq \text{listen} \leq 3EH$
  Output-to-8291: Listener
  Increment listen list pointer
Enable-8291
  Ion, no ton
  Continuous AH mode
  End on EOS received
  Immediate execute PON
Put EOS into 8291
Output-to-8292: GTSB

Upon end (or tout2) then
  Take control synchronously
Enable-8291
  Finish handshake
  Not continuous AH mode
  Not END on EOS received
  ton
  Immediate execute pon
Return

CONTROLLER

Group Execute Trigger

*TRIG* <Listener list>

This system command causes a group execute trigger (GET) to be sent to all devices on the listener list. The intended use is to synchronize a number of instruments.

*TRIG:*

Output-to-8291 UNL
While $20H \leq \text{listener} \leq 3EH$
  Output-to-8291 Listener
  Increment listen list pointer
Output-to-8291 GET
Return

;Send talk address and unlisten
;Send listen address
;Controller is pseudo listener
;Handshake but don't capture data
;Capture EOS as well as EOI
;Initialize the 8291
;Set up EOS character
;Go to standby
;8292 waits for EOS or EOI and then
;Regains control
;Go to Ready for Data

;Everybody stop listening
;Check for valid listen address
;Address each listener
;Terminate on any non-valid character
;Issue group execute trigger
Device Clear

\[ DCLR \langle \text{Listener list} \rangle \]

This system command causes a device clear (SDC) to be sent to all devices on the listener list. Note that this is not intended to clear the GPIB interface of the device, but should clear the device-specific logic.

\[
\begin{align*}
&\text{DCLR:} \\
&\quad \text{Output-to-8291 UNL} \\
&\quad \text{While } 20H \leq \text{Listener} \leq 3EH \\
&\quad \quad \text{Output-to-8291 listener} \\
&\quad \quad \quad \text{Increment listen list pointer} \\
&\quad \text{Output-to-8291 SDC} \\
&\quad \text{Return} \\
&\quad ;\text{Everybody stop listening} \\
&\quad ;\text{Check for valid listen address} \\
&\quad ;\text{Address each listener} \\
&\quad ;\text{Terminate on any non-valid character} \\
&\quad ;\text{Selective device clear}
\end{align*}
\]

Serial Poll

\[ SPOL \langle \text{Talker list} \rangle \langle \text{status buffer pointer} \rangle \]

This system command sequentially addresses the designated devices and receives one byte of status from each. The bytes are stored in the buffer in the same order as the devices appear on the talker list. MLA is output for completeness.
**APPLICATIONS**

**SPOL:**
Output-to-8291 UNL, MLA, SPE

While 40H ≤ talker ≤ 5EH
Output-to-8291 talker
Increment talker list pointer
Enable-8291
   ;Unlisten, we listen, serial poll enable
   ;Only one byte of serial poll
   ;Status wanted from each talker
   ;Check for valid transfer
   ;Address each device to talk
   ;One at a time
   ;Listen only to get status
   ;This resets ton
   ;Go to standby
   ;Serial poll status byte into 8291
   ;Take control synchronously
   ;Actually get data from 8291

;Unlisten, we listen, serial poll enable
;Only one byte of serial poll
;Status wanted from each talker
;Check for valid transfer
;Address each device to talk
;One at a time
;Listen only to get status
;This resets ton
;Go to standby
;Serial poll status byte into 8291
;Take control synchronously
;Actually get data from 8291

;Resets ton
;Send serial poll disable after all devices polled

**Parallel Poll Enable**

**PPEN <Listener list> <Configuration Buffer pointer>**

This system command configures one or more devices to respond to Parallel Poll, assuming they implement subset PP1. The configuration information is stored in a buffer with one byte per device in the same order as devices appear on the listener list. The configuration byte has the format XXXXIP3P2P1 as defined by the IEEE Std. P3P2P1 indicates the bit # to be used for a response and I indicates the assertion value. See Sec. 2.9.3.3 of the Std. for more details.
**APPLICATIONS**

**PPEN:**
Output-to-8291 UNL
While 20H ≤ Listener ≤ 3EH
Output-to-8291 listener
Output-to-8291 PPC, (PPE or data)
Increment listener list pointer
Increment buffer pointer
Return

;Universal unlisten
;Check for valid listener
;Stop old listener, address new
;Send parallel poll info
;Point to next listener
;One configuration byte per listener

---

**Parallel Poll Disable**

**PPDS <listener list>**

This system command disables one or more devices from responding to a Parallel Poll by issuing a Parallel Poll Disable (PPD). It does not deconfigure the devices.

**PPDS:**
Output-to-8291 UNL
While 20H ≤ Listener ≤ 3EH
Output-to-8291 listener
Increment listener list pointer
Output-to-8291 PPC, PPD
Return

;Universal Unlisten
;Check for valid listener
;Address listener
;Disable PP on all listeners

---

**Figure 23. PPDS “1”, “+”, “>”**

**Figure 24. PPUN**
APPLICAtIONS

Parallel Poll Unconfigure

**PPUN**

This system command deconfigures the Parallel Poll response of all devices by issuing a Parallel Poll Unconfigure message.

```
PPUN:
  Output-to-8291 PPU
  Return

;Unconfigure all parallel poll
```

Conduct a Parallel Poll

**PPOL**

This system command causes the controller to conduct a Parallel Poll on the GPIB for approximately 12.5 usec (at 6 MHz). Note that a parallel poll does not use the handshake; therefore, to ensure that the device knows whether or not its positive response was observed by the controller, the CPU should explicitly acknowledge each device by a device-dependent data string. Otherwise, the response bit will still be set when the next Parallel Poll occurs. This command returns one byte of status.

```
PPOL:
  Enable-8291
  lon
  Immediate execute pon
  Output-to-8292 EXPP
  Upon BI
    Input-from-8291 data
  Enable-8291
  ton
  Immediate execute pon
  Return Data (status byte)

;Listen only
;This resets ton
;Execute parallel poll
;When byte is input
;Read it
;Talk only
;This resets lon
```

Pass Control

**PCTL** <talker>

This system command allows the controller to relinquish active control of the GPIB to another controller. Normally some software protocol should already have informed the controller to expect this, and under what conditions to return control. The 8291 must be set up to become a normal device and the CPU must handle all commands passed through, otherwise control cannot be returned (see Receive Control below). The controller will go idle.

```
PCTL:
  If 40H ≤ talker ≤ 5EH then
    If talker < > MTA then
      output-to-8291 talker, TCT
    Enable-8291
    not ton, not lon
    Immediate execute pon
    My device address, mode 1
    Undefined command pass through
    (Parallel Poll Configuration)
    Output-to-8292 GIDL
  Return

;Cannot pass control to myself
;Take control message to talker
;Set up 8291 as normal device
;Reset ton and lon
;Put device number in Register 6
;Required to receive control
;Optional use of PP
;Put controller in idle
```

7-345
Receive Control

**RCTL**

This system command is used to get control back from the current controller-in-charge if it has passed control to this inactive controller. Most GPIB systems do not use more than one controller and therefore would not need this routine.

To make passing and receiving control a manageable event, the system designer should specify a protocol whereby the controller-in-charge sends a data message to the soon-to-be-active controller. This message should give the current state of the system, why control is being passed, what to do, and when to pass control back. Most of these issues are beyond the scope of this Ap Note.

```
RCTL:
Upon CPT
  If (command=TCT) then
    If TA then
      Enable-8291
      Disable major device number
      ton
      Mask off interrupts
      Immediate execute pon

; Wait for command pass through bit in 8291
; If command is take control and
; We are talker addressed
; Controller will use ton and lon
; Talk only mode
```
Service Request

SRQD

This system command is used to detect the occurrence of a Service Request on the GPIB. One or more devices may assert SRQ simultaneously, and the CPU would normally conduct a Serial Poll after calling this routine to determine which devices are SRQing.

Figure 27. RCTL

Figure 28. REME
APPLICATIONS

SRQD:
If SRQ then
  Output-to-8292 IACK.SRQ
  Return SRQ
Else return no SRQ

SYSTEM CONTROLLER

Remote Enable
REME
This system command asserts the Remote Enable line (REN) on the GPIB. The devices will not go remote until they are later addressed to listen by some other system command.

REME:
  Output-to-8292 SREM
  Return

; 8292 asserts remote enable line

Local
LOCL
This system command deasserts the REN line on the GPIB. The devices will go local immediately.

LOCL:
  Output-to-8292 SLOC
  Return

; 8292 stops asserting remote enable

Figure 29. LOCL

Figure 30. IFCL
APPLICATIONS

Interface Clear/Abort

IFCL

This system command asserts the GPIB’s Interface Clear (IFC) line for at least 100 microseconds. This causes all interface logic in all devices to go to a known state. Note that the device itself may or may not be reset, too. Most instruments do totally reset upon IFC. Some devices may require a DCLR as well as an IFCL to be completely reset. The (system) controller becomes Controller-in-Charge.

IFCL:
Output-to-8292 ABORT
;8292 asserts Interface Clear
Return
;For 100 microseconds

INTERRUPTS AND DMA CONSIDERATIONS

The previous sections have discussed in detail how to use the 8291, 8292, 8293 chip set as a GPIB controller with the software operating in a polling mode and using programmed transfer of the data. This is the simplest mode of use, but it ties up the microprocessor for the duration of a GPIB transaction. If system design constraints do not allow this, then either Interrupts and/or DMA may be used to free up processor cycles.

The 8291 and 8292 provide sufficient interrupts that one may return to do other work while waiting for such things as 8292 Task Completion, 8291 Next Byte In, 8291 Last Byte Out, 8292 Service Request In, etc. The only difficulty lies in integrating these various interrupt sources and their matching routines into the overall system’s interrupt structure. This is highly situation-specific and is beyond the scope of this Ap Note.

The strategy to follow is to replace each of the WAIT routines (see Appendix A) with a return to the main code and provide for the corresponding interrupt to bring the control back to the next section of GPIB code. For example WAITO (Wait for Byte Out of 8291) would be replaced by having the BO interrupt enabled and storing the (return) address of the next instruction in a known place. This co-routine structure will then be activated by a BO interrupt.

Fig. 31 shows an example of the flow of control.

![Diagram](image-url)

Figure 31. GPIB Interrupt & Co-Routine Flow of Control
DMA is also useful in relieving the processor if the average length of a data buffer is long enough to overcome the extra time used to set up a DMA chip. This decision will also be a function of the data rate of the instrument. The best strategy is to use the DMA to handle only the data buffer transfers on SEND and RECV and to do all the addressing and control just as shown in the driver descriptions.

Another major reason for using a DMA chip is to increase the data rate and therefore increase the overall transaction rate. In this case the limiting factor becomes the time used to do the addressing and control of the GPIB using software like that in Appendix A. The data transmission time becomes insignificant at DMA speeds unless extremely long buffers are used.

Refer to Figure 11 for a typical DMA and interrupt based design using the 8291, 8292, 8293. A system like this can achieve a 250K byte transfer rate while under DMA control.

APPLICATION EXAMPLE
This section will present the code required to operate a typical GPIB instrument set up as shown in Fig. 32. The HP5328A universal counter and the HP3325 function generator are typical of many GPIB devices; however, there are a wide variety of software protocols to be found on the GPIB. The Ziatech ZT488 GPIB analyzer is used to single step the bus to facilitate debugging the system. It also serves as a training/familiarization aid for newcomers to the bus.

This example will set up the function generator to output a specific waveform, frequency and amplitude. It will then tell the counter to measure the frequency and Request Service (SRQ) when complete. The program will then read in the data. The assembled source code will be found at the end of Appendix A.

```
SEND
LSTN: "2", COUNT: 15, EOS: 0DH, DATA: "FU1FR37KHAM2VO (CR)"
;SETS UP FUNCTION GEN. TO 37 KH Z SINE, 2 VOLTS PP
;COUNT EQUAL TO # CHAR IN BUFFER
;EOS CHARACTER IS (CR) = 0DH = CARRIAGE RETURN
SEND
LSTN: "1", COUNT: 6, EOS: "T" DATA: "PR4G7T"
;SETS UP COUNTER FOR P:INITIALIZE, F4: FREQ CHAN A
;G7:0.1 HZ RESOLUTION, T: TRIGGER AND SRQ
;COUNT IS EQUAL TO # CHAR
WAIT FOR SRQ
SPOL TALK: "Q", DATA: STATUS 1
;CLEARS THE SRO — IN THIS EXAMPLE ONLY FREQ CTR ASSERTS SRQ
RECV TALK: "Q", COUNT: 17, EOS: 0AH,
;DATA: " + 37000.0E+0" (CR) (LF)
;GETS 17 BYTES OF DATA FROM COUNTER
;COUNT IS EXACT BUFFER LENGTH
;DATA SHOWN IS TYPICAL HP5328A READING THAT WOULD BE RECEIVED
```
APPLICATIONS

CONCLUSION
This Application Note has shown a structured way to view the IEEE 488 bus and has given typical code sequences to make the Intel 8291, 8292, and 8293's behave as a controller of the GPIB. There are other ways to use the chip set, but whatever solution is chosen, it must be integrated into the overall system software.

The ultimate reference for GPIB questions is the IEEE Std 488, -1978 which is available from IEEE, 345 East 47th St., New York, NY, 10017. The ultimate reference for the 8292 is the source listing for it (remember it's a pre-programmed UPI-41A) which is available from INSITE, Intel Corp., 3065 Bowers Ave., Santa Clara, CA 95051.

APPENDIX A

ISIS-II 8080/8085 MACRO ASSEMBLER, V3.0
GPIB CONTROLLER SUBROUTINES

LOC OBJ LINE SOURCE STATEMENT

1 $TITLE('GPIB CONTROLLER SUBROUTINES')
2 ;
3 ; GPIB CONTROLLER SUBROUTINES
4 ;
5 ;
6 ; for Intel 8291, 8292 on ZT 7488/18
7 ; Bert Forbes, Ziatech Corporation
8 ; 2410 Broad Street
9 ; San Luis Obispo, CA, USA 93401
10 ;
11 ;
12 ; General Definitions & Equates
13 ;
14 ;
15 1000 ORG 1000H ; For ZT7488/18 w/8085
16 ;
17 0060 PRT91 EQU 60H ; 8291 Base Port #
18 ;
19 ;
20 0060 DIN EQU PRT91+0 ; 91 Data in reg
21 0060 DOUT EQU PRT91+9 ; 91 Data out reg
22 ;
23 ;
24 0061 INT1 EQU PRT91+1 ; INT Reg 1
25 0061 INTM1 EQU PRT91+1 ; INT Mask Reg. 1
26 0062 BOM EQU 02 ; 91 BO INTRP Mask
27 0061 BIM EQU 01 ; 91 BI INTRP Mask
28 0010 ENDMK EQU 10H ; 91 END INTRP Mask
29 0080 CPT EQU 80H ; 91 command pass thru int hit
30 ;
31 ;
32 0062 INT2 EQU PRT91+2
33 ;
34 ;
35 0064 ADRMD EQU PRT91+4 ; 91 address mode register #
36 0080 TON EQU 80H ; 91 talk only mode & not listen only
37 0040 LON EQU 40H ; 91 listen only & not ton
38 00C0 TLON EQU 0C0H ; 91 talk & listen only
39 0081 MODE1 EQU 01 ; mode 1 addressing for device
40 ;
41 ; Reg #4 Address Mode Constants
42 0064 ADRST EQU PRT91+4 ; reg #4
43 0020 EDIST EQU 20H
44 0082 TA EQU 2
45 0081 LA EQU 1 ; listener active
46 ;
47 ;
48 0065 AUXMD EQU PRT91+5 ; 91 auxiliary mode register #
49 0023 CLKRT EQU 23H ; 91 3 Mhz clock input

7-351

AFN-01380A
APPLICATIONS

0063 50 FNHSK EQU 03 ;91 finish handshake command
0066 51 SDEOI EQU 06 ;91 send EOI with next byte
0069 52 AKRA EQU 08H ;91 aux. reg A pattern
0072 53 DHOHSK EQU 1 ;91 hold off handshake on all bytes
0075 54 HOEND EQU 2 ;91 hold off handshake on end
0078 55 CAHCY EQU 3 ;91 continuous AH cycling
0081 56 EDEOS EQU 4 ;91 end on EOS received
0084 57 EOTS EQU 8 ;91 output EOI on EOS sent
0087 58 VSCMD EQU 0FH ;91 valid command pass through
0090 59 VCMD EQU 07H ;91 invalid command pass through
0093 60 AXRA EQU 0A0H ;Aux. reg. B pattern
0096 61 CPTEN EQU 01H ;command pass thru enable

0065 62 ; Reg #5 (Read)
0066 63 CPTRE EQU PRT91+5
0069 64 ;
0072 65 ADR EQU PRT91+6
0075 66 ; Address 0/1 reg. constants
0078 67 DTL1 EQU 60H ;Disable major talker & listener
0081 68 DTDL2 EQU 0E0H ;Disable minor talker & listener
0084 70 ;
0087 71 ; Reg #7 EOS Character Register
0090 72 ESR EQU PRT91+7
0093 73 ;
0096 74 ;
0099 75 ; 8292 CONTROL VALUES
0102 76 ;
0105 77 ;
0108 78 ;
0068 79 PRT92 EQU PRT91+8 ;8292 Base Port # (CS7)
0111 80 ;
0068 81 INTRM EQU PRT92+0 ;92 INTRP Mask Reg
0090 82 INTM EQU 0A0H ;TCI
0093 83 ;
0096 84 ERM EQU PRT92+0 ;92 Error Mask Reg
0099 85 TOUT1 EQU 01 ;92 Time Out for Pass Control
0102 86 TOUT2 EQU 02 ;92 Time Out for Standby
0105 87 TOUT3 EQU 04 ;92 Time Out for Take Control Sync
0108 88 EVREG EQU PRT92+0 ;92 Event Counter Pseudo Reg
0111 89 TOREG EQU PRT92+0 ;92 Time Out Pseudo Reg
0114 90 ;
0117 91 CMD2 EQU PRT92+1 ;92 Command Register
0120 92 ;
0123 93 INST EQU PRT92+1 ;92 Interrupt Status Reg
0126 94 EBIT EQU 10H ;Event Buffer Bit
0129 95 IBFBT EQU 02 ;Input Buffer Full Bit
0132 96 SROBT EQU 20H ;Seq bit
0135 97 ;
0138 98 EFLG EQU PRT92+0 ;92 Error Flag Pseudo Reg
0141 99 CLST EQU PRT92+0 ;92 Controller Status Pseudo Reg
0144 100 BUSST EQU PRT92+0 ;92 GPIB (Bus) Status Pseudo Reg
0147 101 EVST EQU PRT92+0 ;92 Event Counter Status Pseudo Reg
0150 102 TST EQU PRT92+0 ;92 Time Out Status Pseudo Reg
0153 103 ;
0156 104 ; 8292 OPERATION COMMANDS
0159 105 ;
0162 108 ;
0068 107 SPNCI EQU 0F0H ;Stop Counter Interrupts
0072 108 GIDL EQU 0F1H ;Go to idle
0075 109 RSET EQU 0F2H ;Reset
0078 110 RSTI EQU 0F3H ;Reset Interrupts
0081 111 GSEC EQU 0F4H ;Goto standby, enable counting
0084 112 EPP EQU 0F5H ;Execute parallel poll
0087 113 GTSB EQU 0F6H ;Goto standby
0090 114 SLOC EQU 0F7H ;Set local mode
0093 115 SREM EQU 0F8H ;Set interface to remote
0096 116 ABORT EQU 0F9H ;Abort all operation, clear interface
0099 117 TCNTR EQU 0FAH ;Take control (Receive control)
0102 118 TCAS EQU 0FCH ;Take control asynchronously
0105 119 TCN EQU 0FDH ;Take control synchronously
0108 120 STCNI EQU 0FEH ;Start counter interrupts
0111 121 ;
0114 122 ;
APPLICATIONS

123 ; 8292 UTILITY COMMANDS
124 ;
125 ;
00E1 126 WOUT EQU 0E1H ;Write to timeout reg
00E2 127 WEVC EQU 0E2H ;Write to event counter
00E3 128 RVC EQU 0E3H ;Read event counter status
00E4 129 RERF EQU 0E4H ;Read error flag reg
00E5 130 RINM EQU 0E5H ;Read interrupt mask reg
00E6 131 RCST EQU 0E6H ;Read controller status reg
00E7 132 RBST EQU 0E7H ;Read GPIB Bus status reg
00EA 133 RTOUT EQU 0E8H ;Read timeout status reg
00EB 134 RERM EQU 0E9H ;Read error mask reg
135 IACK EQU 0EH ;Interrupt Acknowledge
136 ;
137 ;
138 ;
139 ;
140 ;
141 ;
006F 142 PRTF EQU PRT91+0FH ;27488 port 6F for interrupts
0082 143 TCIF EQU 02H ;Task complete interrupt
0084 144 SPIF EQU 04H ;Special interrupt
0088 145 OBFF EQU 08H ;92 Output (to CPU) Buffer full
0010 146 IBFF EQU 10H ;92 Input (from CPU) Buffer empty
0001 147 BOF EQU 01H ;91 Int line (BO in this case)
148 ;
149 ;
150 ;
0001 151 MDA EQU 1 ;My device address is 1
0041 152 MTA EQU MDA+40H ;My talk address is 1 ("A")
0021 153 MLA EQU MDA+20H ;My listen address is 1 ("!"
003F 154 UNL EQU 3FH ;Universal unlisten
0008 155 GET EQU 08 ;Group Execute Trigger
0004 156 SDC EQU 04H ;Device Clear
0018 157 SPE EQU 18H ;Serial poll enable
0019 158 SPD EQU 19H ;Serial poll disable
005 159 PPC EQU 05 ;Parallel poll configure
0070 160 PPD EQU 70H ;Parallel poll disable
0068 161 PPE EQU 60H ;Parallel poll disable
0015 162 PPU EQU 15H ;Parallel poll unconfigured
0009 163 TCT EQU 09 ;Take control (pass control)
164 ;
165 ;
166 ;
167 ;
168 ;
169 SETF MACRO A ;Sets flags on A register
170 ORA A
171 ENDM
172 ;
173 WAITO MACRO LOCAL WAITL ;Wait for last 91 byte to be done
174 LOCAL WAITL
- 175 WAITL: IN INT1 ;Get INT1 status
- 176 ANI BOM ;Check for byte out
- 177 JZ WAITL ;If not, try again
178 ENDM ;until it is
179 ;
180 ;
181 WAITI MACRO LOCAL WAITL ;Wait for 91 byte to be input
182 LOCAL WAITL
- 183 WAITI: IN INT1 ;Get INT1 status
- 184 MOV B,A ;Save status in B
- 185 ANI BIM ;Check for byte in
- 186 JZ WAITL ;If not, just try again
187 ENDM ;until it is
188 ;
189 WAITX MACRO LOCAL WAITL ;Wait for 92's TCI to go false
190 LOCAL WAITL
- 191 WAITX: IN PRTF
- 192 RST ANI TCIF
- 193 JNZ WAITL
194 ENDM
195 ;

7-353

AFN-01380A
AP P L I C A T I O N S

196  WAITT    MACRO
197     LOCAL    WAITL
199    INP  WAITL ;Get task complete int,etc.
199    ANI  TCIF  ;Mask it
200    JZ   WAITL  ;Wait for task to be complete
201    ENDM
202 RANGE    MACRO    LOWER,UPPER,LABEL
204   ;Checks for value in range
205   ;branches to label if not
206   ;in range. Falls through if
207   lower <= (H)(L) <= upper.
208   ;Get next byte.
209    MOV  A,M
210    CPI  LOWER
211    JM  LABEL
212    CPI  UPPER+1
213    JP  LABEL
214    ENDM
215 ;
216 CLRA    MACRO    A ;A XOR A =0
217    ENDM
218 ;
220 ;   All of the following routines have these common
221 ; assumptions about the state of the 8291 & 8292 upon entry
222 ; to the routine and will exit the routine in an identical state.
223 ;
224 ;
225 ; 8291:  B0 is or has been set,
226 ; All interrupts are masked off
227 ; TOM mode, not LA
228 ; No holdoffs in effect or enabled
229 ; No holdoffs waiting for finish command
230 ;
231 ; 8292:  ATN asserted (active controller)
232 ; note: RCTL is an exception--- it expects
233 ;  to not be active controller
234 ; Any previous task is complete & 92 is
235 ;  ready to receive next command.
236 ; 8085: Pointer registers (DE,HL) end one
237 ; beyond last legal entry
238 ;
239 ;
240 ;
241 ;  INITIALIZATION ROUTINE
242 ;
243 ;INPUTS:  None
244 ;OUTPUTS:  None
245 ;CALLS:  None
246 ;DESTROYS:  A,F
247 ;
248 INIT:  MVI  A,INTM  ;Enable TCI
249    OUT  INTMA  ;Output to 92's intr. mask reg
250    MVI  A,DTDL1  ;Disable major talker/listener
251    OUT  ADR01
252    MVI  A,DTDL2  ;Disable minor talker/listener
253    OUT  ADR01
254    MVI  A,TON  ;Talk only mode
255    OUT  ADRM
256    MVI  A,CLKRT  ;3 MHZ for delay timer
257    OUT  AUXMD
258    CLRA
259    XRA  A  ;A XOR A =0
260    OUT  INT1
261    OUT  INT2  ;Disable all 91 mask bits
262    OUT  AUXMD  ;Immediate execute PON
263    RET
264 ;
265 ;****************************************************
266 ;
267 ;
268 ;  SEND ROUTINE
269 ;
APLICATIONS

270 ;
271 ;
272 ; INPUTS:  HL listener list pointer
273 ; DE data buffer pointer
274 ; C count-- 0 will cause no data to be sent
275 ; b EOS character-- software detected
276 ;
277 ; OUTPUTS: none
278 ;
279 ; CALLS: none
280 ;
281 ;
101C 3E41
101E D350
282 SEND: MVI A, MTA ;Send MTA to turn off any
283 OUT DOUT ;previous talker
284
to previous listeners

1020 DB61
1022 E602
1024 CA310
1027 3E3F
1029 D360
102B 78
102C D357
285+7E001: IN INT1 ;Get Int1 status
286+ ANI BOM ;Check for byte out
287+ JZ ??0001 ;If not, try again
288+ MVI A, UNL ;Send universal unlisten
289 OUT DOUT ;to stop previous listeners
290 MOV A, B ;Get EOS character
291 OUT EOSR ;Output it to 8291
292+ ;while listener....
293 SEND1: RANGE 20H, 3EH, SEND2 ;Check next listen address
294+ ;Checks for value in range
295+ ;branches to label if not
296+ ;in range. Falls through if
297+ ;lower <= (_H)(L) <= upper.
298+ ;Get next byte.
299+
300+ MOV A, M
301+ CPI 20H
302+ CPI 3EH+1
303+ JP SEND2
304 WAITO ;Wait for previous listener sent
305+ ??0002: IN INT1 ;Get Int1 status
306+ ANI BOM ;Check for byte out
307+ JZ ??0002 ;If not, try again
308 MOV A, M ;Get this listener
309 OUT DOUT ;Output to GPIB
310 INX H ;Increment listener list pointer
311 JMP SEND1 ;Loop till non-valid listener
312 ;Enable 91 ending conditions
313 SEND2: WAITO ;Wait for listn addr accepted
314+ ??003: IN INT1 ;Get Int1 status
315+ ANI BOM ;Check for byte out
316+ JZ ??0003 ;If not, try again
317 ;WAITO required for early versions
318 ;of 8292 to avoid GTSB before DAC
319 MVI A, GTSB ;Goto standby
320 OUT CMD92 ;
321 MVI A, AXRA+EOIS ;Send EO1 with EOS character
322 OUT AUXMD ;
323 WAITX ;Wait for TCI to go false
324+ ??0004: IN PRTF
325+ ANI TCIF
326+ JNZ ??0004
327 WAITT ;Wait for TCI on GTSB
328+ ??0005: IN PRTF ;Get task complete int, etc.
329+ ANI TCIF ;Mask it
330+ JZ ??0005 ;Wait for task to be complete
331 ;
332 ; delete next 3 instructions to make count of 0=256
333 ;
334 MOV A, C ;Get count
335 SETF ;Set flags
336+ ORA. A
337 JZ SEND5 ;If count=0, send no data
338 SEND3: LDAX D ;Get data byte
339 OUT DOUT ;Output to GPIB
340 CMP B ;Test EOS ...this is faster
341 ;and uses less code than using
342 ;91's END or EO1 bits

7-355
*GENERAL APPLICATIONS*

106D CA7F10 343 JZ SEND5 ; If char ≠ EOS, go finish
1070 DB61 344 SEND4: WAITO
1072 E602 345+??006: IN INT1 ; Get Intl status
1074 CA7F10 346+ ANI BOM ; Check for byte out.
1077 13 347+ JZ ??006 ; If not, try again
1078 0D 348 INX D ; Increment buffer pointer
1079 C26910 349 DCR C ; Decrement count.
107C C38810 350 JNZ SEND3 ; If count < > 0, go send
107F 13 351 JMP SEND6 ; Else go finish
1080 0D 352 SEND5: INX D ; For consistency
1083 E602 353 DCR C ; 
1086 C38810 354 WAITO ; This ensures that the standard entry
1081 DB61 355+??007: IN INT1 ; Get Intl status
1085 CA8110 356+ ANI BOM ; Check for byte out
1088 38FD 357+ JZ ??007 ; If not, try again
108C 3E88 358+ JNZ ; Assumptions for the next subroutine are met
108E D369 359 SEND5: MVI A, TCSY ; Take control synchronously
1092 E602 360+ OUT CMD92 :
1094 C29910 361 MVI A, AXRA ; Reset send EOI on EOS
1098 C9 362 OUT AUXMD :
1099 DB6F 363 WAITX ; Wait for TCI false.
109C DB6F 364+??008: IN PRTF
109D E602 365+ ANI TCIF :
109F C29910 366+ JNZ ??008 ; Wait for TCI
10A0 C29910 367+ WAITT ; Wait for TCI
10A8 C29910 368+??009: IN PRTF ; Get task complete int, etc.
10AC E602 369+ ANI TCIF ; Mask it
10AE CA7F10 370+ JZ ??009 ; Wait for task to be complete
10B0 C9 371+ RET

; RECEIVE ROUTINE
372 ;
373 ;
374 ; INPUT:
375 ; HL talker pointer
376 ; DE data buffer pointer
377 ; C count (max buffer size) 0 implies 256
378 ; B EOS character
379 ; OUTPUT:
380 ; Fills buffer pointed at by DE
381 ; CALLS:
382 ; None
383 ; DESTROYS:
384 ; A, BC, DE, HL, F
385 ; RETURNS:
386 ; A=0 normal termination—EOS detected
387 ; A=40 Error—count overrun
388 ; A<40 or A>SEM Error—bad talk address
389 ;
390 109F 78 390+ RECV: MOV A,8 ; Get EOS character
10A0 D367 391 OUT EOSR ; Output it to 91
10A3 E602 392 RANGE 40H,5EH,RECV6
10A8 E602 393+ ; Checks for value in range
10A8 E602 394+ ; Branches to label if not
10A8 E602 395+ ; In range. Falls through if
10A8 E602 396+ ; lower = ( (H)(L) ) <= upper.
10A8 E602 397+ ; Get next byte.
10A8 E602 398+ MOV A,M
10A8 E602 399+ CPI 40H
10A8 E602 400+ JM RECV6
10A8 E602 401+ CPI 5EH+1:
10A8 E602 402+ JP RECV6
10A8 E602 403
10A8 E602 404 OUT DOUT ; Output talker to GPIB
10A8 E602 405 INX H ; Incr pointer for consistency
10A8 E602 406 WAITO
10A8 E602 407+??00A: IN INT1 ; Get Intl status
10A8 E602 408+ ANI BOM ; Check for byte out
10A8 E602 409+ JZ ??00A ; If not, try again
10A8 E602 410 MVI A, UNL ; Stop other listeners
10A8 E602 411 OUT DOUT
10A8 E602 412 WAITO
10A8 E602 413+??011: IN INT1 ; Get Intl status
10A8 E602 414+ ANI BOM ; Check for byte out
10A8 E602 415+ JZ ??011 ; If not, try again

7-356
APPLICATIONS

10C2 3E21 416 MVI A,MLA ;For completeness
10C4 D350 417 OUT DOUT
10C6 3E86 418 MVI A,AXRA+HOEND+EDEOS ;End when
10C8 D365 419 OUT AUXMD ;EOS or EOI & Hold off
10CA DB61 420 WAITI
10CC E642 421+??0012: IN INT1 ;Get Int1 status
10CE CACA10 422+ ANI BOM ;Check for byte out
10D1 3E40 423+ JZ ??0012 ;If not, try again
10D3 D364 424 MVI A,LOH ;Listen only
10D5 AF 425 OUT ADRMD
10D6 D365 426 CLRA ;Immediate XEP PON
10D8 3EF6 427+ XRA A ;A XOR A =0
10DA D349 429 MVI A,GTSB ;Goto standby
10DC DB65 430 OUT CMD92
10DE E682 431 WAITX ;Wait for TCI=0
10E0 C2DC10 432+??0013: IN PRTF
10E3 DB6F 433+ ANI TCFP
10E5 E682 434+ JNZ ??0013
10E8 3E14 ;Wait for TCI=1
10E9 DB6F 435+??0014: IN PRTF ;Get task complete int, etc.
10E5 E682 437+ ANI TCFP ;Mask it
10EA DB61 439 RECV1: IN INT1 ;Get 91 Int status (END &/or BI)
10EC 47 440 MOV B,A ;Save it in B for BI check later
10ED E610 441 ANI ENDMK ;Check for EOS or EOI
10EF C20511 442 JNZ RECV2 ;Yes end--- go wait for BI
10F2 7B 443 MOV A,B ;NO, retrieve status &
10F3 E681 444 ANI BIM ;Check for BI
10F5 CABA10 * 445 JZ RECV1 ;NO, go wait for either END or BI
10F8 DB60 446 IN DIN ;YES, BI---- get data
10FA 12 447 STAX D ;Store it in buffer
10FB 16 448 INX D ;Increment buffer pointer
10FC 0D 450 DCR C ;Decrement counter
10FD C2EA10 451 JNZ RECV1 ;If count < > 0 go back & wait
1100 0640 452 MVI B,40H ;Else set error indicator
1102 C31711 453 JMP RECV5 ;And go take control
1105 78 454 RECV2: MOV A,B ;Retrieve status
1106 E601 455 RECV3: ANI BIM ;Check for BI
1108 C21011 456 JNZ RECV4 ;If BI then go input data
110A DB61 457 IN INT1 ;Else wait for last BI
110C D360 458 JMP RECV3 ;In loop
1110 DB60 459 RECV4: IN DIN ;Get data byte
1112 12 460 STAX D ;Store it in buffer
1113 13 461 INX D ;Incr data pointer
1114 0D 462 DCR C ;Decrement count, but ignore it
1115 0680 463 MVI B,0 ;Set normal completion indicators
1117 3EFD 464 ;
1119 D369 465 RECV5: MVI A,TCSY ;Take control synchronously
111A 3E69 466 OUT CMD92
111B DB6F 467 WAIX ;Wait for TCI=0 (7 tcy)
111C DB6F 468+??0015: IN PRTF
111D E682 469+ ANI TCFP
111F C21B11 470+ JNZ ??0015
1122 DB6F 471+ WAITI ;Wait for TCI=1
1123 DB6F 472+??0016: IN PRTF ;Get task complete int, etc.
1124 E682 473+ ANI TCFP ;Mask it
1126 CA2211 474+ JZ ??0016 ;Wait for task to be complete
1127 3E80 475 ;
1129 3E80 476 ;If timeout 3 is to be checked, the above WAITT should
112A D355 477 be omitted & the appropriate code to look for TCI or
112B 3E80 478 ;TOU3 inserted here.
112D 3E80 479 ;
112F D364 480 MVI A,AXRA ;Pattern to clear 91 END conditions
1131 3E83 481 OUT AUXMD ;
1133 D365 482 MVI A,TON ;This bit pattern already in "A"
1135 AF 483 OUT ADRMD ;Output TON
1136 D365 484 MVI A,FHNSK ;Finish handshake
1138 78 485 OUT AUXMD
1139 C9 486 CLRA ;Immediate execute PON-Reset LON
113B 3E80 487+ XRA A ;A XOR A =0
113C D365 488 OUT AUXMD ;Immediate execute PON-Reset LON
113E 78 489 MOV A,B ;Get completion character
113F C9 490 RECV6: RET

7-357
APN-01380A
APPLICATIONS

491 ;
492 ;******************************************************************************
493 ; XFER ROUTINE
494 ;
495 ;
496 ;INPUTS: HL device list pointer
497 ; B EOS character
498 ;OUTPUTS: None
499 ;CALLS: None
500 ;DESTROYS: A, HL, F
501 ;RETURNS: A=0 normal, A <> 0 bad talker
502 ;
503 ;
504 ;NOTE: XFER will not work if the talker
505 ; uses EOI to terminate the transfer.
506 ; Intel will be making hardware
507 ; modifications to the 8291 that will
508 ; correct this problem. Until that time,
509 ; only EOS may be used without possible
510 ; loss of the last data byte transferred.
511 XFER: RANGE 40H,5EH,XFER4 ;Check for valid talker
512+ ;Checks for value in range
513+ ;branches to label if not
514+ ;in range. Falls through if
515+ ;lower <= ( (H)(L) ) <= upper.
516+ ;Get next byte.

113A 7E 517+ MOV A,M
113B FE40 518+ CPI 40H
113D FAB811 519+ JP XFER4
1140 FE5F 520+ CPI 5EH+1
1142 F20811 521+ JP XFER4+1
1145 D350 522 OUT DOUT ;Send it to GPIB
1147 23 523 INX H ;Incr pointer
1148 DB61 524 WAI
1148 DB61 525+??0017: IN INT1 ;Get InI status
114A E602 526+ ANI BOM ;Check for byte out
114C CA4811 527+ JZ ??0017 ;If not, try again
114F 3E3F 528+ MVI A,UNL ;Universal unlisten
1151 D360 529 OUT DOUT
530 XFER1: RANGE 20H,3EH,XFER2 ;Check for valid listener
531+ ;Checks for value in range
532+ ;branches to label if not
533+ ;in range. Falls through if
534+ ;lower <= ( (H)(L) ) <= upper.
535+ ;Get next byte.

1153 7E 536+ MOV A,M
1154 FE20 537+ CPI 20H
1156 FA6C11 538+ JM XFER2
1159 FE3F 539+ CPI 3EH+1
115B F26C11 540+ JP XFER2
115C 23 541 WAI
115E DB61 542+??0018: IN INT1 ;Get IntI status
1160 E602 543+ ANI BOM ;Check for byte out
1162 CA5511 544+ JZ ??0018 ;If not, try again
1165 7E 545 MOV A,M ;Get listener
1166 D360 546 OUT DOUT
1168 23 547 INX H ;Incr pointer
1169 C35311 548 JMP XFER1 ;Loop until non-valid listener
116C DB61 549 XPXFER2: WAI
116D DB61 550+??0019: IN INT1 ;Get IntI status
116E E602 551+ ANI BOM ;Check for byte out
1170 CA6C11 552+ JZ ??0019 ;If not, try again
1173 3E87 553 MVI A,AHXRA+CAHCPY+EOS ;Invisible handshake
1175 D365 554 OUT AUXMD ;Continuous AH mode
1177 3E40 555 MVI A,LoN ;Listen only
1179 D364 556 OUT ADRMD
117B AF 557 CLR A ;A XOR A =0
117C D365 558 OUT AUXMD ;Immed. XEQ PON
117E 78 559 OUT A,B ;Get E0S
117F D367 551 OUT EOSR ;Output it to 91
1181 3E6F 552 MVI A,GT58 ;Go to standby
1183 D369 563 OUT CMD92

7-358
APPLICATIONS

1185 DB6F 564 WAITX
1186 E602 565+??0020: IN PRTF
1187 C28511 566+ ANI TCIF
1188 DB6F 567+ JNZ ??0020
1189 C28511 568 WAITT
1190 E602 559+??0021: IN PRTF ;Get task complete int,etc.
1191 CA8C11 570+ ANI TCIF ;Mask it
1192 DB6F 571+ JZ ??0021 ;Wait for task to be complete
1193 E602 572 XFER3: IN INT1 ;Get END status hit
1194 C28511 573 ANI ENDMK ;Mask it
1195 DB6F 574 JZ XFER3 ;Take control synchronously
1196 C28511 575 MVI A,TCSY
1197 E602 576 OUT CM092
1198 C28511 577 WAITX
1199 DB6F 578+??0022: IN PRTF
11A0 C28511 579+ ANI TCIF
11A1 DB6F 580+ JNZ ??0022
11A2 C28511 581 WAITT ;Wait for TCI
11A3 DB6F 582+??0023: IN PRTF ;Get task complete int,etc.
11A4 E602 583+ ANI TCIF ;Mask it
11A5 C28511 584+ JZ ??0023 ;Wait for task to be complete
11A6 DB6F 585 VVI A, AxRA ;Not cont AH or END on EOS
11A7 DB6F 586 OUT AUXMD ;Finish handshake
11A8 DB6F 587 MVI A, FNHSK
11A9 DB6F 588 OUT AUXMD
11BA DB6F 589 MVI A, TON ;Talk only
11BB DB6F 590 OUT ADRMD
11BC DB6F 591 CLRA ;Normal return A=8
11BD DB6F 592 XRA A ;A XOR A = 8
11BE DB6F 593 OUT AUXMD ;Immediate XEQ PON
11BF DB6F 594 XPF34: RET
595 ;
596 ;*******************************************************
597 ;
598 ; TRIGGER ROUTINE
599 ;
600 ;
601 ;
602 ;INPUTS: HL listener list pointer
603 ;OUTPUTS: None
604 ;CALLS: None
605 ;DESTROYS: A, HL, F
606 ;
607 ;
11BC 3E3F 
11BE 3D40 
11C8 DB6F 600 TRIG: MVI A, UNL ; Send universal unlisten
11C9 DB6F 609 OUT DOUT ; Send universal unlisten
11CC DB6F 610 TRIG1: RANGE 2OH, 3EH, TRIG2 ; Check for valid listen
11CD DB6F 611+ ; Checks for value in range
11CE DB6F 612+ ; Branches to label if not
11CF DB6F 613+ ; In range. Falls through if
11D0 DB6F 614+ ; lower <= ( (H) (L) ) <= upper.
11D1 DB6F 615+ ; Get next byte.
11D2 DB6F 616+ MOV A, M
11D3 DB6F 617+ CPI 20H
11D4 DB6F 618+ JM TRIG2
11D5 DB6F 619+ CPI 3EH+1
11D6 DB6F 620+ JP TRIG2
11D7 DB6F 621 WAITO ; Wait for UNL to finish
11D8 DB6F 622+??0024: IN INT1 ; Get Int1 status
11D9 DB6F 623+ ANI BOM ; Check for byte out
11DA DB6F 624+ ANI BOM ; Check for byte out
11DB DB6F 625 MOV A, M ; Get listener
11DC DB6F 626 OUT DOUT ; Send Listener to GPIB
11DD DB6F 627 INX N ; Incr. pointer
11DE DB6F 628 JMP TRIG1 ; Loop until non-valid char
11DF DB6F 629 TRIG2: WAITO ; Wait for last listen to finish
11E0 DB6F 630+??0025: IN INT1 ; Get Int1 status
11E1 DB6F 631+ ANI BOM ; Check for byte out
11E2 DB6F 632+ JJ TRIG2 ; If not, try again
11E3 DB6F 633 MVI A, GET ; Send group execute trigger
11E4 DB6F 634 OUT DOUT ; To all addressed listeners
11E5 DB6F 635 WAITO
11E6 DB6F 636+??0026: IN INT1 ; Get Int1 status
11E7 DB6F 637+ ANI BOM ; Check for byte out

7-359
APPLICATIONS

11E8 CAE411 638+ JZ ??026 ;If not, try again
11E9 C9 639 RET
640 ;
641 ;**********************************************************************
642 ;
643 ;DEVICE CLEAR ROUTINE
644 ;
645 ;
646 ;
647 ;INPUTS: HL listener pointer
648 ;OUTPUT: None
649 ;CALLS: None
650 ;DESTROYS: A, HL, F
651 ;
11EC 3E3F 652 DCLR: MVI A,UNL
11EE D360 653 OUT DOUT
654 DCLR1: RANGE 20H,3EH,DCLR2
655+ ;Checks for value in range
656+ ;branches to label if not
657+ ;in range. Falls through if
658+ ;lower <= (H)(L) <= upper.
659+ ;Get next byte.

11F0 7E 660+ MOV A,M
11F1 FE20 661+ CPI 28H
11F3 FA912 662+ JM DCLR2
11F6 FE3F 663+ CPI 3EH+1
11F8 F20912 664+ JP DCLR2
665 WAITO

11FB DB61 666+??0027: IN INT1 ;Get Int1 status
11FD E682 667+ ANI BOM ;Check for byte out
11FF CAFB11 668+ JZ ??0027 ;if not, try again
1202 7E 669 MOV A,M
1203 D360 670 OUT DOUT ;Send listener to GPIB
1205 23 671 INX H
1206 C3F011 672 JMP DCLR1
673 DCLR2: WAITO

1209 DB61 674+??0028: IN INT1 ;Get Int1 status
120B E682 675+ ANI BOM ;Check for byte out
120D CA912 676+ JZ ??0028 ;if not, try again
1210 3E04 677 MVI A,SDC ;Send device clear
1212 D360 678 OUT DOUT ;To all addressed listeners
679 WAITO

1214 DB61 680+??0029: IN INT1 ;Get Int1 status
1216 E682 681+ ANI BOM ;Check for byte out
1218 CA1412 682+ JZ ??0029 ;If not, try again
121B C9 683 RET
684 ;
685+ ;**********************************************************************************
686 ;
687 ; SERIAL POLL ROUTINE
688 ;
689 ;INPUTS: HL talker list pointer
690 ;DE status buffer pointer
691 ;OUTPUTS: Fills buffer pointed to by DE
692 ;CALLS: None
693 ;DESTROYS: A, BC, DE, HL, F
694 ;
121C 3E3F 695 SPOL: MVI A,UNL ;Universal unlisten
121E D360 696 OUT DOUT
697 WAITO

1220 DB61 698+??0030: IN INT1 ;Get Int1 status
1222 E602 699+ ANI BOM ;Check for byte out
1224 CA2012 700+ JZ ??0030 ;If not, try again
1227 3E21 701 MVI A,MLA ;My listen address
1229 D360 702 OUT DOUT
703 WAITO

122B DB61 704+??0031: IN INT1 ;Get Int1 status
122D E602 705+ ANI BOM ;Check for byte out
122F CA2012 706+ JZ ??0031 ;If not, try again
1232 3E18 707 MVI A,SPE ;Serial poll enable
1234 D360 708 OUT DOUT ;To be formal about it
709 WAITO

1236 DB61 710+??0032: IN INT1 ;Get Int1 status
APPLICATIONS

123A E602  711+   ANI   BOM  ;Check for byte out
123A CA3512  712+   JZ   ??0032  ;If not, try again
713 SPOL1:  RANGE  48H,5RH,SPOL2  ;Check for valid talker
714+  ;Checks for value in range
715+  ;Branches to label if not
716+  ;in range. Falls through if
717+  ;lower <= ( (H)(L) ) <= upper.
718+  ;Get next byte.

123D 7E  719+   MOV   A,M
123E FE40  720+   CPI   48H
1240 FA9412  721+   JM   SPOL2
1241 FE5F  722+   CPI   5EH+1
1245 F29412  723+   JP   SPOL2
1248 7E  724+   MOV   A,M  ;Get talker
1249 D360  725+   OUT   DOUT  ;Send to GPIB
124B 23  726+   INX   H  ;Incr talker list pointer
124C 3E40  727+   MVI   A,LOV  ;Listen only
124E D364  728+   OUT   ADRMD
124F 729  729+   WAITO  ;Wait for talk address to complete
1250 D861  730+   IN   INT1  ;Get Int1 status
1252 E602  731+   ANI   80M  ;Check for byte out
1254 CA5812  732+   JZ   ??0033  ;If not, try again
1257 AF  733+   CLRA  ;Pattern for immediate XEQ PON
1258 D365  734+   OUT   AUXMD
125A 3E6F  735+   MVI   A,GTSM  ;Goto standby
125C D367  736+   OUT   CMD92
125E D86F  737+   IN   WAITX  ;Wait for TCI false
125F E602  738+   ANI   TCIF
1262 C25812  740+   JNZ   ??0034
1265 D86F  741+   WAITT  ;Wait for TCI
1267 E602  742+   IN   PRTF  ;Get task complete int, etc.
1269 CA5812  744+   ANI   TCIF  ;Mask it
126C D861  745+   JZ   ??0035  ;Wait for task to be complete
126D 746+   WAITI  ;Wait for status byte input
126E 747+   IN   INT1  ;Get Int1 status
126F 748+   MOV   B,A  ;Save status in B
1271 749+   ANI   BIM  ;Check for byte in
1274 750+   JZ   ??0036  ;If not, just try again
1276 751+   MVI   A,TCSY  ;Take control sync
1277 752+   OUT   CMD92
1278 753+   WAITX  ;Wait for TCI false
127A E602  754+   IN   PRTF
127C C27812  755+   ANI   TCIF
127E 756+   JNZ   ??0037
1281 757+   WAITT  ;Wait for TCI
1283 758+   IN   PRTF  ;Get task complete int, etc.
1285 759+   ANI   TCIF  ;Mask it
1287 760+   JZ   ??0038  ;Wait for task to be complete
1289 D860  761+   IN   DIN  ;Get serial poll status byte
128B 762+   STAX   D  ;Store it in buffer
128C 763+   INX   D  ;Incr pointer
128E 764+   MVI   A,TON  ;Talk only for controller
128F D364  765+   OUT   ADRMD
1291 C33012  766+   CLR
1292 767+   XRA   A  ;A XOR A = 0
1293 768+   OUT   AUXMD  ;Immediate XEQ PON
1295 769+   JMP   SPOL1  ;Goto the next device on list
129A 3E19  770+   MVI   A,SPD  ;Serial poll disable
129B D360  771+   OUT   DOUT  ;We know 80 was set (WAITO above)
129C 772+   SPOL2:  MVI   A,SPD
129D 773+   OUT   DOUT  ;We know 80 was set (WAITO above)
129F 774+   WAITO
129E 775+   IN   INT1  ;Get Int1 status
129F 776+   ANI   BOM  ;Check for byte out
12A0 CA9812  777+   JZ   ??0039  ;If not, try again
12A2 C9  778+   CLR
12A4 779+   XRA   A  ;A XOR A = 0
12A8 D365  780+   OUT   AUXMD  ;Immediate XEQ PON to clear LA
782+  783+  ;********************************************************************
784+  ;
APPLICATIONS

785; PARALLEL POLL ENABLE ROUTINE
786;
787; INPUTS: HL listener list pointer
788; DE configuration byte pointer
789; OUTPUTS: None
790; CALLS: None
791; DESTROYS: A, DE, HL, F
792;
793;

12A3 3E3F
794 PPEN: MVI A, UNL; Universal unlisten
12A5 D360
795 OUT DOUT
796 PPEN1: RANGE 2EH, 3EH, PPEN2; Check for valid listener
797+; Checks for value in range
798+; branches to label if not
799+; in range. Falls through if
800+; lower <= ( (H)(L) ) <= upper.
801+; Get next byte.

12A7 7E
802+; MOV A, M
12A8 FE20
803+; CPI 20H
12AA FAD812
804+; JM & PPEN2
12AD FE3F
805+; CPI 3EH+1
12AF F2D812
806+; JP PPEN2
807+; Valid wait 91 data out reg
12B2 DB61
808+?70040: IN INT1; Get Int1 status
12B4 E602
809+; ANI BOM; Check for byte out
12B6 CAB212
810+; JZ ??0040; If not, try again
12B9 7E
811 MOV A, M; Get listener
12BA D350
812 OUT DOUT
813+; WAIT0
12BC DB61
814+?70041: IN INT1; Get Int1 status
12BE E602
815+; ANI BOM; Check for byte out
12C0 CABC12
816+; JZ ??0041; If not, try again
12C3 3E85
817 MVI A, PPC; Parallel poll configure
12C5 D350
818 OUT DOUT
819+; WAIT0
12C7 DB61
820+?70042: IN INT1; Get Int1 status
12C9 E602
821+; ANI BOM; Check for byte out
12CA CAC712
822+; JZ ??0042; If not, try again
12CE 1A
823 LDAX D; Get matching configuration byte
12CF F660
824 ORI PPC; Merge with parallel poll enable
12D1 D350
825 OUT DOUT
12D3 23
826 INX H; Incr pointers
12D4 13
827 INX D
12D5 C3A712
828 JMP PPEN1; Loop until invalid listener char
829 PPEN2: WAIT0
12D8 DB61
830+?70043: IN INT1; Get Int1 status
12DA E582
831+; ANI BOM; Check for byte out
12DC CAD912
832+; JZ ??0043; If not, try again
12DF C9
833 RET
834;
835; PARALLEL POLL DISABLE ROUTINE
836;
837; INPUTS: HL listener list pointer
838; OUTPUTS: None
839; CALLS: None
840; DESTROYS: A, HL, F
841;

12E0 3E3F
842 PPDS: MVI A, UNL; Universal unlisten
12E2 D360
843 OUT DOUT
844 PPDS1: RANGE 2EH, 3EH, PPDS2; Check for valid listener
845+; Checks for value in range
846+; branches to label if not
847+; in range. Falls through if
848+;
849+; Get next byte.

12E4 7E
850+; MOV A, M
12E5 FE20
851+; CPI 20H
12E7 FAFD12
852+; JM PPDS2
12EA FE3F
853+; CPI 3EH+1
12EC F2D12
854+; JP PPDS2
855+; WAIT0
12EF DB61
856+?70044: IN INT1; Get Int1 status
12F1 E582
857+; ANI BOM; Check for byte out
12F3 CAEF12
858+; JZ ??0044; If not, try again
APPLICATIONS

12F6 7E 859 MOV A,M ;Get listener
12F7 D3E0 850 OUT DOUT ;Incr pointer
12F9 23 841 INX H ;Loop until invalid listener
12FA C3E412 862 JMP PPDS1
12FD D861 863 PPDS2: WAITO
12FE E592 854+??00445: IN INT1 ;Get Int1 status
1301 CAFD12 865+ ANI BOM ;Check for byte out
1304 D860 867+ JZ ??0045 ;If not, try again
1305 D350 868 MVI A,PPD ;Parallel poll configure
1308 D861 870+??0046: IN INT1 ;Get Int1 status
130A E592 871+ ANI BOM ;Check for byte out
130C CA6813 872+ JZ ??0046 ;If not, try again
130F 3E70 873 MVI A,PPC ;Parallel poll disable
1311 D360 874 OUT DOUT
1313 D861 875 WAITO
1315 E602 876+ ANI BOM ;Check for byte out
1317 CA1313 878+ JZ ??0047 ;If not, try again
131A C9 879 RET
880 ; PARALLEL POLL UNCONFIGURE ALL ROUTINE
881 ;
882 ;
883 ;
884 ; INPUTS: None
885 ; OUTPUTS: None
886 ; CALLS: None
887 ; DESTROYS: A, F
888 ;
131B 3E15 889 PPUN: MVI A,PPU ;Parallel poll unconfigure
131D D360 890 OUT DOUT
131F D861 891 WAITO
1321 E602 892+??0048: IN INT1 ;Get Int1 status
1323 CA1F13 893+ ANI BOM ;Check for byte out
1326 C9 894+ JZ ??0048 ;If not, try again
1327 3E40 895 RET
896 ;
897 ;******************************************************************************
898 ;
899 ; CONDUCT A PARALLEL POLL
900 ;
901 ;
902 ; INPUTS: None
903 ; OUTPUTS: None
904 ; CALLS: None
905 ; DESTROYS: A, B, F
906 ; RETURNS: A= parallel poll status byte
907 ;
1329 D364 908 PPOL: MVI A,LOX- ;Listen only
132B AF 909 OUT ADRMD
132C D365 910 CLR A ;Immediate XEQ PON
132D 3E5F 911+ XRA A ;A XOR A =0
132E D359 912 MVI A,EXPP ;Execute parallel poll
1330 D359 913 OUT CMD92
1332 DB61 914+??0049: IN INT1 ;Get Int1 status
1334 47 915+ MOV B,A ;Save status in B
1335 E601 916+ ANI BIM ;Check for byte in
1337 CA3213 919+ JZ ??0049 ;If not, just try again
133A D860 920 MVI A,TON ;Talk only
133C D34 921 OUT ADRMD
133E AF 922 CLR A ;Immediate XEQ PON
133F D35 923+ XRA A ;A XOR A =0
1341 DB50 924 OUT AUXMD ;Reset LON
1343 C9 925 IN. DIN ;Get PP byte
1345 C9 926 RET
927 ;
928 ;******************************************************************************
929 ; PASS CONTROL ROUTINE
930 ;
931 ; INPUTS: HL pointer to talker
932 ; OUTPUTS: None

7-363
APPLICATIONS

933 ;CALLS: None
934 ;DESTROYS: A, HL, F
935 PCTL: RANGE 40H,5EH,PCTL1 ;Is it a valid talker ?
936+ ;Checks for value in range
937+ ;branches to label if not
938+ ;in range. Falls through if
939+ ;lower <= ( (H)(L) ) <= upper.
940+ ;Get next byte.

1344 7E 941+ MOV A,M
1345 FE48 942+ CPI 40H
1347 FA8A 943+ JM PCTL1
134A FE5F 944+ CPI 5EH+1
134C F28A 945+ JP PCTL1
134F FE41 946+ CPI MTA ;Is it my talker address
1351 CA8A 947+ JZ PCTL1 ;Yes, just return
1354 D348 948+ OUT DOUT ;Send on GPIB
1356 DB61 949 WAITO
1358 E602 950+ ANI BOM ;Check for byte out
135A CA55 951+ JZ ??0050 ;If not, try again
135D 3E09 952+ MVI A,TCT ;Take control message
135F D348 953+ OUT DOUT
1358 DB61 954+ WAITO
1361 DB61 955+ ??0051: IN INT1 ;Get INT1 status
1363 E602 956+ ANI BOM ;Check for byte out
1365 CA56 957+ JZ ??0052 ;If not, try again
1368 3E01 958+ MVI A,MODEL1 ;Not talk only or listen only
136A D364 959+ OUT ADRMD ;Enable 91 address mode 1
136C AF 960+ XRA A ;A XOR A =0
136D D365 961+ CLRA
136F E602 962 OUT AUXMD ;Immediate XEQ PON
1371 3E01 963+ MVI A,MDA ;My device address
1373 D366 964+ OUT ADRP1 ;enabled to talk and listen
1375 3EA1 965+ MVI A,AXRB+CPTEN ;Command pass thru enable
1377 3E01 966+ OUT AUXMD
1377 3E01 967+ OUT AUXMD
1379 D369 968+ ;*******optional PP configuration goes here*******
137B D65F 969+ MVI A,GIDL ;92 go idle command
137D E602 970 OUT CMD92
137F C27B 971 WAITX
1382 D65F 972+ ??0052: IN PRTF ;Get task complete int,etc.
1384 E602 973+ ANI TCF
1386 3E01 974+ JM ??0052 ;Wait for TCI
1388 C27B 975+ WAITT ;Wait for TCI
138A C9 976+ PRTF ;Get task complete int,etc.
138C E602 977+ ANI TCF ;Mask it
138E C27B 978+ JZ ??0053 ;Wait for task to be complete
1390 23 979+ INX H
1398 C9 980 PCTL1: RET
981 ;
982 ;
983 ;***************************************************************************
984 ;
985 ;RECEIVE CONTROL ROUTINE
986 ;
987 ;INPUTS: None
988 ;OUTPUTS: None
989 ;CALLS: None
990 ;DESTROYS: A, F
991 ;RETURNS: #= invalid (not take control to us or CPT bit not on)
992+ ;< > # = valid take control-- 92 will now be in control
993 ;NOTE: THIS CODE MUST BE TIGHTLY INTEGRATED INTO ANY USER
994 ;SOFTWARE THAT FUNCTIONS WITH THE 8291 AS A DEVICE.
995+ ;NORMALLY SOME ADVANCE WARNING OF IMPENDING PASS
996+ ;CONTROL SHOULD BE GIVEN TO US BY THE CONTROLLER
997+ ;WITH OTHER USEFUL INFO. THIS PROTOCOL IS SITUATION
998+ ;SPECIFIC AND WILL NOT BE COVERED HERE.
999+ ;
1000+ ;
1002 RCTL: IN INT1 ;Get INT1 req (i.e. CPT etc.)
1004 CPT ;Is command pass thru on ?
1006 RCTL2 ;No, invalid-- go return
1008 IN CPTREG ;Get command
1010 CPI TCT ;Is it take control ?
APPLICATIONS

1396 C2CA13 1006 JNZ RCTL1 ;No, go return invalid
1399 DB84 1007 IN ADRST ;Get address status
139B E692 1008 ANI TA ;Is TA on?
139D CACA13 1009 JZ RCTL1 ;No -- go return invalid
13A0 E690 1010 MVI A,Dتل1 ;Disable talker listener
13A2 D365 1011 OUT ADR#1
13A4 E698 1012 MVI A,TON ;Talk only
13A6 D144 1013 OUT ADRMD
13A8 AF 1014 CLR A
13A9 D361 1015+ OUT INT1 ;Mask off INT bits
13AB D362 1016 OUT INT2
13AD D365 1017 OUT AXMLD
13AF E693 1019+ MVI A,TCWT ;Take (receive) control 92 command
13B1 D359 1020 OUT CMD92
13B3 E69F 1021 MVI A,VSCMD ;Valid command pattern for 91
13B5 D355 1022 OUT AXMLD
1023 ;******* optional TOUT1 check could be put here *******
1024 WAITX
13B7 DB8F 1025+??0054: IN PRTF
13B9 E692 1026+ ANI TCIF
13BA C2B713 1027+ JNZ ??0054
1028 WAITT ;Wait for TCI
13BE DB8F 1029+??0055: IN PRTF ;Get task complete int, etc.
13CC D362 1030+ ANI TCIF ;Mask it
13C2 C2E13 1031+ JZ ??0055 ;Wait for task to be complete
13C5 E69F 1032 MVI A,TCT ;Valid return pattern
13C7 C3C13 1033 JMP RCTL2 ;Only one return per routine
13CA E69F 1034 RCTL1: MVI A,VSCMD ;Acknowledge CPT
13CC D356 1035 OUT AXMLD
13C3 E69F 1036 CLR A ;Error return pattern
13C5 C9 1037+ XRA A ;A XOR A =0
13CF C9 1038 RCTL2: RET
1039 ;
1040 ;**********************************************************************
1041 ;
1042 ; SRO ROUTINE
1043 ;
1044 ;INPUTS: None
1045 ;OUTPUTS: None
1046 ;CALLS: None
1047 ;RETURNS: A= 0 no SRO
1048 ; A < > 0 SRQ occurred
1049 ;
1050 ;
1300 DA69 1051 SRQD: IN INTST ;Get 92's INTRQ status
1302 EB29 1052 ANI SRQBT ;Mask off SRQ
1304 CAE213 1053 JZ SRQD2 ;Not set--- go return
1307 F699 1054 ORI IACK ;Set--- must clear it with IACK
1309 D369 1055 OUT CMD92
130B DA69 1056 SRQD1: IN INTST ;Get IBF
130D E602 1057 ANI IRFBT ;Mask it
130F C2B713 1058 JZ SRQD1 ;Wait if not set
1312 C9 1059 SRQD2: RET
105A ;
105B ;
105C ;**********************************************************************
105D ;
105E ;REMOTE ENABLE ROUTINE
1060 ;
1061 ;INPUTS: None
1062 ;OUTPUTS: None
1063 ;CALLS: None
1064 ;DESTROYS: A, F
1065 ;
1066 ;
1303 E698 1070 RME: MVI A,SREM ;92 asserts remote enable
1305 D369 1071 OUT CMD92 ;Wait for TCI = ?
1072 WAITX ;Wait for TCI
1307 DA6F 1073+??0055: IN PRTF ;Get task complete int, etc.
1309 E602 1074+ ANI TCIF
130B C2C713 1075+ JNZ ??0056
1076 WAITT ;Wait for TCI
130E DA6F 1077+??0057: IN PRTF ;Get task complete int, etc.
1310 E602 1078+ ANI TCIF
1312 C2E13 1079+ JZ ??0057 ;Wait for task to be complete

7-365
APPLICATIONS

13F5 C9 1088 RET
1081 ;
1082 ;*****************************************************
1083 ;
1084 ;LOCAL ROUTINE
1085 ;
1086 ;
1087 ;INPUTS: None
1088 ;OUTPUTS: None
1089 ;CALLS: None
1090 ;DESTROYS: A, F
1091 ;
1092 ;**************************************************************************
1093 ;
1094 3EF7 1098 D86F
1095 OC 1099 IN
1096 109A ANI
1097 109B JNZ
1098 109C WAITT
1099 109D IN
1100 ANI
1101 JZ
1102 RET
1103 ;
1104 ;INTERFACE CLEAR / ABORT ROUTINE
1105 ;
1106 ;INPUTS: None
1107 ;OUTPUTS: None
1108 ;CALLS: None
1109 ;DESTROYS: A, F
1110 ;
1111 3EF9 1115 IFCL
1112 D369 1116 OUT
1113 1114 CMD92
1114 ;Send IFC
1115 ;Send IFC
1116 ;Wait for TCI = 0
1117 ;Wait for TCI
1118 ;Get task complete int, etc.
1119 ;Get task complete int, etc.
1120 ;Get task complete int, etc.
1121 ;Get task complete int, etc.
1122 ;Get task complete int, etc.
1123 ;Get task complete int, etc.
1124 ;Get task complete int, etc.
1125 ;Delete both WAITX & WAITT if this routine
1126 ;is to be called while the 9292 is
1127 ;Controller-in-Charge. If not C.I.C. then
1128 ;TCI is set, else nothing is set (IFC is sent)
1129 ;and the WAIT'S will hang forever
1130 ;
1131 1132 ;
APPLICATIONS

1133 ; APPLICATION EXAMPLE CODE FOR 8085
1134 ;
0032 0036 PFGNUL EQU '2' ; Func gen device num "2" ASCII, lstn
0031 0036 PCDNL EQU '1' ; Freq ctr device num "1" ASCII, lstn
0051 0037 FCDNT EQU 'Q' ; Freq ctr talk address
000D 0038 CR EQU $0dH ; ASCII carriage return
000A 0039 LF EQU $0AH ; ASCII line feed
00FF 0040 LEND EQU $FFH ; List end for Talk/Listen lists
0040 0041 SRQM EQU $40H ; Bit indicating device sent SRO
1142 ;
141C 46553146 0043 FCDATA: DB 'FUIFR37KHAM2VO', CR ; Data to set up func. gen
1420 5233374B 0044 LIM1 EQU 15 ; Buffer length
1424 48414032 0045 FCDATA: DB 'PF4G7T' ; Data to set up freq ctr
1428 564F 0046 LIM2 EQU 8 ; Buffer length
142A 8D 0047 LLI: DB FCDNL, LEND ; Listen list for freq ctr
00FF 0048 LL2: DB FCDNL, LEND ; Listen list for func. gen
1432 FF 0049 LL1: DB FCDNL, LEND ; Listen list for freq ctr
1434 FF 004A TL1: DB FCDNL, LEND ; Talk list for freq ctr
1435 51 004B TL2: DB FCDNL, LEND ; Talk list for freq ctr
1436 FF 004C ;
1150 ;
1151 ; SETUP FUNCTION GENERATOR
1152 004E MVI B, CR ; EOS
1153 0050 MVI C, LIM1 ; Count
1154 0051 LXI D, FCDATA ; Data pointer
1155 0052 LXI H, LLI ; Listen list pointer
1156 0053 CALL SEND
1157 ;
1158 ; SETUP FREO COUNTER
1159 ;
1160 0054 MVI B, 'T' ; EOS
1161 0056 MVI C, LIM2 ; Count
1162 0057 LXI D, FCDATA ; Data pointer
1163 0058 LXI H, LLI ; Listen list pointer
1164 0059 CALL SEND
1165 ;
1166 ; WAIT FOR SRQ FROM FREO CTR
1167 ;
1168 LOOP: CALL SRQD ; Has SRQ occurred ?
1169 JZ LOOP ; No, wait for it
1170 ;
1171 ; SERIAL POLL TO CLEAR SRQ
1172 ;
1173 LLI: DB D, SPBYTE ; Buffer pointer
1174 LLI: DB H, TLI ; Talk list pointer
1175 CALL SPOL
1176 08 DCX D ; Backup buffer pointer to ctr byte
1177 1A LDA X D ; Get status byte
1178 04 ANI SRQM ; Did ctr assert SRQ ?
1179 0F JZ ERROR ; Ctr should have said yes
1180 ;
1181 ; RECEIVE READING FROM COUNTER
1182 ;
1183 0A MVI B, NF ; EOS
1184 0E MVI C, LIM3 ; Count
1185 15 LXI H, TLI ; Talk list pointer
1186 03 LXI D, FCDATA ; Data in buffer pointer
1187 CALL RECV
1188 88 JNZ ERROR
1189 ;
1190 ; ********* rest of user processing goes here ******
1191 ;
1192 ;
1193 ERROR: MVI B, NOP ; User dependent error handling
1194 JZ ETC.
1195 03 ORG 3C08H
1196 09 SPBYTE: DS 1 ; Location for serial poll byte
0011 1197 LIM3 EQU 17 ; Max freq counter input

7-367
APPLICATIONS

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USEK SYMBOLS

ASSEMBLY COMPLETE, NO ERRORS

1198 FCDATI: DS END

LIM3 Freq ctr input buffer

7-368
APPLICATIONS

APPENDIX B

TEST CASES FOR THE SOFTWARE DRIVERS

The following test cases were used to exercise the software routines and to check their action. To provide another device/controller on the GPIB a ZT488 GPIB Analyzer was used. This analyzer acted as a talker, listener or another controller as needed to execute the tests. The sequence of outputs are shown with each test. All numbers are hexadecimal.

SEND TEST CASES

B = 44
C = 30
DE = 3E80
HL = 3E70
3E70: 20 30 3E 3F
3E80: 11 44

GPIB output:
41 ATN
3F ATN
20 ATN
30 ATN
3E ATN
11
44 EOI

Ending B = 44
Ending C = 0
Ending DE = 3E80
Ending HL = 3E73

RECEIVE TEST CASES

B = 44
C = 30
DE = 3E80
HL = 3E70
3E70: 40 50

GPIB output:
41 ATN
3F ATN
20 ATN
30 ATN
3E ATN
11
44 EOI

Ending A = 0
Ending B = 0
Ending C = 2B
Ending DE = 3E85
Ending HL = 3E71

SERIAL POLL TEST CASES

C = 30
DE = 3E80
HL = 3E70
3E70: 40
50

GPIB output: 3F ATN
21 ATN
18 ATN
APPLICATIONS

GPIB output:
- 3F ATN
- 21 ATN
- 18 ATN
- 40 ATN
- 00
- 50 ATN
- 41
- 5E ATN
- 7F
- 19 ATN

*NOTE: leave ZT488 in single step mode even on input
- Ending C = 30
- Ending DE = 3E80
- Ending HL = 3E70
- Ending 3E80: 00 41 7F

PASS CONTROL TEST CASES

<table>
<thead>
<tr>
<th>HL = 3E70</th>
<th>3E70</th>
<th>3E70</th>
</tr>
</thead>
<tbody>
<tr>
<td>3E70:</td>
<td>40</td>
<td>41(MTA)</td>
</tr>
</tbody>
</table>

GPIB output:
- 40 ATN
- 09 ATN
- 3E70 = 3E71
- 3E70: 3E70
- 3E70: 41(MTA) 5F

RECEIVE CONTROL TEST CASES

GPIB input:
- 10 ATN
- 40 ATN
- 41 ATN
- 09 ATN
- 09

Run Receive Control
- GPIB Input: ATN ATN
- Ending A = 0 0 09

PARALLEL POLL ENABLE TEST CASES

<table>
<thead>
<tr>
<th>DE = 3E80</th>
<th>3E80</th>
</tr>
</thead>
<tbody>
<tr>
<td>HL = 3E70</td>
<td>3E70</td>
</tr>
<tr>
<td>3E70:</td>
<td>20</td>
</tr>
<tr>
<td>3E80:</td>
<td>01</td>
</tr>
</tbody>
</table>

GPIB output:
- 3F ATN
- 20 ATN
- 05 ATN
- 61 ATN
- 30 ATN
- 05 ATN
- 62 ATN
- 3E ATN
- 05 ATN
- 63 ATN
- Ending DE = 3E83 3E80
- Ending HL = 3E73 3E70

PARALLEL POLL DISABLE TEST CASES

<table>
<thead>
<tr>
<th>HL = 3E70</th>
<th>3E70</th>
</tr>
</thead>
<tbody>
<tr>
<td>3E70:</td>
<td>20</td>
</tr>
<tr>
<td>3E80:</td>
<td>01</td>
</tr>
</tbody>
</table>
APPLICATIONS

GPIB output: 3F ATN 3F ATN
20 ATN 05 ATN
30 ATN 70 ATN
3E ATN
05 ATN
70 ATN
Ending HL = 3E73 3E70

PARALLEL POLL UNCONFIGURE TEST CASE
GPIB output: 15 ATN

PARALLEL POLL TEST CASES
Set DIO # 1 2 3 4 5 6 7 8 None
Ending A 1 2 4 8 10 20 40 80 0

SRQ TEST
Set SRQ momentarily Reset SRQ
Ending A = 02 00

TRIGGER TEST
HL = 3E70
DE = 3E80
BC = 4430
3E70: 20 30 3E 3F
GPIB output: 3F ATN
20 ATN
30 ATN
3E ATN
08 ATN
Ending HL = 3E73
DE = 3E80
BC = 4430

DEVICE CLEAR TEST
HL = 3E70
DE = 3E80
BC = 4430
3E70: 20 30 3E 3F
GPIB output: 3F ATN
20 ATN
30 ATN
3E ATN
14 ATN
Ending HL = 3E73
DE = 3E80
RC = 4430
APPLICATIONS

XFER TEST

\[ B = 44 \]
\[ HL = 3E70 \]
\[ 3E70: \quad 40 \quad 20 \quad 30 \quad 3E \quad 3F \]

GPIB output:
- 40 ATN
- 3F ATN
- 20 ATN
- 30 ATN
- 3E ATN

GPIB input:
- 0
- 1
- 2
- 3
- 44

Ending A = 0

\[ B = 44 \]
\[ HL = 3E74 \]

APPLICATION EXAMPLE

GPIB OUTPUT/INPUT

GPIB output:
- 41 ATN
- 3F ATN
- 32 ATN
- 46
- 55
- 31
- 46
- 52
- 33
- 37
- 4B
- 48
- 41
- 4D
- 32
- 56
- 4F
- 0D EOI
- 41 ATN
- 3F ATN
- 31 ATN
- 50
- 46
- 34
- 47
- 37
- 54 EOI

GPIB input:
- SRQ

GPIB output:
- 3F ATN
- 21 ATN
- 18 ATN
- 51 ATN

GPIB input:
- 40 SRQ

GPIB output:
- 19 ATN
- 51 ATN
## APPLICATIONS

3F ATN  
21 ATN  

GPIB input:  
20  
2B  
20  
20  
33  
37  
30  
30  
30  
2E  
30  
45  
2B  
30  
0D  
0A  

GPIB output: XX ATN

## APPENDIX C

### REMOTE MESSAGE CODING

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Message Name</th>
<th>Bus Signal Line(s) and Coding That Asserts the True Value of the Message</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACG addressed command group</td>
<td>M AC Y 0 0 X X X X XXX 1 X X X X</td>
<td>D NN 1 DRD A E S I R</td>
</tr>
<tr>
<td>ATN attention</td>
<td>U UC X X X X X X XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>DAB data byte</td>
<td>(Notes 1, 9) M DD D D D D D D XXX 0 X X X X</td>
<td></td>
</tr>
<tr>
<td>DAC data accepted</td>
<td>U HS X X X X X X XXX 0 X X X X</td>
<td></td>
</tr>
<tr>
<td>DAV data valid</td>
<td>U HS X X X X X X XXX 0 X X X X</td>
<td></td>
</tr>
<tr>
<td>DCL device clear</td>
<td>M UC Y 0 0 1 0 0 0 XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>END end</td>
<td>U ST X X X X XXX 0 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>EOS end of string</td>
<td>(Notes 2, 9) M DD E E E E E E E E XXX 0 X X X X</td>
<td></td>
</tr>
<tr>
<td>GET group execute trigger</td>
<td>M AC Y 0 0 1 0 0 0 XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>GTL go to local</td>
<td>M AC Y 0 0 0 0 0 0 1 XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>IDY identify</td>
<td>U UC X X X X X X XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>IFC interface clear</td>
<td>U UC X X X X X X XXX 0 X X X X</td>
<td></td>
</tr>
<tr>
<td>LAG listen address group</td>
<td>M AD Y 0 1 X X X X XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>LLO local lock out</td>
<td>M UC Y 0 0 1 0 0 0 XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>MLA my listen address</td>
<td>(Note 3) M AD Y 0 1 L L L L XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>MTA my talk address</td>
<td>(Note 4) M AD Y 1 T T T T XXX 1 X X X X</td>
<td></td>
</tr>
<tr>
<td>MSA my secondary address</td>
<td>(Note 5) M SE Y 1 S S S S XXX 1 X X X X</td>
<td></td>
</tr>
</tbody>
</table>

Remarks:  
1. In the list above, the heading 'Command' indicates the type of message, the heading 'Address' indicates the address of the device, and the heading 'Data' indicates the data associated with the message.  
2. The 'Valid' column indicates whether the message is valid or not.  
3. The 'Bus Signal Line(s)' column indicates the bus signals that are used to assert the true value of the message.  
4. The 'Coding' column indicates the coding that is used to assert the true value of the message.  
5. The 'Notes' column provides additional information about the message.
## APPLICATIONS

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Message Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>NUL</td>
<td>null byte</td>
</tr>
<tr>
<td>OSA</td>
<td>other secondary address</td>
</tr>
<tr>
<td>OTA</td>
<td>other talk address</td>
</tr>
<tr>
<td>PCG</td>
<td>primary command group</td>
</tr>
<tr>
<td>PPC</td>
<td>parallel poll configure</td>
</tr>
<tr>
<td>PPE</td>
<td>parallel poll enable</td>
</tr>
<tr>
<td>PPD</td>
<td>parallel poll disable</td>
</tr>
<tr>
<td>PPR1</td>
<td>parallel poll response 1</td>
</tr>
<tr>
<td>PPR2</td>
<td>parallel poll response 2</td>
</tr>
<tr>
<td>PPR3</td>
<td>parallel poll response 3</td>
</tr>
<tr>
<td>PPR4</td>
<td>parallel poll response 4</td>
</tr>
<tr>
<td>PPR5</td>
<td>parallel poll response 5</td>
</tr>
<tr>
<td>PPR6</td>
<td>parallel poll response 6</td>
</tr>
<tr>
<td>PPR7</td>
<td>parallel poll response 7</td>
</tr>
<tr>
<td>PPR8</td>
<td>parallel poll response 8</td>
</tr>
<tr>
<td>PPU</td>
<td>parallel poll unconfigure</td>
</tr>
<tr>
<td>REN</td>
<td>remote enable</td>
</tr>
<tr>
<td>RFD</td>
<td>ready for data</td>
</tr>
<tr>
<td>RQS</td>
<td>request service</td>
</tr>
<tr>
<td>SCG</td>
<td>secondary command group</td>
</tr>
<tr>
<td>SDC</td>
<td>selected device clear</td>
</tr>
<tr>
<td>SPD</td>
<td>serial poll disable</td>
</tr>
<tr>
<td>SPE</td>
<td>serial poll enable</td>
</tr>
<tr>
<td>SRQ</td>
<td>service request</td>
</tr>
<tr>
<td>STB</td>
<td>status byte</td>
</tr>
<tr>
<td>TCT</td>
<td>take control</td>
</tr>
<tr>
<td>TAG</td>
<td>talk address group</td>
</tr>
<tr>
<td>UCG</td>
<td>universal command group</td>
</tr>
<tr>
<td>UNL</td>
<td>unlisten</td>
</tr>
<tr>
<td>UNT</td>
<td>untalk</td>
</tr>
</tbody>
</table>

**Bus Signal Line(s) and Coding That Asserts the True Value of the Message**

<table>
<thead>
<tr>
<th>T</th>
<th>I</th>
<th>D</th>
<th>C</th>
<th>P</th>
<th>y</th>
<th>a</th>
<th>I</th>
<th>D</th>
<th>R</th>
<th>D</th>
<th>A</th>
<th>E</th>
<th>S</th>
<th>I</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

1. D1-D8 specify the device dependent data bits.
2. E1-E8 specify the device dependent code used to indicate the EOS message.
3. L1-L5 specify the dependent data bits of the device's listen address.
4. T1-T5 specify the device dependent bits of the device's talk address.
5. S1-S5 specify the device dependent bits of the device's secondary address.
6. S specifies the sense of the PPR.

**P1-P3 specify the PPR message to be sent when a parallel poll is executed.**
USING THE 8291A GPIB TALKER/LISTENER
INTRODUCTION

This application note explains the Intel® 8291A GPIB (General Purpose Interface Bus) Talker/Listener as a component, and shows its use in GPIB interface design tasks.

The first section of this note presents an overview of IEEE 488 (GPIB). The second section introduces the Intel® GPIB component family. A detailed explanation of the 8291A follows. Finally, some application examples using the component family are presented.

Figure 1. Interface Capabilities and Bus Structure
OVERVIEW OF IEEE 488/GPIB

The GPIB is a parallel interface bus with an asynchronous interlocking data exchange handshake mechanism. It is designed to provide a common communication interface among devices over a maximum distance of 20 meters at a maximum speed of 1 Mbps. Up to 15 devices may be connected together. The asynchronous interlocking handshake dispenses with a common synchronization clock, and allows intercommunication among devices capable of running at different speeds. During any transaction, the data transfer occurs at the speed of the slowest device involved.

The GPIB finds use in a diversity of applications requiring communication among digital devices over short distances. Common examples are: programmable instrumentation systems, computer to peripherals, etc.

The interface is completely defined in the IEEE Std. 488-1978.

A typical implementation consists of logical devices which talk (talker), listen (listeners), and control GPIB activity (controllers).

Interface Functions

The interface between any device and the bus may have a combination of several different capabilities (called 'functions'). Among a total of ten functions defined, the Talker, Listener, Source Handshake, Acceptor Handshake and Controller are the more common examples. The Talker function allows a device to transmit data. The Listener function allows reception. The Source and Acceptor Handshakes, synchronized with the Talker and Listener functions respectively, exchange the handshake signals that coordinate data transfer. The Controller function allows a device to activate the interface functions of the various devices through commands. Other interface functions are: Service request, Remote local, Parallel poll, Device clear and Device trigger. Each interface may not contain all these functions. Further, most of these functions may be implemented to various levels (called 'subsets') of capability. Thus, the overall capability of an interface may be tailored to the needs of the communicating device.

Electrical Signal Lines

As shown in Figure 1, the GPIB is composed of eight data lines (D08-D01), five interface management lines (IFC, ATN, SRQ, REN, EOI), and three transfer control lines (DAV, NRFD, NDAC).

The eight data lines are used to transfer data and commands from one device to another with the help of the management and control lines. Each of the five interface management lines has a specific function. ATN (attention) is used by the Controller to indicate that it (the controller) has access to the GPIB and that its output on the data lines is to be interpreted as a command. ATN is also used by the controller along with EOI to indicate a parallel poll.

SRQ (service request) is used by a device to request service from the controller.

REN (remote enable) is used by the controller to specify the command source of a device. A device can be issued commands either locally through its front panel or by the controller.

EOI (end or identify) may be used by the controller as well as a talker. A controller uses EOI along with ATN to demand a parallel poll. Used by a talker, EOI indicates the last byte of a data block.

IFC (interface clear) forces a complete GPIB interface to the idle state. This could be considered the GPIB's 'interface reset.' GPIB architecture allows for more than one controller to be connected to the bus simultaneously. Only one of these controllers may be in command at any given time. This device is known as the controller-in-charge. Control can be passed from one controller to another. Only one among all the controllers present on a bus can be the system controller. The system controller is the only device allowed to drive IFC.

Transfer Control Lines

The transfer control lines conduct the asynchronous interlocking three-wire handshake.

DAV (data valid) is driven by a talker and indicates that valid data is on the bus.

NRFD (not ready for data) is driven by the listeners and indicates that not all listeners are ready for more data.

NDAC (not data accepted) is used by the listeners to indicate that not all listeners have read the GPIB data lines yet.

The asynchronous 3-wire handshake flowchart is shown in Figure 2. This is a concept fundamental to the asynchronous nature of the GPIB and is reviewed in the following paragraphs.

Assume that a talker is ready to start a data transfer. At the beginning of the handshake, NRFD is false indicating that the listener(s) is ready for data. NDAC is true indicating that the listener(s) has not accepted the data, since no data has been sent yet. The talker places data on the data lines, waits for the required settling time, and then indicates valid data by driving DAV true. All active listeners drive NRFD true indicating that they are not
Figure 2. Handshake Flowchart

FLOW DIAGRAM OUTLINES SEQUENCE OF EVENTS DURING TRANSFER OF DATA BYTE. MORE THAN ONE LISTENER AT A TIME CAN ACCEPT DATA BECAUSE OF LOGICAL CONNECTION OF NRFD AND NDAC LINES.
ready for more data. They then read the data and drive NDAC false to indicate acceptance. The talker responds by deasserting DAV and readies itself to transfer the next byte. The listeners respond to DAV false by driving NDAC true. The talker can now drive the data lines with a new data byte and wait for NRFD to be false to start the next handshake cycle.

**Bus Commands**

When ATN and DAV are true data patterns which have been placed by the controller on the GPIB, they are interpreted as commands by the other devices on the interface. The GPIB standard contains a repertory of commands such as MTA (My Talk Address), MSA (My Secondary Address), SPE (Serial Poll Enable), etc. All other patterns in conjunction with ATN and DAV are classified as undefined commands and their meaning is user-dependent.

**Addressing Techniques**

To allow the controller to issue commands selectively to specific devices, three types of addressing exist on the GPIB: talk only/listen only (ton/lon), primary, and secondary.

Ton/lon is a method where the ability of the GPIB interface to talk or listen is determined by the device and not by the GPIB controller. With this method, fixed roles can be easily designated in simple systems where reassignment is not necessary. This is appropriate and convenient for certain applications. For example, a logic analyzer might be interfaced via the GPIB to a line printer in order to document some type of failure. In this case, the line printer simply listens to the logic analyzer, which is a talker.

The controller addresses devices through three commands, MTA (my talk address), MLA (my listen address), and MSA (my secondary address). The device address is imbedded in the command bit pattern. The device whose address matches the imbedded pattern is enabled. Some devices may have the same logical talk and listen addresses. This is allowable since the talker and listener are separate functions. However, two of the same functions cannot have the same address.

In primary addressing, a device is enabled to talk (listen) by receiving the MTA (MLA) message.

Secondary addressing extends the address field from 5 to 10 bits by allowing an additional byte. This additional byte is passed via the MSA message. Secondary addressing can also be used to logically divide devices into various subgroups. The MSA message applies only to the device(s) whose primary address immediately preceed it.

**INTEL'S® GPIB COMPONENTS**

The logic designer implementing a GPIB interface has, in the past, been faced with a difficult and complex discrete logic design. Advances in LSI technology have produced sophisticated microprocessor and peripheral devices which combine to reduce this once complex interface task to a system consisting of a small set of integrated circuits and some software drivers. A microprocessor hardware/software solution and a high-level language source code provide an additional benefit in end-product maintenance. Product changes are a simple matter of revising the product software. Field changes are as easy as exchanging EPROMS.

Intel® has provided an LSI solution to GPIB interfacing with a talker/listener device (8291A), a controller device (8292), and a transceiver (8293). An interface with all capabilities except for the controller function can be built with an 8291A and a pair of 8293's. The addition of the 8292 produces a complete interface. Since most devices in a GPIB system will not have the controller function capability, this modular approach provides the least cost to the majority of interface designs.

**Overview of the 8291A GPIB Talker/Listener**

The Intel® 8291A GPIB Talker/Listener operates over a clock range of 1 to 8 MHz and is compatible with the MCS-85, iAPX-86, and 8051 families of microprocessors.

A detailed description of the 8291A is given in the data sheet.

The 8291A implements the following functions: Source Handshake (SH), Acceptor Handshake (AH), Talker Extended (TE), Service Request (SRQ), Listener Extended (LE), Remote/Local (RL), Parallel Poll (PP2), Device Clear (DC), and Device Trigger (DT).

Current states of the 8291A can be determined by examining the device's status read registers. In addition, the 8291A contains 8 write registers. These registers are shown in Figure 3. The three register select pins RS3-RS0 are used to select the desired register.

The data — in register moves data from the GPIB to the microprocessor or to memory when the 8291A is addressed to listen. When the 8291A is addressed to talk, it uses the data-out register to move data onto the GPIB. The serial poll mode and status registers are used to request service and program the serial poll status byte.

A detailed description of each of the registers, along with state diagrams can be found in the 8291A data sheet.
### Figure 3. 8291A REGISTERS

<table>
<thead>
<tr>
<th>READ REGISTERS</th>
<th>REGISTER SELECT CODE</th>
<th>WRITE REGISTERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data In</td>
<td><strong>D7</strong> <strong>D6</strong> <strong>D5</strong> <strong>D4</strong> <strong>D3</strong> <strong>D2</strong> <strong>D1</strong> <strong>D0</strong></td>
<td><strong>D7</strong> <strong>D6</strong> <strong>D5</strong> <strong>D4</strong> <strong>D3</strong> <strong>D2</strong> <strong>D1</strong> <strong>D0</strong></td>
</tr>
<tr>
<td><strong>CPT</strong> <strong>APT</strong> <strong>GET</strong> <strong>END</strong> <strong>DEC</strong> <strong>ERR</strong> <strong>BO</strong> <strong>BI</strong></td>
<td><strong>D7</strong> <strong>D6</strong> <strong>D5</strong> <strong>D4</strong> <strong>D3</strong> <strong>D2</strong> <strong>D1</strong> <strong>D0</strong></td>
<td><strong>CPT</strong> <strong>APT</strong> <strong>GET</strong> <strong>END</strong> <strong>DEC</strong> <strong>ERR</strong> <strong>BO</strong> <strong>BI</strong></td>
</tr>
<tr>
<td>Interrupt Status 1</td>
<td><strong>INT</strong> <strong>SPAS</strong> <strong>LLO</strong> <strong>REM</strong> <strong>SPC</strong> <strong>LLOC</strong> <strong>REMC</strong> <strong>ADSC</strong></td>
<td><strong>INT</strong> <strong>SPAS</strong> <strong>LLO</strong> <strong>REM</strong> <strong>SPC</strong> <strong>LLOC</strong> <strong>REMC</strong> <strong>ADSC</strong></td>
</tr>
<tr>
<td>Serial Poll Status 2</td>
<td><strong>S8</strong> <strong>SRQS</strong> <strong>S6</strong> <strong>S5</strong> <strong>S4</strong> <strong>S3</strong> <strong>S2</strong> <strong>S1</strong></td>
<td><strong>S8</strong> <strong>SRV</strong> <strong>S6</strong> <strong>S5</strong> <strong>S4</strong> <strong>S3</strong> <strong>S2</strong> <strong>S1</strong></td>
</tr>
<tr>
<td>Address Status</td>
<td><strong>ton</strong> <strong>Lon</strong> <strong>EOI</strong> <strong>LPAS</strong> <strong>TPAS</strong> <strong>LA</strong> <strong>TA</strong> <strong>MJMN</strong></td>
<td><strong>to</strong> <strong>lo</strong> <strong>0</strong> <strong>0</strong> <strong>0</strong> <strong>0</strong> <strong>0</strong> <strong>0</strong> <strong>adm1</strong> <strong>adm0</strong></td>
</tr>
<tr>
<td>Command Pass Through</td>
<td><strong>CPT7</strong> <strong>CPT6</strong> <strong>CPT5</strong> <strong>CPT4</strong> <strong>CPT3</strong> <strong>CPT2</strong> <strong>CPT1</strong> <strong>CPT0</strong></td>
<td><strong>cnt2</strong> <strong>cnt1</strong> <strong>cnt0</strong> <strong>com4</strong> <strong>com3</strong> <strong>com2</strong> <strong>com1</strong> <strong>com0</strong></td>
</tr>
<tr>
<td>Address 0</td>
<td><strong>INT</strong> <strong>DTO</strong> <strong>DLO</strong> <strong>AD5-0</strong> <strong>AD4-0</strong> <strong>AD3-0</strong> <strong>AD2-0</strong> <strong>AD1-0</strong></td>
<td><strong>ars</strong> <strong>dt</strong> <strong>dl</strong> <strong>ad5</strong> <strong>ad4</strong> <strong>ad3</strong> <strong>ad2</strong> <strong>ad1</strong></td>
</tr>
<tr>
<td>Address 1</td>
<td><strong>X</strong> <strong>DT1</strong> <strong>DL1</strong> <strong>AD5-1</strong> <strong>AD4-1</strong> <strong>AD3-1</strong> <strong>AD2-1</strong> <strong>AD1-1</strong></td>
<td><strong>ec7</strong> <strong>ec6</strong> <strong>ec5</strong> <strong>ec4</strong> <strong>ec3</strong> <strong>ec2</strong> <strong>ec1</strong> <strong>ec0</strong></td>
</tr>
</tbody>
</table>

**Figure 3** shows the registers of the 8291A device, including data in/out, interrupt status, serial poll status, address status, command pass through, and address modes.
Address Mode

The address mode and status registers are used to program the addressing modes and track addressing states. The auxiliary mode register is used to select a variety of functions. The command pass through register is used for undefined commands and extended addresses. The address registers allow reading of these programmed addresses plus trading of the interrupt bit. The EOS register is used to program the end of sequence character.

Detailed descriptions of the addressing modes available with the 8291A are described in the 8291A data sheet. Examples of how to program these modes are shown below.

1. MODE: — Talker has single address of 01H  
   — Listener has single address of 02H

<table>
<thead>
<tr>
<th>CPU WRITES TO:</th>
<th>PATTERN</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Mode Register</td>
<td>0000 0001</td>
<td>Select Mode 1 Addressing</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>0010 0001</td>
<td>Major is Talking. Address = 01H</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>1100 0010</td>
<td>Minor is Listener. Address = 02H</td>
</tr>
</tbody>
</table>

2. MODE: — Talker has single address of 01H  
   — Listener has single address of 02H

<table>
<thead>
<tr>
<th>CPU WRITES TO:</th>
<th>PATTERN</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Mode Register</td>
<td>0000 0001</td>
<td>Select Mode 1 Addressing</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>0100 0010</td>
<td>Major is Listener. Address = 02H</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>1010 0001</td>
<td>Minor is Talking. Address = 01H</td>
</tr>
</tbody>
</table>

Note that in both of the above examples, the listener will respond to a MLA message with five least significant bits equal to 02H and the talker to a 01H.

3. MODE: — Talker and listener both share a single address of 03H.

<table>
<thead>
<tr>
<th>CPU WRITES TO:</th>
<th>PATTERN</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Mode Register</td>
<td>0000 0001</td>
<td>Selects Mode 1 Addressing</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>0000 0011</td>
<td>Talker and Listener Address = 03</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>1110 0000</td>
<td>Minor Address is disabled</td>
</tr>
</tbody>
</table>

4. MODE: — Talker and listener have a primary address of 04H and a secondary address of 05H

<table>
<thead>
<tr>
<th>CPU WRITES TO:</th>
<th>PATTERN</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Mode Register</td>
<td>0000 0010</td>
<td>Selects Mode 2 Addressing</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>0000 0100</td>
<td>Primary Address = 04H</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>1000 0101</td>
<td>Minor Address is disabled</td>
</tr>
</tbody>
</table>

5. MODE: — Talker has a primary address of 06H. Listener has a primary address of 07H

<table>
<thead>
<tr>
<th>CPU WRITES TO:</th>
<th>PATTERN</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Mode Register</td>
<td>0000 0011</td>
<td>Select Mode 3</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>0010 0110</td>
<td>Talker Address = 06</td>
</tr>
<tr>
<td>Address 0/1 Register</td>
<td>1100 0111</td>
<td>Listener Primary = 07</td>
</tr>
</tbody>
</table>

The CPU will verify the secondary addresses which could be the same or different.
APPLICATION OF THE 8291A

This phase of the application note will examine programming of the 8291A, corresponding bus commands and responses, CPU interruption, etc. for a variety of GPIB activities. This should provide the reader with a clear understanding of the role the 8291A performs in a GPIB system. The talker function, listener function, remote message handling, and remote/local operations including local lockout, are discussed.

Talker Functions

TALK-ONLY (ton). In talk only mode the 8291A will not respond to the MTA message from a controller. Generally, ton is used in an environment which does not have a controller. Ton is also employed in an interface that includes the controller function.

When the 8291A is used with the 8292, the sequence of events for initialization are as follows:

1) The Interrupt/Enable registers are programmed.
2) Ton is selected.
3) Settling time is selected.
4) EOS character is loaded.
5) "Pon" local message is sent.
6) CPU waits for Byte Out (BO) and sends a byte to the data out register.

Addressed Talker (Via MTA Message)

The GPIB controller will direct the 8291A to talk by sending a My Talk Address (MTA) message containing the 8291A's talk address. The sequence of events is as follows:

1) The interrupt enable and serial poll mode registers are programmed.
2) Mode 1 is selected.
3) Settling time is selected.
4) Talker and listener addresses are programmed.
5) Power on (pon) local message is sent.
6) CPU waits for an interrupt. When the controller has sent the MTA message for the 8291A an interrupt will be generated if enabled and the ADSC bit will be set.
7) CPU reads the Address Status Register to determine if the 8291A has been addressed to talk (TA = 1).
8) CPU waits for an interrupt for BO or ADSC.
9) When BO is set, the CPU reads the data byte from the data-in register.
10) CPU continues to poll the status registers.
11) When unaddressed, ADSC will be set and TA reset.

Listener Functions

LISTEN-ONLY (Ion). In listen-only mode the 8291A will not respond to the My Listen Address (MLA) message from the controller. The sequence of events is as follows:

1) The Interrupt Enable registers are programmed.
2) Ion is selected.
3) EOS characted is programmed.
4) "Pon" local message is sent.
5) CPU waits for BI and reads the byte from the data-in register.

Note that enabling both ton and ion can create an internal loopback as long as another listener exists.

Addressed Listening (Via the MLA Message)

The GPIB controller will direct the 8291A to listen by sending a MLA message containing the 8291A's listen address. The sequence of events is as follows:

1) The Interrupt Enable registers are programmed.
2) The serial poll mode register is loaded as desired.
3) Talker and listener addresses are loaded.
4) "Pon" local message is sent.
5) The CPU waits for an interrupt. When the controller has sent the MLA message for the 8291A, the ADSC bit will be set.
6) The CPU reads the Address Status Register to determine if the 8291A has been addressed to listen (LA = 1).
7) CPU waits for a BI or ADSC.
8) When BI is set, the CPU reads the data byte from the data-in register.
9) The CPU continues to poll the status registers.
10) When unaddressed, ADSC will be set and LA reset.

Remote/Local and Lockout

Remote and local refer to the source of control of a device connected to the GPIB. Remote refers to control from the GPIB controller-in-charge. Local refers to control from the device's own system. Reference should be made to the RL state diagram in the 8291A data sheet.

Upon "pon" the 8291A is in the local state. In this state the REM bit in Interrupt Status 1 Register is reset. When the GPIB controller takes control of the bus it will drive the REM (remote enable) line true. This will cause the REM bit and REMC (remote/local change) bit to be set. The distinction between remote and local modes is necessary in that some types of devices will have local controls which have functions which are also controlled by remote messages.

In the local state the device is allowed to store, but not respond to, remote messages which control functions which are also controlled by local messages. A device
which has been addressed to listen will exit the local state and go to the remote state if the REN message is true and the local rtl (return to local) message is false. The state of the “rtl” local message is ignored and the device is “locked” into the local state if the LLO remote message is true. In the Remote state the device is not allowed to respond to local message which control function that are also controlled by remote messages. A device will exit the remote state and enter the local state when REN goes false. It will also enter the local state if the GTL (go to local) remote message is true and the device has been addressed to listen. It will also enter the local state if the rtl message is true and the LLO message is false or ACDS is inactive.

A device will exit the remote state and enter RWLS (remote with lockout state) if the LLO (local lockout) message is true and ACDS is active. In this mode, those local message which control functions which are also controlled by remote messages are ignored. In other words, the “rtl” message is ignored. A device will exit RWLS and go to the local state if REN goes false. The device will exit RWLS and go to LWLS if the GTL message is true and the device is addressed to listen.

**Polling**

The IEEE-488 standard specifies two methods for a slave device to let the controller know that it needs service. These two methods are called Serial and Parallel Poll. The controller performs one of these two polling methods after a slave device requests service. As implied in the name, a Serial Poll is when the controller sequentially asks each device if it requested service. In a Parallel Poll the controller asks all of the devices on the GPIB if they requested service, and they reply in parallel.

**Serial Poll**

When the controller performs a Serial Poll, each slave device sends back to the controller a Serial Poll Status Byte. One of the bits in the Serial Poll Status Byte indicates whether this device requested service or not. The remaining 7 bits are user defined, and they are used to indicate what type of service is required. The IEEE-488 spec only defines the service request bit, however HP has defined a few more bits in the Serial Poll Status Byte. This can be seen in figure 4.

![Figure 4. The Serial Poll Status Byte](image-url)
When a slave device needs service it drives the SRQ line on the GPIB bus true (low). For the 8291A this is done by setting bit 7 in the Serial Poll Status Byte. The CPU in the controller may be interrupted by SRQ or it may poll a register to determine the state of SRQ. Using the 8292 one could either poll the interrupt status register for the SRQ interrupt status bit, or enable SRQ to interrupt the CPU. After the controller recognizes a service request, it goes into the serial poll routine.

The first thing the controller does in the serial poll routine is assert ATN. When ATN is asserted true the controller takes control of the GPIB, and all slave devices on the bus must listen. All bytes sent over the bus while ATN is true are commands. After the controller takes control, it sends out a Universal Unlisten (UNL), which tells all previously addressed listeners to stop listening. The controller then sends out a byte called SPE (Serial Poll Enable). This command notifies all of the slaves on the bus that the controller has put the GPIB in the Serial Poll Mode State (SPMS). Now the controller addresses the first slave device to TALK and puts itself in the listen mode. When the controller resets ATN the device addressed to talk transmits to the controller its Serial Poll Status Byte. If the device just polled was the one requesting service, the SRQ line on the GPIB goes false, and bit 7 in the serial poll status byte of the 8291A is reset. If more than one device is requesting service, SRQ remains low until all of the devices requesting service have been polled, since SRQ is wire-ored. To continue the Serial Poll, the controller asserts ATN, addresses the next device to talk then reads the Serial Poll Status Byte. When the controller is finished polling it asserts ATN, sends the universal untalk command (UNT), then sends the Serial Poll Disable command (SPD). The flow of the serial poll can be seen from the example in figure 5.

The following section describes the events which happen in a serial poll when 8291A and 8292 are the controller, and another 8291A is the slave device. While going through this section the reader should refer to the register diagrams for the 8291A and 8292.

A. DEVICE A REQUESTS SERVICE (SRQ BECOMES TRUE)

The slave devices rsv bit in the 8291A's serial poll mode register is set.

B. CONTROLLER RECOGNIZES SRQ AND ASSERTS ATN

The 8292's SPI pin 33 interrupts the CPU. The CPU reads the 8292's Interrupt status register and finds the SRQ bit set. The CPU tells the 8292 to 'Take Control Synchronously' by writing a OFDH to the 8292's command register.

C. THE CONTROLLER SENDS OUT THE FOLLOWING COMMANDS: UNIVERSAL UNLISTEN (UNL), SERIAL POLL ENABLE (SPE), MY TALK ADDRESS (MTA).

The CPU in the controller waits for a BO (byte out) interrupt in the 8291A's interrupt status 1 register before it writes to the Data Out register a 3F8 (UNL), 18H (SPE), 010XXXX (MTA). The X represents the programmable address of a device on the GPIB. When the 8291A in the slave device receives its talk address, the ADSC bit in the Interrupt Status register 2 is set, and in the Address Status Register TA and TPAS bits are set.

D. CONTROLLER RECONFIGURES ITSELF TO LISTEN AND RESETS ATN

The CPU in the controller puts the 8291A in the listen only mode by writing a 40H to the Address Mode register of the 8291A, and then a OOH to the Aux Mode register. The second write is an 'Immediate Execute pon' which must be used when switching addressing modes such as talk only to listen only. To reset ATN the CPU tells the 8292 to 'Go To Standby' by writing a 0F6H to the command register. The moment ATN is reset, the 8291A in the slave device receives its talk address, the ADSC bit in the Interrupt Status register 2 is set, and in the Address Status Register TA and TPAS bits are set.

E. THE CONTROLLER READS THE SERIAL POLL STATUS BYTE, SETS ATN, THEN RECONFIGURES ITSELF TO TALK

The CPU in the controller waits for the Byte In bit (BI) in the 8291A's Interrupt Status 1 register. When this bit is set the CPU reads the Data In register to receive the Serial Poll Status Byte. Since bit 7 is set, this was the device which requested service. The CPU in the controller tells the 8292 to 'Take Control Synchronously' which asserts ATN. The moment ATN is asserted true the 8291A in the slave device resets SPAS, and sets the Serial Poll Com-

---

Figure 5. Serial Polling
plete (SPC) bit in the Interrupt Status 2 register. The controller reconfigures itself to talk by setting the TO bit in the Address Mode register and then writing a OOH to the Aux Mode register.

F. THE CONTROLLER SENDS THE COMMANDS UNIVERSAL UNTALK (UNT), AND SERIAL POLL DISABLE (SPD) THEN RESETS THE SRQ BIT IN THE 8292 INTERRUPT STATUS REGISTER

The CPU in the controller waits for the BO Interrupt status bit to be set in the Interrupt Status 1 register of the 8291A before it writes 5FH (UNT) and 19H (SPD) to the Data Out register. The CPU then writes a 2BH to the 8292’s command register to reset the SRQ status bit in the Interrupt Status register. When the 8291A in the slave device receives the UNT command the ADSC bit in the Interrupt Status 2 register is set, and the TA and TPAS bits in the Address Status register will be reset. At this point the controller can service the slave device’s request.

Note that in the software listing of AP-66 (USING THE 8292 GPIB CONTROLLER) there is a bug in the serial poll routines. In the ‘SRQ ROUTINE’ when the CPU finds that the SRQ bit in the Interrupt status register is set, it immediately writes the interrupt Acknowledge command to the 8292 to reset this bit. However the SRQ GPIB line will still be driven true until the slave device driving SRQ has been polled. Therefore, the SRQ status bit in the 8292 will become set and latched again, and as a result the SRQ status bit in the 8292 will still be set after the serial poll. The proper time to reset the SRQ bit in the 8292 is after SRQ on the GPIB becomes false.

Parallel Poll

The 8291A supports an additional method for obtaining status from devices known as parallel poll (PPOL). This method limits the controller to a maximum of 8 devices at a time since each device will produce a single bit response on the GPIB data lines. As shown in the state diagrams, there are three basic parallel poll states: PPIS (parallel poll idle state), PPSS (parallel poll standby state), and PPAS (parallel poll active state).

In PPIS, the device’s parallel poll function is in the idle state and will not respond to a parallel poll. PPSS is the standby state, a state in which the device will respond to a parallel poll from the controller. The response is initiated by the controller driving both ATN and EOI true simultaneously.

The 8291A state diagram shows a transition from PPIS to PPSS with the “Ipe” message. This is a PP2 implementation for a parallel poll. This “Ipe” (local poll enable) local message is achieved by writing 0111USP2P1 to the Aux Mode Register with U=0. The S bit is the sense bit. If the “ist” (individual status) local message value matches the sense bit, then the 8291A will give a true response to a parallel poll. Bits P2-P1 identify which data line is used for a response.

For example, assume the programmer decides that the system containing the 8291A shall participate in parallel poll. The programmer, upon system initialization would write to the Aux Mode Register and reset the U bit and set the S bit plus identify a data line (P2-P1 bits). At “pon,” the 8291A would not respond true to a parallel poll unless the parallel poll flag is set (via Aux Mode Register command).

When a status condition in the user system occurs and the programmer decides that this condition warrants a true response, then programmers software should set the parallel poll flag. Since the S bit value matches the “ist” (set) condition a true response will be given to all parallel polls.

An additional method of parallel polling reading exists known as a PP1 implementation. In this case the controller sends a PPE (parallel poll enable) message. PPE contains a bit pattern similar to the bit pattern used to program the “Ipe” local message. The 8291A will receive this as an undefined command and use it to generate an “Ipe” message. Thus the controller is specifying the sense bits and data lines for a response. A PPD (parallel poll disable) message exists which clears the bits SP2SP1P1 and sets the U bit. This also will be received by the 8291A and used to generate an “Ipe” false local message.

The actual sequence of events is as follows. The controller sends a PPC (parallel poll configure) message. This is an undefined command which is received in the CPT register and the handshake is held off. The local CPU reads this bit pattern, decodes it, and sends a VSCMD message to the Aux Mode Register. The controller then sends a ppe message which is also received as an undefined command in the CPT register. The local CPU reads this, decodes it, clears the MSB, and writes this to the Aux Mode Register generating the “Ipe” message.

The controller then sends ATN and EOI true and the 8291A drives the appropriate data line if the “ist” (parallel poll flag) is true. The controller will then send a PPD (parallel poll disable) message (again, an undefined command). The CPU reads this from the CPT register and uses it to write a new “Ipe” message (this “Ipe” message will be false). The controller then sends a PPU (parallel poll unconfigure) message. Since this is also an undefined command, it goes into the CPT register. When the local CPU decodes this, the CPU should clear the “ist” (parallel poll flag).

APPLICATION EXAMPLES

In the course of developing this application note, two complete and identical GPIB systems were built. The
schematics and block diagrams are contained in Appendix 1. These systems feature an 8088 CPU, 8237 DMA controller, serial I/O (8251A and 8253), RAM, EPROM, and a complete GPIB talker/listener controller. Jumper switches were provided to select between a controller function and a talker/listener function. This system design is based on the design of Intel's SDK-86 prototyping kit and thus shares the same I/O and memory addresses. This system uses the same download software to transfer object files from Intel development systems.

Two Software Drivers

Two software drivers were developed to demonstrate a ton/ion environment. These two programs (BOARD 1 and BOARD 2) are contained in Appendix 2.

In this example, one of the systems (BOARD 1) initially is programmed in talk-only mode and synchronization is achieved by waiting for the listening board to become active. This is sensed by the lack of a GPIB error since a condition of no active listener produces an ERR status condition. Board 1 upon detecting the presence of an active listener transmits a block of 100 bytes from a PROM memory across the bus. The second system (BOARD 2) receives this data and stores it in a buffer. EOI is sent true by the talker (BOARD 1) with the last byte of data. Upon detection of EOI, BOARD 2 switches to the talk only mode while BOARD 1 upon terminal count switches to the listen only mode. BOARD 2 then detects the presence of an active listener and transmits the contents of its buffer back to BOARD 1 which stores this data in the buffer. EOI again is sent with the last byte and BOARD 2 switches back to listen-only. BOARD 1 upon detecting EOI then compares the contents of its buffer with the contents of its PROM to ensure that no data transmission errors occurred. The process then repeats itself.

8291A with HP 9835A

An example of the 8291A used in conjunction with a bus controller is also included in this application note. In this example, the 8291A system used in previous experiments was connected via the GPIB to a Hewlett-Packard 9835A desktop computer. This computer contains, in addition to a GPIB interface, a black and white CRT, keyboard, tape drive for high quality data cassettes, and a calculator type printer. The software for the HP 9835A is shown in Appendix 3. The user should refer to the operation manuals for the HP 9835A for information on the features and programming methods for the HP 9835A.

In this example, the 8292 was removed from its socket and the OPTA and OPTB pins of the two 8293 transceiver reconfigured to modes 0 and 1. Optionally, the mode pins could have been left wired for modes 2 and 3 and the 8292 left in its socket with its SYNC pin wired to ground. This would have produced the same effect.

The first action performed is sending IFC. Generally, this is done when a controller first comes on line. This pulse is at least 100 us in duration as specified by the IEEE-488 standard.

The software checks to see if active listeners are on line. For demonstration purposes, the HP 9835A will flag the operator to indicate that listeners are on line.

The HP 9835A then configures and performs a parallel poll (PPOL). The parallel poll indicates 1 bit of status of each device in a group of up to 8 devices. Such information could be used by an application program to determine whether optional devices are part of a system configuration. Such optional devices might include mass storage devices, printers, etc. where the application software for the controller might need to format data to match each type of device. Once the PPOL sequence is finished, the HP 9835A offers the user the opportunity to execute user commands from the keyboard. At this time the HP 9835A sits in a loop waiting for an SRQ condition.

In this example, the 8292 was removed from its socket and all characters including the carriage return and line feed are sent. EOI is then sent true with a false byte of OOH. This false byte is due to the 1975 standard which allows asynchronous sending and reception of EOI. The 8291A supports the later 1978 standard which eliminates this false byte.

The characters are stored in the sequence entered into a buffer whose maximum size is 80 characters. Pressing the “CONTINUE” key terminates storing characters in the array and all characters including the carriage return and line feed are sent. EOI is then sent true with a false byte of OOH. This false byte is due to the 1975 standard which allows asynchronous sending and reception of EOI. (The 8291A supports the later 1978 standard which eliminates this false byte).

After any key command is serviced control returns to the loop which checks for SRQ active. Should SRQ be active, then the keyboard interrupt is disabled and a message printed to indicate that SRQ has been received true.

The controller then performs a parallel poll.

This is an example of how parallel poll may be used to
quickly check which group of devices contains a device sending SRQ. The eight devices in a group would, of course, have software drivers which allow a true response to a PPOL if that device is currently driving SRQ true. This would be a valuable method of isolation of the SRQ source in a system with a large number of devices. In this application program, only the response from the 8291A is of concern and only the 8291A's response is considered. It does, however, demonstrate the technique employed. If a true response from the 8291A is detected, then a message to this effect is printed on the HP 9835A CRT screen. From this process, the controller has identified the device requesting service and will use a serial poll (SPOL) to determine the reason for the service request. This method of using PPOL is not specifically defined by the IEEE-488 standard but is a use of the resources provided.

The controller software then prints a message to indicate that it is about to perform a serial poll. This serial poll will return to the controller the current status of the 8291A and clear the service request. The status byte received is then printed on the CRT screen of the HP 9835A. One of the 8291A status bits indicates that the 8291A system has a field (on line or less) of data to transfer to the HP 9835A. If this bit is set, then the HP 9835A addresses the 8291A system to talk. The data is sent by the 8291A system is then printed on the CRT screen of the HP 9835A. The HP 9835 then enables the keyboard interrupts and goes into its SRQ checking loop.

Appendix 4 contains the software for the 8291A system which is connected to the HP 9835A via the GPIB. This software throws away the first byte of data it receives since this transfer was used by the HP 9835A to test when the 8291A system came on line.

Next, both status registers are read and stored in the two variable STAT 1 and STAT 2. It is necessary to store the status since reading the status registers clears the status bits.

Initially, six status bits are evaluated (END, GET, CPT, DEC, REMC, ADSC). Some of these conditions require that additional status bits be evaluated.

If END is true, then the 8291A system has received a block from the HP 9835A and the contents of a buffer is printed on the CRT screen. Next, the CPT bit is checked. PPC and PPE are the only valid undefined commands in this example.

Next, the GET bit is examined and if true, the CRT screen connected to the serial channel on the 8291A system prints a message to indicate that the trigger command has been received. A similar process occurs with the DEC and REMC status bits.

Address Status Change (ADSC) is checked to see if the 8291A has been addressed or unaddressed by the controller. If ADSC is false, then the software checks the keyboard at the CRT terminal. If ADSC is set, then the TA and LA bits are read and evaluated to determine whether the 8291A has been addressed to talk or listen. The DMA controller is set to start transfers at the start of the character buffer and the type of transfer is determined by whether the 8291A is in TADS or LADS. We only need to set up the DMA controller since the transfers will be transparent to the system processor. The keyboard from the CRT terminal is then checked. If a key has been hit, then this character is stored in the character buffer and the buffer printer set to the next character location. This process repeats until the received character is a line feed. The line feed is echoed to the CRT, the serial poll status byte updated and the SRQ line driven true. This allows the 8291A system to store up to one line of characters before requesting a transfer to the controller. Recall that upon receiving an SRQ, the controller will perform a serial poll and subsequently address the 8291A to talk. The 8291A system then goes back to reading the status register thus repeating the process.

CONCLUSION

This application note has shown a basic method to view the IEEE 488 bus, when used in conjunction with Intel's® 8291A.

The main reference for GPIB questions is the IEEE Standard 488 - 1978. Reference 8291A's data sheet for detailed information on it.

Additional Intel® GPIB products include iSBX-488, which is a multimode board consisting of the 8291A, 8292, and 8293.

REFERENCES

8291A Data Sheet
8292 Data Sheet
8293 Data Sheet
Application Note #66 “Using the 8292 GPIB Controller”
PLM-86 User Manual
HP 9835A User’s Manual
IEEE—488—1978 Standard
APPENDIX 1
SYSTEM BLOCK DIAGRAM
WITH 8088
APPENDIX 2
SOFTWARE DRIVERS FOR BLOCK DATA TRANSFER

PL/M-86 COMPILER BOARD 1
ISIS-II PL/M-86 V1.1 COMPILATION OF MODULE BOARD 1
OBJECT MODULE PLACED IN F1: BRD1 OBJ
COMPILER INVOKED BY PLM86. F1: BRD1. SRC SYMBOLS MEDIUM

/* BOARD 1 TPT PROGRAM */
/* THIS BOARD TALKS TO THE OTHER BOARD BY */
/* TRANSFERRING A BLOCK OF DATA VIA THE 8237 */
/* COUPLED WITH THE 8291A THE 8291A IS PROGRAMMED */
/* MED TO SEND EOI WHEN RECOGNIZING THE LAST */
/* DATA BYTE'S BIT PATTERN WHILE DATA IS BEING */
/* TRANSFERRED, THE PROCESSOR PERFORMS I/O READS */
/* OF THE 8237 COUNT REGISTERS TO SIMULATE BUS */
/* ACTIVITY, AND TO DETERMINE WHEN TO TURN THE */
/* LINE AROUND. AFTER THE 8237 HAS REACHED */
/* TERMINAL COUNT, THE 8291A IS PROGRAMMED TO */
/* THE LISTENER STATE AND WAITS FOR THE BLOCK */
/* TO BE TRANSMITED BACK FROM THE SECOND BOARD. */
/* THIS DATA IS PLACED IN A SECOND BUFFER AND */
/* ITS CONTENTS COMPARED WITH THE ORIGINAL DATA */
/* TO CHECK FOR INTERFACE INTEGRITY. */

1 BOARD1;
DO;
/* PROCEDURES */

2 1 CO: PROCEDURE (XXX);
3 2 DECLARE XXX BYTE,
5 4 DO WHILE (INPUT (SER$STAT) AND TXRDY) <> TXRDY;
6 2 OUTPUT (SER$DATA) = XXX;
7 2 END CO;

8 1 DECLARE BUFF2 (100) BYTE; /* RAM STORAGE AREA */
9 1 DECLARE BUFF1 (100) BYTE DATA

(1, 2, 3, 4, 5, 6, 7, 8, 9, 10H,
31H, 32H, 33H, 34H, 35H, 36H, 37H, 38H, 39H, 40H,
41H, 42H, 43H, 44H, 45H, 46H, 47H, 48H, 49H, 50H,
51H, 52H, 53H, 54H, 55H, 56H, 57H, 58H, 59H, 60H,
61H, 62H, 63H, 64H, 65H, 66H, 67H, 68H, 69H, 70H,
71H, 72H, 73H, 74H, 75H, 76H, 77H, 78H, 79H, 80H,
81H, 82H, 83H, 84H, 85H, 86H, 87H, 88H, 89H, 90H,
PL/M-86 COMPILER BOARD1

91H, 92H, 93H, 94H, 95H, 96H, 97H, 98H, 99H, ODH);

DECLARE BUFF3(17) BYTE DATA
(ODH, OAH, 'COMPARE ERROR', ODH, CAH); /* ROM STORAGE AREA */

/* 8237 PORT ADDRESSES */

DECLARE

CLEAR$FF LITERALLY 'OFFDDH', /* MASTER CLEAR */
START$O$LO LITERALLY 'OFFDOH',
START$O$HI LITERALLY 'OFFDOH',
D$COUNT$LO LITERALLY 'OFFD1H',
D$COUNT$HI LITERALLY 'OFFD1H',
SET$MODE LITERALLY 'OFFDBH',
CMD$37 LITERALLY 'OFFDFH',
SET$MASK LITERALLY 'OFFDFH',

/* 8237 COMMAND - DATA BYTES */

DECLARE DMA$ADR$TALK POINTER;

DECLARE DMA$ADR$LSTN POINTER.

DECLARE

RD$TRANSFER LITERALLY '48H',
WR$TRANSFER LITERALLY '44H',
NORM$TIME LITERALLY '20H',
TC$L01 LITERALLY '00H',
TC$L02 LITERALLY '99D', /* 100 XFERS */
TC LITERALLY '01H',

DECLARE

DMA$WRD$TALK (2) WORD AT (@DMA$ADR$TALK),
DMA$WRD$LSTN(2) WORD AT (@DMA$ADR$LSTN);

/* 8291A PORT ADDRESSES */

DECLARE

PORT$OUT LITERALLY 'OFFCOH', /* DATA OUT */
PORT$IN LITERALLY 'OFFCOH',
STATUS$1 LITERALLY 'OFFC1H', /* INTR STAT 2 */
STATUS$2 LITERALLY 'OFFC2H', /* INTR STAT 2 */
ADDR$STATUS LITERALLY 'OFFC4H',
COMMAND$MOD LITERALLY 'OFFC5H', /* CMD PASS THRU */
ADDR$O LITERALLY 'OFFC6H',
EOS$REG LITERALLY 'OFFC7H', /* EOS REGISTER */

7-390
/* 8291A COMMAND - DATA BYTES */

PL/M-86 COMPILER BOARD1

17 1

DECLARE:

END$EOI LITERALLY '88H',
DNE LITERALLY '10H',
PN$ LITERALLY '00H',
RESET LITERALLY '02H',
CLEAR LITERALLY '00H',
DMA$REG$L LITERALLY '10H',
DMA$REG$T LITERALLY '20H',
MOD1$TO LITERALLY '80H',
MOD1$LO LITERALLY '40H',
EOS LITERALLY '0DH',
PRESCALER LITERALLY '23H',
HIGH$SPEED LITERALLY '0A4H',
OKAY LITERALLY '0FFFFH',
XYZ BYTE,
MATCH WORD,
BO LITERALLY '02H',
BI LITERALLY '01H',
ERR LITERALLY '04H',

/* CODE BEGINS */

18 1 START91.

OUTPUT (STATUS$2) =CLEAR; /* SHUT-OFF DMA REQ BITS TO */
/* PREVENT EXTRA DMA REGS */
/* FROM 8291A */

/* MANIPULATE DMA ADDRESS VARIABLES */

19 1 DMA$ADR$TALK1 = (@BUFF1);
20 1 DMA$ADR$LSTN = (@BUFF2),
21 1 DMA$WRD$TALK (1) = SHL (DMA$WRD$TALK (1), 4),
22 1 DMA$WRD$TALK (O) = DMA$WRD$TALK (0) + DMA$WRD$TALK (1),
23 1 DMA$WRD$LSTN (1) = SHL (DMA$WRD$LSTN (1), 4),
24 1 DMA$WRD$LSTN (0) = DMA$WRD$LSTN (0) + DMA$WRD$LSTN (1);

25 1 INIT37;
/* INIT 8237 FOR TALKER FUNCTIONS */

26 1 OUTPUT (CLEAR$FF) = CLEAR; /* TOGGLE MASTER CLEAR */
27 1 OUTPUT (CMD$37) = NORM$TIME;
28 1 OUTPUT (SET$MODE) = RD$TRANSFER;
29 1 OUTPUT (SET$MASK) = CLEAR;
29 1 OUTPUT (START$O$LO) = DMA$WRD$TALK (0);
30 1 DMA$WRD$TALK (0) = SHR (DMA$WRD$TALK (0), 8);
31 1 OUTPUT (START$O$HI) = DMA$WRD$TALK (0);
32 1 OUTPUT (O$COUNT$LO) = TC$LO2;
33 1 OUTPUT (O$COUNT$HI) = TC$HI2;
/* INIT 8291A FOR TALKER FUNCTIONS */

PL/M-86 COMPILER BOARD1
AP-166

34 1  OUTPUT (EOS$REG) =EOS;
35 1  OUTPUT (COMMAND$MOD) =END$EOI; /* EOI ON EOS SENT */
36 1  OUTPUT (ADDR$STATUS) =MOD1$TO; /* TALK ONLY */
37 1  OUTPUT (COMMAND$MOD) =PRESCALER;
38 1  OUTPUT (COMMAND$MOD) =HIGH$SPEED;
39 1  OUTPUT (COMMAND$MOD) =PON;
40 1  DO WHILE (INPUT (STATUS$1) AND BO) =0;
41 2  END; /* WAIT FOR BO INTR */
42 1  OUTPUT (PORT$OUT) =0AAH;
43 1  DO WHILE (INPUT (STATUS$1) AND ERR) = ERR;
44 2  DO WHILE (INPUT (STATUS$1) AND BO) = 0;
45 3  END; /* WAIT FOR BO INTR */
46 2  OUTPUT (PORT$OUT) =0AAH;
47 2  END;
48 1  OUTPUT (STATUS$2) =DMA$REQ$T, /* ENABLE DMA REGS */
49 1  DO WHILE (INPUT (CMD$37) AND TC) <> TC;
50 2  /* WAIT FOR TC = 0 */
51 1  END;
51 1  INIT37L;
52 1  OUTPUT (STATUS$2) =CLEAR, /* DISABLE DMA REGS */
53 2  /* INIT 8237 FOR LISTENER FUNCTIONS */
54 1  OUTPUT (CLEAR$FF) =CLEAR; /* TOGGLE MASTER RESET */
55 1  OUTPUT (CMD$37) =NORM$TIME;
56 1  OUTPUT (SET$MODE) =WR$TRANSFER;
57 1  OUTPUT (SET$MASK) =CLEAR;
58 1  DMA$WRD$LSTN (0) =DMA$WRD$LSTN (0);
59 1  DMA$WRD$LSTN (0) =SHR (DMA$WRD$LSTN (0), 8);
60 1  OUTPUT (START $0$SHI) =DMA$WRD$LSTN (0);
61 1  OUTPUT (0$COUNT$LO) =TC$LO1;
62 1  OUTPUT (0$COUNT$HI) =TC$HI1;
63 1  /* INIT 8291A FOR LISTENER FUNCTIONS */
64 1  OUTPUT (COMMAND$MOD) =RESET.
65 1  OUTPUT (ADDR$STATUS) =MOD1$LO; /* LISTEN ONLY */
66 1  OUTPUT (COMMAND$MOD) =PON;
67 1  DO WHILE (INPUT (STATUS$1) AND BI) = 0,
68 1  END; /* WAIT FOR BI INTR */
69 1  XYZ = INPUT (PORT$IN);
70 1  OUTPUT (STATUS$2) =DMA$REG$L, /* ENABLE DMA REGS */
71 1  DO WHILE (INPUT (STATUS$1) AND DNE) <> DNE;
72 1  /* WAIT FOR EOI RECEIVED */
PL/M-86 COMPILER BOARD 1

70 1 CMPBLKS

/* COMPARE THE TWO BUFFERS CONTENTS */
MATCH=CMPS (@BUFF1, @BUFF2, 100);

71 1 IF MATCH = OKAY THEN GOTO START91;

/* SEND ERROR MESSAGE IN BUFFER 3 */

73 1 DO I=0 TO 16;
74 2 CALL CO (BUFF 3 (I));
75 2 END,

76 1 GOTO START91,
77 1 END,

MODULE INFORMATION:

CODE AREA SIZE =01DBH  475D
CONSTANT AREA SIZE =0075H  117D
VARIABLE AREA SIZE =0070H  112D
MAXIMUM STACK SIZE =0006H  6D

243 LINES READ
0 PROGRAM ERROR (S)

END OF PL/M-86 COMPILATION
PL/M-86 Compiler  BOARD2

ISIS-II PL/M-86 V1.1 Compilation of Module BOARD2
Object Module Placed In: F1: BRD2. OBJ
Compiler Invoked By: PLM86 :F1: BRD2, SRC

/* Board 2 TPT Program */
/*                         */
/* This Board Listens to the Other Board (1) */
/* AND DMA'S DATA INTO A BUFFER. While Waiting */
/* For the End Interrupt Bit to Become Active */
/* Upon End Active, the Data In the Buffer Is */
/* Sent Back to the First Board Via the GPD */
/* When the Block Is Finished the 8291A Is */
/* Programmed Back Into the Listener Mode */

1 BOARD2

DO,

2 /* 8237 Port Addresses */

DECLARE

CLEAR$FF LITERALLY 'OFFDDH', /* Master Clear */
START$O$Lo LITERALLY 'OFFDDH',
START$O$Hi LITERALLY 'OFFDDH',
O$COUNT$Lo LITERALLY 'OFFD1H',
O$COUNT$Hi LITERALLY 'OFFD1H',
SET$MODE LITERALLY 'OFFDBH',
CMD$37 LITERALLY 'OFFDBH',
SET$MASK LITERALLY 'OFFDFH',

/* 8237 Command - Data Bytes */

DECLARE

RD*$TRANSFER LITERALLY '48H',
WR*$TRANSFER LITERALLY '44H',
ADDR*$1A LITERALLY '00H',
ADDR*$1B LITERALLY '01H',
NORMAL$TIME LITERALLY '20H',
TC*$LO1 LITERALLY '0FH',
TC*$HI1 LITERALLY '00H',
TC*$LO2 LITERALLY '99D',
TC*$HI2 LITERALLY '00H',
TC LITERALLY '01H',

/* 8291A Port Addresses */

DECLARE

PORT*OUT LITERALLY 'OFFCOH',
PORT*IN LITERALLY 'OFFCOH', /* Data In */
STATUS*$1 LITERALLY 'OFFCIH', /* Intr Stat 1 */
STATUS*$2 LITERALLY 'OFFC2H', /* Intr Stat 2 */
ADDR*$STATUS LITERALLY 'OFFC4H', /* Addr Stat */
COMMAND*$MOD LITERALLY 'OFFCSH', /* Cmd Pass Thru */
DECLARE

END#EOI LITERALLY '8BH',
DNE LITERALLY '10H',
FON LITERALLY '00H'.
RESET LITERALLY '02H',
CLEAR LITERALLY '00H',
DMA$REQ$L LITERALLY '10H',
DMA$REQ$T LITERALLY '20H',
MOD1$TO LITERALLY '80H',
MOD1$LO LITERALLY '40',
EOS LITERALLY '0DH',
PRESCALER LITERALLY '23H',
HIGH$SPEED LITERALLY 'A4H',
XYZ BYTE,
B0 LITERALLY '02H',
BI LITERALLY '01H',
ERR LITERALLY '04H',

START91;

OUTPUT (STATUS$2) =CLEAR; /* END INITIALIZATION STATE */
/* INIT 8237 FOR LISTENER FUNCTION */

INIT37L;

OUTPUT (CLEAR$FF) =CLEAR; /* TOGGLE MASTER RESET */
OUTPUT (CMD$37) =NORM$TIME,
OUTPUT (SET$MODE) =WR$TRANSFER, /* BLOCK XFER MODE */
OUTPUT (SET$MASK) =CLEAR,
OUTPUT (START$O$LO) =ADDR$1A;
OUTPUT (START$O$HI) =ADDR$1B;
OUTPUT (O$COUNT$LO) =TC$L01;
OUTPUT (O$COUNT$HI) =TC$H01;
/* INIT 8291A FOR LISTENER FUNCTIONS */
OUTPUT (COMMAND$MOD) =RESET;
OUTPUT (ADDR$STATUS) =MOD1$LO,
OUTPUT (COMMAND$MOD) =PON;
DO WHILE (INPUT (STATUS$1) AND BI) =0;
END; /* WAIT FOR BI INTR */
XYZ= INPUT (PORT$IN); 
OUTPUT (STATUS$2) =DMA$REG$L;
/* WAIT UNTIL EOI RCVD AND END INTR-BIT SET */
DO WHILE (INPUT (STATUS$1) AND DNE ) <> DNE;
PL/M-80 COMPILER BOARD2

23 1 END;

24 1 INIT37T;
  /* INIT 8237 FOR TALKER FUNCTION */
  OUTPUT (STATUS$2) =CLEAR; /* CLEAR 8291A DRQ */
25 1 OUTPUT (CLEAR$FF) =CLEAR;
26 1 OUTPUT (CMD$37) =NORM$TIME;
27 1 OUTPUT (SET$MODE) =RD$TRANSFER; /* BLOCK XFER MODE */
28 1 OUTPUT (SET$MASK) =CLEAR;
29 1 OUTPUT (START$O$LO) =ADDR$1A;
30 1 OUTPUT (START$O$HI) =ADDR$1B;
31 1 OUTPUT (O$COUNT$LO) =TC$LO2;
32 1 OUTPUT (O$COUNT$HI) =TC$HI2;
  /* INIT 8291A FOR TALKER FUNCTION */
33 1 OUTPUT (EOS$REG) =EOS;
34 1 OUTPUT (COMMAND$MOD) =END$EOI; /* EOI ON EOS SENT */
35 1 OUTPUT (ADDR$STATUS) =MOD1$TO; /* TALK ONLY */
36 1 OUTPUT (COMMAND$MOD) =PRESICALER;
37 1 OUTPUT (COMMAND$MOD) =HIGH$SPEED;
38 1 OUTPUT (COMMAND$MOD) =PON;
39 1 DO WHILE (INPUT (STATUS$1) AND BO) =0;
40 2 END; /* WAIT FOR BO INTR */
41 1 OUTPUT (PORT$OUT) =OAAH;

MODULE INFORMATION

| CODE AREA SIZE | =0122H  290D |
| CONSTANT AREA SIZE | =0000H  0D |
| VARIABLE AREA SIZE | =0001H  1D |
| MAXIMUM STACK SIZE | =0000H  0D |
152 LINES READ
0 PROGRAM ERROR (S)
APPENDIX 3
SOFTWARE FOR HP 9835A

10 REM SEND IN
TERFACE CLEAR
20 ABORTIO 7
30 REM FORCE E
RRORS UNTIL LIST
ENERS ACTIVE
40 Frcerr: OUT
PUT 704 USING "#
,K";"B"
50 Chks1,st: ST
ATUS 7;Stat1,Sta
t2,Stat3,Stat4
60 Err=Stat2 A
ND 1
70 IF Err=1 TH
EN GOTO Frcerr
80 PRINT CHR$(
12),"LISTENERS A
RE ON LINE "
90 REM CONFIGU
RE PPOLL
100 PPOLL CONFIGU
GURE 704;"000001
00"
110

170 Sra=BINAND(
Stat1,128)
180 IF Sra=0 TH
EN GOTO Keyen
190 OFF KBD
... 200 PRINT CHR$(
12),"SRO RECEIVE
D"
210 PRINT "SEND
ING PARALLEL POL
L RESPONSE MESSA
GE"
220 REM EXECUTI
NG PARALLEL POLL
230 Prollbyte=P
OLL(7)
240 PRINT "PARA
LLEL POLL BYTE = ";Prollbyte
250 PRINT "----
---------------
---
260 Prollbyte=B
INAND(Prollbyte, 8)
270 IF Prollbyt
e=0 THEN GOTO FS
291
280 PRINT "SR-
OT FROM 8291"
281 PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
290 GOTO Keyen
300 P8291: PRIN
T "SRO IS FROM N
CC 8291 ... THE
ENTERPRISE"
310 PRINT "PERF
ORMING SERIAL PO
LL TO GET `STATUS`

320 STATUS 704;
Stat
330 PRINT CHR$(12),"Status = ";
Stat
340 If Dxfer=BINAN
D(Stat,1)
520 IF Dxfer>0
THEN GOTO Keyen
530 GOTO Keyen
531 Rcvr: REM R
EADY TO RCV CHAR
S FROM GPIB
540 DIM G$[80]
550 ENTER 704 U
SING ";";G$
560 PRINT CHR$(12),G$
570 PRINT "COMM
AND = ?" (HIT
`H' FOR LIST)"
580 GOTO Keyen
590 REM INTERRUPT
PT SERVICE ROUTIN
ES
600 Rem: GET KEY
BOARD DATA
610 What key: DI
M K$[80]
620 K$=KBD$
630 IF K$="G" T
HEN GOTO Get
640 IF K$="D" T
HEN GOTO Dec
650 IF K$="R" T
HEN GOTO Rem
660 IF K$="H" T
HEN GOTO Help
670 IF K$="X" T
HEN GOTO Xmit
680 Get: TRIGGER

R 704
690 PRINT CHR$(12),"GROUP EXECUT
TE TRIGGER SENT"
700 PRINT ""
710 PRINT "COMM
AND = ?" (HIT
`H' FOR LIST)"
720 RETURN
730 Dec: RESET
704
740 PRINT CHR$(12),"SELECTIVE DE
VICE CLEAR SENT"

750 PRINT:"
760 PRINT "COMM
AND = ?" (HIT
`H' FOR LIST)"
770 RETURN
780 Rem: LOCAL
704
790 PRINT CHR$(12),"REMOTE MESS
AGE SENT"
800 PRINT "."
810 PRINT "COMM
AND = ?" (HIT
`H' FOR LIST)"
820 RETURN
830 Help: PRINT CHR$(12)
840 PRINT ".@@@ OPERATOR ALLOW
ABLE COMMANDS @
@@"
850 PRINT ".hit
key result"
860 PRINT ".G
Send GET m
essage"
870 PRINT ".D
Send DEC m
essage"
880 PRINT " R
  " Send REM : L
OC message"
890 PRINT " X
  Xmits keyb
oard input to 82
91"
900 PRINT " H
  Prints thi
s table"
910 PRINT " "
920 PRINT " ...
so ahead, TRY IT !"
930 RETURN

940 Xmit: DIM A $[80]
950 PRINT CHR$(
12), "Enter data
to send and hit CONTINUE"
960 INPUT A$
970 OUTPUT 704;
A$
971 EOI 7;0
980 PRINT "COMM AND = ? (HIT 'H' FOR LIST)"
990 RETURN
1000 END
APPENDIX 4
SOFTWARE FOR HP 8088/HP 9835A VIA GPIB

PL/M-86 COMPILER HPIB

ISIS-II PL/M-86 V1.1 Compilation of Module HPIB
OBJECT MODULE PLACED IN :F1:HPIB.OBJ
COMPILER INVOKED BY: PLMS6 :F1:HPIB.SRC LARGE

1

```
HPIB:
/*
PARAMETER DECLARATIONS
*/

DO;

2  1

DECLARE

ADDR$HI LITERALLY '01H',
ADDR$LO LITERALLY '00H',
ADSC LITERALLY '01H',
BI LITERALLY '01H',
BO LITERALLY '02H',
CHAR$COUNT BYTE,
CHAR BYTE,
CHAR$80 BYTES,
CLEAR LITERALLY '00H',
CPT LITERALLY '80H',
CRLF LITERALLY '0AH',
DEC LITERALLY '08H',
DMA$ADR$LSTN POINTER,
DMA$ADR$TALK POINTER,
DMA$WRD$LSTN(2) WORD AT (DMA$ADR$LSTN),
DMA$WRD$TALK(2) WORD AT (DMA$ADR$TALK),
DMA$REG$L LITERALLY '10H',
DMA$REG$T LITERALLY '20H',
DNE LITERALLY '10H',
END$EDI LITERALLY '88H',
EOS LITERALLY '0DH',
ERR LITERALLY '04H',
GET LITERALLY '20H',
I BYTE,
LISTEN LITERALLY '04H',
MLA LITERALLY '04H',
MODE$1 LITERALLY '01H',
MODA$LITERALLY '00H',
NO$DMA LITERALLY '00H',
NO$RSV LITERALLY '00H',
NORM$TIME LITERALLY '20H',
PON LITERALLY '02H',
PCD LITERALLY '00H',
PPE$MASK LITERALLY '60H',
POLL$CNF$FLAG LITERALLY '01H',
POLL$EN$BYTE BYTE,
POLL$BUF$80 BYTE AT (@CHARS),
RD$FER LITERALLY '48H',
RESET LITERALLY '02H',
REMC LITERALLY '02H',
RSV LITERALLY '40H',
RXRDY LITERALLY '02H',
```
SRGS LITERALLY '40H',
STAT1 BYTE,
STAT2 BYTE,
TALK LITERALLY '02H',
TA$DRCLA BYTE.
TRG LITERALLY '41H',
TC LITERALLY '01H',
TC$HI LITERALLY '00H',
TC$LO LITERALLY 'OFFH',
TXRDY LITERALLY '01H',
UDC BYTE,
WR$XFER LITERALLY '44H',
XYZ BYTE;

PORT DECLARATION

DECLARE

ADDR$O LITERALLY 'OFFC6H',
ADDR$STATUS LITERALLY 'OFFC4H',
CLEAR$FF LITERALLY 'OFFDFH',
CMD$37 LITERALLY 'OFFDBH',
COMMAND$MOD LITERALLY 'OFFC5H',
COUNT$HI LITERALLY 'OFFD1H',
COUNT$LO LITERALLY 'OFFD1H',
CPT$REQ LITERALLY 'OFFC5H',
EOS$REQ LITERALLY 'OFFC7H',
PORT$IN LITERALLY 'OFFCOH',
PORT$OUT LITERALLY 'OFFCOH',
SER$DATA LITERALLY 'OFFFOH',
SER$STAT LITERALLY 'OFFF2H',
SET$MASK LITERALLY 'OFFDFH',
SET$MODE LITERALLY 'OFFDBH',
SPOL$STAT LITERALLY 'OFFC3H',
START$HI LITERALLY 'OFFDOH',
START$LO LITERALLY 'OFFDOH',
STATUS$1 LITERALLY 'OFFC1H',
STATUS$2 LITERALLY 'OFFC2H';

CRT MESSAGES LIST

DECLARE GET$MSG(11) BYTE DATA (ODH, OAH, 'TRIGGER', OAH, ODH);
DECLARE DEC$MSG(16) BYTE DATA (ODH, OAH, 'DEVICE CLEAR', OAH, ODH);
DECLARE REM$MSG(10) BYTE DATA (ODH, OAH, 'REMOTE', OAH, ODH);
DECLARE CPT$MSG(22) BYTE DATA (ODH, OAH, 'UNDEF CMD RECEIVED', OAH, ODH);
DECLARE HUH$MSG(11) BYTE DATA (ODH, OAH, 'HUH ???', OAH, ODH);

CALLED PROCEDURES

REGSER: PROCEDURE;
PL/M-86 COMPILER

10 2 OUTPUT (SPOLL*STAT)=TRG;
11 2 DO WHILE (INPUT (SPOLL*STAT) AND SRGS)=SRGS;
12 3 END;
13 2 OUTPUT (SPOLL*STAT)=NO*RSV;
14 2 END REGSER;
15 1* CO: PROCEDURE(XXX);
16 2 DECLARE XXX BYTE;
17 2 DO WHILE (INPUT (SER*STAT) AND TXRDY)<>TXRDY;
18 3 END;
19 2 OUTPUT (SER*DATA)=XXX;
20 2 END CO;
21 1 HUH: PROCEDURE;
22 2 DO I=O TO 10;
23 3 CALL CO (HUH*MSG(I));
24 3 END;
25 2 END HUH;
26 1 CI: PROCEDURE;
27 2 IF (INPUT (SER*STAT) AND RXRDY)=RXRDY THEN
28 2 DO;
29 3 I=O;
30 3 CHAR*COUNT=O;
31 3 STORE*CHAR:
32 3 CHAR=INPUT (SER*DATA) AND 7FH;
33 3 CHAR*COUNT=CHAR*COUNT+1;
34 3 CALL CO (CHAR);
35 3 CHARS(I)=CHAR;
36 3 I=I+1;
37 3 IF CHAR<>CRLF THEN
38 4 DO:
39 5 DO WHILE (INPUT (SER*STAT) AND RXRDY)<>RXRDY;
40 4 END;
41 4 GOTO STORE*CHAR;
42 3 END;
43 3 END;
44 2 END CI;
45 1 TALK*EXEC: PROCEDURE;
46 2 OUTPUT (STATUS$2)=CLEAR;
/*
 * manipulate address bits for DMA controller
*/
47 2 DMA*ADR*TALK(CHARS);
48 2 DMA*WRD*TALK(1)=SHL(DMA*WRD*TALK(1),4);
49 2 DMA*WRD*TALK(0)=DMA*WRD*TALK(0)+DMA*WRD*TALK(1);
50 2 OUTPUT (CLEAR*FF)=CLEAR;
PL/M-86 COMPILER HPIB

51 2 OUTPUT (CMD37)=NORMTIME;
52 2 OUTPUT (SETMODE)=RDXFER;
53 2 OUTPUT (SETMASK)=CLEAR;
54 2 OUTPUT (STARTLO)=DMA$WRD*TALK(0);
55 2 DMA$WRD*TALK(0)=SHR(DMA$WRD*TALK(0),B);
56 2 OUTPUT (STARTHI)=DMA$WRD*TALK(0);
57 2 OUTPUT (COUNTLO)=CHAR$COUNT;
58 2 OUTPUT (COUNTHI)=0;
59 2 OUTPUT (EOS$REQ)=EOS;
60 2 OUTPUT (COMMAND$MOD)=END$EO;

61 2 DO WHILE (INPUT (STATUS1) AND BD)=0;
62 3 END;
63 2 OUTPUT (PORT$OUT)=OAAH;

64 2 DO WHILE (INPUT (STATUS1) AND ERR)=ERR;
65 3 DO WHILE (INPUT (STATUS1) AND BD)=0;
66 4 END;
67 3 OUTPUT (PORT$OUT)=OAAH;
68 3 END;
69 2 OUTPUT (STATUS2)=DMA$REQ$T;

70 2 END TALK$EXEC;

71 1 LISTEN$EXEC: PROCEDURE;

72 2 OUTPUT (STATUS2)=CLEAR;
73 2 OUTPUT (CLEAR$FF)=CLEAR;
74 2 OUTPUT (CMD37)=NORMTIME;
75 2 OUTPUT (SETMODE)=WR$XFER;
76 2 OUTPUT (SETMASK)=CLEAR;
77 2 DMA$ADR$LSTN=($CHARS);
78 2 DMA$WRD$LSTN(1)=SHL(DMA$WRD$LSTN(1),4);
79 2 DMA$WRD$LSTN(0)=DMA$WRD$LSTN(0)+DMA$WRD$LSTN(1);
80 2 OUTPUT (STARTLO)=DMA$WRD$LSTN(0);
81 2 DMA$WRD$LSTN(0)=SHR(DMA$WRD$LSTN(0),B);
82 2 OUTPUT (STARTHI)=DMA$WRD$LSTN(0);
83 2 OUTPUT (COUNTLO)=TC$LO;
84 2 OUTPUT (COUNTHI)=TC$HI;
85 2 OUTPUT (STATUS2)=DMA$REG$L;
86 2 END LISTEN$EXEC;

87 1 PRINTER: PROCEDURE;

88 2 I=0;

89 2 DO WHILE PRI$BUF(I) $CRLF;
90 3 CALL CO (PRI$BUF(I));
91 3 I=I+1;
92 3 END;
93 2 CALL CO (PRI$BUF(I));

94 2 END PRINTER;
ADSC\$EXEC: PROCEDURE;

TA\$OR\$LA=INPUT (ADDR\$STATUS);
IF (TA\$OR\$LA AND TALK)=TALK THEN
CALL TALK\$EXEC;
IF (TA\$OR\$LA AND LISTEN)=LISTEN THEN
CALL LISTEN\$EXEC;
END ADSC\$EXEC;

GET\$EXEC: PROCEDURE;
DO I=0 TO 10;
CALL CO (GET\$MSG(I));
END;
END GET\$EXEC;

DEC\$EXEC: PROCEDURE;
DO I=0 TO 15;
CALL CO (DEC\$MSG(I));
END;
END DEC\$EXEC;

REMC\$EXEC: PROCEDURE;
DO I=0 TO 9;
CALL CO (REMC\$MSG(I));
END;
END REMC\$EXEC;

PPOLL\$CON: PROCEDURE;
OUTPUT (COMMAND\$MOD)=PPOLL\$CNFG\$FLAG;
END PPOLL\$CON;

PPOLL\$EN: PROCEDURE;
PPOLL\$EN\$BYTE=(UDC AND 6FH);
OUTPUT (COMMAND\$MOD)=PPOLL\$EN\$BYTE;
END PPOLL\$EN;

CPT\$EXEC: PROCEDURE;
DO I=0 TO 21;
CALL CO (CPT\$MSG(I));
END;
UDC\$INPUT (CPT\$REG);
UDC=(UDC AND 7FH);
IF (UDC AND PPC)=PPC THEN
CALL PPOLL\$CON;
IF (UDC AND PPE\$MASK)=PPE\$MASK THEN
CALL PPOLL\$EN;
END CPT*EXEC;

BEGIN CODE

INIT:

OUTPUT (CLEAR*FF) =CLEAR;
OUTPUT (COMMAND*MOD) =RESET;
OUTPUT (ADDR*STATUS) =MODE*1;
OUTPUT (ADDR*0) =MLA;
OUTPUT (STATUS*2) =NO*DMA;
OUTPUT (COMMAND*MOD) =PON;

LISTENERS:

/* response to listeners check */

DO WHILE (INPUT (STATUS*1) AND BIT)=0;
END;

XYZ=INPUT (PORT*IN);
XYZ=INPUT (STATUS*2);

CMD:

RDSTAT:

/* read status registers and interpret command */

STAT1=INPUT (STATUS*1);
STAT2=INPUT (STATUS*2);

IF (STAT1 AND DNE)=DNE THEN
call printer;
IF (STAT1 AND CPT)=CPT THEN
do;
END;

IF (STAT1 AND GET)=GET THEN
do;
END;

IF (STAT1 AND DEC)=DEC THEN
do;
END;

IF (STAT2 AND REMC)=REMC THEN
do;
END;

IF (STAT2 AND ADSC)=ADSC THEN
PL/M-86 COMPILER

HPIB

170 1 DD;
171 2 CALL ADSC$EXEC;
172 2 STAT2=(STAT2 AND OFEH);
173 2 END;
174 1 CALL CI;
175 1 GOTO CMD;
176 1 END;

MODULE INFORMATION:

CODE AREA SIZE = 0475H  1141D
CONSTANT AREA SIZE = 0000H   0D
VARIABLE AREA SIZE = 0061H   97D
MAXIMUM STACK SIZE = 000AH  10D
349 LINES READ
0 PROGRAM ERROR(S)

- END OF PL/M-86 COMPILATION
LSI TRANSCEIVER CHIPS COMPLETE GPIB INTERFACE

A GPIB interface meeting IEEE 488 standards can be built with only three or four chips!

by Pradip Madan and Jim Frederick

The decision to support the IEEE 488 standard with integrated circuits was based on the potential popularity of the interface standard and its applications potential. Although a serial interface supports many system throughput requirements, a parallel interface over short distances can provide much higher data transfer rates, yet remain economical despite the extra interconnection copper required.

The IEEE 488 standard is for a parallel interface designed to operate over a limited distance. Its general purpose nature makes the general purpose interface bus (GPIB) attractive for a variety of systems, and also allows manufacturers to design their equipment interfaces to a common standard. As a result, users can mix equipment from different manufacturers without having to adapt the interfaces for compatibility. To date the GPIB has been incorporated in computer peripherals, such as printers, but the most applications have been in programmable instrumentation systems. Other GPIB applications include camera control in computer controlled studios, electronic surveillance, peripheral control, modular add-ons to photocopiers, and so forth.

Pradip Madan is the product manager for microprocessor peripheral components at Intel Corp, 2625 Walsh Ave, Santa Clara, CA 95051, where he has been employed for 2 years. He has a BSEE, an MS in computer science, and an MBA in finance.

Integration benefit
Shortly after the IEEE committee had put the final touches on its standard specifications, engineers began building GPIB interface subsystems. Because the standard had just been defined, there were no large scale integration (LSI) chips available. Therefore, the first GPIB implementations were board level designs replete with small scale integration (SSI) and medium scale integration (MSI) logic chips. A typical effort included four or five rows of ten chips each.

With the advent of integrated circuit GPIB chips, chip counts dropped dramatically, reliability improved, and space requirements shrank. Consequently, the price range of systems for which GPIB had become practical began to decrease. A fully functional GPIB subsystem can now be constructed with less than one-tenth the number of chips formerly required. In fact, the complete

Jim Frederick is a microcomputer design engineer at Intel Corp. Since joining the company in 1974, he has been involved in several different projects. Mr Frederick has studied at the College of San Mateo, and the University of Santa Clara.
Cholsing can be configured for data or interface management line that could sink 48 mA, in addition to twelve transceivers. Nine open collector or 3-state line drivers, transceivers. Fig 1 is a schematic representation of one controller, and two 8293 transceivers. All these LSI, including the transceiver, are implemented in metal oxide semiconductor (MOS) technology.

Unlike the controller or talker/listener functions which could be integrated routinely in N-channel MOS (NMOS) technology, the transceiver posed special problems in MOS integration.

The chip’s size includes a 7-mil ground line and two ground pads in order to handle the 432-mA current.

The standard calls for the transceiver circuitry to be able to drive each of the 16 bus lines with a nominal 48 mA of current. In addition, it specifies a minimum required input hysteresis and places a limit on propagation delays. Driving relatively high currents quickly was not a familiar province of MOS technology. Certainly the garden variety NMOS lacked the necessary speed-power product to handle the task.

However, progress in NMOS technology has produced the high speed, densely integrated high performance MOS (HMOS) technology which has the necessary characteristics to meet the current drive and propagation speed requisites.

Designing the 8293 transceiver
Although the 48-mA drive required by the 16 GPIB lines had only been implemented with bipolar technology before, HMOS technology—with its reduced gate lengths, smaller size, and lower parasitic capacitance—looked like it could handle the job. Architecturally, the 8293 contains nine transceiver circuits which can be configured for data or interface management line transceivers. Nine open collector or 3-state line drivers that could sink 48 mA, in addition to twelve Schmitt-type line receivers, were used to implement the nine transceivers. Fig 1 is a schematic representation of one of these 3-state drivers.

Additional logic was added for decoding the transmit/receive mode control of each of the transceivers. The 8293 was conceived as operating in four distinct modes: talker/listener control transceiver, talker/listener/controller control transceiver, talker/listener data transceiver, and/or talker/listener/controller data transceiver. Thus, a 2-pin select scheme allows a user to select the desired operating mode.

Choosing appropriate active devices
All of the 8293's functional elements required only four different types of active field effect transistors (FETs). Low threshold enhancement type devices show high output voltage characteristics, and were used as output pullup devices in push-pull 3-state drivers. Enhancement type FETs were also used for fast switching and low leakage: depletion type devices were used for resistive pullup in buffering. Depletion type FETs also played an important role in meeting the hysteresis specifications of the IEEE 488 standard. Finally, higher threshold depletion type devices were used to prevent the bus lines from being disturbed on power-up and power-down.

A conventional MOS transistor capable of supplying 48 mA at 0.5 V would have been physically too large. HMOS technology, however, permits such a device to be fabricated in an area of less than 150 mil$^2$ (97 mm$^2$). Furthermore, the low speed/power product of HMOS allowed a multi-stage design so that, like transistor-transistor logic (TTL) circuitry, natural hysteresis could be built into the receivers.

The IEEE 488 interface standard specifies an 8-bit parallel, bidirectional data bus with eight additional lines for data-byte transfer control and general interface management. The three data-byte transfer lines are data valid (DAV), not ready for data (NRFD), and not data accepted (NDAC). Status of these three lines determine when data on the 8-bit data bus are valid, ready to be received, and received, respectively. General interface management lines are interface clear (IFC), attention (ATN), service request (SRQ), remote enable (REN), and end or identify (EOI). These lines are used to clear the bus and establish control, initiate polling, pass control from a controller to another controller or the front panel, and indicate the end of a transfer sequence.
Spacial layout techniques
The transceiver was implemented using new layout techniques aimed at reducing the series resistance in the polysilicon gate structures of the large transistors, and routing ac signal paths over metal interconnects in order to reduce capacitance and series resistance. Chip size, 188 x 156 mils (5 x 4 mm), includes a 7-mil (0.2-mm) ground line and two ground pads in order to handle the 432-mA current generated when all drivers are on. Power consumption is 300 mW, typically, with driver or receiver speeds of 20 ns under light loads and speeds of 85 ns under the maximum load of 4500 pF.

Signaling a new trend?
Until the advent of the 8293, complex MOS chips relied on bipolar drivers to handle the heavy bus loading found in complex systems. The 8293 could point the way to future microprocessors and controllers that include their own MOS drivers. Such a scheme would significantly reduce the time lost by going through external buffers. It would also provide all the other benefits of system integration.

The 8293 is essentially a non-inverting buffer chip capable of driving high currents. The 8291A talker/listener chip and 8292 GPIB controller chip are designed to interface with the 8080, 8085, IAPX 86, IAPX 88, and 8048/8051 microprocessors and single-chip microcomputers. However, the 8291A and 8292 cannot electrically drive a standard IEEE 488 bus by themselves. Thus, the 8293 was designed to interface between the GPIB and a single 8291A or a combination of the 8291A and 8292. (See Fig 2.)

The chip is divided into nine distinct transceivers. Each one's characteristics, such as 3-state or open-collector outputs, and transmit or receive modes of operation, are determined by internal logic control. (See Fig 3.) Thus, in mode 0 talker/listener control configuration the attention (ATN) transceiver is forced into an input-only mode with respect to the bus's ATN line. The end or identify (EOI) transceiver, on the other hand, is either a transmitter or receiver depending on the state of the transmit/receive (T/R) line. Its interface to the GPIB is 3-state because of the fixed 5 V logic on the EOI transceiver's output control. In mode 1, the talker/listener data configuration, the 8293 is a true transceiver with its operations mode controlled by the state of the T/R line and its output characteristics (3-state or open-collector) determined by the states of the ATN and EOI lines. (See Fig 3.)
Fig 3 Internal logic controls for each transceiver will be either fixed or subject to control via external logic. In mode 0, chip is set up for control, thus some transceivers are fixed in transmit or receive mode only. In mode 1, chip is configured as true transceiver—all nine transceivers can transmit or receive depending on state of T/R1 pin. In (a) is talker/listener control configuration, and in (b), talker/listener data configuration.

The talker/listener/controller control configuration, mode 2, is a full transceiver mode but the operation mode of the transceivers is determined by more complex combinational logic. (See Fig 4.) The fourth mode (mode 3), which is the talker/listener/controller data configuration, is again a true transceiver whose mode of operation is controlled by the state of the T/R1 line. In this mode, some additional interval combinational logic is enabled to permit the 8293 to support the 8292 in taking bus control synchronously.

...complete talker/listener/controller mode logic resides in four LSI chips.

The 8293's overall mode (mode 0, 1, 2, or 3) is determined by the state on the option pins 26 and 27. For example, if both pins are tied low (0 V), the chip is in mode 0. If both are high (5 V) it is in mode 3. The particular state of these pins will determine the characteristics of the other 26 pins. (See the Table, "8293 Mode Selection Pin Mapping.")

Talker/listener only

If the IEEE 488 is to be implemented in a system that is able to talk and listen (e.g., a digital multimeter), only talk (e.g., a counter), or only listen (e.g., a signal generator),
Fig 4  Mode 2 is control configuration. Operating nodes of individual transceivers are controlled by external signals and internal combinational logic. Chip in mode 3 acts like true transceiver, as in mode 1, except some extra functions have been included in order to support controller function. In (a), talker/listener/controller configuration is for control, and in (b), for data.

then the entire interface can be built with a single 8291A and a pair of 8293s. (See Fig 5.) In this configuration, one 8293 handles the eight data lines D101 to D108 and the other handles the data-byte transfer handshake lines and general interface management lines. Both transceivers are connected to the 8291A's ATN, and E01, and T/R1 lines.

Talker/listener/controller
For an IEEE 488 controller (like the HP 85 or Tektronix 4051), the system must be able to take control of the bus, or delegate it to another controller. Such an interface scheme can be implemented using an 8291A, an 8292, and a pair of 8293s. (See Fig 6.) The arrangement is similar to that of a talker/listener interface; one 8293 handles the D101 through D108 bus data lines and the other handles the data byte transfer handshake and general interface management lines. The difference is that pins 26 and 27 have been selected for modes 2 and 3 and several additional control functions have been added. The attention in (ATNI) lines and attention out (ATNO) lines permit the 8292 to monitor the GPIB's ATN line and take control of the bus. In conjunction with the ATN line, the E01 line is used by the 8292 to initiate a polling sequence.

The chip is divided into nine distinct transceivers and each one's characteristics are determined by internal logic.

Lastly, the system controller line (SYC) enables the control function. If it is low, the 8292 is prevented from acting as a controller. If it is switched high, the 8292 can act as a controller. In essence, the SYC controls the direction of the interface clear (IFC) and remote enable (REN) signals.
Fig 5  Talker/listener only implementation can be built using just three chips—single 8291A and a pair of 8293. First (upper) transceiver chip is used for bidirectional data flow on D106 to D108 data lines. Lower 8293 handles some of the data byte transfer control lines and general interface management lines.

8293 MODE SELECTION PIN MAPPING

<table>
<thead>
<tr>
<th>PIN NAME</th>
<th>PIN NO</th>
<th>MODE 0</th>
<th>MODE 1</th>
<th>MODE 2</th>
<th>MODE 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPTA</td>
<td>27</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>OPTB</td>
<td>26</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DATA1</td>
<td>5</td>
<td>IF0</td>
<td>IF0</td>
<td>IF0</td>
<td>IF0</td>
</tr>
<tr>
<td>DATA2</td>
<td>12</td>
<td>IF1</td>
<td>IF2</td>
<td>IF0</td>
<td>IF0</td>
</tr>
<tr>
<td>DATA3</td>
<td>6</td>
<td>IF1</td>
<td>IF1</td>
<td>IF0</td>
<td>IF0</td>
</tr>
<tr>
<td>DATA4</td>
<td>13</td>
<td>IF3</td>
<td>IF4</td>
<td>IF0</td>
<td>IF0</td>
</tr>
<tr>
<td>DATA5</td>
<td>7</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>DATA6</td>
<td>15</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>DATA7</td>
<td>8</td>
<td>SRQ</td>
<td>SRQ</td>
<td>SRQ</td>
<td>SRQ</td>
</tr>
<tr>
<td>DATA8</td>
<td>16</td>
<td>SRQ</td>
<td>SRQ</td>
<td>SRQ</td>
<td>SRQ</td>
</tr>
<tr>
<td>DATA9</td>
<td>9</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS1</td>
<td>26</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS2</td>
<td>21</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS3</td>
<td>24</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS4</td>
<td>27</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS5</td>
<td>23</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS6</td>
<td>28</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS7</td>
<td>25</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS8</td>
<td>26</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS9</td>
<td>27</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS10</td>
<td>24</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS11</td>
<td>21</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS12</td>
<td>18</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS13</td>
<td>15</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS14</td>
<td>12</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS15</td>
<td>9</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS16</td>
<td>6</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS17</td>
<td>3</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS18</td>
<td>1</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS19</td>
<td>4</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS20</td>
<td>20</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS21</td>
<td>17</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS22</td>
<td>14</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS23</td>
<td>11</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS24</td>
<td>8</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS25</td>
<td>5</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS26</td>
<td>2</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS27</td>
<td>3</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS28</td>
<td>1</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS29</td>
<td>4</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS30</td>
<td>20</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS31</td>
<td>17</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS32</td>
<td>14</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS33</td>
<td>11</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS34</td>
<td>8</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS35</td>
<td>5</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS36</td>
<td>2</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS37</td>
<td>3</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS38</td>
<td>1</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS39</td>
<td>4</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS40</td>
<td>20</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS41</td>
<td>17</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS42</td>
<td>14</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS43</td>
<td>11</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS44</td>
<td>8</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS45</td>
<td>5</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS46</td>
<td>2</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS47</td>
<td>3</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS48</td>
<td>1</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS49</td>
<td>4</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS50</td>
<td>20</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS51</td>
<td>17</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS52</td>
<td>14</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS53</td>
<td>11</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS54</td>
<td>8</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS55</td>
<td>5</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS56</td>
<td>2</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS57</td>
<td>3</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS58</td>
<td>1</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS59</td>
<td>4</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS60</td>
<td>20</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS61</td>
<td>17</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS62</td>
<td>14</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS63</td>
<td>11</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS64</td>
<td>8</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS65</td>
<td>5</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS66</td>
<td>2</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS67</td>
<td>3</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>BUS68</td>
<td>1</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

*These pins are the IEEE 488 bus dissymmetrical driver-receivers. They include all the bus terminations required by the standard, and connect directly to the GPIB connector.
Summary

Before the advent of integrated solutions for IEEE 488 implementation, it usually took forty to fifty SSI and MSI chips to build this interface. A large portion of those were eliminated by controllers and interface chips like the 8291A and 8292. Now, with the last part of the interface available in LSI, a fully functional interface can be built using only four LSI chips. The cost of the original design was typically $400 to $500. A set of the three chips, the 8291A, and two 8293s (for a talker/listener function) allows a 15-fold reduction in cost. The power dissipation of a 40-chip interface was in the vicinity of 10 W. The power dissipation of the 4-chip approach is a mere 1.5 W. The size of the PC board is considerably smaller, too, and that lowers the manufacturing costs and improves reliability.

Please rate the value of this article to you by circling the appropriate number in the "Editorial Score Box" on the Inquiry Card.

High 704 Average 705 Low 706

Fig 6 Fully functional talker/listener/controller interface can be built with only four LSI chips; the 8291A, 8292, and a pair of 8293s. Like simpler talker/listener only case, one 8293 handles data transceiver functions while other handles data byte transfer control and general interface management. There are additional control lines enabled which support the controller (8292) activity.
LSI Chips Ease Standard 488 Bus Interfacing

Ronald M. Williams
Intel Corporation, Santa Clara, California

January 1980
LSI CHIPS EASE STANDARD 488 BUS INTERFACING

Time and cost disadvantages of interfacing to the IEEE Std 488 bus are overcome with a dedicated LSI chip set that incorporates most of its functional and electrical specifications.

Ronald M. Williams Intel Corporation, Santa Clara, California

Historically, interface techniques proliferated as designers evolved customized links among instruments, controllers, and processors for realtime test measurements or data communications, resulting in excessive and expensive codes, formats, signal levels, and timing factors. Obviously, interface standardization was mandatory to save design costs for engineers, development costs for manufacturers, and system integration costs for users. Thus, IEEE Standard 488-1978 (a revision of ANSI/IEEE Std 488-1975) offers a universal instrumentation system approach to automatic operating measurement configurations that provides compatibility, versatility, and flexibility. This system approach establishes a suitable standard bus for interfacing programmable devices from different manufacturers. Outstanding advantages of the standard bus include byte serial, bit parallel digital data handling, synchronized communication among devices at varying data rates, and hardware interchangeability and interconnection in daisy-chained fashion. However, some restrictive disadvantages that have hindered implementation are highly complex logic protocol, time consuming design analysis, and lack of low cost components to perform the intricate logic control functions. To overcome these drawbacks, a large scale integrated (LSI) chip set has been designed with built-in IEEE Std 488 logic controls. Thus,
interfacing has been significantly simplified for properly connecting processor buses and programming system protocols.

**Interface Overview**

The IEEE Standard 488-1978 bus interface includes electrical, mechanical, and functional specifications* for interconnecting both programmable and nonprogrammable electronic measuring apparatus with other apparatus and accessories necessary to assemble instrumentation systems. The functional specifications occupy about 80% of the document and involve a proportional amount of system design time to implement. Bus functions encompass 16 active signal lines, 10 interface functions, the protocol by which interface functions send and receive messages, and logical and timing relationships between signal states.

Functional requirements of the standard can be incorporated in either hardware, software, or a combination of both. Some designers have chosen the hardware approach to incorporate all the interface functions, using about 200 medium scale integrated (MSI) and small scale integrated (SSI) packages. This technique costs about $1000 for a complete interface board. As a result, many cost sensitive implementations of the bus interface use only a subset of its functions custom tailored to the requirements of the devices involved, thereby reducing package count and expense by curtailing the interchangeability advantages.

Other designers have selected the software approach to implement the bus interface. One disadvantage of this approach is that programming is an expensive and extended project; another is that a subroutine has to be executed with each transferred byte. This overhead not only burdens the microprocessor within a device, but also reduces the overall speed of the bus. This approach costs about $200 for the interfacing functions.

---

*This article deals with the functional aspects (interface signals that exist on the physical bus) of IEEE Std 488-1978, and is not intended as a complete dissertation on the major elements of the standard. For detailed definitions of the mechanical (physical cable connections), electrical (timing, voltages, and currents), and operational (application software routines) technicalities, interested readers should consult the IEEE Standard Digital Interface for Programmable Instrumentation, IEEE Std 488-1978, Institute of Electrical and Electronics Engineers, Inc, New York, NY 10017, Nov 30, 1978—Ed.
Combinational hardware/software approaches, although faster than direct software implementations, still require enormous design time and cost about $1000 for a typical interface board.

With a recent alternative approach, however, the bus interface is easier and less expensive to incorporate in instrument designs. LSI circuit chips now include as built-in capabilities most of the functional and some of the electrical portions of the Standard's specifications, significantly reducing design time and costing about $50 for bus interfacing. Additionally, Intel's 8291/8292 General Purpose Interface Bus (GPIB) peripheral chip set also incorporates capabilities for bus monitoring, data rate manipulation, and addressing to further simplify bus interface designs.

Bus Signal Definitions

The IEEE Std 488 signals are defined as negative true, where the high state (0 = false, ≥2.0 V) and the low state (1 = true, ≤0.8 V) are based on standard transistor-transistor logic (TTL) levels. Of the 16 active signal lines, 8 are data lines, 5 are interface management lines, and 3 are handshake lines (Fig 1). Data input/output lines (DIO1-DIO8) carry ASCII-coded information, as well as device addresses, universal commands, or program instructions. Interface management lines help to supervise the data lines. The primary management line—Attention (ATN)—determines how data lines are processed. When ATN is true, data lines are interpreted as addresses or universal commands by all bus connected devices. When ATN is false, only those devices addressed can use the data lines; in this case, data transmitted are interpreted as data transmitted and several listeners. Before transfer begins, listener indicates it is ready by asserting Ready For Data (RFD) message to true. Talker then drives all eight data input/output lines. Following settling time specified by standard, talker asserts Data Valid (DAV) message to true. While data are being read, RFD message is asserted to false since device is unable to receive additional data. As each listener completes its read, it indicates acceptance by asserting Data Accepted (DAC) message to true; DAC is not sensed true by talker until all listeners have completed read. After each device indicates acceptance, it indicates readiness for data by asserting RFD to true. New cycle begins when all devices have asserted RFD to true.
Microprocessor data lines

Address inputs from microprocessor

GPIB lines

Fig 3 GPIB talker/listener chip: 8291 chip connects 8-bit microprocessor to noninverting bus transceivers, which, in turn, connect to IEEE Std 488 bus. Microprocessor manipulates data bytes after receipt or before transmission, and monitors talker/listener status. Single chip handles all IEEE Std 488 interface functions, except controller functions.
Fig 4 Bus interface functions. Messages received from interface bus can cause state transitions, just as state transitions can cause messages to be sent on bus (1 and 2). Device dependent data are transferred automatically to microprocessor, without affecting state transitions (3). State changes in one function can cause state changes in another function, resulting in message to be sent (4). Microprocessor can also send local messages to interface functions (5) or remote messages to interface (6).
is used by a talker device to indicate that data are ready to transmit. The Not Ready For Data (NRFD) and Not Data Accepted (NDAC) lines are used by a listener to indicate readiness to receive data and receipt of data, respectively. As a result, a talker knows when all listeners on the bus have received an 8-bit byte of information. Thus, the transmission rate of the bus is only as fast as the slowest listener.

Messages conveyed by all 16 lines are true or false, depending on the states of 10 interface functions. The standard defines each of these interface functions with state diagrams. A function's state can be changed by a controller, another device on the bus, or a state change in another function within a device. Of the 10 interface functions, four provide basic communication capabilities: Source Handshake (SH), Talker (T), Acceptor Handshake (AH), and Listener (L). These functions affect the three handshake lines (DAV, NRFD, and NDAC), eight data lines (DI01-DIO8), and EOI management line. The Device Clear (DC) and Device Trigger (DT) interface functions are used to initialize and to trigger a device, respectively. The Parallel Poll (PP) function acts with the EOI line to send a single bit of status information. The Service Request (SRQ) function controls the SRQ management line. The Remote Local (RL) interface uses the REN management line in conjunction with front panel control. The Controller (C) function, which is active in only one device on the bus at a time, determines which device talks or listens.

To date, these 10 interface functions and their intricate interrelationship and timing factors have required difficult and time consuming efforts when designing the interface bus into a digital system.

**Talker/Listener Chip Capabilities**

The 8291 GPIB talker/listener chip, a 40-pin LSI device (Fig 3), performs the inversion necessary to connect an 8-bit microprocessor bus to the negative true IEEE Std 488 bus. In addition, this chip implements most of the Standard’s required functions. The microprocessor sets the talker/listener chip to an initial state, manipulates bytes before or after transmission, performs interrupt service routines, causes state changes, monitors other state changes, and enables and disables chip capabilities.

Without microprocessor involvement, the talker/listener chip implements all interface functions, except controller performance, such as handling data transfers, handshake protocols, listener/talker address procedures, device clearing and triggering, service requests, and parallel and serial polling schemes (Fig 4).

Within the chip architecture are eight read (output) and eight write (input) registers. One input register holds the data that are to be moved from the bus to the microprocessor when a device is listening. An output register holds the data byte that is to be transferred to the bus when a device is ready to talk. The other seven write and seven read registers control various chip functions.

Interrupt status registers 1 and 2 store 12 different interrupt flags. For example, one bit in the Interrupt Status 2 register reflects changes in a device's addressed state. The microprocessor can poll both registers to determine which flag caused the interrupt, and can then branch to the appropriate service routine. Two corresponding interrupt mask registers allow designers to mask any interrupt. A serial poll status register holds device status information, and a serial poll mode register is available so that the microprocessor can verify this status. An address mode register contains a device's addressing mode, as determined by the microprocessor. An address status register monitors the address status (ie, active talker or active listener) of a device.

Two address registers store the assigned device addresses. An End-Of-Sequence (EOS) register contains a designer specified end of string code for delimiting data block transfers by flagging the last byte with EOI. A command pass-through register feeds non-GPIB commands to the microprocessor. An auxiliary mode register holds local messages to control reset, power on, etc.

Among the chip's capabilities are a programmable data transfer rate from 62k to 525k bytes/s, three addressing modes, and an EOS message recognition. With a programmable data transfer rate, the designer controls the handshake rate of the interface to match the data transfer rate to the devices on the bus.

The three addressing modes permit flexibility in designating talkers/listeners. The dual primary address mode, for example, allows both a talker and a listener address to be assigned to a device. With the primary/secondary address mode, multiple devices of the same type can have the same primary address, but a different secondary address. In the third addressing mode, devices can have both dual primary and dual secondary addresses.

Data block transfers are made easier with the EOS register. This register holds the character that signals an end-of-block transfer. When a data byte loaded into the data-out register matches the byte in the EOS register, the talker/listener chip asserts the EOI line, signaling an end of transfer.

**Controller Chip Capabilities**

The 8292 controller chip (Fig 5) implements the controller function of the Standard. In conjunction with the 8291, the controller forms a complete standard interface, including the capability of handling the transfer control protocol. This ability gives the designer an option to accommodate multiple controllers on a single bus.

Additionally, the 8292 performs all the tasks necessary in a complete controller design. It responds to
Fig 5  GPIB controller chip. 8292 chip works in conjunction with 8291 to perform GPIB controller interface functions. It implements local control commands from microprocessor according to IEEE Std 488 protocol. Additionally, it processes such inputs from bus as SRQ and EOI. Furthermore, it can send the full repertoire of GPIB control messages, including REN, IFC, ATN, and EOI.
NOTES:
1. CONNECT TO NDAC FOR BYTE COUNT OR TO EDI FOR BLOCK COUNT
2. GATE ENSURES OPEN COLLECTOR OPERATION DURING PARALLEL PULL.
3. THE TRANSCEIVER AND GATING FUNCTIONS WILL BE INCORPORATED IN A FUTURE CHIP FROM INTEL.

Fig 6 System configuration using chip set. In conjunction with 8291, 8292 performs complete controller function. Together with shared bus transceivers, chip set forms a complete IEEE Std 488 Interface. In addition, DMA interface may be implemented through 8291 with 8237 DMA controller.
service requests (SRQs), configures other devices on the bus for remote control by sending Remote Enable (REN), and sends Interface Clear (IFC), allowing for control seizure to reinitialize the bus. More importantly, the controller chip can take control of the bus synchronously with the handshake, preventing the destruction of any data transmission in progress.

Internally, the controller chip has 10 dedicated registers for programming and for monitoring status. Through the use of the Interrupt Status and Interrupt Mask registers, the designer can configure the controller to interrupt the microprocessor on selected events. An Event Counter and a corresponding status register are available to monitor and control either byte counts or block counts. A Time-Out register may be set by the designer to program a time-out error function; a corresponding status register contains the current value in the time-out counter. In conjunction with these registers, error control can be programmed with the Error Flags and Error Mask registers. Finally, Controller and GPIB Status registers are available. Each of these registers is read or programmed through a dedicated command buffer.

**Chip Set Application**

The talker/listener and controller chips connect to the standard interface bus through noninverting bus transceivers (Fig 6). These transceivers provide the 48-mA bus drive capability needed to meet the electrical portion of the IEEE Std 488 specification—not directly possible with existing metal oxide semiconductor (MOS) parts. The talker/listener chip can interface directly to microprocessor memory through a direct memory access (DMA) controller, such as an 8237.

The microprocessor drives the talker/listener with a short stored program (see Table), containing initialization conditions, such as data transfer rate, address mode, and other designer requirements. Microprocessor data handling is limited to taking bytes off the bus after they arrive or putting bytes of data on the bus. Interrupt service routines are necessary for each unmasked interrupt. Although 12 interrupts are available, not all have to be used. All other standard bus functions are handled by the 8291.

To send a byte of data, the microprocessor writes the byte into the talker/listener data-out register. The chip then transmits the data byte over the bus lines in conjunction with the handshake lines. Next, the NRDY line is checked to see if it is ready for data. If a ready for data message is detected, the talker/listener sends a DAV signal until it receives a data accepted message from the interface’s NDAC line. The 8291 also generates a Byte Out (BO) interrupt, setting the BO flag in the interrupt status register. When its interrupt pin is activated, the microprocessor reads the interrupt status register and responds to the interrupt with an appropriate service routine.

The 8292 handles all hardware aspects of the controller function: SRQ input, ATN, IFC, EOI, and REN outputs. Meanwhile, the designer defined aspects of a given GPIB system are handled by processor software. For example, the processor is responsible for knowing which device on the bus corresponds to which device address. The processor then uses the 8291 to transmit coded Controller commands as the 8292 asserts ATN.

**Summary**

Bus interface designs that previously required 150 or 200 MSI/SSI chips may now be implemented with a GPIB peripheral chip set. For designers, this hardware set means less design time and cost, resulting in increased reliability and versatility in IEEE Std 488 bus interfaces custom programmed for dedicated applications.

**Bibliography**


Ronald M. Williams is a product manager for peripheral controllers in Intel's Microcomputer Components Division. In addition to GPIB devices, he has been involved in introductions of dynamic RAM and CRT controllers. He holds a BS degree from Trinity College, an MS degree from Rensselaer Polytechnic Institute, and an MBA degree from the University of Chicago.
DATA ENCRYPTION TUTORIAL

The proliferation of electronic data processing (EDP) applications that involve the storage and distribution of potentially sensitive information have demonstrated the need for mechanisms to insure data privacy and security. As society becomes increasingly dependent on computers and data communications networks, this need becomes even more acute.

Cryptography

The most efficient technique of providing data security is cryptography: the transformation of data via a secret code into a form which is useless to anyone but authorized recipients.

A cryptographic algorithm can be presented as a sequence of mathematical transformations. Each transformation has its unique inverse operation that changes the encrypted data back into the original plain text. In conventional cryptosystems, a set of specific parameters called a key is supplied along with the plain text/cipher text as an input to the enciphering/deciphering algorithm. The key is specified by the user. The transformation of the plain text and the cipher text depends on the key as well as the enciphering and deciphering algorithms. In fact the algorithms themselves can be made public, because the security of the system depends entirely on the secrecy of the key.

The initial interest in encryption for commercial applications came from financial institutions, most notably banks that are heavily involved in Electronic Fund Transfer (EFT). The American banking system alone, moves more than $400 billion between computers every day. The rapid rise of personal computers, workstations and the use of electronic mail and information retrieval services have spread the need for insuring data privacy and security to many other applications.

The DES

In response to the growing commercial need, the National Bureau of Standards has adopted in 1977 a standard algorithm known as the Data Encryption Standard (DES). The DES, originally developed by IBM, is designed for use with sensitive but unclassified information. The National Bureau of Standards requires that the DES be implemented in system hardware. The standardization insures that certified hardware from different suppliers are compatible.

The DES specifies a method for encrypting 64 bit blocks of clear data into corresponding 64 bit blocks of cipher text using a 56 bit key user specified. The 56 bit key (64 bit with parity) gives the user a total of 256 (seventy quadrillion) possible keys. Because the DES algorithm key is so long, a state of the art computer would take years to explore all possible permutations required to break the code. The most critical factor in protecting the data is guaranteeing the secrecy of the key.

Intel Data Encryption Product Line

Intel offers two peripherals supporting the DES algorithm: the 8294A Data Encryption Unit (DEU) and the 82538 Data Ciphering Processor (DCP).

The 8294A -a preprogrammed 8042- can encrypt and decrypt data at a rate up to 400 Byte/Sec. The 8294A is very well suited for data file protection, off line data encryption prior to transmission and phone line applications.

The 82538 is a much faster device: 1.5 Mbyte/Sec. This encryption rate is needed in satellite communications systems, data storage onto hard disks, high performance data communications networks like Ethernet. This rate is high enough to accommodate the fly encryption in most of the communications systems and eliminate the need for buffers and interfacing circuitry. High encryption and decryption speed is not the only feature of this device. The 82538 supports bi-directional, half-duplex operations at its top speed. It contains three separate write only registers for encryption, decryption and master keys improving system's security and throughput. The DCP can also be configured in any of the three encryption/decryption modes recommended by the NBS (ECB, CBC or CFB).

The Intel Data Encryption product line solves the need for a broad range of applications. Security features can now be economically designed in data entry terminal as well as in satellite communications systems.
8291A
GPIB TALKER/LISTENER

- Designed to Interface Microprocessors (e.g., 8048/49, 8051, 8080/85, 8086/88) to an IEEE Standard 488 Digital Interface Bus
- Programmable Data Transfer Rate
- Complete Source and Acceptor Handshake
- Complete Talker and Listener Functions with Extended Addressing
- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local Functions
- Selectable Interrupts
- On-Chip Primary and Secondary Address Recognition
- Automatic Handling of Addressing and Handshake Protocol
- Provision for Software Implementation of Additional Features
- 1–8 MHz Clock Range
- 16 Registers (8 Read, 8 Write), 2 for Data Transfer, the Rest for Interface Function Control, Status, etc.
- Directly Interfaces to External Non-Inverting Transceivers for Connection to the GPIB
- Provides Three Addressing Modes, Allowing the Chip to be Addressed Either as a Major or a Minor Talker/Listener with Primary or Secondary Addressing
- DMA Handshake Provision Allows for Bus Transfers without CPU Intervention
- Trigger Output Pin
- On-Chip EOS (End of Sequence) Message Recognition Facilitates Handling of Multi-Byte Transfers

The 8291A is an enhanced version of the 8291 GPIB Talker/Listener designed to interface microprocessors to an IEEE Standard 488 Instrumentation Interface Bus. It implements all of the Standard’s interface functions except for the controller. The controller function can be added with the 8292 GPIB Controller, and the 8293 GPIB Transceiver performs the electrical interface for Talker/Listener and Talker/Listener/Controller configurations.

Figure 1. Block Diagram

Figure 2. Pin Configuration
8291A FEATURES AND IMPROVEMENTS

The 8291A is an improved design of the 8291 GPIB Talker/Listener. Most of the functions are identical to the 8291, and the pin configuration is unchanged. The 8291A offers the following improvements to the 8291:

1. EOI is active with the data as a ninth data bit rather than as a control bit. This is to comply with some additions to the 1975 IEEE-488 Standard incorporated in the 1978 Standard.

2. The BO interrupt is not asserted until RFD is true. If the Controller asserts ATN synchronously, the data is guaranteed to be transmitted. If the Controller asserts ATN asynchronously, the SH (Source Handshake) will return to SIDS (Source Idle State), and the output data will be cleared. The ATN is released while the 8291A is addressed to talk, a new BO interrupt will be generated. This change fixes 8291 problems which caused data to be lost or repeated and a problem with the RQS bit (sometimes cannot be asserted while talking).

3. LLOC and REMC interrupts are setting flipflops rather than toggling flipflops in the interrupt backup register. This ensures that the CPU knows that these state changes have occurred. The actual state can be determined by checking the LLO and REM status bits in the upper nibble of the Interrupt Status 2 Register.

4. DREQ is cleared by DACK (RD + WR). DREQ on the 8291 was cleared only by DACK which is not compatible with the 8089 I/O Processor.

5. The INT bit in Interrupt Status 2 Register and bit 7 of Address 0 Register are duplicates. When software polling is used to check interrupts, poll INT in Address 0 Register, instead of Interrupt Status 2 Register. Then, asynchronous status reads and interrupts will not lose interrupts.

A lockout mechanism prevents all interrupt status bits to be set in both interrupt status registers. A back-up stores any bits, and latches onto the Interrupt Status Registers after the register with the bits set is read.

NOTE:

When an Interrupt Status Register is read, all the interrupt status bits should be checked before disregarding the byte read. A recommended way to handle this 8291A on END interrupt is in the flow chart below.

6. The 8291A’s Send EOI Auxiliary Command works on any byte including the first byte of a message. The 8291 did not assert EOI after this command for a one byte message nor on two consecutive bytes.

7. To avoid confusion between holdoff on DAV versus RFD if a device is readdressed from a talker to a listener role or vice-versa during a holdoff, the “Holdoff on Source Handshake” has been eliminated. Only “Holdoff on Acceptor Handshake” is available.

8. The srv local message is cleared automatically upon exit from SPAS if (APRS.STRS.SPAS) occurred. The automatic resetting of the bit after the serial poll is complete simplifies the service request software.

9. The SPASC interrupt on the 8291 has been replaced by the SPC (Serial Poll Complete) interrupt on the 8291A. SPC interrupt is set on exit from SPAS if APRS.STRS.SPAS occurred, indicating that the controller has read the bus status byte after the 8291A requested service. The SPASC interrupt was ambiguous because a controller could enter SPAS and exit SPAS generating two SPASC interrupts without reading the serial poll status byte. The SPC interrupt also simplifies the CPU’s software by eliminating the interrupt when the serial poll is half-way done.

10. The rtl Auxiliary Command in the 8291 has been replaced by Set and Clear rtl Commands in the 8291A. Using the new commands, the CPU has the flexibility to extend the length of local mode or leave it as a short pulse as in the 8291.

11. A holdoff RFD on GET, SDC, and DCL feature has been added to prevent additional bus activity while the CPU is responding to any of these commands. The feature is enabled by a new bit (B1) in the Auxiliary Register B.
12. On the 8291, BO could cease to occur upon IFC going false if IFC occurred asynchronously. On the 8291A, BO continues to occur after IFC has gone false even if it arrived asynchronously. This can be used to set a flag in the user's software which will permit special routines to be executed for each device. It could be included as part of a normal initialization procedure as the first step after a chip reset.

13. User's software can distinguish between the 8291 and the 8291A as follows:
   a) pon (00H to register 5)
   b) RESET (02H to register 5)
   c) Read Interrupt Status 1 Register. If BO interrupt is set, the device is the 8291. If BO is clear, it is the 8291A.

### Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0–D7</td>
<td>12–19</td>
<td>I/O</td>
<td>Data Bus Port: To be connected to microprocessor data bus.</td>
</tr>
<tr>
<td>RS0–RS2</td>
<td>21–23</td>
<td>I</td>
<td>Register Select: Inputs, to be connected to three non-multiplexed microprocessor address bus lines. Select which of the 8 internal read (write) registers will be read from (written into) with the execution of RD (WR).</td>
</tr>
<tr>
<td>CS</td>
<td>8</td>
<td>I</td>
<td>Chip Select: When low, enables reading from or writing into the register selected by RS0–RS2.</td>
</tr>
<tr>
<td>RD</td>
<td>9</td>
<td>I</td>
<td>Read Strobe: When low with CS or DACK low, selected register contents are read.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write Strobe: When low with CS or DACK low, data is written into the selected register.</td>
</tr>
<tr>
<td>INT (INT)</td>
<td>11</td>
<td>O</td>
<td>Interrupt Request: To the microprocessor, set high for request and cleared when the appropriate register is accessed by the CPU. May be software configured to be active low.</td>
</tr>
<tr>
<td>DREQ</td>
<td>6</td>
<td>O</td>
<td>DMA Request: Normally low, set high to indicate byte output or byte input in DMA mode; reset by DACK.</td>
</tr>
<tr>
<td>DIO7–DIO0</td>
<td>28–35</td>
<td>I/O</td>
<td>8-Bit GPIB Data Port: Used for bidirectional data byte transfer between 8291A and GPIB via non-inverting external line transceivers.</td>
</tr>
<tr>
<td>DAV</td>
<td>36</td>
<td>I/O</td>
<td>Data Valid: GPIB handshake control line. Indicates the availability and validity of information on the DIO7–DIO0 and EOI lines.</td>
</tr>
<tr>
<td>NRFD</td>
<td>37</td>
<td>I/O</td>
<td>Not Ready for Data: GPIB handshake control line. Indicates the condition of readiness of device(s) connected to the bus to accept data.</td>
</tr>
<tr>
<td>NDAC</td>
<td>38</td>
<td>I/O</td>
<td>Not Data Accepted: GPIB handshake control line. Indicates the condition of acceptance of data by the device(s) connected to the bus.</td>
</tr>
<tr>
<td>ATN</td>
<td>26</td>
<td>I</td>
<td>Attention: GPIB command line. Specifies how data on DIO lines are to be interpreted.</td>
</tr>
<tr>
<td>IFC</td>
<td>24</td>
<td>I</td>
<td>Interface Clear: GPIB command line. Places the interface functions in a known quiescent state.</td>
</tr>
</tbody>
</table>
Table 1. Pin Description (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRQ</td>
<td>27</td>
<td>O</td>
<td>Service Request: GPIB command line. Indicates the need for attention and requests an interruption of the current sequence of events on the GPIB.</td>
</tr>
<tr>
<td>REN</td>
<td>25</td>
<td>I</td>
<td>Remote Enable: GPIB command line. Selects (in conjunction with other messages) remote or local control of the device.</td>
</tr>
<tr>
<td>EOI</td>
<td>39</td>
<td>I/O</td>
<td>End or Identify: GPIB command line. Indicates the end of a multiple byte transfer sequence or, in conjunction with ATN, addresses the device during a polling sequence.</td>
</tr>
<tr>
<td>T/R1</td>
<td>1</td>
<td>O</td>
<td>External Transceivers Control Line: Set high to indicate output data/signals on the DIO₁-DIO₆ and DAV lines and input signals on the NRFD and NDAC lines (active source handshake). Set low to indicate input data/signals on the DIO₁-DIO₆ and DAV lines and output signals on the NRFD and NDAC lines (active acceptor handshake).</td>
</tr>
<tr>
<td>T/R2</td>
<td>2</td>
<td>O</td>
<td>External Transceivers Control Line: Set to indicate output signals on the EOI line. Set low to indicate expected input signal on the EOI line during parallel poll.</td>
</tr>
<tr>
<td>Vcc</td>
<td>40</td>
<td>P.S.</td>
<td>Positive Power Supply: (5V ± 10%).</td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td>P.S.</td>
<td>Circuit Ground Potential.</td>
</tr>
</tbody>
</table>

NOTE: All signals on the 8291A pins are specified with positive logic. However, IEEE 488 specifies negative logic on its 16 signal lines. Thus, the data is inverted once from D₀-D₇ to D₀-D₇, and non-inverting bus transceivers should be used.

THE GENERAL PURPOSE INTERFACE BUS (GPIB)

The General Purpose Interface Bus (GPIB) is defined in the IEEE Standard 488-1978 "Digital Interface for Programmable Instrumentation." Although a knowledge of this standard is assumed, Figure 4 provides the bus structure for quick reference. Also, Tables 2 and 3 reference the interface state mnemonics and the interface messages respectively. Modified state diagrams for the 8291A are presented in Appendix A.

General Description

The 8291A is a microprocessor-controlled device designed to interface microprocessors, e.g., 8048/49, 8051, 8080/85, 8086/88 to the GPIB. It implements all of the interface functions defined in the IEEE-488 Standard except for the controller function. If an implementation of the Standard's Controller is desired, it can be connected with an Intel® 8292 to form a complete interface.

![Figure 3. 8291A System Diagram](image)

The 8291A handles communication between a microprocessor-controlled device and the GPIB. Its capabilities include data transfer, handshake protocol, talker/listener addressing procedures, device clearing and triggering, service request, and both serial and parallel polling. In most procedures, it does not disturb the microprocessor unless a byte has arrived (input buffer full) or has to be sent out (output buffer empty).

The 8291A architecture includes 16 registers. Eight of these registers may be written into by the microprocessor. The other eight registers may be read by the microprocessor. One each of these read and
write registers is for direct data transfers. The rest of
the write registers control the various features of the
chip, while the rest of the read registers provide the
microprocessor with a monitor of GPIB states, vari-
ous bus conditions, and device conditions.

GPIB Addressing

Each device connected to the GPIB must have at
least one address whereby the controller device in
charge of the bus can configure it to talk, listen, or
send status. An 8291A implementation of the GPIB
offers the user three alternative addressing modes
for which the device can be initialized for each ap-
plication. The first of these modes allows for the device
to have two separate primary addresses. The second
mode allows the user to implement a single
talker/listener with a two byte address (primary ad-
dress + secondary address). The third mode again
allows for two distinct addresses but in this instance,
they can each have a ten-bit address (5 low-order
bits of each of two bytes). However, this mode re-
quires that the secondary addresses be passed to
the microprocessor for verification. These three
addressing schemes are described in more detail in
the discussion of the Address Registers.

Table 2. IEEE 488 Interface State Mnemonics

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>State Represented</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACDS</td>
<td>Accept Data State</td>
</tr>
<tr>
<td>ACRS</td>
<td>Acceptor Ready State</td>
</tr>
<tr>
<td>AIDS</td>
<td>Acceptor Idle State</td>
</tr>
<tr>
<td>ANRS</td>
<td>Acceptor Not Ready State</td>
</tr>
<tr>
<td>APRS</td>
<td>Affirmative Poll Response State</td>
</tr>
<tr>
<td>AWNS</td>
<td>Acceptor Wait for New Cycle State</td>
</tr>
<tr>
<td>CACS</td>
<td>Controller Active State</td>
</tr>
<tr>
<td>CADS</td>
<td>Controller Addressed State</td>
</tr>
<tr>
<td>CAWS</td>
<td>Controller Active Wait State</td>
</tr>
<tr>
<td>CIDS</td>
<td>Controller Idle State</td>
</tr>
<tr>
<td>CPBS</td>
<td>Controller Parallel Poll State</td>
</tr>
<tr>
<td>CPWS</td>
<td>Controller Parallel Poll Wait State</td>
</tr>
<tr>
<td>CSBS</td>
<td>Controller Standby State</td>
</tr>
<tr>
<td>CSNS</td>
<td>Controller Service Not Requested State</td>
</tr>
<tr>
<td>CRSS</td>
<td>Controller Service Requested State</td>
</tr>
<tr>
<td>CSWS</td>
<td>Controller Synchronous Wait State</td>
</tr>
<tr>
<td>CTRS</td>
<td>Controller Transfer State</td>
</tr>
<tr>
<td>DCAS</td>
<td>Device Clear Active State</td>
</tr>
<tr>
<td>DCS</td>
<td>Device Clear Idle State</td>
</tr>
<tr>
<td>DTA</td>
<td>Device Trigger Active State</td>
</tr>
<tr>
<td>DTIS</td>
<td>Device Trigger Idle State</td>
</tr>
<tr>
<td>LACS</td>
<td>Listener Active State</td>
</tr>
<tr>
<td>LADS</td>
<td>Listener Addressed State</td>
</tr>
<tr>
<td>LDS</td>
<td>Listener Idle State</td>
</tr>
<tr>
<td>LCS</td>
<td>Local State</td>
</tr>
<tr>
<td>LPAS</td>
<td>Listener Primary Addressed State</td>
</tr>
<tr>
<td>LPIS</td>
<td>Listener Primary Idle State</td>
</tr>
<tr>
<td>LWS</td>
<td>Local With Lockout State</td>
</tr>
<tr>
<td>NAP</td>
<td>Negative Poll Response State</td>
</tr>
</tbody>
</table>

*The Controller function is implemented on the Intel® 8292.
### Table 3. IEEE 488 Interface Message Reference List

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Message</th>
<th>Interface Function(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCAL MESSAGES RECEIVED (By Interface Functions)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>'gts</td>
<td>go to standby</td>
<td>C</td>
</tr>
<tr>
<td>'ist</td>
<td>individual status</td>
<td>PP</td>
</tr>
<tr>
<td>'lon</td>
<td>listen only</td>
<td>L, LE</td>
</tr>
<tr>
<td>'lpe</td>
<td>local poll enable</td>
<td>PP</td>
</tr>
<tr>
<td>'nba</td>
<td>new byte available</td>
<td>SH</td>
</tr>
<tr>
<td>'pon</td>
<td>power on</td>
<td>SH, AH, T, TE, L, LE, SR, RL, PP, C</td>
</tr>
<tr>
<td>'rdy</td>
<td>ready</td>
<td>AH</td>
</tr>
<tr>
<td>'rpp</td>
<td>request parallel poll</td>
<td>C</td>
</tr>
<tr>
<td>'rsc</td>
<td>request system control</td>
<td>C</td>
</tr>
<tr>
<td>'rsv</td>
<td>request service</td>
<td>SR</td>
</tr>
<tr>
<td>'rtl</td>
<td>return to local</td>
<td>RL</td>
</tr>
<tr>
<td>'sic</td>
<td>send interface clear</td>
<td>C</td>
</tr>
<tr>
<td>'sre</td>
<td>send remote enable</td>
<td>C</td>
</tr>
<tr>
<td>'tcas</td>
<td>take control asynchronously</td>
<td>C</td>
</tr>
<tr>
<td>'tcss</td>
<td>take control synchronously</td>
<td>AH, C</td>
</tr>
<tr>
<td>'ton</td>
<td>talk only</td>
<td>T, TE</td>
</tr>
<tr>
<td>REMOTE MESSAGES RECEIVED</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATN</td>
<td>Attention</td>
<td>SH, AH, T, TE, L, LE, PP, C</td>
</tr>
<tr>
<td>DAB</td>
<td>Data Byte</td>
<td>(Via L, LE)</td>
</tr>
<tr>
<td>DAC</td>
<td>Data Accepted</td>
<td>SH</td>
</tr>
<tr>
<td>DAV</td>
<td>Data Valid</td>
<td>AH</td>
</tr>
<tr>
<td>DCL</td>
<td>Device Clear</td>
<td>DC</td>
</tr>
<tr>
<td>END</td>
<td>End</td>
<td>(via L, LE)</td>
</tr>
<tr>
<td>GET</td>
<td>Group Execute Trigger</td>
<td>DT</td>
</tr>
<tr>
<td>GTL</td>
<td>Go to Local</td>
<td>RL</td>
</tr>
<tr>
<td>IDY</td>
<td>Identify</td>
<td>L, LE, PP</td>
</tr>
<tr>
<td>IFC</td>
<td>Interface Clear</td>
<td>T, TE, L, LE, C</td>
</tr>
<tr>
<td>LLO</td>
<td>Local Lockout</td>
<td>RL</td>
</tr>
<tr>
<td>MLA</td>
<td>My Listen Address</td>
<td>L, LE, RL, T, TE</td>
</tr>
<tr>
<td>MSA</td>
<td>My Secondary Address</td>
<td>TE, LE, RL</td>
</tr>
<tr>
<td>MTA</td>
<td>My Talk Address</td>
<td>T, TE, L, LE</td>
</tr>
<tr>
<td>OSA</td>
<td>Other Secondary Address</td>
<td>TE</td>
</tr>
<tr>
<td>OTA</td>
<td>Other Talk Address</td>
<td>T, TE</td>
</tr>
<tr>
<td>PCG</td>
<td>Primary Command Group</td>
<td>TE, LE, PP</td>
</tr>
<tr>
<td>*PPC</td>
<td>Parallel Poll Configure</td>
<td>PP</td>
</tr>
<tr>
<td>*PPD</td>
<td>Parallel Poll Disable</td>
<td>PP</td>
</tr>
<tr>
<td>*PPE</td>
<td>Parallel Poll Enable</td>
<td>PP</td>
</tr>
<tr>
<td>*PPRN</td>
<td>Parallel Poll Response N</td>
<td>(via C)</td>
</tr>
<tr>
<td>*PPUC</td>
<td>Parallel Poll Unconfigure</td>
<td>PP</td>
</tr>
<tr>
<td>REN</td>
<td>Remote Enable</td>
<td>RL</td>
</tr>
<tr>
<td>RFD</td>
<td>Ready for Data</td>
<td>SH</td>
</tr>
<tr>
<td>RQS</td>
<td>Request Service</td>
<td>(via L, LE)</td>
</tr>
<tr>
<td>[SDC]</td>
<td>Select Device Clear</td>
<td>DC</td>
</tr>
<tr>
<td>SPD</td>
<td>Serial Poll Disable</td>
<td>T, TE</td>
</tr>
<tr>
<td>SPE</td>
<td>Serial Poll Enable</td>
<td>T, TE</td>
</tr>
<tr>
<td>SQR</td>
<td>Service Request</td>
<td>(via C)</td>
</tr>
<tr>
<td>STB</td>
<td>Status Byte</td>
<td>(via L, LE)</td>
</tr>
<tr>
<td>TCTL or TCT</td>
<td>Take Control</td>
<td>C</td>
</tr>
<tr>
<td>UNL</td>
<td>Unlisten</td>
<td>L, LE</td>
</tr>
</tbody>
</table>

**NOTE:**
1. These messages are handled only by Intel's 8292.
2. Undefined commands which may be passed to the microprocessor.
### Table 3. (Cont'd)
IEEE 488 Interface Message Reference List

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Message</th>
<th>Interface Function(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>REMOTE MESSAGES SENT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ATN</td>
<td>Attention</td>
<td>C</td>
</tr>
<tr>
<td>DAB</td>
<td>Data Byte</td>
<td>(via T, TE)</td>
</tr>
<tr>
<td>DAC</td>
<td>Data Accepted</td>
<td>AH</td>
</tr>
<tr>
<td>DAV</td>
<td>Data Valid</td>
<td>SH</td>
</tr>
<tr>
<td>DCL</td>
<td>Device Clear</td>
<td>(via C)</td>
</tr>
<tr>
<td>END</td>
<td>End</td>
<td>(via T)</td>
</tr>
<tr>
<td>GET</td>
<td>Group Execute Trigger</td>
<td>(via C)</td>
</tr>
<tr>
<td>GTL</td>
<td>Go to Local</td>
<td>(via C)</td>
</tr>
<tr>
<td>IDY</td>
<td>Identify</td>
<td>C</td>
</tr>
<tr>
<td>IFC</td>
<td>Interface Clear</td>
<td>C</td>
</tr>
<tr>
<td>LLO</td>
<td>Local Lockout</td>
<td>(via C)</td>
</tr>
<tr>
<td>MLA or MLA</td>
<td>My Listen Address</td>
<td>(via C)</td>
</tr>
<tr>
<td>MSA or MSA</td>
<td>My Secondary Address</td>
<td>(via C)</td>
</tr>
<tr>
<td>MTA or MTA</td>
<td>My Talk Address</td>
<td>(via C)</td>
</tr>
<tr>
<td>OSA</td>
<td>Other Secondary Address</td>
<td>(via C)</td>
</tr>
<tr>
<td>OTA</td>
<td>Other Talk Address</td>
<td>(via C)</td>
</tr>
<tr>
<td>PCG</td>
<td>Primary Command Group</td>
<td>(via C)</td>
</tr>
<tr>
<td>PPC</td>
<td>Parallel Poll Configure</td>
<td>(via C)</td>
</tr>
<tr>
<td>[PPD]</td>
<td>Parallel Poll Disable</td>
<td>(via C)</td>
</tr>
<tr>
<td>[PPE]</td>
<td>Parallel Poll Enable</td>
<td>(via C)</td>
</tr>
<tr>
<td>PPRN</td>
<td>Parallel Poll Response N</td>
<td>PP</td>
</tr>
<tr>
<td>PPU</td>
<td>Parallel Poll Unconfigure</td>
<td>(via C)</td>
</tr>
<tr>
<td>REN</td>
<td>Remote Enable</td>
<td>C</td>
</tr>
<tr>
<td>RFD</td>
<td>Ready for Data</td>
<td>AH</td>
</tr>
<tr>
<td>RQS</td>
<td>Request Service</td>
<td>T, TE</td>
</tr>
<tr>
<td>[SDC]</td>
<td>Selected Device Clear</td>
<td>(via C)</td>
</tr>
<tr>
<td>SPD</td>
<td>Serial Poll Disable</td>
<td>(via C)</td>
</tr>
<tr>
<td>SPE</td>
<td>Serial Poll Enable</td>
<td>(via C)</td>
</tr>
<tr>
<td>SRQ</td>
<td>Service Request</td>
<td>SR</td>
</tr>
<tr>
<td>STB</td>
<td>Status Byte</td>
<td>(via T, TE)</td>
</tr>
<tr>
<td>TCT</td>
<td>Take Control</td>
<td>(via C)</td>
</tr>
<tr>
<td>UNL</td>
<td>Unlisten</td>
<td>(via C)</td>
</tr>
</tbody>
</table>

**NOTE:**
3. All Controller messages must be sent via Intel's 8292.

### 8291A Registers

A bit-by-bit map of the 16 registers on the 8291A is presented in Figure 5. A more detailed explanation of each of these registers and their functions follows. The access of these registers by the microprocessor is accomplished by using the CS, RD, WR, and RS0-RS2 pins.

### Data Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>CS</th>
<th>RD</th>
<th>WR</th>
<th>RS0-RS2</th>
</tr>
</thead>
<tbody>
<tr>
<td>All Read Registers</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>CCC</td>
</tr>
<tr>
<td>All Write Registers</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>CCC</td>
</tr>
<tr>
<td>High Impedance</td>
<td>1</td>
<td>d</td>
<td>d</td>
<td>ddd</td>
</tr>
</tbody>
</table>

The Data-In Register is used to move data from the GPIB to the microprocessor or to memory when the 8291A is addressed to listen. Incoming information is separately latched by this register, and its contents are not destroyed by a write to the data-out.
register. The RFD (Ready for Data) message is held false until the byte is removed from the data in register, either by the microprocessor or by DMA. The 8291A then completes the handshake automatically. In RFD holdoff mode (see Auxiliary Register A), the handshake is not finished until a command is sent telling the 8291A to release the holdoff. In this way, the same byte may be read several times, or an over anxious talker may be held off until all available data has been processed.

When the 8291A is addressed to talk, it uses the data-out register to move data onto the GPIB. After the BO interrupt is received and a byte is written to this register, the 8291A initiates and completes the handshake while sending the byte out over the bus. In the BO interrupt disable mode, the user should wait until BO is active before writing to the register. (In the DMA mode, this will happen automatically.) A read of the Data-In Register does not destroy the information in the Data-Out Register.

### Figure 5. 8291A Registers

<table>
<thead>
<tr>
<th>READ REGISTERS</th>
<th>REGISTER SELECT CODE</th>
<th>WRITE REGISTERS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RS2</td>
<td>RS1</td>
</tr>
<tr>
<td>DATA IN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>INTERRUPT STATUS 1</td>
<td>INT</td>
<td>SPAS</td>
</tr>
<tr>
<td>INTERRUPT STATUS 2</td>
<td>S8</td>
<td>SRQS</td>
</tr>
<tr>
<td>SERIAL POLL STATUS</td>
<td>Ion</td>
<td>Ion</td>
</tr>
<tr>
<td>ADDRESS STATUS</td>
<td>CPT7</td>
<td>CPT6</td>
</tr>
<tr>
<td>COMMAND PASS THROUGH</td>
<td>INT</td>
<td>DT0</td>
</tr>
<tr>
<td>ADDRESS 0</td>
<td>X</td>
<td>DT1</td>
</tr>
<tr>
<td>ADDRESS 1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Interrupt Registers

<table>
<thead>
<tr>
<th>CPT</th>
<th>APT</th>
<th>GET</th>
<th>END</th>
<th>DEC</th>
<th>ERR</th>
<th>BO</th>
<th>BI</th>
</tr>
</thead>
</table>

- **INTERRUPT STATUS 1 (1R)**
  - INT: Interrupt Status
  - SPAS: SPAS Status
  - LLO: LLO Status
  - REM: REM Status
  - SP: SP Status
  - LLOC: LLOC Status
  - REMC: REMC Status
  - ADSC: ADSC Status

- **INTERRUPT ENABLE 1 (1W)**
  - INT: Interrupt Enable
  - DMAO: DMAO Status
  - DMA1: DMA1 Status
  - SP: SP Status
  - LLOC: LLOC Status
  - REMC: REMC Status
  - ADSC: ADSC Status

<table>
<thead>
<tr>
<th>CPT</th>
<th>APT</th>
<th>GET</th>
<th>END</th>
<th>DEC</th>
<th>ERR</th>
<th>BO</th>
<th>BI</th>
</tr>
</thead>
</table>

- **INTERRUPT STATUS 2 (2R)**
  - INT: Interrupt Status
  - SPAS: SPAS Status
  - LLO: LLO Status
  - REM: REM Status
  - SP: SP Status
  - LLOC: LLOC Status
  - REMC: REMC Status
  - ADSC: ADSC Status

- **INTERRUPT ENABLE 2 (2W)**
  - INT: Interrupt Enable
  - DMAO: DMAO Status
  - DMA1: DMA1 Status
  - SP: SP Status
  - LLOC: LLOC Status
  - REMC: REMC Status
  - ADSC: ADSC Status

<table>
<thead>
<tr>
<th>CPT</th>
<th>APT</th>
<th>GET</th>
<th>END</th>
<th>DEC</th>
<th>ERR</th>
<th>BO</th>
<th>BI</th>
</tr>
</thead>
</table>

**ADDRESS 0 REGISTER**

**ADDRESS 1 REGISTER**

**EOS**
The 8291A can be configured to generate an interrupt to the microprocessor upon the occurrence of any of 12 conditions or events on the GPIB. Upon receipt of an interrupt, the microprocessor must read the Interrupt Status Registers to determine which event has occurred, and then execute the appropriate service routine (if necessary). Each of the 12 interrupt status bits has a matching enable bit in the interrupt enable registers. These enable bits are used to select the events that will cause the INT pin to be asserted. Writing a logic “1” into any of these bits enables the corresponding interrupt status bits to generate an interrupt. Bits in the Interrupt Status Registers are set regardless of the states of the enable bits. The Interrupt Status Registers are then cleared upon being read or when a local pon (power-on) message is executed.

If an event occurs while one of the Interrupt Status Registers is being read, the event is held until after its register is cleared and then placed in the register.

Table 4. Interrupt Bits

<table>
<thead>
<tr>
<th>Indicates Undefined Commands</th>
<th>CPT</th>
<th>APT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set by (TPAS + LPAS)·SCG·ACDS·MODE 3</td>
<td>An undefined command has been received.</td>
<td>A secondary address must be passed through to the microprocessor for recognition.</td>
</tr>
<tr>
<td>Set by DTAS</td>
<td>GET</td>
<td></td>
</tr>
<tr>
<td>Set by (EOS + EO1)·LACS</td>
<td>END</td>
<td></td>
</tr>
<tr>
<td>Set by DCAS</td>
<td>DEC</td>
<td></td>
</tr>
<tr>
<td>Set by TACS·DAA·DAC·RFD</td>
<td>ERR</td>
<td></td>
</tr>
<tr>
<td>TACS·(SWNS + SGNS)</td>
<td>BO</td>
<td></td>
</tr>
<tr>
<td>Set by LACS·ACDS</td>
<td>BI</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Shows status of the INT pin</th>
<th>INT</th>
<th>SPAS</th>
<th>LLO</th>
<th>REM</th>
</tr>
</thead>
<tbody>
<tr>
<td>The device has been enabled for a serial poll</td>
<td>Serial Poll Complete interrupt.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>The device is in local lock out state. (LWLS+RWLS)</td>
<td>Local lock out change interrupt.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>The device is in a remote state. (REMS+RWLS)</td>
<td>Remote/Local change interrupt.</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SPAS →SPAS if APRS:STRS:SPAS was true</th>
<th>LLO</th>
<th>NO LLO</th>
</tr>
</thead>
<tbody>
<tr>
<td>Remote</td>
<td>Local</td>
<td></td>
</tr>
<tr>
<td>Addressed</td>
<td>Unaddressed</td>
<td></td>
</tr>
</tbody>
</table>

| ADSC |
| Address status change interrupt. |

NOTE: The INT bit in the Address 0 Register is a duplicate of the INT bit in the Interrupt Status 2 Register. It is only a status bit. It does not generate interrupts and thus does not have a corresponding enable bit.

The BO and BI interrupts enable the user to perform data transfer cycles. BO indicates that a data byte should be written to the Data Out Register. It is set by TACS · (SWNS + SGNS) · RFD. It is reset when the data byte is written, ATN is asserted, or the 8291A exits TACS. Data should never be written to the Data Out Register before BO is set. Similarly, BI is set when an input byte is accepted into the 8291A and reset when the microprocessor reads the Data In Register. BO and BI are also reset by pon (power-on local message) and by a read of the Interrupt Bits.

NOTE: In ton (talk-only) and Ion (listen-only) modes, no ADSC interrupt is generated.
Status 1 Register. However, if it is so desired, data transfer cycles may be performed without reading the Interrupt Status 1 Register if all interrupts except for BO or BI are disabled; BO and BI will automatically reset after each byte is transferred.

If the 8291A is used in the interrupt mode, the INT and DREQ pins can be dedicated to data input and output interrupts respectively by enabling BI and DMAO, provided that no other interrupts are enabled. This eliminates the need to read the interrupt status registers if a byte is received or transmitted.

The ERR bit is set to indicate the bus error condition when the 8291A is an active talker and tries to send a byte to the GPIB, but there are no active listeners (e.g., all devices on the GPIB are in AIDs). The logical equivalent of (nba · TACS · DAC · RFD) will set this bit.

The DEC bit is set whenever DCAS has occurred. The user must define a known state to which all device functions will return in DCAS. Typically this state will be a power-on state. However, the state of the device functions at DCAS is at the designer's discretion. It should be noted that DCAS has no effect on the interface functions which are returned to a known state by the IFC (interface clear) message or the pon local message.

The END interrupt bit may be used by the microprocessor to detect that a multi-byte transfer has been completed. The bit will be set when the 8291A is an active listener (LACS) and either EOS (provided the End on EOS Received feature is enabled in the Auxiliary Register A) or EOI is received. EOS will generate an interrupt when the byte in the Data In Register matches the byte in the EOS register. Otherwise the interrupt will be generated when a true input is detected on EOI.

The GET interrupt bit is used by the microprocessor to detect that DTAS has occurred. It is set by the 8291A when the GET message is received while it is addressed to listen. The TRIG output pin of the 8291A fires when the GET message is received. Thus, the basic operation of device trigger may be started without microprocessor software intervention.

The APT interrupt bit indicates to the processor that a secondary address is available in the CPT register for validation. This interrupt will only occur if Mode 3 addressing is in effect. (Refer to the section on addressing.) In Mode 2, secondary addresses will be recognized automatically on the 8291A. They will be ignored in Mode 1.

The CPT interrupt bit flags the occurrence of an undefined command and of all secondary commands following an undefined command. The Command Pass Through feature is enabled by the BO bit of Auxiliary Register B. Any message not decoded by the 8291A (not included in the state diagrams in Appendix B) becomes an undefined command. Note that any addressed command is automatically ignored when the 8291A is not addressed.

Undefined commands are read by the CPU from the Command Pass Through register of the 8291A. This register reflects the logic levels present on the data lines at the time it is read. If the CPT feature is enabled, the 8291A will hold off the handshake until this register is read.

An especially useful feature of the 8291A is its ability to generate interrupts from state transitions in the interface functions. In particular, the lower 3 bits of the Interrupt Status 2 Register, if enabled by the corresponding enable bits, will cause an interrupt upon changes in the following states as defined in the IEEE 488 Standard.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ADSC: change in LIDS or TIDS or MJMN</td>
</tr>
<tr>
<td>1</td>
<td>REMC: change in LOCS or REMS</td>
</tr>
<tr>
<td>2</td>
<td>LLOC: change in LWLS or RWLS</td>
</tr>
</tbody>
</table>

The upper 4 bits of the Interrupt Status 2 Register are available to the processor as status bits. Thus, if one of the bits 1 and 2 generates an interrupt indicating a state change has taken place, the corresponding status bit (bits 4 and 5) may be read to determine what the new state is. To determine the nature of a change in addressed status (bit 0) the Address Status Register is available to be read. The SPC interrupt (bit 3 in Interrupt Status 2) is set upon exit from SPAS if APRS:STRS:SPAS occurred which indicates that the GPIB controller has read the bus serial poll status byte after the 8291A requested service (asserted SRQ). The SPC interrupt occurs once after the controller reads the status byte if service was requested.
The controller may read the status byte later, and the byte will contain the last status the 8291A's CPU wrote to the Serial Poll Mode Register, but the SRQS bit will not be set and no interrupt will be generated. Finally, bit 7 monitors the state of the 8291A INT pin. Logically, it is an OR of all enabled interrupt status bits. One should note that bits 4–7 of the Interrupt Status 2 Register do not generate interrupts, but are available only to be read as status bits by the processor. Bit 7 in Interrupt Status 2 is duplicated in Address 0 Register, and the latter should be used when polling for interrupts to avoid losing one of the interrupts in Interrupt Status 2 Register.

Bits 4 and 5 (DMAI, DMAO) of the Interrupt Mask 2 Register are available to enable direct data transfers between memory and the GPIB; DMAI (DMA in) enables the DREQ (DMA request) pin of the 8291A to be asserted upon the occurrence of BI. Similarly, DMAO (DMA out) enables the DREQ pin to be asserted upon the occurrence of BO. One might note that the DREQ pin may be used as a second interrupt output pin, monitoring BI and/or BO and enabled by DMAI and DMAO. One should note that the DREQ pin is not affected by a read of the Interrupt Status 1 Register. It is reset whenever a byte is written to the Data Out Register or read from the Data In Register.

To ensure that an interrupt status bit will not be cleared without being read, and will not remain uncleared after being read, the 8291A implements a special interrupt handling procedure. When an enabled interrupt bit is set in either of the Interrupt Status Registers, the input of the registers are blocked until the set bit is read and reset by the microprocessor. Thus, potential problems arise when interrupt status changes while the register is being blocked. However, the 8291A stores all new interrupts in a temporary register and transfers them to the appropriate Interrupt Status Register after the interrupt has been reset. This transfer takes place only if the corresponding bits were read as zeroes.

The Serial Poll Mode Register determines the status byte that the 8291A sends out on the GPIB data lines when it receives the SPE (Serial Poll Enable) message. Bit 6 of this register is reserved for the rsv (request service) local message. Setting this bit to 1 causes the 8291A to assert its SRQ line, indicating its need for attention from the controller-in-charge of the GPIB. The other bits of this register are available for sending status information over the GPIB. Sometimes after the microprocessor initiates a request for service by setting bit 6, the controller of the GPIB sends the SPE message and then addresses the 8291A to talk. At this point, one byte of status is returned by the 8291A via the Serial Poll Mode Register. After the status byte is read by the controller, rsv is automatically cleared by the 8291A and an SPC interrupt is generated. The CPU may request service again by writing another byte to the Serial Poll Mode Register with the rsv bit set. If the controller performs a serial poll when the rsv bit is clear, the last status byte written will be read, but the SRQ line will not be driven by the 8291A and the SRQS bit will be clear in the status byte.

The Serial Poll Status Register is available for reading the status byte in the Serial Poll Mode Register. The processor may check the status of a request for service by polling bit 6 of this register, which corresponds to SRQS (Service Request State). When a Serial Poll is conducted and the controller-in-charge reads the status byte, the SRQS bit is cleared. The SRQ line and the rsv bit are tied together.

**Address Registers**

<table>
<thead>
<tr>
<th>S8</th>
<th>SRQS</th>
<th>S6</th>
<th>S5</th>
<th>S4</th>
<th>S3</th>
<th>S2</th>
<th>S1</th>
</tr>
</thead>
<tbody>
<tr>
<td>SERIAL POLL STATUS (3R)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>S8</th>
<th>rsv</th>
<th>S6</th>
<th>S5</th>
<th>S4</th>
<th>S3</th>
<th>S2</th>
<th>S1</th>
</tr>
</thead>
<tbody>
<tr>
<td>SERIAL POLL MODE (3W)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Address Registers**

- **ADDRESS STATUS (4R)**
  - INT
  - DT0
  - DL0
  - AD5-0
  - AD4-0
  - AD3-0
  - AD2-0
  - AD1-0

- **ADDRESS 0 (6R)**
  - X
  - DT1
  - DL1
  - AD5-1
  - AD4-1
  - AD3-1
  - AD2-1
  - AD1-1

- **ADDRESS 1 (7R)**
  - TO
  - LO
  - 0
  - 0
  - 0
  - 0
  - ADM1
  - ADM0

- **ADDRESS MODE (4W)**
  - ARS
  - DT
  - DL
  - AD5
  - AD4
  - AD3
  - AD2
  - AD1

- **ADDRESS 0/1 (6W)**

7-435
The Address Mode Register is used to select one of the five modes of addressing available on the 8291A. It determines the way in which the 8291A uses the information in the Address 0 and Address 1 Registers.

---

In Mode 1, the contents of the Address 0 Register constitute the "Major" talker/listener address while the Address 1 Register represents the "Minor" talker/listener address. In applications where only one address is needed, the major talker/listener is used, and the minor talker/listener should be disabled. Loading an address via the Address 0/1 Register into Address Registers 0 and 1 enables the major and minor talker/listener functions respectively.

---

In Mode 2 the 8291A recognizes two sequential address bytes: a primary followed by a secondary. Both address bytes must be received in order to enable the device to talk or listen. In this manner, Mode 2 addressing implements the extended talker and listener functions as defined in IEEE-488.

---

To use Mode 2 addressing the primary address must be loaded into the Address 0 Register, and the Secondary Address is placed in the Address 1 Register. With both primary and secondary addresses residing on chip, the 8291A can handle all addressing sequences without processor intervention.

---

In Mode 3, the 8291A handles addressing just as it does in Mode 1, except that each Major or Minor primary address must be followed by a secondary address. All secondary addresses must be verified by the microprocessor when Mode 3 is used. When the 8291A is in TPAS or LPAS (talker/listener primary addressed state), and it does not recognize the byte on the DIO lines, an APT interrupt is generated (see section on Interrupt Registers) and the byte is available in the CPT (Command Pass-Through) Register. As part of its interrupt service routine, the microprocessor must read the CPT Register and write one of the following responses to the Auxiliary Mode Register:

1. 07H implies a non-valid secondary address
2. 0FH implies a valid secondary address

Setting the TO bit generates the local Ion (listen-only) message and sets the 8291A to a listen-only mode. This mode allows the device to operate as a listener in an interface system without a controller.

---

The Address Status Register contains information used by the microprocessor to handle its own addressing. This information includes status bits that monitor the address state of each talker/listener, "ton" and "Ion" flags which indicate the talk and listen only states, and an EOI bit which, when set, signifies that the END message came with the last data byte. LPAS and TPAS indicate that the listener or talker primary address has been received. The microprocessor can use these bits when the secondary address is passed through to determine whether the 8291A is addressed to talk or listen. The LA (listener addressed) bit will be set when the 8291A is in LACS (Listener Active State) or in LADS (Listener Addressed State). Similarly, the TA (Talker Addressed bit) will be set to indicate TACS or TADS, but also to indicate SPAS (Serial Poll Active State). The MJMN bit is used to determine whether the information in the other bits applies to the Major or Minor talker/listener. It is set to "1" when the Minor talker/listener is addressed. It should be noted that only one talker/listener may be active at any one time. Thus, the MJMN bit will indicate which, if either, of the talker/listeners is addressed or active.

---

The Address 0/1 Register is used for specifying the device's addresses according to the format selected in the Address Mode Register. Five bit addresses may be loaded into the Address 0 and Address 1 Registers by writing into the Address 0/1 Register. The ARS bit is used to select which of these registers the other seven bits will be loaded into. The DT and DL bits may be used to disable the talker or listener function at the address signified by the other five
bits. When Mode 1 addressing is used and only one primary address is desired, both the talker and the listener should be disabled at the Minor address.

As an example of how the Address 0/1 Register might be used, consider an example where two primary addresses are needed in the device. The Major primary address will be selectable only as a talker and the Minor primary address will be selectable only as a listener. This configuration of the 8291A is formed by the following sequence of writes by the microprocessor.

1. Select addressing Mode 1
   
2. Load major address into Address 0 Register with listener function disabled.
   
3. Load minor address into Address 1 Register with talker function disabled.

At this point, the addresses AAAAA and BBBBB are stored in the Address 0 and Address 1 Registers respectively, and are available to be read by the microprocessor. Thus, it is not necessary to store any address information elsewhere. Also, with the information stored in the Address 0 and Address 1 Registers, processor intervention is not required to recognize addressing by the controller. Only in Mode 3, where secondary addresses are passed through, must the processor intervene in the addressing sequence.

The Address 0 Register contains a copy of bit 7 of the Interrupt Status 2 Register (INT). This is to be used when polling for interrupts. Software should poll register 6 checking for INT (bit 7) to be set. When INT is set, the Interrupt Status Register should be read to determine which interrupt was received.

**Command Pass Through Register**

The Command Pass Through Register is used to transfer undefined 8-bit remote message codes from the GPIB to the microprocessor. When the CPT feature is enabled (bit B0 in Auxiliary Register B), any message not decoded by the 8291A becomes an undefined command. When Mode 3 addressing is used secondary addresses are also passed through the CPT Register. In either case, the 8291A will hold-off the handshake until the microprocessor reads this register and issues the VSCMD auxiliary command.

The CPT and APT interrupts flag the availability of undefined commands and secondary addresses in the CPT Register. The details of these interrupts are explained in the section on Interrupt Registers.

An added feature of the 8291A is its ability to handle undefined secondary commands following undefined primaries. Thus, the number of available commands for future IEEE-488 definition is increased; one undefined primary command followed by a sequence of as many as 32 secondary commands can be processed. The IEEE-488 Standard does not permit users to define their own commands, but upgrades of the standard are thus provided for.

The recommended use of the 8291A's undefined command capabilities is for a controller-configured Parallel Poll. The PPC message is an undefined primary command typically followed by PPE, an undefined secondary command. For details on this procedure, refer to the section on Parallel Poll Protocol.

**Auxiliary Mode Register**

The Auxiliary Mode Register contains a three-bit control field and a five-bit command field. It is used for several purposes on the 8291A:

1. To load "hidden" auxiliary registers on the 8291A.
2. To issue commands from the microprocessor to the 8291A.
3. To preset an internal counter used to generate T1, delay in the Source Handshake function, as defined in IEEE-488.

**Table 5** summarizes how these tasks are performed with the Auxiliary Mode Register. Note that the three control bits determine how the five command bits are interpreted.
The 8291A is designed to power up in certain states as specified in the IEEE-488. The 8291A will go into local mode when a Set rtl Auxiliary Command is received if local lockout is not in effect. The 8291A will exit local mode after receiving a Clear rtl Auxiliary Command if the 8291A is addressed to listen.

AUXILIARY COMMANDS

Auxiliary commands are executed by the 8291A whenever 0000CCCC is written into the Auxiliary Mode Register, where CCCC is the 4-bit command code.

0000—Immediate Execute pon: This command resets the 8291A to a power up state (local pon message as defined in IEEE-488). The following conditions constitute the power up state:
1. All talkers and listeners are disabled.
2. No interrupt status bits are set.
The 8291A is designed to power up in certain states as specified in the IEEE-488 state diagrams. Thus, the following states are in effect in the power up state: SIDS, AIDS, TIDS, LIDS, NPRS, LOCS, and PPI.
The "0000" pon is an immediate execute command (a pon pulse). It is also used to release the "initialize" state generated by either an external reset pulse or the "0010" Chip Reset command.

0010—Chip Reset (Initialize): This command has the same effect as a pulse applied to the Reset pin. (Refer to the section on Reset Procedure.)

0011—Finish Handshake: This command finishes a handshake that was stopped because of a holdoff on RFD. (Refer to Auxiliary Register A.)

0100—Trigger: A "Group Execute Trigger" is forced by this command. It has the same effect as a GET command issued by the controller-in-charge of the GPIB, but does not cause a GET interrupt.

0101, 1101—Clear/Set rtl: These commands correspond to the local rtl message as defined by the IEEE-488. The 8291A will go into local mode when a Set rtl Auxiliary Command is received if local lockout is not in effect. The 8291A will exit local mode after receiving a Clear rtl Auxiliary Command if the 8291A is addressed to listen.

0110—Send EOI: The EOI line of the 8291A may be asserted with this command. The command causes EOI to go true with the next byte transmitted. The EOI line is then cleared upon completion of the handshake for that byte.

0111, 1111—Non Valid/Valid Secondary Address or Command (VSCMD): This command informs the 8291A that the secondary address received by the microprocessor was valid or invalid (0111 = invalid, 1111 = valid). If Mode 3 addressing is used, the processor must field each extended address and respond to it, or the GPIB will hang up. Note that the COM3 bit is the invalid/valid flag.
The valid (1111) command is also used to tell the 8291A to continue from the command-pass-through state, or from RFD holdoff on GET, SDC or DCL.

1000—pon: This command puts the 8291A into the pon (power on) state and holds it there. It is similar to a Chip Reset except none of the Auxiliary Mode Registers are cleared. In this state, the 8291A does not participate in any bus activity. An Immediate Execute pon releases the 8291A from the pon state and permits the device to participate in the bus activity again.

0001, 1001—Parallel Poll Flag (local "ist" message): This command sets (1001) or clears (0001) the parallel poll flag. A "1" is sent over the assigned data line (PRR = Parallel Poll Response true) only if the parallel poll flag matches the sense bit from the lpe local message (or indirectly from the PPE message). For a more complete description of the Parallel Poll features and procedures refer to the section on Parallel Poll Protocol.

INTERNAL COUNTER

The internal counter determines the delay time allowed for the setting of data on the DIO lines. This delay time is defined as T, in IEEE-488 and appears in the Source Handshake state diagram between the
When open-collector transceivers are used for connection to the GPIB, T1 is defined by IEEE-488 to be 2µsec. By writing 0010DDDD into the Auxiliary Mode Register, the counter is preset to match a f_c MHz clock input, where DDDD is the binary representation of N_f [1≤N_f≤8, N_f=(DDDD)_2]. When N_f = f_c, a 2µsec T1 delay will be generated before each DAV asserted.

\[ T_{1(\mu s e c)} = \frac{2N_f}{f_c} + t_{SYNC}, \; 1 \leq N_f \leq 8 \]

T_{SYNC} is a synchronization error, greater than zero and smaller than the larger of T clock high and T clock low. (For a 50% duty cycle clock, T_{SYNC} is less than half the clock cycle).

If it is necessary that T1 be different from 2µsec, N_f may be set to a value other than f_c. In this manner, data transfer rates may be programmed for a given system. In small systems, for example, where transfer rates exceeding GPIB specifications are required, one may set N_f < f_c and decrease T1.

When tri-state transceivers are used, IEEE-488 allows a higher transfer rate (lower T1). Use of the 8291A with such transceivers is enabled by setting B2 in Auxiliary Register B. In this case, setting N_f = f_c causes a T1 delay of 2µsec to be generated for the first byte transmitted — all subsequent bytes will have a delay of 500 nsec.

\[ T_1(\text{High Speed}) \mu s e c = \frac{N_f}{2f_c} + t_{SYNC} \]

Thus, the shortest T1 is achieved by setting N_f = 1 using an 8 MHz clock with a 50% duty cycle clock (t_{SYNC}<63 nsec):

\[ T_{1(\text{HS})} = \frac{1}{2\times8} + 0.063 = 125 \; \text{nsec max.} \]

**AUXILIARY REGISTER A**

Auxiliary Register A is a "hidden" 5-bit register which is used to enable some of the 8291A features. Whenever a 100 A2A1A0 byte is written into the Auxiliary Register, it is loaded with the data A2A1A0. Setting the respective bits to "1" enables the following features.

A0 — RFD Holdoff on all Data: If the 8291A is listening, RFD will not be sent true until the "finish handshake" auxiliary command is issued by the microprocessor. The holdoff will be in effect for each data byte.

A1 — RFD Holdoff on End: This feature enables the holdoff on EOI or EOS (if enabled). However, no holdoff will be in effect on any other data bytes.

A2 — End on EOS Received: Whenever the byte in the Data In Register matches the byte in the EOI Register, the END interrupt bit will be set in the Interrupt Status 1 Register.

A3 — Output EOI on EOS Sent: Any occurrence of data in the Data Out Register matching the EOS Register causes the EOI line to be sent true along with the data.

A4 — EOS Binary Compare: Setting this bit causes the EOS Register to function as a full 8-bit word. When it is not set, the EOS Register is a 7-bit word (for ASCII characters).

If A2 = A4 = 1, a special "continuous Acceptor Handshake cycling" mode is enabled. This mode should be used only in a controller system configuration, where both the 8291A and the 8292 are used. It provides a continuous cycling through the Acceptor Handshake state diagram, requiring no local messages from the microprocessor; the rdy local message is automatically generated when in ANRS. As such, the 8291A Acceptor Handshake serves as the controller Acceptor Handshake. Thus, the controller cycles through the Acceptor Handshake without delaying the data transfer in progress. When the tcs local message is executed, the 8291A should be taken out of the "continuous AH cycling" mode, the GPIB will hang up in ANRS, and a BI interrupt will be generated to indicate that control may be taken. A simpler procedure may be used when a "tcs on end of block" is executed; the 8291A may stay in "continuous AH cycling". Upon the end of a block (EOI or EOS received), a holdoff is generated, the GPIB hangs up in ANRS, and control may be taken.
AUXILIARY REGISTER B

Auxiliary Register B is a “hidden” 4-bit register which is used to enable some of the features of the 8291A. Whenever a 101 B2B3B4B5 is written into the Auxiliary Mode Register, it is loaded with the data B2B3B4B5. Setting the respective bits to “1” enables the following features:

B2—Enable Undefined Command Pass Through: This feature allows any commands not recognized by the 8291A to be handled in software. If enabled, this feature will cause the 8291A to hold off the handshake when an undefined command is received. The microprocessor must then read the command from the Command Pass Through Register and send the VSCMD auxiliary command. Until the VSCMD command is sent, the handshake holdoff will be in effect.

B3—Send EOI in SPAS: This bit enables EOI to be sent with the status byte; EOI is sent true in Serial Poll Active State. Otherwise, EOI is sent false in SPAS.

B4—Enable High Speed Data Transfer: This feature may be enabled when tri-state external transceivers are used. The data transfer rate is limited by T, delay time generated in the Source Handshake function, which is defined according to the type of transceivers used. When the “High Speed” feature is enabled, T = 2 microseconds is generated for the first byte transmitted after each true to false transition of ATN. For all subsequent bytes, T = 500 nanoseconds. Refer to the Internal Counter section for an explanation of T, duration as a function of B4 and of clock frequency.

B5—Enable Active Low Interrupt: Setting this bit causes the polarity of the INT pin to be reversed, providing an output signal compatible with Intel’s MCS-48® Family. Interrupt registers are not affected by this bit.

B6—Enable RFD Holdoff on GET or DEC: Setting this bit causes RFD to be held false until the “VSCMD” auxiliary command is written after GET, SDC, and DCL commands. This allows the device to hold off the bus until it has completed a clear or trigger similar to an unrecognized command.

PARALLEL POLL PROTOCOL

Writing a 011USP3P2P1 into the Auxiliary Mode Register will enable (U=0) or disable (U=1) the 8291A for a parallel poll. When U=0, this command is the “Ipe” (local poll enable) local message as defined in IEEE-488. The “S” bit is the sense in which the 8291A is enabled; only if the Parallel Poll Flag (“ist” local message) matches this bit will the Parallel Poll Response, PPRn, be sent true (Response=S+ist). The bits P3P2P1, specify which of the eight data lines PPRn will be sent over. Thus, once the 8291A has been configured for Parallel Poll, whenever it senses both EOI and ATN true, it will automatically compare its PP flag with the sense bit and send PPRn true or false according to the comparison.

If a PP2* implementation is desired, the “Ipe” and “ist” local messages are all that are needed. Typically, the user will configure the 8291A for Parallel Poll immediately after initialization. During normal operation the microprocessor will set or clear the Parallel Poll Flag (ist) according to the device’s need for service. Consequently the 8291A will be set up to give the proper response to IDY (EOI*ATN) without directly involving the microprocessor.

If a PP1* implementation is desired, the undefined command features of the 8291A must be used. In PP1, the 8291A is indirectly configured for Parallel Poll by the active controller on the GPIB. The sequence at the 8291A being enabled or disabled remotely is as follows:

1. The PPC message is received and is loaded into the Command Pass Through Register as an undefined command. A CPT interrupt is sent to the microprocessor; the handshake is automatically held off.

2. The microprocessor reads the CPT Register and sends VSCMD to the 8291A, releasing the handshake.

3. Having received an undefined primary command, the 8291A is set up to receive an undefined secondary command (the PPE or PPD message). This message is also received into the CPT Register, the handshake is held off, and the CPT interrupt is generated.

NOTE: *As defined in IEEE Standard 488.
4. The microprocessor reads the PPE or PPD message and writes the command into the Auxiliary Mode Register (bit 7 should be cleared first). Finally, the microprocessor sends VSCMD and the handshake is released.

End of Sequence (EOS) Register

<table>
<thead>
<tr>
<th>EC7</th>
<th>EC6</th>
<th>EC5</th>
<th>EC4</th>
<th>EC3</th>
<th>EC2</th>
<th>EC1</th>
<th>EC0</th>
</tr>
</thead>
</table>

EOS REGISTER

The EOS Register and its features offer an alternative to the "Send EOI" auxiliary command. A seven or eight bit byte (ASCII or binary) may be placed in the register to flag the end of a block or read. The type of EOS byte to be used is selected in Auxiliary Register bit A4.

If the 8291A is a listener, and the "End on EOS Received" is enabled with bit A9, then an END interrupt is generated in the Interrupt Status 1 Register whenever the byte in the Data-In Register matches the byte in the EOS Register.

If the 8291A is a talker, and the "Output EOI on EOS Sent" is enabled with bit A9, then the EOI line is sent true with the next byte whenever the contents of the Data Out Register match the EOS register.

Reset Procedure

The 8291A is reset to an initialization state either by a pulse applied to its Reset pin, or by a reset auxiliary command (02H written into the Auxiliary Command Register). The following conditions are caused by a reset pulse (or local reset command):

1. A "pon" local message as defined by IEEE-488 is held true until the initialization state is released.
2. The Interrupt Status Registers are cleared (not Interrupt Enable Registers).
3. Auxiliary Registers A and B are cleared.
4. The Serial Poll Mode Register is cleared.
5. The Parallel Poll Flag is cleared.
6. The EOI bit in the Address Status Register is cleared.
7. Np in the Internal Counter is set to 8 MHz. This setting causes the longest possible T, delay to be generated in the Source Handshake (16 μsec for 1 MHz clock).
8. The rdy local message is sent.

The initialization state is released by an "immediate execute pon" command (00H written into the Auxiliary Command Register).

The suggested initialization sequence is:

1. Apply a reset pulse or send the reset auxiliary command.
2. Set the desired intial conditions by writing into the Interrupt Enable, Serial Poll Mode, Address Mode, Address 0/1, and EOS Registers. Auxiliary Registers A and B, and the internal counter should also be initialized.
3. Send the "immediate execute pon" auxiliary command to release the initialization state.
4. If a PP2 Parallel Poll implementation is to be used the "lpe" local message may be sent, enabling the 8291A for a Parallel Poll Response on an assigned line. (Refer to the section on Parallel Poll Protocol.)

Using DMA

The 8291A may be connected to the Intel® 8237 or 8257 DMA Controllers or the 8089 I/O Processor for DMA operation. The 8237 will be used to refer to any DMA controller. The DREQ pin of the 8291A requests a DMA byte transfer from the 8237. It is set by BO or BI flip flops, enabled by the DMA0 and DMA1 bits in the Interrupt Enable 2 Register. (After reading, the INT1 register BO and BI interrupts will be cleared but not BO and BI in DREQ equation.)

The DACK pin is driven by the 8237 in response to the DMA request. When DACK is true (active low) it sets CS = RS0 = RS1 = RS2 = 0 such that the RD and WR signals sent by the 8237 refer to the Data In and Data Out Registers. Also, the DMA request line is reset by DACK (RD + WR).

DMA input sequence:

1. A data byte is accepted from the GPIB by the 8291A.
2. A BI interrupt is generated and DREQ is set.
3. DACK and RD are driven by the 8237, the contents of the Data In Register are transferred to the system bus, and DREQ is reset.
4. The 8291A sends RFD true on the GPIB and proceeds with the Acceptor Handshake protocol.

DMA output sequence:

1. A BO interrupt is generated (indicating that a byte should be output) and DREQ is asserted.
2. DACK and WR are driven by the 8237, a byte is transferred from the MCS bus into the Data Out Register, and DREQ is reset.
3. The 8291A sends DAV true on the GPIB and proceeds with the Source Handshake protocol.

It should be noted that each time the device is addressed (MTA + MLA + ton + Ion), the Address Status Register should be read, and the 8237 should be initialized accordingly. (Refer to the 8237 or 8257 Data Sheets.)

APPLICATION BRIEF
System Configuration
MICROPROCESSOR BUS CONNECTION
The 8291A is 8048/49, 8051, 8080/85, and 8086/88 compatible. The three address pins (RS0, RS1, RS2) should be connected to the non-multiplexed address bus (for example: A9, A10, A11). In case of 8080, any address lines may be used. If the three lowest address bits are used (A0, A1, A2), then they must be demultiplexed first.

EXTERNAL TRANSCEIVERS CONNECTION
The 8293 GPIB Transceiver interfaces the 8291A directly to the IEEE-488 bus. The 8291A and two 8293's can be configured as a talker/listener (see Figure 6) or with the 8292 as a talker/listener/controller (see Figure 7). Absolutely no active or passive external components are required to comply with the complete IEEE-488 electrical specification.
Figure 7. 8291A, 8292, and 8293 System Configuration
Start-Up Procedures

The following section describes the steps needed to initialize a typical 8291A system implementing a talker/listener interface and an 8291A/8292 system implementing a talker/listener/controller interface.

TALKER/LISTENER SYSTEM
Assume a general system configuration with the following features: (i) Polled system interface; (ii) Mode 1 addressing; (iii) same address for talker and listener; (iv) ASCII carriage return as the end-of-sequence (EOS) character; (v) EOI sent true with the last byte; and, (vi) 8 MHz clock.

Initialization. Initialization is accomplished with the following steps:
1. Pulse the RESET input or write 02H to the Auxiliary Mode Register.
2. Write 00H to the Interrupt Enable Registers 1 and 2. This disables interrupt and DMA.
3. Write 01H to the Address Mode Register to select Mode 1 addressing.
4. Write 28H to the Auxiliary Mode Register. This loads 8H to the Auxiliary Register A matching the 8 MHz clock input to the internal T1 delay counter to generate the delay meeting the IEEE spec.
5. Write the talker/listener address to the Address 0/1 register. The three most significant bits are zero.
6. Write an ASCII carriage return (0DH) to the EOS register.
7. Write 88H to the Auxiliary Mode Register to allow EOI to be sent true when the EOS character is sent.
8. Write 00H to the Auxiliary Mode Register. This writes the "Immediate Execute pon" message and takes the 8291A from the initialization state into the idle state. The 8291A will remain idle until the controller initiates some activity by driving ATN true.

Communication. The local CPU now polls the 8291A to determine which controller command has been received.

The controller addresses the 8291A by driving ATN, placing MLA (My Listen Address) on the bus and driving DAV. If the lower five bits of the MLA message match the address programmed into the Address 0/1 register, the 8291A is addressed to listen. It would be addressed to talk if the controller sent the MTA message instead of MLA.

The ADSC bit in the Interrupt Status 2 Register indicates that the 8291A has been addressed or unaddressed. The TA and LA bits in the Address Status Register indicate whether the 8291A is talker (TA=1), listener (LA=1), both (TA=LA=1) or unaddressed (TA=LA=0).

If the 8291A is addressed to listen, the local CPU can read the Data-In Register whenever the BI (Byte In) interrupt occurs in the Interrupt Status 1 Register. If the END bit in the same register is also set, either EOI or a data byte matching the pattern in the EOS register has been received.

In the talker mode, the CPU writes data into the Byte-Out Register on BO (Byte Out) true.

TALKER/LISTENER/CONTROLLER SYSTEM
Combined with the Intel 8292, the 8291A executes a complete IEEE-488-1978 controller function. The 8291A talks and listens via the data and handshake lines (NRFD, NDAC and DAV). The 8292 controls four of the five bus management lines (IFC, SRQ, ATN and REN). EOI, the fifth line, is shared. The 8291A drives and receives EOI when EOI is used as an end-of-block indicator. The 8292 drives EOI along with ATN during a parallel poll command.

Once again, assume a general system configuration with the following features: (i) Polled system interface; (ii) 8292 as the system controller and controller-in-charge; (iii) ASCII carriage return (0DH) as the EOS identifier; (iv) EOI sent with the last character; and, (v) an external buffer (8282) used to monitor the TCI line.

Initialization. In order to send a command across the GPIB, the 8292 has to drive ATN, and the 8291A has to drive the data lines. Both devices therefore need initialization.

To initialize the 8292:
1. Pulse the RESET input. The 8292 will initially drive all outputs high. TCl, SPI, OBF1, IBFI and CLTH will then go low. The Interrupt Status, Interrupt Mask, Error Flag, Error Mask and Timeout registers will be cleared. The interrupt counter will be disabled and loaded with 255. The 8292 will then monitor the status of the SYC pin. If high, the 8292 will pulse IFC true for at least 100µs in compliance with the IEEE-488-1978 standard. It will then take control by asserting ATN.

To initialize the 8291A, the following is necessary:
1. Write 00H to Interrupt Enable registers 1 and 2. This disables interrupt and DMA.
2. With the 8292 as the controller-in-charge, it is impossible to address the 8292 via the GPIB. Therefore, the ton or ion modes of the 8291A must be used. To send commands, set the 8291A in the ton mode by writing 80H to the Address Mode Register.

3. Write 26H to the Auxiliary Mode Register to match the T1 data settling time to the 6 MHz clock input.

4. Write an ASCII carriage return (0DH) to the EOS Register.

5. Write 84H to the Auxiliary Mode Register in order to enable “Output EOI on EOS sent” and thus send EOI with the last character.

6. Write 00H—Immediate Execute pon—to the Auxiliary Mode Register to put the 8291A in the idle state.

**Communication.** Since the 8291A is in the ton mode, a BO interrupt is generated as soon as the immediate Execute pon command is written. The CPU writes the command into the Data Out Register, and repeats it on BO becoming true for as many commands as necessary. ATN remains continuously true unless the GTSB (Go To Standby) command is sent to the 8292.

ATN has to be false in order to send data rather than commands from the controller. To do this, the following steps are needed:

1. Enable the TCI interrupt if not already enabled.
2. Wait for IBF (Input Buffer Full) in the 8292 Interrupt Status Register to be reset.
3. Write the GTSB (F6H) command to the 8292 Command Field Register.
4. Read the 8282 and wait for TCI to be true.
5. Write the ton (80H) and pon (00H) command to the 8291A Address Mode Register and Auxiliary Mode Registers respectively.
6. Wait for the BO interrupt to be set in the 8291A.
7. Write the data to the 8291A Data-Out Register.

Identically, the user could command the controller to listen rather than talk. To do that, write ion (40H) instead of ton into the Address Mode Register. Then wait for BI rather than BO to go true. Read the data Register.
ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias ............ 0°C to 70°C
Storage Temperature ................ -65°C to +150°C
Voltage on Any Pin
With Respect to Ground ................. -0.5V to +7V
Power Dissipation ...................... 0.65 Watts

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS \([V_{cc} = 5V \pm 10\%, T_{a} = 0^\circ C to 70^\circ C (Commercial)]\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2</td>
<td>V_{cc}+0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td></td>
<td>IO\textsubscript{L}=2mA (4mA for TR1 pin)</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td></td>
<td>IO\textsubscript{H}=-400\mu A (-150\mu A for SRQ pin)</td>
</tr>
<tr>
<td>VOH-INT</td>
<td>Interrupt Output High Voltage</td>
<td>2.4</td>
<td>3.5</td>
<td>V</td>
<td>IO\textsubscript{H}=-400\mu A</td>
</tr>
<tr>
<td>IOFL</td>
<td>Output Leakage Current</td>
<td>±10</td>
<td>\mu A</td>
<td>V_{IN}=0V to V_{CC}</td>
<td></td>
</tr>
<tr>
<td>ICC</td>
<td>Vcc Supply Current</td>
<td>120</td>
<td>mA</td>
<td>T_{A}=0^\circ C</td>
<td></td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS \([V_{cc} = 5V \pm 10\%, T_{a} = 0^\circ C to 70^\circ C (Commercial)]\)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAR</td>
<td>Address Stable Before READ</td>
<td>0</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tRA</td>
<td>Address Hold After READ</td>
<td>0</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tRR</td>
<td>READ width</td>
<td>140</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tAD</td>
<td>Address Stable to Data Valid</td>
<td>250</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tRD</td>
<td>READ to Data Valid</td>
<td>100</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDF</td>
<td>Data Float After READ</td>
<td>0</td>
<td>60</td>
<td>nsec</td>
<td></td>
</tr>
<tr>
<td>tAW</td>
<td>Address Stable Before WRITE</td>
<td>0</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWA</td>
<td>Address Hold After WRITE</td>
<td>0</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWW</td>
<td>WRITE Width</td>
<td>170</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDW</td>
<td>Data Set Up Time to the Trailing Edge of WRITE</td>
<td>130</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tWD</td>
<td>Data Hold Time After WRITE</td>
<td>0</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDKDR4</td>
<td>RD\textup{↓} or WR\textup{↓} to DREQ\textup{↓}</td>
<td>130</td>
<td>nsec</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tDKDA6</td>
<td>RD\textup{↓} to Valid Data (D\textsubscript{0}−D\textsubscript{7})</td>
<td>200</td>
<td>nsec</td>
<td>DACK\textup{↓} to RD\textup{↓} 0 \leq t \leq 50nsec</td>
<td></td>
</tr>
</tbody>
</table>
WAVEFORMS

READ

WRITE

DMA
A.C. TIMING MEASUREMENT POINTS AND LOAD CONDITIONS

A.C. TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0". TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC "1" AND 0.8V FOR A LOGIC "0".

GPIB TIMINGS

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEO13</td>
<td>EOI↓ to TR1↑</td>
<td>135</td>
<td>nsec</td>
<td>PPSS, ATN=0.45V</td>
</tr>
<tr>
<td>TEO16</td>
<td>EOI↓ to DIO Valid</td>
<td>155</td>
<td>nsec</td>
<td>PPSS, ATN=0.45V</td>
</tr>
<tr>
<td>TEO12</td>
<td>EOI↑ to TR1↓</td>
<td>155</td>
<td>nsec</td>
<td>PPSS, ATN=0.45V</td>
</tr>
<tr>
<td>TATN14</td>
<td>ATN↓ to NDAC↑</td>
<td>155</td>
<td>nsec</td>
<td>TACS, AIDS</td>
</tr>
<tr>
<td>TATT24</td>
<td>ATN↓ to TR2↓</td>
<td>155</td>
<td>nsec</td>
<td>TACS, AIDS</td>
</tr>
<tr>
<td>TDVND3-C</td>
<td>DAV↓ to NDAC↑</td>
<td>650</td>
<td>nsec</td>
<td>AH, CACS</td>
</tr>
<tr>
<td>TNDDV1</td>
<td>NDAC↑ to DAV↑</td>
<td>350</td>
<td>nsec</td>
<td>SH, STRS</td>
</tr>
<tr>
<td>TNDR1</td>
<td>NRFD↑ to DREQ↑</td>
<td>400</td>
<td>nsec</td>
<td>SH</td>
</tr>
<tr>
<td>TDVDR3</td>
<td>DAV↓ to DREQ↑</td>
<td>600</td>
<td>nsec</td>
<td>AH, LACS, ATN=2.4V</td>
</tr>
<tr>
<td>TDVND2-C</td>
<td>DAV↑ to NDAC↓</td>
<td>350</td>
<td>nsec</td>
<td>AH, LACS</td>
</tr>
<tr>
<td>TDVNR1-C</td>
<td>DAV↑ to NRFD↑</td>
<td>350</td>
<td>nsec</td>
<td>AH, LACS, rdy=True</td>
</tr>
<tr>
<td>TRDNR3</td>
<td>RD↓ to NRFD↑</td>
<td>500</td>
<td>nsec</td>
<td>AH, LACS</td>
</tr>
<tr>
<td>TWRD15</td>
<td>WR↑ to DIO Valid</td>
<td>280</td>
<td>nsec</td>
<td>SH, TACS, RS=0.4V</td>
</tr>
<tr>
<td>TWERE05</td>
<td>WR↑ to EOI Valid</td>
<td>350</td>
<td>nsec</td>
<td>SH, TACS</td>
</tr>
<tr>
<td>TWRD2</td>
<td>WR↑ to DAV↓</td>
<td>830 + tSYNC</td>
<td>nsec</td>
<td>High Speed Transfers Enabled, Nf = fc, tSYNC = 1/2fc</td>
</tr>
</tbody>
</table>

NOTES:
1. All GPIB timings are at the pins of the 8291A.
2. The last number in the symbol for any GPIB timing parameter is chosen according to the transition directions of the reference signals. The following table describes the numbering scheme.

<table>
<thead>
<tr>
<th>Transition</th>
<th>Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>↑ to ↑</td>
<td>1</td>
</tr>
<tr>
<td>↑ to ↓</td>
<td>2</td>
</tr>
<tr>
<td>↓ to ↑</td>
<td>3</td>
</tr>
<tr>
<td>↓ to ↓</td>
<td>4</td>
</tr>
<tr>
<td>↑ to VALID</td>
<td>5</td>
</tr>
<tr>
<td>↓ to VALID</td>
<td>6</td>
</tr>
</tbody>
</table>
MODIFIED STATE DIAGRAMS

Figure A-1 presents the interface function state diagrams. It is derived from IEEE Std. state diagrams, with the following changes:

A. The 8291A supports the complete set of IEEE-488 interface functions except for the controller. These include: SH1, AH1, T5, TE5, L3, LE3, SR1, RL1, PP1, DC1, DT1, and C0.

B. Addressing modes included in T,L state diagrams.

Note that in Mode 3, MSA, OSA are generated only after secondary address validity check by the microprocessor (APT interrupt).

C. In these modified state diagrams, the IEEE-488-1978 convention of negative (low true) logic is followed. This should not be confused with the Intel pin- and signal-naming convention based on positive logic. Thus, while the state diagrams below carry low true logic, the signals described elsewhere in this data sheet are consistent with Intel notation and are based on positive logic.

Consider the condition when the Not-Ready-For-Data signal (pin 37) is active. Intel indicates this active low signal with the symbol NRFD (V_{OUT}=V_{OL} for AH; V_{IN}=V_{IL} for SH). The IEEE-488-1978 Standard, in its state diagrams, indicates the active state of this signal (True condition) with NRFD.

D. All remote multiline messages decoded are conditioned by ACDS. The multiplication by ACDS is not drawn to simplify the diagrams.

E. The symbol

\[ X \rightarrow S \]

indicates:

1. When event X occurs, the function returns to state S.
2. X overrides any other transition condition in the function.

Statement 2 simplifies the diagram, avoiding the explicit use of X to condition all transitions from S to other states.
F2 = ATN + LACS + LADS
F3 = ATN + rdy
T2' = T3' - CPT - APT

F4 = OTA + (OSA' TPAS + MSA • LPAS) • MODE
     + MLA • MODE 1

* This transition will never occur under normal operation.
* TDELAY is about 300 ns for debouncing DAV.

Figure A-1. 8291A State Diagrams (Continued next page)
Figure A-1. 8291A State Diagrams
## APPENDIX B

### Table B-1. IEEE 488 Time Values

<table>
<thead>
<tr>
<th>Time Value Identifier</th>
<th>Function (Applies to)</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>T₁</td>
<td>SH</td>
<td>Settling Time for Multiline Messages</td>
<td>≥ 2μs²</td>
</tr>
<tr>
<td>t₂</td>
<td>LC, LC, SH, AH, T, L</td>
<td>Response to ATN</td>
<td>≤ 200ns</td>
</tr>
<tr>
<td>T₃</td>
<td>AH</td>
<td>Interface Message Accept Time³</td>
<td>&gt; 0⁴</td>
</tr>
<tr>
<td>t₄</td>
<td>T, T, L, LE, C, CE</td>
<td>Response to IFC or REN False</td>
<td>&lt; 100μs</td>
</tr>
<tr>
<td>t₅</td>
<td>PP</td>
<td>Response to ATN+EOI</td>
<td>≤ 200ns</td>
</tr>
<tr>
<td>T₆</td>
<td>C</td>
<td>Parallel Poll Execution Time</td>
<td>≥ 2μs</td>
</tr>
<tr>
<td>T₇</td>
<td>C</td>
<td>Controller Delay to Allow Current Talker to see ATN Message</td>
<td>≥ 500 ns</td>
</tr>
<tr>
<td>T₈</td>
<td>C</td>
<td>Length of IFC or REN False</td>
<td>&gt; 100μs</td>
</tr>
<tr>
<td>T₉</td>
<td>C</td>
<td>Delay for EOI⁴</td>
<td>≥ 1.5μs⁶</td>
</tr>
</tbody>
</table>

### NOTES:

¹Time values specified by a lower case t indicate the maximum time allowed to make a state transition. Time values specified by an upper case T indicate the minimum time that a function must remain in a state before exiting.

²If three-state drivers are used on the DIO, DAV, and EOI lines, T₅ may be:

1. ≥ 1100 ns.
2. Or ≥ 700 ns if it is known that within the controller ATN is driven by a three-state driver.
3. Or ≥ 500ns for all subsequent bytes following the first sent after each false transition of ATN (the first byte must be sent in accordance with (1) or (2)).
4. Or ≥ 350ns for all subsequent bytes following the first sent after each false transition of ATN under conditions specified in Section 5.2.3 and warning note. See IEEE Standard 488.

³Time required for interface functions to accept, not necessarily respond to interface messages.

⁴Implementation dependent.

⁵Delay required for EOI, NDAC, and NRFD signal lines to indicate valid states.

⁶≥ 600 ns for three-state drivers.
APPENDIX C
THE THREE-WIRE HANDSHAKE

Figure C-1. 3-Wire Handshake Timing at 8291A
8292
GPIB CONTROLLER

- Complete IEEE Standard 488 Controller Function
- Interface Clear (IFC) Sending Capability Allows Seizure of Bus Control and/or Initialization of the Bus
- Responds to Service Requests (SRQ)
- Sends Remote Enable (REN), Allowing Instruments to Switch to Remote Control
- Complete Implementation of Transfer Control Protocol
- Synchronous Control Seizure Prevents the Destruction of Any Data Transmission in Progress
- Connects with the 8291 to Form a Complete IEEE Standard 488 Interface Talker/Listener/Controller

The 8292 GPIB Controller is a microprocessor-controlled chip designed to function with the 8291 GPIB Talker/Listener to implement the full IEEE Standard 488 controller function, including transfer control protocol. The 8292 is a pre-programmed Intel® 8041A.

---

Figure 1. 8291, 8292 Block Diagram  
Figure 2. Pin Configuration
### 8292

#### Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IFCL</td>
<td>1</td>
<td>I</td>
<td>IFCL: The 8292 monitors the IFCL line.</td>
</tr>
<tr>
<td>X1, X2</td>
<td>2, 3</td>
<td>I</td>
<td>Crystal Inputs: Inputs for a crystal or an external timing signal to determine the internal oscillator frequency.</td>
</tr>
<tr>
<td>RESET</td>
<td>4</td>
<td>I</td>
<td>Reset: Used to initialize the chip.</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>I</td>
<td>Chip Select Input: Used to select the 8292 from other devices on the common data bus.</td>
</tr>
<tr>
<td>RD</td>
<td>8</td>
<td>I</td>
<td>Read Enable: Allows the master CPU to read the 8292.</td>
</tr>
<tr>
<td>A0</td>
<td>9</td>
<td>I</td>
<td>Address Line: Used to select between the data bus and the status register during read operations and to distinguish between data and commands written into the 8292 during write operations.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write Enable: Allows the master CPU to write to the 8292.</td>
</tr>
<tr>
<td>SYNC</td>
<td>11</td>
<td>O</td>
<td>Sync: 8041A instruction cycle synchronization signal; it is an output clock with a frequency of XTAL/15.</td>
</tr>
<tr>
<td>D0–D7</td>
<td>12–19</td>
<td>I/O</td>
<td>Data: 8 bidirectional lines used for communication between the central processor and the 8292's data bus buffers and status register.</td>
</tr>
<tr>
<td>VSS</td>
<td>7, 20</td>
<td>P.S.</td>
<td>Ground: Circuit ground potential.</td>
</tr>
<tr>
<td>SRQ</td>
<td>21</td>
<td>I</td>
<td>Service Request: One of the IEEE control lines. Sampled by the 8292 when it is controller in charge. If true, SPI interrupt to the master will be generated.</td>
</tr>
<tr>
<td>ATN0</td>
<td>22</td>
<td>I</td>
<td>Attention In: Used by the 8292 to monitor the GPIB ATN control line. It is used during the transfer control procedure.</td>
</tr>
<tr>
<td>IFC</td>
<td>23</td>
<td>I/O</td>
<td>Interface Clear: One of the GPIB management lines, as defined by IEEE Std. 488-1978, places all devices in a known quiescent state.</td>
</tr>
<tr>
<td>SYC</td>
<td>24</td>
<td>I</td>
<td>System Controller: Monitors the system controller switch.</td>
</tr>
<tr>
<td>CLTH</td>
<td>27</td>
<td>O</td>
<td>Clear Latch: Used to clear the IFCR latch after being recognized by the 8292. Usually low (except after hardware Reset), it will be pulsed high when IFCR is recognized by the 8292.</td>
</tr>
<tr>
<td>ATNO</td>
<td>29</td>
<td>O</td>
<td>Attention Out: Controls the ATN control line of the bus through external logic for tcs and tca procedures. (ATN is a GPIB control line, as defined by IEEE Std. 488-1978.)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>5, 26, 40</td>
<td>P.S.</td>
<td>Voltage: +5V supply input ±10%.</td>
</tr>
<tr>
<td>COUNT</td>
<td>39</td>
<td>I</td>
<td>Event Count: When enabled by the proper command the internal counter will count external events through this pin. High to low transition will increment the internal counter by one. The pin is sampled once per three internal instruction cycles (7.5 μsec sample period when using 5 MHz XTAL). It can be used for byte counting when connected to NDAC, or for block counting when connected to the EOI.</td>
</tr>
<tr>
<td>REN</td>
<td>38</td>
<td>O</td>
<td>Remote Enable: The Remote Enable bus signal selects remote or local control of the device on the bus. A GPIB bus management line, as defined by IEEE Std. 488-1978.</td>
</tr>
<tr>
<td>DAV</td>
<td>37</td>
<td>I/O</td>
<td>Data Valid: Used during parallel poll to force the 8291 to accept the parallel poll status bits. It is also used during the tcs procedure.</td>
</tr>
<tr>
<td>IBFI</td>
<td>36</td>
<td>O</td>
<td>Input Buffer Not Full: Used to interrupt the central processor while the input buffer of the 8292 is empty. This feature is enabled and disabled by the interrupt mask register.</td>
</tr>
<tr>
<td>OBFI</td>
<td>35</td>
<td>O</td>
<td>Output Buffer Full: Used as an interrupt to the central processor while the output buffer of the 8292 is full. The feature can be enabled and disabled by the interrupt mask register.</td>
</tr>
<tr>
<td>EOT2</td>
<td>34</td>
<td>I/O</td>
<td>End Or Identify: One of the GPIB management lines, as defined by IEEE Std. 488-1978. Used with ATN as Identify Message during parallel poll.</td>
</tr>
<tr>
<td>SPI</td>
<td>33</td>
<td>O</td>
<td>Special Interrupt: Used as an interrupt on events not initiated by the central processor.</td>
</tr>
<tr>
<td>TCI</td>
<td>32</td>
<td>O</td>
<td>Task Complete Interrupt: Interrupt to the control processor used to indicate that the task requested was completed by the 8292 and the information requested is ready in the data bus buffer.</td>
</tr>
<tr>
<td>CIC</td>
<td>31</td>
<td>O</td>
<td>Controller In Charge: Controls the S/R input of the SRQ bus transceiver. It can also be used to indicate that the 8292 is in charge of the GPIB bus.</td>
</tr>
</tbody>
</table>
The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with A0 high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBF1 and IBF1).

**Table 2. 8292 Registers**

**Interrupt Status Register**

<table>
<thead>
<tr>
<th>SYC</th>
<th>ERR</th>
<th>SRQ</th>
<th>EV</th>
<th>X</th>
<th>IFCR</th>
<th>IBF</th>
<th>OBF</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with A0 high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBF1 and IBF1).

**Table 2. 8292 Registers**

**Interrupt Status Register**

<table>
<thead>
<tr>
<th>SYC</th>
<th>ERR</th>
<th>SRQ</th>
<th>EV</th>
<th>X</th>
<th>IFCR</th>
<th>IBF</th>
<th>OBF</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with A0 high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBF1 and IBF1).

**Table 2. 8292 Registers**

**Interrupt Status Register**

<table>
<thead>
<tr>
<th>SYC</th>
<th>ERR</th>
<th>SRQ</th>
<th>EV</th>
<th>X</th>
<th>IFCR</th>
<th>IBF</th>
<th>OBF</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with A0 high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBF1 and IBF1).

**Table 2. 8292 Registers**

**Interrupt Status Register**

<table>
<thead>
<tr>
<th>SYC</th>
<th>ERR</th>
<th>SRQ</th>
<th>EV</th>
<th>X</th>
<th>IFCR</th>
<th>IBF</th>
<th>OBF</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**Interrupt Mask Register**

```
<table>
<thead>
<tr>
<th></th>
<th>SPI</th>
<th>TCI</th>
<th>SYC</th>
<th>OBFI</th>
<th>IBFI</th>
<th>0</th>
<th>SRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

The Interrupt Mask Register is used to enable features and to mask the SPI and TCI interrupts. The flags in the Interrupt Status Register will be active even when masked out. The Interrupt Mask Register is written when A0 is low and reset by the RINM command. When the register is read, D7 and D0 are undefined. An interrupt is enabled by setting the corresponding register bit.

**SRQ** Enable interrupts on SRQ received.
**IBFI** Enable interrupts on input buffer empty.
**OBFI** Enable interrupts on output buffer full.
**SYC** Enable interrupts on a change in the system controller switch.
**TCI** Enable interrupts on the task completed.
**SPI** Enable interrupts on special events.

**NOTE:** The event counter is enabled by the GSEC command, the error interrupt is enabled by the mask register, and IFC cannot be masked (it will always cause an interrupt).

**Controller Status Register**

```
<table>
<thead>
<tr>
<th></th>
<th>CSBS</th>
<th>CA</th>
<th>X</th>
<th>X</th>
<th>SYCS</th>
<th>IFC</th>
<th>REN</th>
<th>SRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

The Controller Status Register is used to determine the status of the controller function. This register is accessed by the RCST command.

**SRQ** Service Request line active (CSRS).
**REN** Sending Remote Enable.
**IFC** Sending or receiving interface clear.
**SYCS** System Controller Switch Status (SACS).
**CA** Controller Active (CACS + CAWS + CSWS).
**CSBS** Controller Stand-by State (CSBS, CA) = (0,0) — Controller Idle

**GPIB Bus Status Register**

```
<table>
<thead>
<tr>
<th></th>
<th>REN</th>
<th>DAV</th>
<th>EOI</th>
<th>X</th>
<th>SYC</th>
<th>IFC</th>
<th>ATNI</th>
<th>SRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

This register contains GPIB bus status information. It can be used by the microprocessor to monitor and manage the bus. The GPIB Bus Register can be read using the RBST command.

Each of these status bits reflect the current status of the corresponding pin on the 8292.

**SRQ** Service Request
**ATNI** Attention In
**IFC** Interface Clear
**SYC** System Controller Switch
**EOI** End or Identify
**DAV** Data Valid
**REN** Remote Enable

**Event Counter Register**

```
<table>
<thead>
<tr>
<th></th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
</table>
```

The Event Counter Register contains the initial value for the event counter. The counter can count pulses on pin 39 of the 8292 (COUNT). It can be connected to EOI or NDAC to count blocks or bytes respectively during standby state. A count of zero equals 256. This register cannot be read, and is written using the WEVC command.

**Event Counter Status Register**

```
<table>
<thead>
<tr>
<th></th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
</table>
```

This register contains the current value in the event counter. The event counter counts back from the initial value stored in the Event Counter Register to zero and then generates an Event Counter Interrupt. This register cannot be written and can be read using a REVC command.

**Time Out Register**

```
<table>
<thead>
<tr>
<th></th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
</table>
```

The Time Out Register is used to store the time used for the time out error function. See the individual timeouts (TOUT1, 2, 3) to determine the units of this counter. This Time Out Register cannot be read, and it is written with the WTOUT command.

**Time Out Status Register**

```
<table>
<thead>
<tr>
<th></th>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
</table>
```

This register contains the current value in the time out counter. The time out counter decrements from the original value stored in the Time Out Register. When zero is reached, the appropriate error interrupt is generated. If the register is read while none of the time out functions are active, the register will contain the last value reached the last time a function was active. The Time Out Status Register cannot be written, and it is read with the RTOUT command.

**Error Flag Register**

```
<table>
<thead>
<tr>
<th></th>
<th>X</th>
<th>X</th>
<th>USER</th>
<th>X</th>
<th>X</th>
<th>TOUT3</th>
<th>TOUT2</th>
<th>TOUT1</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Four errors are flagged by the 8292 with a bit in the Error Flag Register. Each of these errors can be masked by the Error Mask Register. The Error Flag Register cannot be written, and it is read by the IACK command when the error flag in the Interrupt Status Register is set.

**TOUT1** Time Out Error 1 occurs when the current controller has not stopped sending ATN after receiving the TCT message for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 sec. After flagging the error, the 8292 will remain in a loop trying to take control until the current controller stops sending ATN or a new command is written by the microprocessor. If a new command is written, the 8292 will return to the loop after executing it.
TOUT2 Time Out Error 2 occurs when the transmission between the addressed talker and listener has not started for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 45 \( t_{CY} \). This feature is only enabled when the controller is in the CSBS state.

TOUT3 Time Out Error 3 occurs when the handshake signals are stuck and the 8292 is not succeeding in taking control synchronously for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 \( t_{CY} \). The 8292 will continue checking ATNI until it becomes true or a new command is received. After performing the new command, the 8292 will return to the ATNI checking loop.

USER User error occurs when request to assert IFC or REN was received and the 8292 was not the system controller.

Error Mask Register

<table>
<thead>
<tr>
<th>USER</th>
<th>TOUT3</th>
<th>TOUT2</th>
<th>TOUT1</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
<td>D5</td>
<td>D4</td>
</tr>
</tbody>
</table>

The Error Mask Register is used to mask the interrupt from a particular type of error. Each type of error interrupt is enabled by setting the corresponding bit in the Error Mask Register. This register can be read with the RERM command and written with \( A_0 \) low.

Command Register

<table>
<thead>
<tr>
<th>OP</th>
<th>C</th>
<th>C</th>
<th>C</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td>D6</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Commands are performed by the 8292 whenever a byte is written with \( A_0 \) high. There are two categories of commands distinguished by the OP bit (bit 4). The first category is the operation command (OP = 1). These commands initiate some action on the interface bus. The second category is the utility commands (OP = 0). These commands are used to aid the communication between the processor and the 8292.

OPERATION COMMANDS

Operation commands initiate some action on the GPIB interface bus. It is using these commands that the control functions such as polling, taking and passing control, and system controller functions are performed.

F0 — SPCNI — Stop Counter Interrupts

This command disables the internal counter interrupt so that the 8292 will stop interrupting the master on event counter underflows. However, the counter will continue counting and its contents can still be used.

F1 — GIDL — Go To Idle

This command is used during the transfer of control procedure while transferring control to another controller. The 8292 will respond to this command only if it is in the active state. \( ATNO \) will go high, and \( CIC \) will be high so that this 8292 will no longer be driving the ATN line on the GPIB interface bus. TCI will be set upon completion.

F2 — RST — Reset

This command has the same effect as asserting the external reset on the 8292. For details, refer to the reset procedure described later.

F3 — RSTI — Reset Interrupts

This command resets any pending interrupts and clears the error flags. The 8292 will not return to any loop it was in (such as from the time out interrupts).

F4 — GSEC — Go To Standby, Enable Counting

The function causes \( ATNO \) to go high and the counter will be enabled. If the 8292 was not the active controller, this command will exit immediately. If the 8292 is the active controller, the counter will be loaded with the value stored in the Event Counter Register, and the internal interrupt will be enabled so that when the counter reaches zero, the SPI interrupt will be generated. SPI will be generated every 256 counts thereafter until the controller exits the standby state or the SPCNI command is written. An initial count of 256 (zero in the Event Counter Register) will be used if the WEVC command is not executed. If the data transmission does not start, a TOUT2 error will be generated.

F5 — EXPP — Execute Parallel Poll

This command initiates a parallel poll by asserting EOI when ATN is already active. TCI will be set at the end of the command. The 8291 should be previously configured as a listener. Upon detection of DAV true, the 8291 enters ACDS and latches the parallel poll response (PPR) byte into its data in register. The master will be interrupted by the 8291 if interrupt when the PPR byte is available. No interrupts except the IBFI will be generated by the 8292. The 8292 will respond to this command only when it is the active controller.

F6 — GTSB — Go To Standby

If the 8292 is the active controller, \( ATNO \) will go high then TCI will be generated. If the data transmission does not start, a TOUT2 error will be generated.

F7 — SLOC — Set Local Mode

If the 8292 is the system controller, then REN will be asserted false and TCI will be set true. If it is not the system controller, the User Error bit will be set in the Error Flag Register.

F8 — SREM — Set Interface To Remote Control

This command will set REN true and TCI true if this 8292 is the system controller. If not, the User Error bit will be set in the Error Flag Register.
F9 — ABORT — Abort All Operation, Clear Interface

This command will cause IFC to be asserted true for at least 100 μsec if this 8292 is the system controller. If it is in CIDS, it will take control over the bus (see the TCNTR command).

FA — TCNTR — Take Control

The transfer of control procedure is coordinated by the master with the 8291 and 8292. When the master receives a TCT message from the 8291, it should issue the TCNTR command to the 8292. The following events occur to take control:

1. The 8292 checks to see if it is in CIDS, and if not, it exits.
2. Then ATN is checked until it becomes high. If the current controller does not release ATN for the time specified by the Time Out Register, then a TOUT1 error is generated. The 8292 will return to this loop after an error or any command except the RST and RSTI commands.
3. After the current controller releases ATN, the 8292 will assert ATNO and CIC low.
4. Finally, the TCI interrupt is generated to inform the master that it is in control of the bus.

FC — TCASY — Take Control Asynchronously

TCAS transfers the 8292 from CSBS to CACS independent of the handshake lines. If a bus hangup is detected (by an error flag), this command will force the 8292 to take control (asserting ATN) even if the AH function is not in ANRS ( ACCEPTOR, NOT READY STATE). This command should be used very carefully since it may cause the loss of a data byte. Normally, control should be taken synchronously. After checking the controller function for being in the CSBS (else it will exit immediately), ATNO will go low, and a TCI interrupt will be generated.

FD — TCSY — Take Control Synchronously

There are two different procedures used to transfer the 8292 from CSBS to CACS depending on the state of the 8291 in the system. If the 8291 is in "continuous AH cycling" mode (Aux. Reg. A0 = A1 = 1), then the following procedure should be followed:

1. The master microprocessor stops the continuous AH cycling mode in the 8291;
2. The master reads the 8291 Interrupt Status 1 Register;
3. If the END bit is set, the master sends the TCSY command to the 8292;
4. If the END bit was not set, the master reads the 8291 Data In Register and waits for another BI interrupt from the 8291. When it occurs, the master sends the 8292 the TCSY command.

If the 8291 is not in AH cycling mode, then the master just waits for a BI interrupt and then sends the TCSY command. After the TCSY command has been issued, the 8292 checks for CSBS. If CSBS, then it exits the routine. Otherwise, it then checks the DAV bit in the GPIB status. When DAV becomes false, the 8292 will wait for at least 1.5 μsec. (T10) and then ATNO will go low. If DAV does not go low, a TOUT3 error will be generated. If the 8292 successfully takes control, it sets TCI true.

FE — STCNI — Start Counter Interrupts

This command enables the internal counter interrupt. The counter is enabled by the GSEC command.

UTILITY COMMANDS

All these commands are either Read or Write to registers in the 8292. Note that writing to the Error Mask Register and the Interrupt Mask Register are done directly.

E1 — W Tout — Write To Time Out Register

The byte written to the data bus buffer (with A0 = 0) following this command will determine the time used for the time out function. Since this function is implemented in software, this will not be an accurate time measurement. This feature is enabled or disabled by the Error Mask Register. No interrupts except for the IBFI will be generated upon completion.

E2 — WEVC — Write To Event Counter

The byte written to the data bus buffer (with A0 = 0) following this command will be loaded into the Event Counter Register and the Event Counter Status for byte counting or EOI counting. Only IBFI will indicate completion of this command.

E3 — REVC — Read Event Counter Status

This command transfers the contents of the Event Counter into the data bus buffer. A TCI is generated when the data is available in the data bus buffer.

E4 — RERF — Read Error Flag Register

This command transfers the contents of the Error Flag Register into the data bus buffer. A TCI is generated when the data is available.

E5 — RINM — Read Interrupt Mask Register

This command transfers the contents of the Interrupt Mask Register into the data bus buffer. This register is available to the processor so that it does not need to store this information elsewhere. A TCI is generated when the data is available in the data bus buffer.

E6 — RCST — Read Controller Status Register

This command transfers the contents of the Controller Status Register into the data bus buffer and a TCI interrupt is generated.

E7 — RBST — Read GPIB Bus Status Register

This command transfers the contents of the GPIB Bus Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.
**E9 — RTOU — Read Time Out Status Register**

This command transfers the contents of the Time Out Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

**EA — RERM — Read Error Mask Register**

This command transfers the contents of the Error Mask Register to the data bus buffer so that the processor does not need to store this information elsewhere. A TCI interrupt is generated when the data is available.

### Interrupt Acknowledge

<table>
<thead>
<tr>
<th>SYC</th>
<th>ERR</th>
<th>SRQ</th>
<th>EV</th>
<th>IFCR</th>
</tr>
</thead>
<tbody>
<tr>
<td>D7</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>D0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Each named bit in an Interrupt Acknowledge (IACK) corresponds to a flag in the Interrupt Status Register. When the 8292 receives this command, it will clear the SPI and the corresponding bits in the Interrupt Status Register. If not all the bits were cleared, then the SPI will be set true again. If the error flag is not acknowledged by the IACK command, then the Error Flag Register will be transferred to the data bus buffer, and a TCI will be generated.

**NOTE:** XXXX1X11 is an undefined operation or utility command, so no conflict exists between the IACK operation and utility commands.

### SYSTEM OPERATION

**8292 To Master Processor Interface**

Communication between the 8292 and the Master Processor can be either interrupt based communication or based upon polling the interrupt status register in predetermined intervals.

#### Interrupt Based Communication

Four different interrupts are available from the 8292:

- **OBFI** Output Buffer Full Interrupt
- **IBFI** Input Buffer Not Full Interrupt
- **TCI** Task Completed Interrupt
- **SPI** Special Interrupt

Each of the interrupts is enabled or disabled by a bit in the interrupt mask register. Since OBFI and IBFI are directly connected to the OBF and IBF flags, the master can write a new command to the input data bus buffer as soon as the previous command has been read.

The TCI interrupt is useful when the master is sending commands to the 8292. The pending TCI will be cleared with each new command written to the 8292. Commands sent to the 8292 can be divided into two major groups:

1. Commands that require response back from the 8292 to the master, e.g., reading register.
2. Commands that initiate some action or enable features but do not require response back from the 8292, e.g., enable data bus buffer interrupts.

With the first group, the TCI interrupt will be used to indicate that the required response is ready in the data bus buffer and the master may continue and read it. With the second group, the interrupt will be used to indicate completion of the required task, so that the master may send new commands.

The SPI should be used when immediate information or special events is required (see the Interrupt Status Register).

**"Polling Status" Based Communication**

When interrupt based communication is not desired, all interrupts can be masked by the interrupt mask register. The communication with the 8292 is based upon sequential poll of the interrupt status register. By testing the OBF and IBF flags, the data bus buffer status is determined while special events are determined by testing the other bits.

**Receiving IFC**

The IFC pulse defined by the IEEE-488 standard is at least 100 µsec. In this time, all operation on the bus should be aborted. Most important, the current controller (the one that is in charge at that time) should stop sending ATN or EOI. Thus, IFC must externally gate CIC (controller in charge) and ATNO to ensure that this occurs.

**Reset and Power Up Procedure**

After the 8292 has been reset either by the external reset pin, the device being powered on, or a RST command, the following sequential events will take place:

1. All outputs to the GPIB interface will go high (SRQ, ATNI, IFC, SYC, CLTH, ATNO, CIC, TCI, SPI, EOI, OBFI, IBFI, DAV, REV).
2. The four interrupt outputs (TCI, SPI, OBFI, IBFI) and CLTH output will go low.
3. The following registers will be cleared: Interrupt Status, Interrupt Mask, Error Flag, Error Mask, Time Out, Event Counter (= 256), Counter is disabled.
4. If the 8292 is the system controller, an ABORT command will be executed, the 8292 will become the controller in charge, and it will enter the CACS state. If it is not the system controller, it will remain in CIDS.

### System Configuration

The 8291 and 8292 must be interfaced to an IEEE-488 bus meeting a variety of specifications including drive capability and loading characteristics. To interface the 8291 and the 8292 without the 8293's, several external gates are required, using a configuration similar to that used in Figure 5.
NOTES:
1. CONNECT TO NDAC FOR BYTE COUNT OR TO EOI FOR BLOCK COUNT.
2. GATE ENSURES OPEN COLLECTOR OPERATION DURING PARALLEL POLL.

Figure 4. 8291 and 8292 System Configuration
Figure 5. 8291, 8292, and 8293 System Configuration
**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias .......................... 0°C to 70°C
Storage Temperature ..................................... -65°C to +150°C
Voltage on Any Pin With Respect to Ground ................. 0.5V to +7V
Power Dissipation ........................................ 1.5 Watt

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. CHARACTERISTICS**  \( (T_A = 0°C\) to 70°C, \( V_{SS} = 0V\): 8292, \( V_{CC} = \pm 5V \pm 10\% )

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IL1} )</td>
<td>Input Low Voltage (All Except X1, X2, RESET)</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IL2} )</td>
<td>Input Low Voltage (X1, X2, RESET)</td>
<td>-0.5</td>
<td>0.6</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH1} )</td>
<td>Input High Voltage (All Except X1, X2, RESET)</td>
<td>2.2</td>
<td>( V_{CC} )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH2} )</td>
<td>Input High Voltage (X1, X2, RESET)</td>
<td>3.8</td>
<td>( V_{CC} )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OL1} )</td>
<td>Output Low Voltage (D0–D7)</td>
<td>0.45</td>
<td>0</td>
<td>V</td>
<td>( I_{OL} = 2.0 \text{ mA} )</td>
</tr>
<tr>
<td>( V_{OL2} )</td>
<td>Output Low Voltage (All Other Outputs)</td>
<td>0.45</td>
<td>0</td>
<td>V</td>
<td>( I_{OL} = 1.6 \text{ mA} )</td>
</tr>
<tr>
<td>( V_{OH1} )</td>
<td>Output High Voltage (D0–D7)</td>
<td>2.4</td>
<td>( V_{CC} )</td>
<td>V</td>
<td>( I_{OH} = -400 \mu A )</td>
</tr>
<tr>
<td>( V_{OH2} )</td>
<td>Output High Voltage (All Other Outputs)</td>
<td>2.4</td>
<td>( V_{CC} )</td>
<td>V</td>
<td>( I_{OH} = -50 \mu A )</td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Input Leakage Current (COUNT, IFCL, RD, WR, CS, A0)</td>
<td>170</td>
<td>10</td>
<td>( \mu A )</td>
<td>( V_{SS} &lt; V_{IN} &lt; V_{CC} )</td>
</tr>
<tr>
<td>( I_{OZ} )</td>
<td>Output Leakage Current (D0–D7, High Z State)</td>
<td>170</td>
<td>10</td>
<td>( \mu A )</td>
<td>( V_{SS} + 0.45 &lt; V_{IN} &lt; V_{CC} )</td>
</tr>
<tr>
<td>( I_{IL1} )</td>
<td>Low Input Load Current (Pins 21–24, 27–38)</td>
<td>0.5</td>
<td>0</td>
<td>mA</td>
<td>( V_{IL} = 0.8V )</td>
</tr>
<tr>
<td>( I_{IL2} )</td>
<td>Low Input Load Current (RESET)</td>
<td>0.2</td>
<td>0</td>
<td>mA</td>
<td>( V_{IL} = 0.8V )</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>Total Supply Current</td>
<td>125</td>
<td>0</td>
<td>mA</td>
<td>Typical = 65 mA</td>
</tr>
<tr>
<td>( I_{IH} )</td>
<td>Input High Leakage Current (Pins 21–24, 27–38)</td>
<td>100</td>
<td>0</td>
<td>( \mu A )</td>
<td>( V_{IN} = V_{CC} )</td>
</tr>
<tr>
<td>( C_{IN} )</td>
<td>Input Capacitance</td>
<td>10</td>
<td>0</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>( C_{I/O} )</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>0</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>

**A.C. CHARACTERISTICS**  \( (T_A = 0°C\) to 70°C, \( V_{SS} = 0V\): 8292, \( V_{CC} = \pm 5V \pm 10\% )

**DBB READ**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AR} )</td>
<td>CS, A0 Setup to RD|</td>
<td>0</td>
<td>225</td>
<td>ns</td>
<td>( C_L = 150 \text{ pF} )</td>
</tr>
<tr>
<td>( t_{RA} )</td>
<td>CS, A0 Hold After RD|</td>
<td>0</td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{RR} )</td>
<td>RD Pulse Width</td>
<td>250</td>
<td>225</td>
<td>ns</td>
<td>( C_L = 150 \text{ pF} )</td>
</tr>
<tr>
<td>( t_{AD} )</td>
<td>CS, A0 to Data Out Delay</td>
<td>0</td>
<td>225</td>
<td>ns</td>
<td>( C_L = 150 \text{ pF} )</td>
</tr>
<tr>
<td>( t_{RD} )</td>
<td>RD| to Data Out Delay</td>
<td>0</td>
<td>225</td>
<td>ns</td>
<td>( C_L = 150 \text{ pF} )</td>
</tr>
<tr>
<td>( t_{DF} )</td>
<td>RD| to Data Float Delay</td>
<td>0</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{CY} )</td>
<td>Cycle Time</td>
<td>2.5</td>
<td>15</td>
<td>( \mu s )</td>
<td></td>
</tr>
</tbody>
</table>

**DBB WRITE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{AW} )</td>
<td>CS, A0 Setup to WR|</td>
<td>0</td>
<td>250</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{WA} )</td>
<td>CS, A0 Hold After WR|</td>
<td>0</td>
<td>150</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{WW} )</td>
<td>WR Pulse Width</td>
<td>250</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( t_{DW} )</td>
<td>Data Setup to WR|</td>
<td>150</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
### COMMAND TIMINGS[^1,^3]

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>E1</td>
<td>WOUT</td>
<td>63</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E2</td>
<td>WEVC</td>
<td>63</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E3</td>
<td>REVC</td>
<td>71</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>51</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E4</td>
<td>RERF</td>
<td>67</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E5</td>
<td>RINM</td>
<td>69</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>49</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E6</td>
<td>RCST</td>
<td>97</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>77</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E7</td>
<td>RBST</td>
<td>92</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>72</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E8</td>
<td>RTOUT</td>
<td>89</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>49</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E9</td>
<td>RERM</td>
<td>69</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>49</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F0</td>
<td>SPCNI</td>
<td>53</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F1</td>
<td>GIOL</td>
<td>88</td>
<td>24</td>
<td></td>
<td>70</td>
<td></td>
<td>161</td>
<td>161</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F2</td>
<td>RST</td>
<td>94</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>i52</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F3</td>
<td>RSTI</td>
<td>61</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>i52</td>
<td>1179</td>
<td>1174</td>
<td>1101</td>
<td></td>
<td>System Controller</td>
</tr>
<tr>
<td>F4</td>
<td>GSEC</td>
<td>125</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>107</td>
<td>198</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F5</td>
<td>EXPP</td>
<td>75</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F6</td>
<td>GTSB</td>
<td>118</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>100</td>
<td>191</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F7</td>
<td>SLOC</td>
<td>73</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>55</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F8</td>
<td>SREM</td>
<td>91</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>73</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F9</td>
<td>ABORT</td>
<td>155</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>133</td>
<td>i120</td>
<td>i115</td>
<td>i142</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FA</td>
<td>TCNTR</td>
<td>108</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>86</td>
<td>i71</td>
<td>i58</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FC</td>
<td>TCAS</td>
<td>92</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>67</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FD</td>
<td>TCSY</td>
<td>115</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td>91</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FE</td>
<td>STCNI</td>
<td>59</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PIN</td>
<td>RESET</td>
<td>29</td>
<td>—</td>
<td></td>
<td>i7</td>
<td>i7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>IACK</td>
<td>116</td>
<td>—</td>
<td></td>
<td></td>
<td></td>
<td>i73</td>
<td>198</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. All times are multiples of TCY from the 8041A command interrupt.
2. TC1 clears after 7 TCY on all commands.
3. i indicates a level transition from low to high, l indicates a high to low transition.

---

### A.C. TESTING INPUT, OUTPUT WAVEFORM

**INPUT/OUTPUT**

- **A.C. TESTING**: Inputs are driven at 2.4V for a Logic 1 and 0.45V for a Logic 0. Timing measurements are made at 2.0V for a Logic 1 and 0.8V for a Logic 0.

### A.C. TESTING LOAD CIRCUIT

**DEVICE UNDER TEST**

- CL includes JIG capacitance (CL).

---

[^1]: 8292
[^2]: A.C. TESTING INPUT, OUTPUT WAVEFORM
[^3]: A.C. TESTING LOAD CIRCUIT
**CLOCK DRIVER CIRCUITS**

**CRYSTAL OSCILLATOR MODE**

- XTAL1: 15 pF (INCLUDES XTAL, SOCKET, STRAY)
- XTAL2: 15 - 25 pF (INCLUDES SOCKET, STRAY)

Crystal series resistance should be <750 Ω at 6 MHz, <1800 Ω at 3.6 MHz.

**DRIVING FROM EXTERNAL SOURCE**

- XTAL1 and XTAL2 should be driven.
- Resistors to VCC are needed to ensure VH = 3.8V.
- If TTL circuitry is used.

**LC OSCILLATOR MODE**

- L = 45 nH, C = 20 pF, f = 5.2 MHz
- L = 120 nH, C = 20 pF, f = 3.2 MHz

Each C should be approximately 20 pF, including stray capacitance.

**WAVEFORMS**

**READ OPERATION — DATA BUS BUFFER REGISTER**

- CS or A0 (SYSTEM'S ADDRESS BUS)
- RD (READ CONTROL)
- DATA BUS (OUTPUT)

**WRITE OPERATION — DATA BUS BUFFER REGISTER**

- CS or A0 (SYSTEM'S ADDRESS BUS)
- WR (WRITE CONTROL)
- DATA BUS (INPUT)

AFN-00741D
APPENDIX

The following tables and state diagrams were taken from the IEEE Standard Digital Interface for Programmable Instrumentation, IEEE Std. 488-1978. This document is the official standard for the GPIB bus and can be purchased from IEEE, 345 East 47th St., New York, NY 10017.

C MNEMONICS

<table>
<thead>
<tr>
<th>Messages</th>
<th>Interface States</th>
</tr>
</thead>
<tbody>
<tr>
<td>pon = power on</td>
<td>CIDS = controller idle state</td>
</tr>
<tr>
<td>rsc = request system control</td>
<td>CADS = controller addressed state</td>
</tr>
<tr>
<td>rpp = request parallel poll</td>
<td>CTRS = controller transfer state</td>
</tr>
<tr>
<td>gts = go to standby</td>
<td>CACS = controller active state</td>
</tr>
<tr>
<td>tca = take control asynchronously</td>
<td>CPWS = controller parallel poll wait state</td>
</tr>
<tr>
<td>tcs = take control synchronously</td>
<td>CPPS = controller parallel poll state</td>
</tr>
<tr>
<td>sic = send interface clear</td>
<td>CSBS = controller standby state</td>
</tr>
<tr>
<td>sre = send remote enable</td>
<td>CSHS = controller standby hold state</td>
</tr>
<tr>
<td>IFc = interface clear</td>
<td>CAWS = controller active wait state</td>
</tr>
<tr>
<td>ATN = attention</td>
<td>CSWS = controller synchronous wait state</td>
</tr>
<tr>
<td>TCT = take control</td>
<td>CSRS = controller service requested state</td>
</tr>
<tr>
<td></td>
<td>CSNS = controller service not requested state</td>
</tr>
<tr>
<td></td>
<td>SNAS = system control not active state</td>
</tr>
<tr>
<td></td>
<td>SACS = system control active state</td>
</tr>
<tr>
<td></td>
<td>SRIS = system control remote enable idle state</td>
</tr>
<tr>
<td></td>
<td>SRNS = system control remote enable not active state</td>
</tr>
<tr>
<td></td>
<td>SRAS = system control remote enable active state</td>
</tr>
<tr>
<td></td>
<td>SIIS = system control interface clear idle state</td>
</tr>
<tr>
<td></td>
<td>SINS = system control interface clear not active state</td>
</tr>
<tr>
<td></td>
<td>SIAS = system control interface clear active state</td>
</tr>
<tr>
<td></td>
<td>(ACPS) = accept data state (AH function)</td>
</tr>
<tr>
<td></td>
<td>(ANRS) = acceptor not ready state (AH function)</td>
</tr>
<tr>
<td></td>
<td>(SDYS) = source delay state (SH function)</td>
</tr>
<tr>
<td></td>
<td>(STRS) = source transfer state (SH function)</td>
</tr>
<tr>
<td></td>
<td>(TADS) = talker addressed state (T function)</td>
</tr>
</tbody>
</table>

Figure A.1. C State Diagram
### REMOTE MESSAGE CODING

| Mnemonic        | Message Name                               | CYL | TTA | TTA | DIO | DIN | DIN | DIN | DIN | DIO | AFA | TOR | FFE | ESI | NRQ | SCI | NCN |
|-----------------|--------------------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| ACG             | Addressed Command Group                    | M   | AC  | Y   | 0   | 0   | 0   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| ATN             | Attention                                   | U   | UC  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| DAB             | Data Byte                                   | M   | DD  | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   |
| DAC             | Data Accepted                               | U   | HS  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| DAV             | Data Valid                                  | U   | HS  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| DCL             | Device Clear                                | M   | UC  | Y   | 0   | 0   | 1   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| END             | End                                         | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| EOS             | End of String                               | M   | DD  | E   | E   | E   | E   | E   | E   | E   | E   | E   | E   | E   | E   | E   |
| GET             | Group Execute Trigger                       | M   | AC  | Y   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| GTL             | Go to Local                                 | M   | AC  | Y   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| IDY             | Identify                                    | U   | UC  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| IFC             | Interface Clear                             | U   | UC  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| LAG             | Listen Address Group                        | M   | AD  | Y   | 0   | 1   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| LLO             | Local Lock Out                              | M   | UC  | Y   | 0   | 0   | 1   | 0   | 0   | 1   | 0   | 0   | 1   | 0   | 0   | 1   |
| MLA             | My Listen Address                           | M   | AD  | Y   | 0   | 1   | L   | L   | L   | L   | L   | L   | L   | L   | L   | L   |
| MTA             | My Talk Address                             | M   | AD  | Y   | 1   | 0   | T   | T   | T   | T   | T   | T   | T   | T   | T   | T   |
| MSA             | My Secondary Address                        | M   | SE  | Y   | 1   | 1   | S   | S   | S   | S   | S   | S   | S   | S   | S   | S   |
| NUL             | Null Byte                                   | M   | DD  | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   | D   |
| OSA             | Other Secondary Address                     | M   | SE  |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| OTA             | Other Talk Address                          | M   | AD  |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| PCG             | Primary Command Group                       | M   | —   |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| PPC             | Parallel Poll Configure                    | M   | AC  | Y   | 0   | 0   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | 1   |
| PPE             | Parallel Poll Enable                        | M   | SE  | Y   | 1   | 1   | 0   | S   | P   | P   | P   | P   | P   | P   | P   | P   |
| PPD             | Parallel Poll Disable                       | M   | SE  | Y   | 1   | 1   | 1   | D   | D   | D   | D   | D   | D   | D   | D   | D   |
| PPR1            | Parallel Poll Response 1                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPR2            | Parallel Poll Response 2                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPR3            | Parallel Poll Response 3                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPR4            | Parallel Poll Response 4                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPR5            | Parallel Poll Response 5                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPR6            | Parallel Poll Response 6                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPR7            | Parallel Poll Response 7                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPR8            | Parallel Poll Response 8                   | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PPU             | Parallel Poll Unconfigure                  | M   | UC  | Y   | 0   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | 1   | 0   |
| REN             | Remote Enable                               | U   | UC  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| RFD             | Ready for Data                              | U   | HS  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| RQS             | Request Service                            | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| SCG             | Secondary Command Group                    | M   | SE  | Y   | 1   | 1   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| SDC             | Selected Device Clear                       | M   | AC  | Y   | 0   | 0   | 0   | 1   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| SPD             | Serial Poll Disable                         | M   | UC  | Y   | 0   | 0   | 1   | 1   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| SPE             | Serial Poll Enable                          | M   | UC  | Y   | 0   | 0   | 1   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| SRQ             | Service Request                             | U   | ST  | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| STB             | Status Byte                                 | M   | ST  | S   | X   | S   | S   | S   | S   | S   | S   | S   | S   | S   | S   | S   |
| TCT             | Take Control                                | M   | AC  | Y   | 0   | 0   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | 1   | 0   | 1   |
| TAG             | Talk Address Group                          | M   | AD  | Y   | 1   | 0   | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| UCG             | Universal Command Group                    | M   | UC  | Y   | 0   | 0   | 1   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| UNL             | Unlisten                                    | M   | AD  | Y   | 0   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |
| UNT             | Untalk                                      | M   | AD  | Y   | 1   | 0   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |

The 1/0 coding on ATN when sent concurrent with multiline messages has been added to this revision for interpretative convenience.
NOTES:
1. D1-D8 specify the device dependent data bits.
2. E1-E8 specify the device dependent code used to indicate the EOS message.
3. L1-L5 specify the device dependent bits of the device's listen address.
4. T1-T5 specify the device dependent bits of the device's talk address.
5. S1-S5 specify the device dependent bits of the device's secondary address.
6. S specifies the sense of the PPR.
   Response = $S \oplus \text{list}$
   P1-P3 specify the PPR message to be sent when a parallel poll is executed.
   \[
   \begin{array}{ccc|c}
   P3 & P2 & P1 & \text{PPR Message} \\
   \hline
   0 & 0 & 0 & \text{PPR1} \\
   \cdot & \cdot & \cdot & \cdot \\
   \cdot & \cdot & \cdot & \cdot \\
   \cdot & \cdot & \cdot & \cdot \\
   1 & 1 & 1 & \text{PPR8} \\
   \end{array}
   \]
7. D1-D4 specify don't-care bits that shall not be decoded by the receiving device. It is recommended that all zeroes be sent.
8. S1-S6, S8 specify the device dependent status. (DIO7 is used for the RQS message.)
9. The source of the message on the ATN line is always the C function, whereas the messages on the DIO and EOI lines are enabled by the T function.
10. The source of the messages on the ATN and EOI lines is always the C function, whereas the source of the messages on the DIO lines is always the PP function.
11. This code is provided for system use, see 6.3.
The Intel® 8293 GPIB Transceiver is a high-current, non-inverting buffer chip designed to interface the 8291A GPIB Talker/Listener, or the 8291A/8292 GPIB Talker/Listener/Controller combination, to the IEEE Standard 488-1978 Instrumentation Interface Bus. Each GPIB interface would contain two 8293 Bus Transceivers. In addition, the 8293 can also be used as a general-purpose bus driver.
Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUS1-BUS9</td>
<td>12, 13, 15-19, 21, 22</td>
<td>I/O</td>
<td>GPIB Lines, GPIB Side: These are the IEEE-488 bus interface driver/receivers, or TTL-compatible inputs on the 8291A/8292 side, depending on the mode used. Their use is programmed by the two mode select pins, OPTA and OPTB.</td>
</tr>
<tr>
<td>DATA1-DATA10</td>
<td>5-11, 29-25</td>
<td>I/O</td>
<td>GPIB Lines, 8291A/8292 Side: These are the pins to be connected to the 8291A and 8292 to interface with the GPIB. Their use is programmed by the two mode select pins, OPTA and OPTB. All these pins are TTL compatible.</td>
</tr>
<tr>
<td>T/R1</td>
<td>1</td>
<td>I</td>
<td>Transmit Receive 1: This pin controls the direction for NDAC, NRFD, DAV, and DIO1-DIO8. Input is TTL compatible.</td>
</tr>
<tr>
<td>T/R2</td>
<td>2</td>
<td>I</td>
<td>Transmit Receive 2: This pin controls the direction for EOI. Input is TTL compatible.</td>
</tr>
</tbody>
</table>

Table 2. 8293 Mode Selection Pin Mapping

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin No.</th>
<th>IEEE Implementation Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPTA</td>
<td>27</td>
<td>Mode 0</td>
</tr>
<tr>
<td>OPTB</td>
<td>26</td>
<td>0</td>
</tr>
<tr>
<td>DATA1</td>
<td>5</td>
<td>IFC</td>
</tr>
<tr>
<td>BUS1</td>
<td>12</td>
<td>IFC*</td>
</tr>
<tr>
<td>DATA2</td>
<td>6</td>
<td>REN</td>
</tr>
<tr>
<td>BUS2</td>
<td>13</td>
<td>REN*</td>
</tr>
<tr>
<td>DATA3</td>
<td>7</td>
<td>NC</td>
</tr>
<tr>
<td>BUS3</td>
<td>15</td>
<td>EO1*</td>
</tr>
<tr>
<td>DATA4</td>
<td>8</td>
<td>SRQ</td>
</tr>
<tr>
<td>BUS4</td>
<td>16</td>
<td>SRQ*</td>
</tr>
<tr>
<td>DATA5</td>
<td>9</td>
<td>NRFD</td>
</tr>
<tr>
<td>BUS5</td>
<td>17</td>
<td>NRFD*</td>
</tr>
<tr>
<td>DATA6</td>
<td>10</td>
<td>NDAC</td>
</tr>
<tr>
<td>BUS6</td>
<td>18</td>
<td>NDAC*</td>
</tr>
<tr>
<td>DATA7</td>
<td>11</td>
<td>T/R1O2</td>
</tr>
<tr>
<td>BUS7</td>
<td>19</td>
<td>ATN*</td>
</tr>
<tr>
<td>DATA8</td>
<td>23</td>
<td>ATN</td>
</tr>
<tr>
<td>BUS8</td>
<td>21</td>
<td>GIO1</td>
</tr>
<tr>
<td>DATA9</td>
<td>24</td>
<td>GIO1*</td>
</tr>
<tr>
<td>BUS9</td>
<td>25</td>
<td>GIO2</td>
</tr>
<tr>
<td>DATA10</td>
<td>22</td>
<td>GIO2*</td>
</tr>
<tr>
<td>T/R1</td>
<td>1</td>
<td>T/R1</td>
</tr>
<tr>
<td>T/R2</td>
<td>2</td>
<td>T/R2</td>
</tr>
<tr>
<td>EOI</td>
<td>3</td>
<td>EOI</td>
</tr>
<tr>
<td>ATN</td>
<td>4</td>
<td>ATN</td>
</tr>
</tbody>
</table>

*Note: These pins are the IEEE-488 bus non-inverting driver/receivers. They include all the bus terminations required by the Standard and may be connected directly to the GPIB bus connector.
GENERAL DESCRIPTION

The 8293 is a bidirectional transceiver. It was designed to interface the Intel 8291A GPIB Talker/Listener and the Intel® 8292 GPIB Controller to the IEEE Standard 488-1978 Instrumentation Bus (also referred to as the GPIB). The Intel GPIB Transceiver meets or exceeds all of the electrical specifications defined in the IEEE Standard 488-1978, Section 3.3–3.5, including the bus termination specifications.

The 8293 can be hardware programmed to one of four modes of operation. These modes allow the 8293 to be configured to support both a Talker/Listener/Controller environment and a Talker/Listener environment. In addition, the 8293 can be used as a general-purpose, three-state (push-pull) or open-collector bus transceiver with nine receiver/drivers. Two modes each are used to support a Talker/Listener (see Figure 3) and a Talker/Listener/Controller environment (see Figure 4). Mode 1 is used in general-purpose environments.

![Figure 3. Talker/Listener Configuration](image)

![Figure 4. Talker/Listener/Controller Configuration](image)

Table 3. Mode 0 Pin Control Configuration

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>T/R1</td>
<td>1</td>
<td>I</td>
<td>Transmit Receive 1 Direction control for NDAC and NRFD. If T/R1 is high, then NDAC* and NRFD* are receiving. Input is TTL compatible.</td>
</tr>
<tr>
<td>NDAC</td>
<td>10</td>
<td>I/O</td>
<td>Not Data Accepted: Processor GPIB bus handshake control line; used to indicate the condition of acceptance of data by device(s). It is TTL compatible.</td>
</tr>
<tr>
<td>NDAC*</td>
<td>18</td>
<td>I/O</td>
<td>Not Data Accepted: IEEE GPIB bus handshake control line. When an input, it is a TTL compatible Schmitt-trigger. When an output, it is an open-collector driver with 48 mA sinking capability.</td>
</tr>
<tr>
<td>NRFD</td>
<td>9</td>
<td>I/O</td>
<td>Not Ready For Data: Processor GPIB handshake control line; used to indicate the condition of readiness of device(s) to accept data. This pin is TTL compatible.</td>
</tr>
</tbody>
</table>
Table 3. Mode 0 Pin Description (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>NRFD*</td>
<td>17</td>
<td>I/O</td>
<td>Not Ready For Data: IEEE GPIB bus handshake control line. When an input, it is a TTL compatible Schmitt-trigger. When an output, it is an open-collector driver with a 48 mA current sinking capability.</td>
</tr>
<tr>
<td>T/R2</td>
<td>2</td>
<td>I</td>
<td>Transmit Receive 2: Direction control for EOI. If T/R2 is high, EOI* is sending. Input is TTL compatible.</td>
</tr>
<tr>
<td>EOI</td>
<td>3</td>
<td>I/O</td>
<td>End Or Identify: Processor GPIB bus control line; is used by a talker to indicate the end of a multiple byte transfer. This pin is TTL compatible.</td>
</tr>
<tr>
<td>EOI*</td>
<td>15</td>
<td>I/O</td>
<td>End Or Identify: IEEE GPIB bus control line; is used by a talker to indicate the end of a multiple byte transfer. This pin is a three-state (push-pull) driver capable of sinking 48 mA and a TTL compatible receiver with hysteresis.</td>
</tr>
<tr>
<td>SRO</td>
<td>8</td>
<td>I</td>
<td>Service Request: Processor GPIB bus control line; used by a device to indicate the need for service and to request an interruption of the current sequence of events on the GPIB. It is a TTL compatible input.</td>
</tr>
<tr>
<td>SRO*</td>
<td>16</td>
<td>O</td>
<td>Service Request: IEEE GPIB bus control line; it is an open collector driver capable of sinking 48 mA.</td>
</tr>
<tr>
<td>REN</td>
<td>6</td>
<td>O</td>
<td>Remote Enable: Processor GPIB bus control line; used by a controller (in conjunction with other messages) to select between two alternate sources of device programming data (remote or local control). This output is TTL compatible.</td>
</tr>
<tr>
<td>REN*</td>
<td>13</td>
<td>I</td>
<td>Remote Enable: IEEE GPIB bus control line. This input is a TTL compatible Schmitt-trigger.</td>
</tr>
<tr>
<td>ATN</td>
<td>4</td>
<td>O</td>
<td>Attention: Processor GPIB bus control line; used by the 8291 to determine how data on the DIO signal lines are to be interpreted. This is a TTL compatible output.</td>
</tr>
<tr>
<td>ATN*</td>
<td>19</td>
<td>I</td>
<td>Attention: IEEE GPIB bus control line; this input is a TTL compatible Schmitt-trigger.</td>
</tr>
<tr>
<td>IFC</td>
<td>5</td>
<td>O</td>
<td>Interface Clear: Processor GPIB bus control line; used by a controller to place the interface system into a known quiescent state. It is a TTL compatible output.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IFC*</td>
<td>12</td>
<td>I</td>
<td>Interface Clear: IEEE GPIB bus control line. This input is a TTL compatible Schmitt-trigger.</td>
</tr>
<tr>
<td>T/RIO1</td>
<td>11</td>
<td>I</td>
<td>Transmit Receive General IO: Direction control for the two spare transceivers. These pins are TTL compatible.</td>
</tr>
<tr>
<td>T/RIO2</td>
<td>23</td>
<td>I</td>
<td>Transmit Receive General IO: Direction control for the two spare transceivers. These pins are TTL compatible.</td>
</tr>
<tr>
<td>GIO1</td>
<td>24</td>
<td>I/O</td>
<td>General IO: This is the TTL side of the two spare transceivers. These pins are TTL compatible.</td>
</tr>
<tr>
<td>GIO2</td>
<td>25</td>
<td>I/O</td>
<td>General IO: These are spare three-state (push-pull) drivers/Schmitt-trigger receivers. The drivers can sink 48 mA.</td>
</tr>
</tbody>
</table>

Figure 6. Talker/Listener Data Configuration
Table 4. Mode 1 Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>T/R1</td>
<td>1</td>
<td>I</td>
<td>Transmit Receive 1: Controls the direction for DAV and the DIO lines. If T/R1 is high, then all these lines are sending information to the IEEE GPIB lines. This input is TTL compatible.</td>
</tr>
<tr>
<td>EOI</td>
<td>3</td>
<td>I</td>
<td>End Of Sequence And Attention: Processor GPIB control lines. These two control signals are ANDed together to determine whether all the transceivers in the 8293 are three-state (push-pull) or open-collector. When both signals are low (true), then the controller is performing a parallel poll and the transceivers are all open-collector. These inputs are TTL compatible.</td>
</tr>
<tr>
<td>ATN</td>
<td>4</td>
<td>I</td>
<td>Data Valid: Processor GPIB bus handshake control line; used to indicate the condition (availability and validity) of information on the DIO lines. It is TTL compatible.</td>
</tr>
<tr>
<td>DAV</td>
<td>24</td>
<td>I/O</td>
<td>Data Valid: IEEE GPIB bus handshake control line. When an input, it is a TTL compatible Schmitt-trigger. When DAV&quot; is an output, it can sink 48 mA.</td>
</tr>
<tr>
<td>DIO1</td>
<td>25, 23, 10, 9, 8, 7, 6, 5</td>
<td>I/O</td>
<td>Data Input/Output: Processor GPIB bus data lines; used to carry message and data bytes in a bit-parallel byte-serial form controlled by the three handshake signals. These lines are TTL compatible.</td>
</tr>
<tr>
<td>DIO1*</td>
<td>22, 19, 18, 17, 16, 15, 13, 12</td>
<td>I/O</td>
<td>Data Input/Output: IEEE GPIB bus data lines. They are TTL compatible Schmitt-triggers when used for input and can sink 48 mA when used for output. See ATN and EOI description for output mode.</td>
</tr>
</tbody>
</table>

Figure 7. Talker/Listener/Controller Control Configuration

NOTE: FUNCTION OF ATN TRANSCEIVER

<table>
<thead>
<tr>
<th>ATN = LOW</th>
<th>ATN = HIGH</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATN = ATN*</td>
<td>ATN = HIGH</td>
</tr>
<tr>
<td>ATN* = INPUT</td>
<td>ATN* = ATN</td>
</tr>
<tr>
<td>ATNO = INPUT</td>
<td>ATNO = ATNO</td>
</tr>
</tbody>
</table>

S/R = LOW S/R = HIGH
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>T/R1</td>
<td>1</td>
<td>I</td>
<td>Transmit Receive 1: Direction control for NDAC and NRFD. If T/R is high, then NDAC and NRFD are receiving. Input is TTL compatible.</td>
</tr>
<tr>
<td>NDAC</td>
<td>10</td>
<td>I/O</td>
<td>Not Data Accepted: Processor GPIB bus handshake control line; used to indicate the condition of acceptance of data by device(s). This pin is TTL compatible.</td>
</tr>
<tr>
<td>NDAC*</td>
<td>18</td>
<td>I/O</td>
<td>Not Data Accepted: IEEE GPIB bus handshake control line. It is a TTL compatible Schmitt-trigger when used for input and an open-collector driver with a 48 mA current sink capability when used for output.</td>
</tr>
<tr>
<td>NRFD</td>
<td>9</td>
<td>I/O</td>
<td>Not Ready For Data: Processor GPIB bus handshake control line; used to indicate the condition of readiness of device(s) to accept data. This pin is TTL compatible.</td>
</tr>
<tr>
<td>NRFD*</td>
<td>17</td>
<td>I/O</td>
<td>Not Ready For Data: IEEE GPIB bus handshake control line. It is a TTL compatible Schmitt-trigger when used for input and an open-collector driver with a 48 mA current sink capability when used for output.</td>
</tr>
<tr>
<td>SYP</td>
<td>22</td>
<td>I</td>
<td>System Controller: Used to monitor the system controller switch and control the direction for IFC and REN. This pin is a TTL compatible input.</td>
</tr>
<tr>
<td>REN</td>
<td>6</td>
<td>I/O</td>
<td>Remote Enable: Processor GPIB control line; used by the active controller (in conjunction with other messages) to select between two alternate sources of device programming data (remote or local control). This pin is TTL compatible.</td>
</tr>
<tr>
<td>REN*</td>
<td>13</td>
<td>I/O</td>
<td>Remote Enable: IEEE GPIB bus control line. When used as an input, this is a TTL compatible Schmitt-trigger. When an output, it is a three-state driver with a 48 mA current sinking capability.</td>
</tr>
<tr>
<td>IFC</td>
<td>5</td>
<td>I/O</td>
<td>Interface Clear: Processor GPIB bus control line; used by the active controller to place the interface system into a known quiescent state. This pin is TTL compatible.</td>
</tr>
<tr>
<td>IFC*</td>
<td>12</td>
<td>I/O</td>
<td>Interface Clear: IEEE GPIB control line. This is a TTL compatible Schmitt-trigger when used for input and a three-state driver capable of sinking 48 mA current when used for output.</td>
</tr>
<tr>
<td>CIC</td>
<td>24</td>
<td>I</td>
<td>Controller In Charge: Used to control the direction of the SRQ and to indicate that the 8292 is in charge of the bus. CIC is a TTL compatible input.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLTH†</td>
<td>21</td>
<td>I</td>
<td>Clear Latch: Used to clear the IFC Received latch after it has been recognized by the 8292. Normally low (except after a hardware reset). It will be pulsed high when IFC Received is recognized by the 8292. This input is TTL compatible.</td>
</tr>
<tr>
<td>IFCL</td>
<td>25</td>
<td>O</td>
<td>IFC Received Latch: The 8292 monitors the IFC line when it is not the active controller through this pin.</td>
</tr>
<tr>
<td>SRQ</td>
<td>8</td>
<td>I/O</td>
<td>Service Request: Processor GPIB control line; indicates the need for attention and requests the active controller to interrupt the current sequence of events on the GPIB bus. This pin is TTL compatible.</td>
</tr>
<tr>
<td>SRQ*</td>
<td>16</td>
<td>I/O</td>
<td>Service Request: IEEE GPIB bus control line. When used as an input, this pin is a TTL compatible Schmitt-trigger. When used as an output, it is an open-collector driver with a 48 mA current sinking capability.</td>
</tr>
<tr>
<td>T/R2</td>
<td>2</td>
<td>I</td>
<td>Transmit Receive 2: Controls the direction for EOI. This input is TTL compatible.</td>
</tr>
<tr>
<td>ATNO</td>
<td>23</td>
<td>I</td>
<td>Attention Out: Processor GPIB bus control line; used by the 8292 for ATN control of the IEEE bus during &quot;take control synchronously&quot; operations. A low on this input causes ATN to be asserted if CIC indicates that this 8292 is in charge. ATNO is a TTL compatible input.</td>
</tr>
<tr>
<td>ATN</td>
<td>11</td>
<td>O</td>
<td>Attention In: Processor GPIB bus control line; used by the 8292 to monitor the ATN line. This output is TTL compatible.</td>
</tr>
<tr>
<td>ATN*</td>
<td>19</td>
<td>I/O</td>
<td>Attention: IEEE GPIB bus control line; used by a controller to specify how data on the DIO signal lines are to be interpreted and which devices must respond to data. When used as an output, this pin is a three-state driver capable of sinking 48 mA current. As an input, it is a TTL compatible Schmitt-trigger.</td>
</tr>
<tr>
<td>EO12</td>
<td>7</td>
<td>I/O</td>
<td>End Or Identify 2: Processor GPIB bus control line; used in conjunction with ATN by the active controller (the 8292) to execute a polling sequence. This pin is TTL compatible.</td>
</tr>
<tr>
<td>E0I</td>
<td>3</td>
<td>I/O</td>
<td>End Or Identify: Processor GPIB bus control line; used by a talker to indicate the end of a multiple byte transfer sequence. This pin is TTL compatible.</td>
</tr>
</tbody>
</table>

NOTES:
1. $V_{IL}$ is guaranteed at 1.1 V on these inputs to accommodate the high current-sourcing capability of these pins during a low input in Mode 2.
Table 5. Mode 2 Pin Description (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>EOI'</td>
<td>15</td>
<td>I/O</td>
<td>End Or Identity: IEEE GPIB bus control line; used by a talker to indicate the end of a multiple byte transfer sequence or, by a controller in conjunction with ATN, to execute a polling sequence. When an output, this pin can sink 48 mA current. When an input, it is a TTL compatible Schmitt-trigger.</td>
</tr>
</tbody>
</table>

Table 6. Mode 3 Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>T/R1</td>
<td>1</td>
<td>I</td>
<td>Transmit Receive 1: Controls the direction for DAV and the DIO lines. If T/R1 is high, then all these lines are sending information to the IEEE GPIB lines. This input is TTL compatible.</td>
</tr>
<tr>
<td>EOI</td>
<td>3</td>
<td>I</td>
<td>End Of Sequence and Attention: Processor GPIB control lines. These two control lines are ANDed together to determine whether all the transceivers in the 8293 are push-pull or open-collector. When both signals are low (true), then the controller is performing a parallel poll and the transceivers are all open-collector. These inputs are TTL compatible.</td>
</tr>
<tr>
<td>ATN</td>
<td>4</td>
<td>I</td>
<td>Attention Out: Processor GPIB control line; used by the 8292 during &quot;take control synchronously&quot; operations. This pin is TTL compatible.</td>
</tr>
<tr>
<td>DAV</td>
<td>24</td>
<td>I/O</td>
<td>Interface Clear Latched: Used to make DAV received after the system controller asserts IFC. This input is TTL compatible.</td>
</tr>
<tr>
<td>DAV*</td>
<td>21</td>
<td>I/O</td>
<td>Data Valid: Processor GPIB handshake control line; used to indicate the condition (availability and validity) of information on the DIO signals. This pin is TTL compatible.</td>
</tr>
<tr>
<td>DIO1-DIO8</td>
<td>25, 23, 10, 9, 8, 7, 6, 5</td>
<td>I/O</td>
<td>Data Input/Output: Processor GPIB bus data lines; used to carry message and data bytes in a bit-parallel byte-serial from controlled by the three handshake signals. These lines are TTL compatible.</td>
</tr>
<tr>
<td>DIO1-DIO8</td>
<td>22, 19, 18, 17, 16, 15, 13, 12</td>
<td>I/O</td>
<td>Data Input/Output: IEEE GPIB bus data lines. They are TTL compatible Schmitt-triggers when used for input and can sink 48 mA when used for output.</td>
</tr>
</tbody>
</table>

Figure 8. Talker/Listener/Controller Data Configuration
Figure 9. 8291A and 8293 System Configuration
Figure 10. 8291A, 8292, and 8293 System Configuration
**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias: \(0\)°C to 70°C

Storage Temperature: \(-65\)°C to \(+150\)°C

Voltage on any Pin with Respect to Ground: \(-1.0\)V to \(+7\)V

Power Dissipation: 1 Watt

*NOTICE:

1. Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.

2. All devices are guaranteed to operate within the minimum and maximum parameter limits specified below. Typical parameters however are not tested and are not guaranteed. Established statistically, they indicate the performance level expected in a typical device at room temperature (\(T_A = 25^\circ\)C) and \(V_{CC} = 5\)V.

---

**D.C. CHARACTERISTICS** (\(T_A = 0\)°C to 70°C, \(V_{CC} = 5.0\)V ±10%, GND = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
</tr>
<tr>
<td>(V_{IL1})</td>
<td>Input Low Voltage (GPIB Bus Pins)</td>
<td>(0.8)</td>
<td>0.8 (V)</td>
<td></td>
</tr>
<tr>
<td>(V_{IL2})</td>
<td>Input Low Voltage (Option Pins)</td>
<td>(-0.1)</td>
<td>0.1 (V)</td>
<td></td>
</tr>
<tr>
<td>(V_{IL3})</td>
<td>Input Low Voltage (All Others)</td>
<td>(0.8)</td>
<td>0.8 (V)</td>
<td></td>
</tr>
<tr>
<td>(V_{IH1})</td>
<td>Input High Voltage (GPIB Bus Pins)</td>
<td>(2.0)</td>
<td>(V_{CC})</td>
<td></td>
</tr>
<tr>
<td>(V_{IH2})</td>
<td>Input High Voltage (Option Pins)</td>
<td>(4.5)</td>
<td>(V_{CC})</td>
<td></td>
</tr>
<tr>
<td>(V_{IH3})</td>
<td>Input High voltage (All Others)</td>
<td>(2.0)</td>
<td>(V_{CC})</td>
<td></td>
</tr>
<tr>
<td>(V_{IH4})</td>
<td>Receiver Input Hysteresis</td>
<td>400</td>
<td>(mV)</td>
<td></td>
</tr>
<tr>
<td>(V_{OL1})</td>
<td>Output Low Voltage (GPIB Bus Pins)</td>
<td>(0.5)</td>
<td>(V)</td>
<td>(I_{OL} = 48\ mA)</td>
</tr>
<tr>
<td>(V_{OL2})</td>
<td>Output Low Voltage (All Others)</td>
<td>(0.5)</td>
<td>(V)</td>
<td>(I_{OL} = 16\ mA)</td>
</tr>
<tr>
<td>(V_{OH1})</td>
<td>Output High Voltage (GPIB Bus Pins)</td>
<td>(2.4)</td>
<td>(V)</td>
<td>(I_{OH} = -5.2\ mA)</td>
</tr>
<tr>
<td>(V_{OH2})</td>
<td>Output High Voltage (All Others)</td>
<td>(2.4)</td>
<td>(V)</td>
<td>(I_{OH} = -800\ \mu)A</td>
</tr>
<tr>
<td>(V_{IT})</td>
<td>Receiver Input Threshold (High to Low)</td>
<td>(0.8)</td>
<td>(V)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(I_{LC})</td>
<td>Input Load Current (GPIB Pins)</td>
<td>See Bus Load Line Diagram</td>
<td>(V_{CC} = 5.0)V ±5%</td>
<td></td>
</tr>
<tr>
<td>(I_{IL})</td>
<td>Input Leakage Current (All Others)</td>
<td>10</td>
<td>(\mu)A</td>
<td>0.45 ≤ (V_{IN} &lt; V_{CC})</td>
</tr>
<tr>
<td>(I_{PD})</td>
<td>Bus Power Down Leakage Current</td>
<td>40</td>
<td>(\mu)A</td>
<td>0.45V ≤ (V_{BUS} &lt; 2.7)V</td>
</tr>
<tr>
<td>(I_{CC})</td>
<td>Power Supply Current</td>
<td>110</td>
<td>175</td>
<td>(mA)</td>
</tr>
</tbody>
</table>

**NOTES:**

1. \(V_{IL3} = 1.1\)V max on pins 21 and 22 in Mode 2 for the 8293-10.

---

**CAPACITANCE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Typ.</td>
<td>Max.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(C_{IO1})</td>
<td>I/O Capacitance (GPIB Side)</td>
<td>50</td>
<td>80</td>
<td>(pF)</td>
<td>(V_{IN} = V_{CC})</td>
<td></td>
</tr>
<tr>
<td>(C_{IO2})</td>
<td>I/O Capacitance (System Side)</td>
<td>35</td>
<td>50</td>
<td>(pF)</td>
<td>(V_{IN} = V_{CC})</td>
<td></td>
</tr>
<tr>
<td>(C_{ITR})</td>
<td>Input Capacitance (T/R1, T/R2)</td>
<td>7</td>
<td>10</td>
<td>(pF)</td>
<td>(V_{IN} = V_{CC})</td>
<td></td>
</tr>
</tbody>
</table>
A.C. CHARACTERISTICS  ($T_A = 0^\circ\text{C to } 70^\circ\text{C}, V_{CC} = 5.0V \pm 10\%, \text{GND} = 0V$)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{p1}$</td>
<td>Transmitter Propagation Delay (All Lines)</td>
<td>30</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{p2}$</td>
<td>Receiver Propagation Delay (EOI, ATN and Handshake Lines)</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{p3}$</td>
<td>Receiver Propagation Delay (All Other Lines)</td>
<td>60</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHZ1}$</td>
<td>Transmitter Disable Delay (High to 3-State)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PZH1}$</td>
<td>Transmitter Enable Delay (3-state to High)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PLZ1}$</td>
<td>Transmitter Disable Delay (Low to 3-State)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PZL1}$</td>
<td>Transmitter Enable Delay (3-State to Low)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PHZ2}$</td>
<td>Receiver Disable Delay (High to 3-State)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PZH2}$</td>
<td>Receiver Enable Delay (3-State to High)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PLZ2}$</td>
<td>Receiver Disable Delay (Low to 3-State)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{PZL2}$</td>
<td>Receiver Enable Delay (3-State to Low)</td>
<td>40</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{MS}$</td>
<td>Mode Switch Delay</td>
<td>10</td>
<td>$\mu$s</td>
</tr>
</tbody>
</table>

TYPICAL OUTPUT LOADING CIRCUITS

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC 1 AND 0.45V FOR A LOGIC 0. TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC 1 AND 0.8V FOR A LOGIC 0.
WAVEFORMS

*.delays are referenced against percentage of final output wherever 3-state outputs are involved because the rise and fall times depend on the external pull-up and pull-down loads.

BUS LOAD LINE

TYPICAL RECEIVER HYSTERESIS CHARACTERISTICS
The Intel® 8294A Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294A; however, the 56-bit key is user-defined and may be changed at any time.

The 56-bit key and 64-bit message data are transferred to and from the 8294A in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 400 bytes/second. The 8294A also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294A implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.
**Table 1. Pin Description**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>1</td>
<td></td>
<td>No Connection.</td>
</tr>
<tr>
<td>X1</td>
<td>2</td>
<td>I</td>
<td>Crystal: Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.</td>
</tr>
<tr>
<td>X2</td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RESET</td>
<td>4</td>
<td>I</td>
<td>Reset: A low signal to this pin resets the 8294A.</td>
</tr>
<tr>
<td>VCC</td>
<td>5</td>
<td></td>
<td>Power: Tied high.</td>
</tr>
<tr>
<td>CS</td>
<td>6</td>
<td>I</td>
<td>Chip Select: A low signal to this pin enables reading and writing to the 8294A.</td>
</tr>
<tr>
<td>GND</td>
<td>7</td>
<td></td>
<td>Ground: This pin must be tied to ground.</td>
</tr>
<tr>
<td>RD</td>
<td>8</td>
<td>I</td>
<td>Read: An active low read strobe at this pin enables the CPU to read data and status from the internal DEU registers.</td>
</tr>
<tr>
<td>A0</td>
<td>9</td>
<td>I</td>
<td>Address: Address input used by the CPU to select DEU registers during read and write operations.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write: An active low write strobe at this pin enables the CPU to send data and commands to the DEU.</td>
</tr>
<tr>
<td>SYNC</td>
<td>11</td>
<td>O</td>
<td>Sync: High frequency (Clock ~ 15) output. Can be used as a strobe for external circuitry.</td>
</tr>
<tr>
<td>D0</td>
<td>12</td>
<td>I/O</td>
<td>Data Bus: Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A.</td>
</tr>
<tr>
<td>D1</td>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D2</td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D3</td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D4</td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D5</td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D6</td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>D7</td>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td></td>
<td>Ground: This pin must be tied to ground.</td>
</tr>
<tr>
<td>VCC</td>
<td>40</td>
<td></td>
<td>Power: +5 volt power input: +5V ± 10%.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>39</td>
<td></td>
<td>No Connection.</td>
</tr>
<tr>
<td>DACK</td>
<td>38</td>
<td>I</td>
<td>DMA Acknowledge: Input signal from the 8257 DMA Controller acknowledging that the requested DMA cycle has been granted.</td>
</tr>
<tr>
<td>DRQ</td>
<td>37</td>
<td>O</td>
<td>DMA Request: Output signal to the 8257 DMA Controller requesting a DMA cycle.</td>
</tr>
<tr>
<td>SRQ</td>
<td>36</td>
<td>O</td>
<td>Service Request: Interrupt to the CPU indicating that the 8294A is awaiting data or commands at the input buffer. SRQ=1 implies IBF=0.</td>
</tr>
<tr>
<td>OAV</td>
<td>35</td>
<td>O</td>
<td>Output Available: Interrupt to the CPU indicating that the 8294A has data or status available in its output buffer. OAV=1 implies OBF=1.</td>
</tr>
<tr>
<td>NC</td>
<td>34</td>
<td></td>
<td>No Connection.</td>
</tr>
<tr>
<td>P6</td>
<td>33</td>
<td>O</td>
<td>Output Port: User output port lines.</td>
</tr>
<tr>
<td>P5</td>
<td>32</td>
<td>O</td>
<td>Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function.</td>
</tr>
<tr>
<td>P4</td>
<td>31</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P3</td>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2</td>
<td>29</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1</td>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P0</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>26</td>
<td></td>
<td>Power: +5V power input. (+5V ±10%) Low power standby pin.</td>
</tr>
<tr>
<td>VCC</td>
<td>25</td>
<td></td>
<td>Power: Tied high.</td>
</tr>
<tr>
<td>CCMP</td>
<td>24</td>
<td>O</td>
<td>Conversion Complete: Interrupt to the CPU indicating that the encryption/decryption of an 8-byte block is complete.</td>
</tr>
<tr>
<td>NC</td>
<td>23</td>
<td></td>
<td>No Connection.</td>
</tr>
<tr>
<td>NC</td>
<td>22</td>
<td></td>
<td>No Connection.</td>
</tr>
<tr>
<td>NC</td>
<td>21</td>
<td></td>
<td>No Connection.</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION

OPERATION

The data conversion sequence is as follows:

1. A Set Mode command is given, enabling the desired interrupt outputs.
2. An Enter New Key command is issued, followed by 8 data inputs which are retained by the DEU for encryption/decryption. Each byte must have odd parity.
3. An Encrypt Data or Decrypt Data command sets the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU; e.g., a Decrypt Data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

INTERNAL DEU REGISTERS

Four internal registers are addressable by the master processor: 2 for input, and 2 for output. The following table describes how these registers are accessed.

<table>
<thead>
<tr>
<th>RD</th>
<th>WR</th>
<th>CS</th>
<th>Ao</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Data input buffer</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Data output buffer</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Command input buffer</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>Status output buffer</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>Don't care</td>
</tr>
</tbody>
</table>

The functions of each of these registers are described below.

Data Input Buffer — Data written to this register is interpreted in one of three ways, depending on the preceding command sequence.
1. Part of a key.
2. Data to be encrypted or decrypted.
3. A DMA block count.

Data Output Buffer — Data read from this register is the output of the encryption/decryption operation.

Command Input Buffer — Commands to the DEU are written into this register. (See command summary below.)

Status Output Buffer — DEU status is available in this register at all times. It is used by the processor for polled command and data transfer operations.

<table>
<thead>
<tr>
<th>STATUS BIT:</th>
<th>FUNCTION:</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
<td>X X X KPE CF DEC IBF OBF</td>
</tr>
</tbody>
</table>

IBF Input Buffer Full; A write to the Data Input Buffer or to the Command Input Buffer sets IBF = 1 The DEU resets this flag when it has accepted the input byte. Nothing should be written when IBF = 1.

DEC Decrypt; indicates whether the DEU is in an encrypt or a decrypt mode. DEC = 1 implies the decrypt mode. DEC = 0 implies the encrypt mode.

After 8294A has accepted a ‘Decrypt Data’ or ‘Encrypt Data’ command, 11 cycles are required to update the DEC bit.

CF Completion Flag; This flag may be used to indicate any or all of three events in the data transfer protocol.
1. It may be used in lieu of a counter in the processor routine to flag the end of an 8-byte transfer.
2. It must be used to indicate the validity of the KPE flag.
3. It may be used in lieu of the CCMP interrupt to indicate the completion of a DMA operation.

KPE Key Parity Error; After a new key has been entered, the DEU uses this flag in conjunction with the CF flag to indicate correct or incorrect parity.

COMMAND SUMMARY

1 — Enter New Key
OP CODE: 0100000000 MSB LSB

This command is followed by 8 data byte inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data. These data bytes must have odd parity represented by the LSB.

2 — Encrypt Data
OP CODE: 0011000000 MSB LSB

This command puts the 8294A into the encrypt mode.

3 — Decrypt Data
OP CODE: 0010000000 MSB LSB

This command puts the 8294A into the decrypt mode.

4 — Set Mode
OP CODE: 0000000000 MSB LSB

where:
A is the OAV (Output Available) interrupt enable
B is the SRQ (Service Request) interrupt enable
C is the DMA (Direct Memory Access) transfer enable
D is the CCMP (Conversion Complete) interrupt enable

7-483
This command determines which interrupt outputs will be enabled. A "1" in bits A, B, or D will enable the OAV, SRQ, or CCMP interrupts respectively. A "1" in bit C will allow DMA transfers. When bit C is set the OAV and SRQ interrupts should also be enabled (bits A,B = 1). Following the command in which bit C, the DMA bit, is set, the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

5 — Write to Output Port

<table>
<thead>
<tr>
<th>OP CODE</th>
<th>1</th>
<th>P6</th>
<th>P5</th>
<th>P4</th>
<th>P3</th>
<th>P2</th>
<th>P1</th>
<th>P0</th>
</tr>
</thead>
</table>

This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port. The initial output data is 1111111. Use of this port is independent of the encryption/decryption function.

PROCESSOR/DEU INTERFACE PROTOCOL
ENTERING A NEW KEY

The timing sequence for entering a new key is shown in Figure 3. A flowchart showing the CPU software to accommodate this sequence is given in Figure 4.

After the Enter New Key command is issued, 8 data bytes representing the new key are written to the data input buffer (most significant byte first). After the eighth byte is entered into the DEU, CF goes true (CF=1). The CF bit goes false again when KPE is valid. The CPU can then check the KPE flag. If KPE=1, a parity error has been detected and the DEU has not accepted the key. Each byte is checked for odd parity, where the parity bit is the LSB of each byte.

Since CF=1 only for a short period of time after the last byte is accepted, the CPU which polls the CF flag might miss detecting CF=1 momentarily. Thus, a counter should be used, as in Figure 4, to flag the end of the new key entry. Then CF is used to indicate a valid KPE flag.

Figure 3. Entering a New Key

Figure 4. Flowchart for Entering a New Key
ENCRTYING OR DECRYPTING DATA

Figure 5 shows the timing sequence for encrypting or decrypting data. The CPU writes 8 data bytes to the DEU's data input buffer for encryption/decryption. CF then goes true (CF = 1) to indicate that the DEU has accepted the 8-byte block. Thus, the CPU may test for IBF = 0 and CF = 1 to terminate the input mode, or it may use a software counter. When the encryption/decryption is complete, the CCMP and OAV interrupts are asserted and the OBF flag is set true (OBF = 1). OAV and OBF are set false again after each of the converted data bytes is read back by the CPU. The CCMP interrupt is set false, and remains false, after the first read. After 8 bytes have been read back by the CPU, CF goes false (CF = 0). Thus, the CPU may test for CF = 0 to terminate the read mode. Also, the CCMP interrupt may be used to initiate a service routine which performs the next series of 8 data reads and 8 data writes.

Figure 5. Encrypting/Decrypting Data

Figure 6 offers two flowcharts outlining the alternative means of implementing the data conversion protocol. Either the CF flag or a software counter may be used to end the read and write modes.

SRQ = 1 implies IBF = 0, OAV = 1 implies OBF = 1. This allows interrupt routines to do data transfers without checking status first. However, the OAV service routine must detect and flag the end of a data conversion.

Figure 6. Data Conversion Flowcharts
USING DMA

The timing sequence for data conversions using DMA is shown in Figure 7. This sequence can be better understood when considered in conjunction with the hardware DMA interface in Figure 8. Note that the use of the DMA feature requires 3 external AND gates and 2 DMA channels (one for input, one for output). Since the DEU has only one DMA request pin, the SRQ and OAV outputs are used in conjunction with two of the AND gates to create separate DMA request outputs for the 2 DMA channels. The third AND gate combines the two active-low DACK inputs.

Figure 7. DMA Sequence

To initiate a DMA transfer, the CPU must first initialize the two DMA channels as shown in the flowchart in Figure 9. It must then issue a Set Mode command to the DEU enabling the OAV, SRQ, and DMA outputs. The CCMP interrupt may be enabled or disabled, depending on whether that output is desired. Following the Set Mode command, there must be a data byte giving the number of 8-byte blocks of data (n<256) to be converted. The DEU then generates the required number of DMA requests to the 2 DMA channels with no further CPU intervention. When the requested number of blocks has been converted, the DEU will set CF and assert the CCMP interrupt (if enabled). CCMP then goes false again with the next write to the DEU (command or data).

Upon completion of the conversion, the DMA mode is disabled and the DEU returns to the encrypt/decrypt mode. The enabled interrupt outputs, however, will remain enabled until another Set Mode command is issued.

Figure 8. DMA Interface

SINGLE BYTE COMMANDS

Figure 10 shows the timing and protocol for single byte commands. Note that any of the commands is effective as a pacify command in that they may be entered at any time, except during a DMA conversion. The DEU is thus set to a known state. However, if a command is issued out of sequence, an additional protocol is required (Figure 11). The CPU must wait until the command is accepted (IBF = 0). A data read must then be issued to clear anything the preceding command sequence may have left in the Data Output Buffer.
CPU/DEU INTERFACES
Figures 12 through 15 illustrate four interface configurations used in the CPU/DEU data transfers. In all cases SRO will be true (if enabled) and IBF will be false when the DEU is ready to accept data or commands.

Figure 10. Single Byte Commands

Figure 11. Pacify Protocol

Figure 12. Polling Interface

Figure 13. Single Interrupt Interface

Figure 14. Dual Interrupt Interface
The 8294A's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 16.

Figure 15. DMA Interface

Figure 16. Oscillator Configuration

Figure 17. Recommended Crystal
DRIVING FROM EXTERNAL SOURCE—TWO OPTIONS

FOR THE 8294A XTAL2 MUST BE HIGH
35-50% OF THE PERIOD
RISE AND FALL TIMES MUST
NOT EXCEED 10 ns
RESISTOR TO VCC IS NEEDED
TO ENSURE VIH = 3.0V IF TTL
CIRCUITRY IS USED

Figure 18. Recommended Connection for External Clock Signal

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias .............. 0°C to 70°C
Storage Temperature ..................... -65°C to +150°C
Voltage on Any Pin With
Respect to Ground ......................... -0.5V to +7V
Power Dissipation .......................... 1.5 Watt

D.C. AND OPERATING CHARACTERISTICS (Tamb = 0°C to 70°C, VCC = +5V ± 10%, VIH = VCC)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Symbol</td>
<td>Min.</td>
<td>Typ.</td>
</tr>
<tr>
<td>VIL</td>
<td>Input Low Voltage (All</td>
<td>-0.5</td>
<td>0.8</td>
</tr>
<tr>
<td></td>
<td>Except X1, X2, RESET)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL1</td>
<td>Input Low Voltage (X1, X2,</td>
<td>-0.5</td>
<td>0.6</td>
</tr>
<tr>
<td></td>
<td>RESET)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL2</td>
<td>Input Low Voltage (X1, X2,</td>
<td>2.2</td>
<td>VCC</td>
</tr>
<tr>
<td></td>
<td>RESET)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL3</td>
<td>Input Low Voltage (X1, X2,</td>
<td>3.0</td>
<td>VCC</td>
</tr>
<tr>
<td></td>
<td>RESET)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL4</td>
<td>Input Low Voltage (X2)</td>
<td>2.2</td>
<td>VCC</td>
</tr>
<tr>
<td>VOH</td>
<td>Output Low Voltage (D0-D7)</td>
<td>0.45</td>
<td>V</td>
</tr>
<tr>
<td>VOH1</td>
<td>Output Low Voltage (All Other</td>
<td>0.45</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Outputs)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH2</td>
<td>Output Low Voltage (All Other</td>
<td>2.4</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Outputs)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOH3</td>
<td>Output High Voltage (All Other</td>
<td>2.4</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>Outputs)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIL</td>
<td>Input Leakage Current (RD, WR,</td>
<td>± 10</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>CS, A9)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IOFL</td>
<td>Output Leakage Current (D0-D7,</td>
<td>± 10</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>HIGH Z State)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td>VDD Supply Current</td>
<td>5</td>
<td>20</td>
</tr>
<tr>
<td>IDD + IIC</td>
<td>Total Supply Current</td>
<td>60</td>
<td>135</td>
</tr>
<tr>
<td>IL1</td>
<td>Low Input Load Current (Pins 24, 27-</td>
<td>0.3</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>38)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IL11</td>
<td>Low Input Load Current (RESET)</td>
<td>0.2</td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>(RESET)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIN</td>
<td>Input High Leakage Current (Pins 24</td>
<td>100</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>27-38)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
</tr>
<tr>
<td>ICO</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
</tr>
</tbody>
</table>

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
A.C. CHARACTERISTICS  \((T_A = 0\, ^\circ C \text{ to } 70\, ^\circ C, V_{CC} = V_{DD} = +5V \pm 10%, V_{SS} = 0V)\)

### DBB READ

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AR})</td>
<td>CS, (A_0) Setup to RD (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RA})</td>
<td>CS, (A_0) Hold After RD (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RR})</td>
<td>RD Pulse Width</td>
<td>160</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{AD})</td>
<td>CS, (A_0) to Data Out Delay</td>
<td></td>
<td>130</td>
<td>ns</td>
<td>(C_L = 100, \text{pF})</td>
</tr>
<tr>
<td>(t_{RD})</td>
<td>RD (\uparrow) to Data Out Delay</td>
<td></td>
<td>130</td>
<td>ns</td>
<td>(C_L = 100, \text{pF})</td>
</tr>
<tr>
<td>(t_{DF})</td>
<td>RD (\uparrow) to Data Float Delay</td>
<td></td>
<td>85</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CY})</td>
<td>Cycle Time</td>
<td>1.25</td>
<td>15</td>
<td>(\mu \text{s})</td>
<td>1–12 MHz Crystal</td>
</tr>
</tbody>
</table>

### DBB WRITE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AW})</td>
<td>CS, (A_0) Setup to WR (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WA})</td>
<td>CS, (A_0) Hold After WR (\uparrow)</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WW})</td>
<td>WR Pulse Width</td>
<td>160</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DW})</td>
<td>Data Setup to WR (\uparrow)</td>
<td></td>
<td>130</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WD})</td>
<td>Data Hold to WR (\uparrow)</td>
<td></td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

### DMA AND INTERRUPT TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{ACC})</td>
<td>DACK Setup to Control</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CAC})</td>
<td>DACK Hold After Control</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{ACD})</td>
<td>DACK to Data Valid</td>
<td></td>
<td>130</td>
<td>ns</td>
<td>(C_L = 100, \text{pF})</td>
</tr>
<tr>
<td>(t_{CRQ})</td>
<td>Control L.E. to DRO T.E.</td>
<td></td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{CI})</td>
<td>Control T.E. to Interrupt T.E.</td>
<td></td>
<td>400</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

### CLOCK

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8042</th>
<th></th>
<th>8742</th>
<th></th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{CYC})</td>
<td>Cycle Time</td>
<td>1.25</td>
<td>9.20</td>
<td>1.25</td>
<td>9.20</td>
<td>(\mu \text{s})</td>
</tr>
<tr>
<td>(t_{PCYC})</td>
<td>Clock Period</td>
<td>83.3</td>
<td>613</td>
<td>83.3</td>
<td>613</td>
<td>ns</td>
</tr>
<tr>
<td>(t_{PH})</td>
<td>Clock High Time</td>
<td>33</td>
<td>38</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(t_{PL})</td>
<td>Clock Low Time</td>
<td>33</td>
<td>38</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>(t_{R})</td>
<td>Clock Rise Time</td>
<td></td>
<td>10</td>
<td></td>
<td>10</td>
<td>ns</td>
</tr>
<tr>
<td>(t_{F})</td>
<td>Clock Fall Time</td>
<td></td>
<td>10</td>
<td></td>
<td>10</td>
<td>ns</td>
</tr>
</tbody>
</table>

### NOTES:

1 \(t_{CY} = 15/f(\text{XTAL})\)

### A.C. TESTING INPUT, OUTPUT WAVEFORM

![Input/Output Waveform Diagram](image)
WAVEFORMS

READ OPERATION—OUTPUT BUFFER REGISTER

WRITE OPERATION—INPUT BUFFER REGISTER

DMA AND INTERRUPT TIMING
CLOCK TIMING

XTAL2
2.4V
1.6V
.45V

T_{pwh}
T_{pwl}
T_{cy}
T_{r}
T_{f}

7-492
Video Display

Peripherals
Section
A Low Cost CRT Terminal Using The 8275

John Katauaky
Peripherals Applications

© Intel Corporation, 1979
1. INTRODUCTION

The purpose of this application note is to provide the reader with the design concepts and factual tools needed to integrate Intel peripherals and microprocessors into a low cost raster scan CRT terminal. A previously published application note, AP-32, presented one possible solution to the CRT design question. This application note expands upon the theme established in AP-32 and demonstrates how to design a functional CRT terminal while keeping the parts count to a minimum.

For convenience, this application note is divided into seven general sections:

1. Introduction
2. CRT Basics
3. 8275 Description
4. Design Background
5. Circuit Description
6. Software Description
7. Appendix

There is no question that microprocessors and LSI peripherals have had a significant role in the evolution of CRT terminals. Microprocessors have allowed design engineers to incorporate an abundance of sophisticated features into terminals that were previously mere slaves to a larger processor. To complement microprocessors, LSI peripherals have reduced component count in many support areas. A typical LSI peripheral easily replaces between 30 and 70 SSI and MSI packages, and offers features and flexibility that are usually not available in most hardware designs. In addition to replacing a whole circuit board of random logic, LSI circuits also reduce the cost and increase the reliability of design. Fewer interconnects increases mechanical reliability and fewer parts decreases the power consumption and hence, the overall reliability of the design. The reduction of components also yields a circuit that is easier to debug during the actual manufacturing phase of a product.

Until the era of advanced LSI circuitry, a typical CRT terminal consisted of 80 to 200 or more SSI and MSI packages. The first microprocessors and peripherals dropped this component count to between 30 and 50 packages. This application note describes a CRT terminal that uses 20 packages.

2. CRT BASICS

The raster scan display gets its name from the fact that the image displayed on the CRT is built up by generating a series of lines (raster) across the face of the CRT. Usually, the beam starts in the upper left hand corner of the display and simultaneously moves left to right and top to bottom to put a series of zig-zag lines on the screen (Fig. 2.1). Two simultaneously operating independent circuits control the vertical and horizontal movement of the beam.

As the electron beam moves across the face of the CRT, a third circuit controls the current flowing in the beam. By varying the current in the electron beam the image on the CRT can be made to be as bright or as dark as the user desires. This allows any desired pattern to be displayed.

When the beam reaches the end of a line, it is brought back to the beginning of the next line at a rate that is much faster than was used to generate the line. This action is referred to as "retrace". During the retrace period the electron beam is usually shut off so that it doesn't appear on the screen.

As the electron beam is moving across the screen horizontally, it is also moving downward. Because of this, each successive line starts slightly below the previous line. When the beam finally reaches the bottom right hand corner of the screen, it retraces vertically back to the top left hand corner. The time it takes for the beam to move from the top of the screen to the bottom and back again to the top is usually referred to as a "frame". In the United States, commercial television broadcast use 15,750 Hz as the horizontal sweep frequency (63.5 microseconds per horizontal line) and 60 Hz as the vertical sweep frequency or "frame" (16.67 milliseconds per vertical frame).

Although, the 60 Hz vertical frame and the 15,750 Hz horizontal line are the standards used by commercial broadcasts, they are by no means the only frequency at which CRT's can operate. In fact, many CRT displays use a horizontal scan that is around 18 KHz to 22 KHz and some even exceed 30 KHz. As the
horizontal frequency increases, the number of horizontal lines per frame increases. Hence, the resolution on the vertical axis increases. This increased resolution is needed on high density graphic displays and on special text editing terminals that display many lines of text on the CRT.

Although many CRT's operate at non-standard horizontal frequencies, very few operate at vertical frequencies other than 60 Hz. If a vertical frequency other than 60 Hz is chosen, any external or internal magnetic or electrical variations at 60 Hz will modulate the electron beam and the image on the screen will be unstable. Since, in the United States, the power line frequency happens to be 60 Hz, there is a good chance for 60 Hz interference to exist. Transformers can cause 60 Hz magnetic fields and power supply ripple can cause 60 Hz electrical variations. To overcome this, special shielding and power supply regulation must be employed. In this design, we will assume a standard frame rate of 60 Hz and a standard line rate of 15,750 Hz.

By dividing the 63.5 microsecond horizontal line rate into the 16.67 millisecond vertical rate, it is found that there are 262.5 horizontal lines per vertical frame. At first, the half line may seem a bit odd, but actually it allows the resolution on the CRT to be effectively doubled. This is done by inserting a second set of horizontal lines between the first set (interlacing). In an interlaced system the line sets are not generated simultaneously. In a 60 Hz system, first all of the even-numbered lines are scanned: 0, 2, 4, ... 524. Then all the odd-numbered lines: 1, 3, 5, ... 525. Each set of lines usually contains different data (Fig. 2.2).

Although interlacing provides greater resolution, it also has some distinct disadvantages. First of all, the circuitry needed to generate the extra half horizontal line per frame is quite complex when compared to a noninterlaced design, which requires an integer number of horizontal lines per frame. Next, the overall vertical refresh rate is half that of a noninterlaced display. As a result, flicker may result when the CRT uses high speed phosphors. To keep things as simple as possible, this design uses the noninterlaced approach.

The first thing any CRT controller must do is generate pulses that define the horizontal line timing and the vertical frame timing. This is usually done by dividing a crystal reference source by some appropriate numbers. On most raster scan CRT's the horizontal frequency is very forgiving and can vary by around 500 Hz or so and produce no ill effects. This means that the CRT itself can track a horizontal frequency between 15250 Hz and 16250 Hz, or in other words, there can be 256 to 270 horizontal lines per vertical frame. But, as mentioned earlier, the vertical frequency should be 60 Hz to insure stability.

The characters that are viewed on the screen are formed by a series of dots that are shifted out of the controller while the electron beam moves across the face of the CRT. The circuits that create this timing are referred to as the dot clock and character clock. The character clock is equal to the dot clock divided by the number of dots used to form a character along the horizontal axis and the dot clock is calculated by the following equation:

$$\text{DOT CLOCK (Hz)} = \left( \frac{N \times R}{D \times L \times F} \right)$$

where N is the number of displayed characters per row,
R is the number of retrace character time increments,
D is the number of dots per character,
L is the number of horizontal lines per frame and
F is the frame rate in Hz.

In this design N = 80, R = 20, D = 7, L = 270, and F = 60 Hz. If the numbers are plugged in, the dot clock is found to be 11.34 MHz.

The retrace number, R, may vary from system to system because it is used to establish the margins on the left and right hand sides of the CRT. In this particular design R = 20 was empirically found it be optimum. The number of dots per character may vary depending on the character generator used and the number of dot clocks the designer wants to place between characters. This design uses a 5 X 7 dot matrix and allows 2 dot clock periods between characters (see Fig. 2.3); since 5 + 2 equals 7, we find that D = 7.
The number of lines per frame can be determined by the following equation:
\[ L = (H \times Z) + V \]
where, \( H \) is the number of horizontal lines per character,
\( Z \) is the number of character lines per frame and
\( V \) is the number of horizontal lines during vertical retrace. In this design, a 5 x 7 dot matrix is to be placed on a 7 x 10 field, so \( H = 10 \). Also, 25 lines are to be displayed, so \( Z = 25 \). As mentioned before, \( V = 20 \). When the numbers are plugged into the equation, \( L \) is found to be equal to 270 lines per frame.

The designer should be cautioned that these numbers are interrelated and that to guarantee proper operation on a standard raster scan CRT, \( L \) should be between 256 and 270. If \( L \) does not lie within these bounds the horizontal circuits of the CRT may not be able to lock onto the driving signal and the image will roll horizontally. The chosen \( L \) of 270 yields a horizontal frequency of 16,200 KHz on a 60 Hz frame and this number is within the 500 Hz tolerance mentioned earlier.

The \( V \) number is chosen to match the CRT in much the same manner as the \( R \) number mentioned earlier. When the electron beam reaches the bottom right corner of the screen it must retrace vertically to the top left corner. This retrace action requires time, usually between 900-1200 microseconds. To allow for this, enough horizontal sync times must be inserted during vertical retrace. Twenty horizontal sync times at 61.5 microseconds yield a total of 1234.5 microseconds, which is enough time to allow the beam to return to the top of the screen.

The choices of \( H \) and \( Z \) largely relate to system design preference. As \( H \) increases, the character size along the vertical axis increases. \( Z \) is simply the number of lines of characters that are displayed and this, of course, is entirely a system design option.
3. 8275 DESCRIPTION

A block diagram and pin configuration of the 8275 are shown in Fig. 3.1. The following is a description of the general capabilities of the 8275.

3.1 CRT DISPLAY REFRESHING

The 8275, having been programmed by the designer to a specific screen format, generates a series of DMA request signals, resulting in the transfer of a row of characters from display memory to the 8275's row buffers. The 8275 presents the character codes to an external character generator ROM by using outputs CCO-CC6. External dot timing logic is then used to transfer the parallel output data from the character generator ROM serially to the video input of the CRT. The character rows are displayed on the CRT one line at a time. Line count outputs LC0-LC3 are applied to the character generator ROM to perform the line selection function. The display process is illustrated in Figure 3.2. The entire process is repeated for each display row. At the beginning of the last displayed row, the 8275 issues an interrupt by setting the IRQ output line. The 8275 interrupt output will normally be connected to the interrupt input of the system central processor.

The interrupt causes the CPU to execute an interrupt service subroutine. The service subroutine typically re-initializes DMA controller parameters for the next display refresh cycle, polls the system keyboard controller, and/or executes other appropriate functions. A block diagram of a CRT system implemented with the 8275 CRT Controller is provided in Figure 3.3. Proper CRT refreshing requires that certain 8275 parameters be programmed prior to the beginning of display operation. The 8275 has two types of programming registers, the Command Registers (CREG) and the Parameter Registers (PREG). It also has a Status Register (SREG). The Command Registers may only be written to and the Status Registers may only be read. The 8275 expects to receive a command followed by a sequence of from 0 to 4 parameters, depending on the command. The 8275 instruction set consist of the eight commands shown in Figure 3.4.

To establish the format of the display, the 8275 provides a number of user programmable display format parameters. Display formats having from 1 to 80 characters per row, 1 to 64 rows per screen, and 1 to 16 horizontal lines per row are available.

In addition to transferring characters from memory...
to the CRT screen, the 8275 features cursor position control. The cursor position may be programmed, via X and Y cursor position registers, to any character position on the display. The user may select from four cursor formats. Blinking or non-blinking underline and reverse video block cursors are available.

### 3.2 CRT TIMING

The 8275 provides two timing outputs, HRTC and VRTC, which are utilized in synchronizing CRT horizontal and vertical oscillators to the 8275 refresh cycle. In addition, whenever HRTC or VRTC is active, a third timing output, VSP (Video Suppress) is true, providing a blinking signal to the dot timing logic. The dot timing logic will normally inhibit the video output to the CRT during the time when video suppress signal is true. An additional timing output, LTEN (Light Enable) is used to provide the ability to force the video output high regardless of the state of VSP. This feature is used by the 8275 to place a cursor on the screen and to control attribute functions. Attributes will be considered in the next section.

The HLGT (Highlight) output allows an attribute function to increase the CRT beam intensity to a level greater than normal. The fifth timing signal, RVV (Reverse Video) will, when enabled, cause the system video output to be inverted.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>NO. OF PARAMETER</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>4</td>
<td>Display format parameters required</td>
</tr>
<tr>
<td>START DISPLAY</td>
<td>0</td>
<td>DMA operation parameters included in command</td>
</tr>
<tr>
<td>STOP DISPLAY</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>READ LIGHT PEN</td>
<td>2</td>
<td>—</td>
</tr>
<tr>
<td>LOAD CURSOR</td>
<td>2</td>
<td>Cursor X,Y position parameters required</td>
</tr>
<tr>
<td>ENABLE INTERRUPT</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>DISABLE INTERRUPT</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>RESET COUNTERS</td>
<td>0</td>
<td>Clears all internal counters</td>
</tr>
</tbody>
</table>

**Figure 3-4. 8275's Instruction Set**
Character attributes were designed to produce the following graphics:

<table>
<thead>
<tr>
<th>CHARACTER ATTRIBUTE CODE “CCCC”</th>
<th>OUTPUTS</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0000 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0000 Below Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0000 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0000 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0000 Below Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0001 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0001 Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0001 Below Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0010 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0010 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0010 Below Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0011 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0011 Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0011 Below Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0100 Above Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0100 Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0100 Below Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0101 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0101 Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0101 Below Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0110 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0110 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0110 Below Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0111 Above Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0111 Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0111 Below Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0100 Above Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0100 Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0100 Below Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1000 Above Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1000 Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1000 Below Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1001 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1001 Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1001 Below Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1010 Above Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1010 Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1010 Below Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1111 Above Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1111 Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1111 Below Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

*Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal.

Blinking is active when $B = 1$.

Highlight is active when $H = 1$.

Figure 3-5. Character Attributes
3.3 SPECIAL FUNCTIONS

VISUAL ATTRIBUTES—Visual attributes are special codes which, when retrieved from display memory by the 8275, affect the visual characteristics of a character position or field of characters. Two types of visual attributes exist, character attributes and field attributes.

Character Attribute Codes: Character attribute codes can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs (LAO-LAI), the Video Suppression output (VSP), and the Light Enable output (LTEN). The dot timing logic uses these signals to generate the proper symbols. Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT). Character attributes were designed to produce the graphic symbols shown in Figure 3.5.

Field Attribute Codes: The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the field attribute code up to, and including, the character which precedes the next field attribute code, or up to the end of the frame.

There are six field attributes:

1. Blink — Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.

2. Highlight — Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).

3. Reverse Video — Characters following the code are caused to appear in reverse video format by activating the Reverse Video output (RVV).

4. Underline — Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).

5. General Purpose — There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. These attributes may be used to select colors or perform other desired control functions.

The 8275 can be programmed to provide visible or invisible field attribute characters as shown in Figure 3.6. If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character. If the 8275 is programmed in the invisible field attribute mode, the 8275 row buffer FIFOs are activated. The FIFOs effectively lengthen the row buffers by 16 characters, making room for up to 16 field attribute characters per display row. The FIFOs are 126 characters by 7 bits in size. When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the next character in the proper FIFO. When a field attribute is placed in the buffer output controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CCO-6). The chosen attributes are also activated.
LIGHT PEN DETECTION — A light pen consists fundamentally of a switch and light sensor. When the light pen is pressed against the CRT screen, the switch enables the light sensor. When the raster sweep coincides with the light sensor position on the display, the light pen output is input and the row and character position coordinates are stored in memory. These registers can be read by the microprocessor.

SPECIAL CODES — Four special codes may be used to help reduce memory, software, or DMA overhead. These codes are placed in character positions in display memory.

1. **End Of Row Code** - Activates VSP. VSP remains active until the end of the line is reached. While VSP is active, the screen is blanked.

2. **End Of Row-Stop DMA Code** - Causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the row buffer. It affects the display in the same way as the End of Row Code.

3. **End Of Screen Code** - Activates VSP. VSP remains active until the end of the frame is reached.

4. **End Of Screen-Stop DMA Code** - Causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the row buffer. It affects the display in the same way as the End of Screen Code.

PROGRAMMABLE DMA BURST CONTROL — The 8275 can be programmed to request single-byte DMA transfers of DMA burst transfers of 2, 4, or 8 characters per burst. The interval between bursts is also programmable. This allows the user to tailor the DMA overhead to fit the system needs.

4. DESIGN BACKGROUND

4.1 DESIGN PHILOSOPHY

Since the cost of any CRT system is somewhat proportional to parts count, arriving at a minimum part count solution without sacrificing performance has been the motivating force throughout this design effort. To successfully design a CRT terminal and keep the parts count to a minimum, a few things became immediately apparent.

1. An 8085 should be used.
2. Address and data buffering should be eliminated.
3. Multi-port memory should be eliminated.
4. DMA should be eliminated.

Decision 2 is fairly obvious; if a circuit can be designed so that loading on the data and address lines is kept to a minimum, both the data and address buffers can be eliminated. This easily saves three to eight packages and reduces the power consumption of the design. Both decisions 3 and 4 require a basic understanding of current CRT design concepts.

In any CRT design, extreme time conflicts are created because all essential elements require access to the bus. The CPU needs access to the memory to control the system and to handle the incoming characters, but, at the same time, the CRT controller needs to access the memory to keep the raster scan display refreshed. To resolve this conflict two common techniques are employed, page buffering and line buffering.

In the page buffering approach the entire screen memory is isolated from the rest of the system. This isolation is usually accomplished with three-state buffers or two line to one line multiplexers. Of course, whenever a character needs to be manipulated the CPU must gain access to the buffered memory and, again, possible contention between the CPU and the CRT controller results. This contention is usually resolved in one of two ways, (1) the CPU is always given priority, or; (2) the CPU is allowed to access the buffered memory only during horizontal and vertical retrace times.

Approach 1 is the easiest to implement from a hardware point of view, but if the CPU always has priority the display may temporarily blink or "flicker" while the CPU accesses the display memory. This, of course, occurs because when the CPU accesses the display memory the CRT controller is not able to retrieve a character, so the display must be blanked during this time. Aesthetically, this "flickering" is not desirable, so approach 2 is often used.

The second approach eliminates the display flickering encountered in the previously mentioned technique, but additional hardware is required. Usually the vertical and horizontal blank signals are gated with the buffered memory select lines and this line is used to control the CPU's ready line. So, if the CPU wants to use the buffered memory, its ready line is asserted until horizontal or vertical retrace times. This, of course, will impact the CPU's overall throughput.

Both page buffered approaches require a significant amount of additional hardware and for the most part are not well suited for a minimum parts count type of terminal. This guides us to the line buffered approach. This approach eliminates the separate buffered memory for the display, but, at the same time, introduces a few new problems that must be solved.
In the line buffered approach both the CPU and the CRT controller share the same memory. Every time the CRT controller needs a new character or line of data, normal processing activity is halted and the CRT controller accesses memory and displays the data. Just how the CRT controller needs to acquire the display data greatly affects the performance of the overall system. Whether the CRT controller needs to gain access to the main memory to acquire a single character or a complete line of data depends on the presence or absence of a separate line or row buffer.

If no row buffer is present the CRT controller must go to the main memory to fetch every character. This of course, is not a very efficient approach because the processor will be forced to relinquish the bus 70% to 80% of the time. So much processor inactivity greatly affects the overall system performance. In fact terminals that use this approach are typically limited to around 1200 to 2400 baud on their serial communication channels. This low baud rate is in general not acceptable, hence this approach was not chosen.

If a separate row buffer is employed the CRT controller only has to access the memory once for each displayed character per line. This forces the processor to relinquish the bus only about 20% to 35% of the time and a full 4800 to 9600 baud can be achieved. Figure 4.1 illustrates these different techniques.

The 8275 CRT controller is ideal for implementing the row buffer approach because the row buffer is contained on the device itself. In fact, the 8275 contains two 80-byte row buffers. The presence of two row buffers allows one buffer to be filled while the other buffer is displaying the data. This dual row buffer approach enhances CPU performance even further.

### 4.2 USING THE 8275 WITHOUT DMA

Until now the process of filling the row buffer has only been alluded to. In reality, a DMA technique is usually used. This approach was demonstrated in AP-32 where an 8257 DMA controller was mated to an 8275 CRT controller. In order to minimize component count, this design eliminates the DMA controller and its associated circuitry while replacing them with a special interrupt-driven transfer.

The only real concern with using the 8275 in an interrupt-driven transfer mode is speed. Eighty characters must be loaded into the 8275 every 617 microseconds and the processor must also have time to perform all the other tasks that are required. To minimize the overhead associated with loading the characters into the 8275 a special technique was employed. This technique involves setting a special...
transfer bit and executing a string of POP instructions. The string of POP instructions is used to rapidly move the data from the memory into the 8275. Figure 4.2 shows the basic software structure.

In this design the 8085's SOD line was used as the special transfer bit. In order to perform the transfer properly this special bit must do two things: (1) turn processor reads into DACK plus WR for the 8275 and (2) mask processor fetch cycles from the 8275, so that a fetch cycle does not write into the 8275. Conventional logic could have been used to implement this special function, but in this design a small bipolar programmable read only memory was used. Figure 4.3 shows a basic version of the hardware.

At first, it may seem strange that we are supplying a DACK when no DMA controller exist in the system. But the reader should be aware that all Intel peripheral devices that have DMA lines actually use DACK as a chip select for the data. So, when you want to write a command or read status you assert CS and WR or RD, but when you want to read or write data you assert DACK and RD or WR. The peripheral device doesn't "know" if a DMA controller is in the circuit or not. In passing, it should be mentioned that DACK and CS should not be asserted on the same device at the same time, since this combination yields an undefined result.

This POP technique actually compares quite favorably in terms of time to the DMA technique. One POP instruction transfers two bytes of data to the 8275 and takes 10 CPU clock cycles to execute, for a net transfer rate of one byte every five clock cycles. The DMA controller takes four clock cycles to transfer one byte but, some time is lost in synchronization. So the difference between the two techniques is one clock cycle per byte maximum. If we compare the overall speed of the 8085 to the speed of the 8080 used in AP-32, we find that at 3 MHz we can transfer one byte every 1.67 microseconds using the 8085 and POP technique vs. 2 microseconds per byte for the 2 MHz 8080 using DMA.

5. CIRCUIT DESCRIPTION

5.1 SCOPE OF THE PROJECT

A fully functional, microprocessor-based CRT terminal was designed and constructed using the 8275 CRT controller and the 8085 as the controlling element. The terminal had many of the functions found in existing commercial low-cost terminals and more sophisticated features could easily be added with a modest amount of additional software. In order to minimize component count LSI devices were used whenever possible and software was used to replace hardware.

5.2 SYSTEM TARGET SPECIFICATIONS

The design specifications for the CRT terminal were as follows:

**Display Format**
- 80 characters per display row
- 25 display rows

**Character Format**
- 5 X 7 dot matrix character contained within a 7 X 10 matrix
- First and seventh columns blanked
- Ninth line cursor position
- Blinking underline cursor

**Special Characters Recognized**
- Control characters
- Line feed
- Carriage Return
- Backspace
- Form feed

**Escape Sequences Recognized**
- ESC, A, Cursor up
- ESC, B, Cursor down
- ESC, C, Cursor right
- ESC, D, Cursor left
- ESC, E, Clear screen
- ESC, H, Home cursor
- ESC, J, Erase to the end of the screen
- ESC, K, Erase the current line

**Characters Displayed**
- 96 ASCII alphanumeric characters
- Special control characters
Characters Transmitted
- 96 ASCII alphanumeric characters
- ASCII control characters

Program Memory
- 2K bytes of 2716 EPROM

Display/Buffer/Stack Memory
- 2K bytes 2114 static memory (4 packages)

Data Rate
- 9600 BAUD using 3MHz 8085

CRT Monitor
- Ball Bros TV-12, 12MHz B.W.

Keyboard
- Any standard un-encoded ASCII keyboard

Screen Refresh Rate
- 60 Hz

5.3 HARDWARE DESCRIPTION
A block diagram of the CRT terminal is shown in Figure 5.1. The diagram shows only the essential system features. A detailed schematic of the CRT is contained in the Appendix. The terminal was constructed on a simple 6" by 6" wire wrap board. Because of the minimum bus loading no buffering of any kind was needed (see Figure 5.2).

The "heart" of the CRT terminal is the 8085 microprocessor. The 8085 initializes all devices in the system, loads the CRT controller, scans the keyboard, assembles the characters to be transmitted, decodes the incoming characters and determines where the character is to be placed on the screen. Clearly, the processor is quite busy.

A standard list of LSI peripheral devices surround the 8085. The 8251A is used as the serial communication link, the 8255A-5 is used to scan the keyboard and read the system variables through a set of

Worst case bus loading:

<table>
<thead>
<tr>
<th>Bus Type</th>
<th>Component</th>
<th>Capacitance (pf)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Bus</td>
<td>8275</td>
<td>20pf</td>
</tr>
<tr>
<td></td>
<td>8255A-5</td>
<td>20pf</td>
</tr>
<tr>
<td></td>
<td>8253-5</td>
<td>20pf</td>
</tr>
<tr>
<td></td>
<td>8253-5</td>
<td>20pf</td>
</tr>
<tr>
<td></td>
<td>8251A</td>
<td>20pf</td>
</tr>
<tr>
<td></td>
<td>2x 2114</td>
<td>10pf</td>
</tr>
<tr>
<td></td>
<td>2716</td>
<td>12pf</td>
</tr>
<tr>
<td></td>
<td>8212</td>
<td>12pf</td>
</tr>
</tbody>
</table>

Only A8 - A15 are important since A0 - A7 are latched by the 8212

Address Bus: 4x 2114 20pf

Only A8 - A15 are important since A0 - A7 are latched by the 8212

This loading assures that all components will be compatible with a 3MHz 8085 and that no wait states will be required.
switches, and the 8253 is used as a baud rate generator and as a "horizontal pulse extender" for the 8275.

The 8275 is used as the CRT controller in the system, and a 2716 is used as the character generator. To handle the high speed portion of the terminal the 8275 is surrounded by a small handful of TTL. The program memory is contained in one 2716 EPROM and the data and screen memory use four 2114-type RAMs.

All devices in this system are memory mapped. A bipolar PROM is used to decode all of the addresses for the RAM, ROM, 8275, and 8253. As mentioned earlier, the bipolar prom also turns READs into DACK's and WR's for the 8275. The 8255 and 8253 are decoded by a simple address line chip select method. The total package count for the system is 20, not including the serial line drivers. If this same terminal were designed using the MCS-85 family of integrated circuits, additional part savings could have been realized. The four 2114's could have been replaced by two 8185's and the 8255 and the 2716 program PROM could have been replaced by one 8755. Additionally, since both the 8185 and the 2716 have address latches no 8212 would be needed, so the total parts count could be reduced by three or four packages.

5.4 SYSTEM OPERATION
The 8085 CPU initializes each peripheral to the appropriate mode of operation following system reset. After initialization, the 8085 continually polls the 8251A to see if a character has been sent to the terminal. When a character has been received, the 8085 decodes the character and takes appropriate action. While the 8085 is executing the above "foreground" programs, it is being interrupted once every 617 microseconds by the 8275. This "background" program is used to load the row buffers on the 8275. The 8085 is also interrupted once every frame time, or 16.67 ms, to read the keyboard and the status of the 8275.

As discussed earlier, a special POP technique was used to rapidly move the contents of the display RAM into the 8275's row buffers. The characters are then synchronously transferred to the character code outputs CCO-CC6, connected to the character generator address lines A3-A9 (Figure 5.3). Line count outputs LC0-LC2 from the 8275 are applied to the character generator address lines A0-A2. The 8275 displays character rows one-line at a time. The line count outputs are used to determine which line of the character selected by A3-A8 will be displayed. Following the transfer of the first line to the dot timing logic, the line count is incremented and the second line of the character row is selected. This process continues until the last line of the row is transferred to the dot timing logic.

The dot timing logic latches the output of the character generator ROM into a parallel in, serial out synchronous shift register. This shift register is clocked at the dot clock rate (11.34 MHz) and its output constitutes the video input to the CRT.

5.5 SYSTEM TIMING
Before any specific timing can be calculated it is necessary to determine what constraints the chosen CRT places on the overall timing. The requirements for the Ball Bros. TV-12 monitor are shown in Table 5.1. The data from Table 5.1, the 8275 specifications, and the system target specifications are all that is needed to calculate the system's timing.
First, let's select and "match" a few numbers. From our target specifications, we see that each character is displayed on a $7 \times 10$ field, and is formed by a $5 \times 7$ dot matrix (Figure 5.4). The 8275 allows the vertical retrace time to be only an integer multiple of the horizontal character line. This means that the total number of horizontal lines in a frame equals $10$ times the number of character lines plus the vertical retrace time, which is programmed to be either 1, 2, 3, or 4 character lines. Twenty-five display lines

Figure 5-5. Dot Timing Logic
require 250 horizontal lines. So, if we wish to have a horizontal frequency in the neighborhood of 15,750 Hz we must choose either one or two character lines for vertical retrace. To allow for a little more margin at the top and bottom of the screen, two character lines were chosen for vertical retrace. This choice yields a net $250 + 20 = 270$ horizontal lines per frame. So, assuming a 60 Hz frame:

$$60 \text{ Hz} \times 270 = 16,200 \text{ Hz}$$ (horizontal frequency)

This value falls within our target specification of 15,750 Hz with a 500 Hz variation and also assures timing compatibility with the Ball monitor since, 20 horizontal sync times yield a vertical retrace time of:

$$61.7 \text{ microseconds} \times 20 \text{ horizontal sync times} = 1.2345 \text{ milliseconds}$$

This number meets the nominal VRTC and vertical drive pulse width time for the Ball monitor. A horizontal frequency of 16,200 Hz implies a $1/16,200 = 61.73$ microsecond period.

It is now known that the terminal is using 250 horizontal lines to display data and 20 horizontal lines to allow for vertical retrace and that the horizontal frequency is 16,200 Hz. The next thing that needs to be determined is how much time must be allowed for horizontal retrace. Unfortunately, this number depends almost entirely on the monitor used. Usually, this number lies somewhere between 15 and 30 percent of the total horizontal line time, which in this case is $1/16,200 = 61.73$ microseconds. Since in most designs a fixed number of characters can be displayed on a horizontal line, it is often useful to express retrace as a given number of character times. In this design, 80 characters can be displayed on a horizontal line and it was empirically found that allowing 20 horizontal character times for retrace gave the best results. So, in reality, there are 100 character times in every given horizontal line, 80 are used to display characters and 20 are used to allow for retrace. It should be noted that if too many character times are used for retrace, less time will be left to display the characters and the display will not "fill out" the screen. Conversely, if not enough character times are allowed for retrace, the display may "run off" the screen.

One hundred character times per complete horizontal line means that each character requires

$$61.73 \text{ microseconds} / 100 \text{ character times} = 617.3 \text{ nanoseconds}.$$ 

If we multiply the 20 horizontal retrace times by the
617.3 nanoseconds needed for each character, we find

617.3 nanoseconds * 20 retrace times = 12.345 microseconds

This value falls short of the 25 to 30 microseconds required by the horizontal drive of the Ball monitor. To correct for this, an 8253 was programmed in the one-shot mode and was used to extend the horizontal drive pulsewidth.

Now that the 617.3 nanosecond character clock period is known, the dot clock is easy to calculate. Since each character is formed by placing 7 dots along the horizontal.

DOT CLOCK PERIOD = 617.3 ns
(CHARACTER CLK PERIOD)/ 7 DOTS
DOT CLOCK PERIOD = 88.183 nanoseconds
DOT CLOCK FREQUENCY = 1/PERIOD = 11.34 MHz

Figures 5.5 and 5.6 illustrate the basic dot timing and the CRT system timing, respectively.

6. SYSTEM SOFTWARE
6.1 SOFTWARE OVERVIEW
As mentioned earlier the software is structured on a “foreground-background” basis. Two interrupt-driven routines, FRAME and POPDAT (Fig. 6.1) request service every 16.67 milliseconds and 617 microseconds respectively, frame is used to check the baud rate switches, update the system pointers and decode and assemble the keyboard characters. POPDAT is used to move data from the memory into the 8275’s row buffer rapidly.

The foreground routine first examines the line-local switch to see whether to accept data from the USART or the keyboard. If the terminal is in the local mode, action will be taken on any data that is entered through the keyboard and the USART will be ignored on both output and input. If the terminal is in the line mode data entered through the keyboard will be transmitted by the USART and action will be taken on any data read out of the USART.

When data has been entered in the terminal the software first determines if the character received was an escape, line feed, form feed, carriage return, back space, or simply a printable character. If an escape was received the terminal assumes the next received character will be a recognizable escape sequence character. If it isn’t no operation is performed.

After the character is decoded, the processor jumps to the routine to perform the required task. Figure 6.2 is a flow chart of the basic software operations; the program is listed in Appendix 6.8.
APPLICATIONS

6.2 SYSTEM MEMORY ORGANIZATION
The display memory organization is shown in Figure 6.3. The display begins at location 0800H in memory and ends at location OFCFH. The 48 bytes of RAM from location 0FD0H to 0FFFH are used as system stack and temporary system storage. 2K bytes of PROM located at 0(JOOH through 07FFH contain the systems program.

6.3 MEMORY POINTERS AND SCROLLING
To calculate the location of a character on the screen, three variables must be defined. Two of these variables are the X and Y position of the cursor (CURSX, CURSY). In addition, the memory address defining the top line of the display must be known, since scrolling on the 8275 is accomplished simply by changing the pointer that loads the 8275’s row buffers from memory. So, if it is desired to scroll the display up or down all that must be changed is one 16-bit memory pointer. This pointer is entered into the system by the variable TOPAD (TOP Address) and always defines the top line of the display. Figure 6.4 details screen operation during scrolling.

Subroutines CALCU (Calculate) and ADX (ADd X axis) use these three variables to calculate an absolute memory address. The subroutine CALCU is used whenever a location in the screen memory must be altered.

6.4 SOFTWARE TIMING
One important question that must be asked about the terminal software is, “How fast does it run”. This is important because if the terminal is running at 9600 baud, it must be able to handle each received character in 1.04 milliseconds. Figure 6.5 is a flowchart of the subroutine execution times. It should be pointed out that all of the times listed are “worst case” execution times. This means that all routines assume they must do the maximum amount of data manipulation. For instance, the PUT-routine assumes that, the character is being placed in the last column and that a line feed must follow the placing of the character on the screen.

How fast do the routines need to execute in order to assure operation at 9600 baud? Since POPDAT interrupts occur every 617 microseconds, it is possible to receive two complete interrupt requests in every character time (1042 microseconds) at 9600 baud.

Figure 6-2. Basic Terminal Software

Figure 6-3. Screen Display After Initialization

---

| ROW 1 | 0800H | 0801H | . . . . . . | 084FH  |
| ROW 2 | 0850H | 0851H | . . . . . . | 089FH  |
| ROW 3 | 08A0H | 08A1H | . . . . . . | 08EFH |
| ROW 4 | 08F0H | 08F1H | . . . . . . | 093FH |
| ROW 5 | 0940H | 0941H | . . . . . . | 098FH |
| ROW 6 | 0990H | 0991H | . . . . . . | 090FH |
| ROW 7 | 09E0H | 09E1H | . . . . . . | 0A2FH |
| ROW 8 | 0A30H | 0A31H | . . . . . . | 0A7FH |
| ROW 9 | 0A80H | 0A81H | . . . . . . | 0ACFH |
| ROW 10| 0AD0H | 0AD1H | . . . . . . | 0BF1H |
| ROW 11| 0B20H | 0B21H | . . . . . . | 0B6FH |
| ROW 12| 0B70H | 0B71H | . . . . . . | 0BBFH |
| ROW 13| 0BC0H | 0BC1H | . . . . . . | 0C0FH |
| ROW 14| 0C10H | 0C11H | . . . . . . | 0C5FH |
| ROW 15| 0C60H | 0C61H | . . . . . . | 0CAFH |
| ROW 16| 0CB0H | 0CB1H | . . . . . . | 0FFFH |
| ROW 17| 0D00H | 0D01H | . . . . . . | 0DFH |
| ROW 18| 0D50H | 0D51H | . . . . . . | 0D9FH |
| ROW 19| 0DA0H | 0DA1H | . . . . . . | 0DEFH |
| ROW 20| 0DF0H | 0DF1H | . . . . . . | 0E3FH |
| ROW 21| 0E40H | 0E41H | . . . . . . | 0E8FH |
| ROW 22| 0E90H | 0E91H | . . . . . . | 0EDFH |
| ROW 23| 0EE0H | 0EE1H | . . . . . . | 0F2FH |
| ROW 24| 0F30H | 0F31H | . . . . . . | 0F7FH |
| ROW 25| 0F80H | 0F81H | . . . . . . | 0FCFH |
### APPLICATIONS

#### After Initialization

<table>
<thead>
<tr>
<th>ROW 1</th>
<th>ROW 2</th>
<th>ROW 3</th>
<th>ROW 4</th>
<th>ROW 5</th>
<th>ROW 6</th>
</tr>
</thead>
<tbody>
<tr>
<td>0800H</td>
<td>0801H</td>
<td>0802H</td>
<td>0803H</td>
<td>0804H</td>
<td>0805H</td>
</tr>
<tr>
<td>0850H</td>
<td>0851H</td>
<td>0852H</td>
<td>0853H</td>
<td>0854H</td>
<td>0855H</td>
</tr>
<tr>
<td>08A0H</td>
<td>08A1H</td>
<td>08A2H</td>
<td>08A3H</td>
<td>08A4H</td>
<td>08A5H</td>
</tr>
<tr>
<td>08F0H</td>
<td>08F1H</td>
<td>08F2H</td>
<td>08F3H</td>
<td>08F4H</td>
<td>08F5H</td>
</tr>
<tr>
<td>0900H</td>
<td>0901H</td>
<td>0902H</td>
<td>0903H</td>
<td>0904H</td>
<td>0905H</td>
</tr>
<tr>
<td>0950H</td>
<td>0951H</td>
<td>0952H</td>
<td>0953H</td>
<td>0954H</td>
<td>0955H</td>
</tr>
<tr>
<td>09A0H</td>
<td>09A1H</td>
<td>09A2H</td>
<td>09A3H</td>
<td>09A4H</td>
<td>09A5H</td>
</tr>
<tr>
<td>09F0H</td>
<td>09F1H</td>
<td>09F2H</td>
<td>09F3H</td>
<td>09F4H</td>
<td>09F5H</td>
</tr>
<tr>
<td>0A00H</td>
<td>0A01H</td>
<td>0A02H</td>
<td>0A03H</td>
<td>0A04H</td>
<td>0A05H</td>
</tr>
<tr>
<td>0A50H</td>
<td>0A51H</td>
<td>0A52H</td>
<td>0A53H</td>
<td>0A54H</td>
<td>0A55H</td>
</tr>
<tr>
<td>0A60H</td>
<td>0A61H</td>
<td>0A62H</td>
<td>0A63H</td>
<td>0A64H</td>
<td>0A65H</td>
</tr>
<tr>
<td>0A70H</td>
<td>0A71H</td>
<td>0A72H</td>
<td>0A73H</td>
<td>0A74H</td>
<td>0A75H</td>
</tr>
</tbody>
</table>

#### After 1 Scroll

<table>
<thead>
<tr>
<th>ROW 1</th>
<th>ROW 2</th>
<th>ROW 3</th>
<th>ROW 4</th>
<th>ROW 5</th>
<th>ROW 6</th>
</tr>
</thead>
<tbody>
<tr>
<td>0800H</td>
<td>0801H</td>
<td>0802H</td>
<td>0803H</td>
<td>0804H</td>
<td>0805H</td>
</tr>
<tr>
<td>0850H</td>
<td>0851H</td>
<td>0852H</td>
<td>0853H</td>
<td>0854H</td>
<td>0855H</td>
</tr>
<tr>
<td>08A0H</td>
<td>08A1H</td>
<td>08A2H</td>
<td>08A3H</td>
<td>08A4H</td>
<td>08A5H</td>
</tr>
<tr>
<td>08F0H</td>
<td>08F1H</td>
<td>08F2H</td>
<td>08F3H</td>
<td>08F4H</td>
<td>08F5H</td>
</tr>
<tr>
<td>0900H</td>
<td>0901H</td>
<td>0902H</td>
<td>0903H</td>
<td>0904H</td>
<td>0905H</td>
</tr>
<tr>
<td>0950H</td>
<td>0951H</td>
<td>0952H</td>
<td>0953H</td>
<td>0954H</td>
<td>0955H</td>
</tr>
<tr>
<td>09A0H</td>
<td>09A1H</td>
<td>09A2H</td>
<td>09A3H</td>
<td>09A4H</td>
<td>09A5H</td>
</tr>
<tr>
<td>09F0H</td>
<td>09F1H</td>
<td>09F2H</td>
<td>09F3H</td>
<td>09F4H</td>
<td>09F5H</td>
</tr>
<tr>
<td>0A00H</td>
<td>0A01H</td>
<td>0A02H</td>
<td>0A03H</td>
<td>0A04H</td>
<td>0A05H</td>
</tr>
<tr>
<td>0A50H</td>
<td>0A51H</td>
<td>0A52H</td>
<td>0A53H</td>
<td>0A54H</td>
<td>0A55H</td>
</tr>
<tr>
<td>0A60H</td>
<td>0A61H</td>
<td>0A62H</td>
<td>0A63H</td>
<td>0A64H</td>
<td>0A65H</td>
</tr>
<tr>
<td>0A70H</td>
<td>0A71H</td>
<td>0A72H</td>
<td>0A73H</td>
<td>0A74H</td>
<td>0A75H</td>
</tr>
</tbody>
</table>

#### After 2 Scrolls

<table>
<thead>
<tr>
<th>ROW 1</th>
<th>ROW 2</th>
<th>ROW 3</th>
<th>ROW 4</th>
<th>ROW 5</th>
<th>ROW 6</th>
</tr>
</thead>
<tbody>
<tr>
<td>0800H</td>
<td>0801H</td>
<td>0802H</td>
<td>0803H</td>
<td>0804H</td>
<td>0805H</td>
</tr>
<tr>
<td>0850H</td>
<td>0851H</td>
<td>0852H</td>
<td>0853H</td>
<td>0854H</td>
<td>0855H</td>
</tr>
<tr>
<td>08A0H</td>
<td>08A1H</td>
<td>08A2H</td>
<td>08A3H</td>
<td>08A4H</td>
<td>08A5H</td>
</tr>
<tr>
<td>08F0H</td>
<td>08F1H</td>
<td>08F2H</td>
<td>08F3H</td>
<td>08F4H</td>
<td>08F5H</td>
</tr>
<tr>
<td>0900H</td>
<td>0901H</td>
<td>0902H</td>
<td>0903H</td>
<td>0904H</td>
<td>0905H</td>
</tr>
<tr>
<td>0950H</td>
<td>0951H</td>
<td>0952H</td>
<td>0953H</td>
<td>0954H</td>
<td>0955H</td>
</tr>
<tr>
<td>09A0H</td>
<td>09A1H</td>
<td>09A2H</td>
<td>09A3H</td>
<td>09A4H</td>
<td>09A5H</td>
</tr>
<tr>
<td>09F0H</td>
<td>09F1H</td>
<td>09F2H</td>
<td>09F3H</td>
<td>09F4H</td>
<td>09F5H</td>
</tr>
<tr>
<td>0A00H</td>
<td>0A01H</td>
<td>0A02H</td>
<td>0A03H</td>
<td>0A04H</td>
<td>0A05H</td>
</tr>
<tr>
<td>0A50H</td>
<td>0A51H</td>
<td>0A52H</td>
<td>0A53H</td>
<td>0A54H</td>
<td>0A55H</td>
</tr>
<tr>
<td>0A60H</td>
<td>0A61H</td>
<td>0A62H</td>
<td>0A63H</td>
<td>0A64H</td>
<td>0A65H</td>
</tr>
<tr>
<td>0A70H</td>
<td>0A71H</td>
<td>0A72H</td>
<td>0A73H</td>
<td>0A74H</td>
<td>0A75H</td>
</tr>
</tbody>
</table>

#### After 3 Scrolls

<table>
<thead>
<tr>
<th>ROW 1</th>
<th>ROW 2</th>
<th>ROW 3</th>
<th>ROW 4</th>
<th>ROW 5</th>
<th>ROW 6</th>
</tr>
</thead>
<tbody>
<tr>
<td>0800H</td>
<td>0801H</td>
<td>0802H</td>
<td>0803H</td>
<td>0804H</td>
<td>0805H</td>
</tr>
<tr>
<td>0850H</td>
<td>0851H</td>
<td>0852H</td>
<td>0853H</td>
<td>0854H</td>
<td>0855H</td>
</tr>
<tr>
<td>08A0H</td>
<td>08A1H</td>
<td>08A2H</td>
<td>08A3H</td>
<td>08A4H</td>
<td>08A5H</td>
</tr>
<tr>
<td>08F0H</td>
<td>08F1H</td>
<td>08F2H</td>
<td>08F3H</td>
<td>08F4H</td>
<td>08F5H</td>
</tr>
<tr>
<td>0900H</td>
<td>0901H</td>
<td>0902H</td>
<td>0903H</td>
<td>0904H</td>
<td>0905H</td>
</tr>
<tr>
<td>0950H</td>
<td>0951H</td>
<td>0952H</td>
<td>0953H</td>
<td>0954H</td>
<td>0955H</td>
</tr>
<tr>
<td>09A0H</td>
<td>09A1H</td>
<td>09A2H</td>
<td>09A3H</td>
<td>09A4H</td>
<td>09A5H</td>
</tr>
<tr>
<td>09F0H</td>
<td>09F1H</td>
<td>09F2H</td>
<td>09F3H</td>
<td>09F4H</td>
<td>09F5H</td>
</tr>
<tr>
<td>0A00H</td>
<td>0A01H</td>
<td>0A02H</td>
<td>0A03H</td>
<td>0A04H</td>
<td>0A05H</td>
</tr>
<tr>
<td>0A50H</td>
<td>0A51H</td>
<td>0A52H</td>
<td>0A53H</td>
<td>0A54H</td>
<td>0A55H</td>
</tr>
<tr>
<td>0A60H</td>
<td>0A61H</td>
<td>0A62H</td>
<td>0A63H</td>
<td>0A64H</td>
<td>0A65H</td>
</tr>
<tr>
<td>0A70H</td>
<td>0A71H</td>
<td>0A72H</td>
<td>0A73H</td>
<td>0A74H</td>
<td>0A75H</td>
</tr>
</tbody>
</table>

**Figure 6-4. Screen Memory During Scrolling**

---

8-18

AFN-01304A
baud. Each POPDAT interrupt executes in 211 microseconds maximum. This means that each routine must execute in:

\[1042 - 2 \times 211 = 620 \text{ microseconds}\]

By adding up the times for any loop, it is clear that all routines meet this speed requirement, with the exception of ESC J. This means that if the terminal is operating at 9600 baud, at least one character time must be inserted after an ESC J sequence.

---

**Figure 6-5. Timing Flowchart**
Appendix 7.1
CRT TERMINAL SCHEMATICS
Appendix 7.2
KEYBOARD INTERFACE

The keyboard used in this design was a simple unencoded ASCII keyboard. In order to keep the cost to a minimum a simple scan matrix technique was implemented by using two ports of an 8255 parallel I/O device.

When the system is initialized the contents of the eight keyboard RAM locations are set to zero. Once every frame, which is 16.67 milliseconds the contents of the keyboard ram is read and then rewritten with the contents of the current switch matrix. If a non-zero value of one of the keyboard RAM locations is found to be the same as the corresponding current switch matrix, a valid key push is registered and action is taken. By operating the keyboard scan in this manner an automatic debounce time of 16.67 milliseconds is provided.

Figure 7.2A shows the actual physical layout of the keyboard and Figure 7.2B shows how the individual keys were encoded. On Figure 7.2B the scan lines are the numbers on the bottom of each key position and the return lines are the numbers at the top of each key position. The shift, control, and caps lock key were brought in through separate lines of port C of the 8255. Figure 7.3 shows the basic keyboard matrix.

In order to guarantee that two scan lines could not be shorted together if two or more keys are pushed simultaneously, isolation diodes could be added as shown in Figure 7.4.

---

**Figure 7-2A. Keyboard Layout**

**Figure 7-2B. Keyboard Encoding**

---

TOP NUMBER = RETURN LINE
BOTTOM NUMBER = SCAN LINE.
### Appendix 7.3
#### ESCAPE/CONTROL/DISPLAY CHARACTER SUMMARY

<table>
<thead>
<tr>
<th>CONTROL CHARACTERS</th>
<th>DISPLAYABLE CHARACTER</th>
<th>ESCAPE SEQUENCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT 00</td>
<td>0000 NUL</td>
<td>0000 0000</td>
</tr>
<tr>
<td>0001 STX</td>
<td>0011 ETX</td>
<td>0100 EOT</td>
</tr>
<tr>
<td>0010 ETO</td>
<td>0101 ENQ</td>
<td>0110 ACK</td>
</tr>
<tr>
<td>0100 EOT</td>
<td>0111 BEL</td>
<td>1000 BS</td>
</tr>
<tr>
<td>1001 HT</td>
<td>1010 LF</td>
<td>1011 VT</td>
</tr>
<tr>
<td>1100 FF</td>
<td>1110 CR</td>
<td>1111 S1</td>
</tr>
</tbody>
</table>

**NOTE**: Shaded blocks = functions terminal will react to. Others can be generated but ignored upon receipt.
As stated earlier, all of the logic necessary to convert the 8275 into a non-DMA type of device was performed by a single small bipolar prom. Besides turning certain processor READS into DACKS and WRITES for the 8275, this 32 by 8 prom decoded addresses for the system ram, rom, as well as for the 8255 parallel I/O port.

Any bipolar prom that has a by eight configuration could function in this application. This particular device was chosen simply because it is the only "by eight" prom available in a 16 pin package. The connection of the prom is shown in detail in Figure 7.5 and its truth table is shown in Figure 7.6. Note that when a fetch cycle (M1) is not being performed, the state of the SOD line is the only thing that determines if memory reads will be written into the 8275's row buffers. This is done by pulling both DACK and WRITE low on the 8275.

Also note that all of the outputs of the bipolar prom MUST BE PULLED HIGH by a resistor. This prevents any unwanted assertions when the prom is disabled.
As previously mentioned, the character generator used in this terminal is a 2716 or 2758 EPROM. A 1K by 8 device is sufficient since a 128 character 5 by 7 dot matrix only requires 8K of memory. Any "standard" or custom character generator could have been used.

The three low-order line count outputs (LC0-LC2) from the 8275 are connected to the three low-order address lines of the character generator and the seven character generator outputs (CC0-CC6) are connected to A3-A9 of the character generator. The output from the character generator is loaded into a shift register and the serial output from the shift register is the video output of the terminal.

Now, let's assume that the letter "E" is to be displayed. The ASCII code for "E" is 45H. So, 45H is presented to address lines A2-A9 of the character generator. The scan lines will now count each line from zero to seven to "form" the character as shown in Figure 7-5.

It should be obvious that "custom" character fonts could be made just by changing the bit patterns in the character generator PROM. For reference, Appendix 7.6 contains a HEX dump of the character generator used in this terminal.

<table>
<thead>
<tr>
<th>Rom Address</th>
<th>Rom Hex Output</th>
<th>Bit Output*</th>
</tr>
</thead>
<tbody>
<tr>
<td>228H</td>
<td>02</td>
<td>E</td>
</tr>
<tr>
<td>22DH</td>
<td>02</td>
<td>E</td>
</tr>
<tr>
<td>22AH</td>
<td>02</td>
<td>E</td>
</tr>
<tr>
<td>22BH</td>
<td>0E</td>
<td>E</td>
</tr>
<tr>
<td>22CH</td>
<td>0E</td>
<td>E</td>
</tr>
<tr>
<td>22EH</td>
<td>3E</td>
<td>E</td>
</tr>
<tr>
<td>22FH</td>
<td>00</td>
<td>E</td>
</tr>
</tbody>
</table>

Bits 0, 6 and 7 are not used.

* note bit output is backward from convention.
APPLICATIONS

Appendix 7.7
COMPOSITE VIDEO

In this design, it was assumed that the monitor required a separate horizontal drive, vertical drive, and video input. However, many monitors require a composite video signal. The schematic shown in Figure 7.8 illustrates how to generate a composite video signal from the output of the 8275.

The dual one-shots are used to provide a small delay and the proper horizontal and vertical pulse to the composite video monitor. The delay introduced in the vertical and horizontal timing is used to “center” the display. VR1 and VR2 control the amount of delay. IC3 is used to mix the vertical and horizontal retrace and Q1 along with the R1, R2, and R3 mix the video and the retrace signal and provide the proper DC levels.

Figure 7.8. Composite Video

Appendix 7.8
SOFTWARE LISTINGS

ISIS-II 8080/8085 MACRO ASSEMBLER, X108

<table>
<thead>
<tr>
<th>LOC</th>
<th>OBJ</th>
<th>SEQ</th>
<th>SOURCE STATEMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1600</td>
<td>1</td>
<td>PORTA EQU 1800H</td>
<td>;8255 PORT A ADDRESS</td>
</tr>
<tr>
<td>1601</td>
<td>11</td>
<td>PORTB EQU 1801H</td>
<td>;8255 PORT B ADDRESS</td>
</tr>
<tr>
<td>1602</td>
<td>12</td>
<td>PORTC EQU 1802H</td>
<td>;8255 PORT C ADDRESS</td>
</tr>
<tr>
<td>1603</td>
<td>13</td>
<td>CWD55 EQU 1803H</td>
<td>;8255 CONTROL PORT ADDRESS</td>
</tr>
<tr>
<td>1604</td>
<td>14</td>
<td>IStP EQU 00A00H</td>
<td>;8251 FLAGS</td>
</tr>
<tr>
<td>1605</td>
<td>15</td>
<td>USTD EQU 00000H</td>
<td>;8251 DATA</td>
</tr>
<tr>
<td>1606</td>
<td>16</td>
<td>CNT0 EQU 60000H</td>
<td>;8253 COUNTER 0</td>
</tr>
<tr>
<td>1607</td>
<td>17</td>
<td>CNT1 EQU 60010H</td>
<td>;8253 COUNTER 1</td>
</tr>
<tr>
<td>1608</td>
<td>18</td>
<td>CNT2 EQU 60020H</td>
<td>;8253 COUNTER 2</td>
</tr>
<tr>
<td>1609</td>
<td>19</td>
<td>CNTM EQU 60030H</td>
<td>;8253 MODE WORD</td>
</tr>
<tr>
<td>1610</td>
<td>20</td>
<td>CRST EQU 1000H</td>
<td>;8275 CONTROL ADDRESS</td>
</tr>
<tr>
<td>1611</td>
<td>21</td>
<td>CRM EQU 1001H</td>
<td>;8275 MODE ADDRESS</td>
</tr>
<tr>
<td>1612</td>
<td>22</td>
<td>INT75 EQU 1400H</td>
<td>;8275 INTERRUPT CLEAR</td>
</tr>
<tr>
<td>1613</td>
<td>23</td>
<td>TPDIS EQU 0000H</td>
<td>;TOP OF DISPLAY RAM</td>
</tr>
<tr>
<td>1614</td>
<td>24</td>
<td>BTDIS EQU 0000H</td>
<td>;BOTTOM OF DISPLAY RAM</td>
</tr>
<tr>
<td>1615</td>
<td>25</td>
<td>LAST EQU 0FD0H</td>
<td>;FIRST BYTE AFTER DISPLAY</td>
</tr>
<tr>
<td>1616</td>
<td>26</td>
<td>CURBOT EQU 18H</td>
<td>;BOTTOM Y CURSOR</td>
</tr>
<tr>
<td>1617</td>
<td>27</td>
<td>LNCMR EQU 0500H</td>
<td>;LENGTH OF LINE</td>
</tr>
<tr>
<td>1618</td>
<td>28</td>
<td>STPTR EQU 0500H</td>
<td>;LOCATION OF STACK POINTER</td>
</tr>
</tbody>
</table>

; START PROGRAM
; ALL VARIABLES ARE INITIALIZED BEFORE ANYTHING ELSE

;DISABLE INTERRUPTS
;LOAD STACK POINTER
;LOAD HL WITH TOP OF DISPLAY
;SET TOP = TOP OF DISPLAY
;STORE THE CURRENT ADDRESS
;ZERO A
;ZERO CURSOR Y POINTER
;ZERO CURSOR X POINTER
;ZERO KBD CHARACTER
;ZERO USART CHAR BUFFER
;ZERO KEY DOWN
APPLICATIONS

```
0016 32ED0F 44  STA KEYOK  ;ZERO KEYOK
0023 32ED0F 45  STA ESCP  ;ZERO ESCAPE
0024 C39000 46  JMP LMKSD  ;JUMP AND SET EVERYTHING UP

_0026

002C F3 53  ORG 002CH  ;THIS ROUTINE IS LOCATED AT THE RST 5.5 LOCATION
002C C36701 54  JMP FRAME

0034 E5 60  ORG 34H  ;READ THE KEYBOARD. THIS ROUTINE IS EXECUTED EVERY
0034 F0 61  POPDAT: PUSH PSW  ;EVERY 16.667 MILLISECONDS.
0035 E5 62  PUSH H  ;SAVE A AND FLAGS
0036 D5 63  PUSH D  ;SAVE H AND L
0037 210000 64  LXI H,0000H  ;STOKE STATUS AND
0038 39 65  DAD SP  ;READ THE KEYBOARD. THIS ROUTINE IS EXECUTED EVERY
0039 E5 66  PUSH D  ;617 MICROSECONDS.
003A EB 67  XCHG  ;OP 0
003C 2AE80F 68  LXLD CURAD  ;READ THE 8275
003F FE 69  KYOK  A,00H  ;IT IS USED TO READ THE DATA TO BE DISPLAYED INTO
0040 3EC0 6A  MVI A,00H  ;THE 8275. THIS ROUTINE IS EXECUTED EVERY 617 MICROSECONDS.
0042 30 6B  SIM

0043 E1 71  REPT (LENGTH/2)  ;LOAD H AND L WITH TOP OF SCREEN MEMORY
0044 E1 72  POP H  ;0085 AND IS USED TO LOAD THE DATA TO BE DISPLAYED INTO
0045 E1 73  ENDM  ;THE 8275. THIS ROUTINE IS EXECUTED EVERY 617 MICROSECONDS.
0046 E1 74+ POP H  ;
0047 E1 75+ POP H  ;
0048 E1 76+ POP H  ;
0049 E1 77+ POP H  ;
004A E1 78+ POP H  ;
004B E1 79+ POP H  ;
004C E1 80+ POP H  ;
004D E1 81+ POP H  ;
004E E1 82+ POP H  ;
004F E1 83+ POP H  ;
0050 E1 84+ POP H  ;
0051 E1 85+ POP H  ;
0052 E1 86+ POP H  ;
0053 E1 87+ POP H  ;
0054 E1 88+ POP H  ;
0055 E1 89+ POP H  ;
0056 E1 90+ POP H  ;
0057 E1 91+ POP H  ;
0058 E1 92+ POP H  ;
0059 E1 93+ POP H  ;
005A E1 94+ POP H  ;
005B E1 95+ POP H  ;
005C E1 96+ POP H  ;
005D E1 97+ POP H  ;
005E E1 98+ POP H  ;
005F E1 99+ POP H  ;
0060 E1 9A+ POP H  ;
0061 E1 9B+ POP H  ;
0062 E1 9C+ POP H  ;
0063 E1 9D+ POP H  ;
0064 E1 9E+ POP H  ;
0065 E1 9F+ POP H  ;
0066 E1 A0+ POP H  ;
0067 E1 A1+ POP H  ;
0068 E1 A2+ POP H  ;
0069 E1 A3+ POP H  ;
006A E1 A4+ POP H  ;
006B 00 114  RRC  ;SET UP A
006C 39 115  SIM  ;GO BACK TO NORMAL MODE
006D 210000 116  LXI H,0000H  ;ZERO HL
0070 39 117  DAD SP  ;ADD STACK
0071 EB 118  SHL  ;PUT STACK IN H AND L
0072 F9 119  SHL  ;RESTORE STACK
0073 21D00F 120  LXI H,LAST  ;PUT BOTTOM DISPLAY IN H AND L
0074 EB 121  AC7  ;SWAP REGISTERS
0075 7A 122  CMP A,D  ;PUT HIGH ORDER IN A
0077 BC 123  CMP H  ;SEE IF SAME AS H
0079 C28000 124  JNZ KPTK  ;IF NOT LEAVE
007A 7B 125  CMP L  ;PUT LOW ORDER IN A
007B BD 126  CMP L  ;SEE IF SAME AS L
007D 82 126  JNZ KPTK  ;IF NOT LEAVE
0081 210000 129  LXI H,TOIS  ;LOAD H AND L WITH TOP OF SCREEN MEMORY
0084 22E80F 129  SHLD CURAD  ;PUT BACK CURRENT ADDRESS
0087 3E18 130  MVI A,18H  ;SET MASK
0089 30 131  SIM  ;OUTPUT MASK
```

8-30
APPLICATIONS

009A DI 132 POP D ;GET D AND E
009B E1 133 POP H ;GET H AND L
009C F1 134 POP PSW ;GET A AND FLAGS
009D FA 135 BR ;TURN ON INTERRUPTS
009E C9 136 RET ;GO BACK

137 ;
138 ;THIS IS THE EXIT ROUTINE FOR THE FRAME INTERRUPT
139

009F 3E18 140 BYPASS:
MVI A,18H ;SET MASK
0091 30 141 SIM ;OUTPUT THE MASK
0092 C1 142 POP B ;GET B AND C
0093 D1 143 POP D ;GET D AND E
0094 E1 144 POP H ;GET H AND L
0095 F1 145 POP PSW ;GET A AND FLAGS
0096 FB 146 EI ;ENABLE INTERRUPTS
0097 C9 147 RET ;GO BACK

148 ;
149 ;THIS Clears THE AREA OF RAM THAT IS USED
150 ;FOR KEYBOARD DEBOUNCE.
151

0098 32EF0F 152 LPKBD:
STA SHCON ;ZERO SHIFT CONTROL
0099 32F0FF 153 STA RETLIN ;ZERO RETURN LINE
009A 32F10F 154 STA SCNLI N ;ZERO SCAN LINE

155 ;
156 ;THIS ROUTINE CLEARS THE ENTIRE SCREEN BY PUTTING
157 ;SPACE CODES (20H) IN EVERY LOCATION ON THE SCREEN.
158 ;

00A1 210008 159 LXI H,TPDIS ;PUT TOP OF SCREEN IN HL
00A4 01D008 160 LXI B,LAST ;PUT BOTTOM IN BC
00A7 3628 161 LOOPF: LXI M,28H ;PUT SPACE IN M
00A9 23 162 INX H ;INCREMENT POINTER
00AA 7C 163 MOV A,H ;GET H
00AB 5B 164 CMP B ;SEE IF SAME AS B
00AC C2A700 165 JNZ LOOPF ;IF NOT LOOP AGAIN
00AF 7D 166 MOV A,L ;GET L
00B0 59 167 CMP C ;SEE IF SAME AS C
00B1 C2A700 168 JNZ LOOPF ;IF NOT LOOP AGAIN

169 ;
170 ;8255 INITIALIZATION
171

00B4 3E8B 172 AVI A,88H ;MOVE 8255 CONTROL WORD INTO A
00B6 320318 173 STA CWD55 ;PUT CONTROL WORD INTO 8255

174 ;
175 ;8251 INITIALIZATION
176

00B9 2101A0 177 LXI H,USTF ;GET 8251 FLAG ADDRESS
00BC 3E88 178 STA M,88H ;DUMMY STORE TO 8251
00BD 3600 179 MVI M,08H ;RESET 8251
00C8 3640 180 MVI M,40H ;RESET 8251
00C9 00 181 NOP ;WAIT
00CA 36EA 182 MVI M,0EAH ;LOAD 8251 MODE WORD
00CC 3695 183 MVI M,05H ;LOAD 8251 COMMAND WORD

184 ;
185 ;8253 INITIALIZATION
186

00C7 3E32 187 MVI A,32H ;CONTROL WORD FOR 8253
00C9 320360 188 STA CNM ;PUT CONTROL WORD INTO 8253
00CC 3E32 189 MVI A,32H ;LSB 8253
00D0 320660 190 STA CNF0 ;PUT IT IN 8253
00D1 3E80 191 MVI A,00H ;MSB 8253
00D2 320950 192 STA CNM ;PUT IT IN 8253
00D6 C0D308 193 CALL STBAUD ;GO DO BAUD RATE
00D9 C35000 194 JMP INTS ;GO DO 8275

195 ;
196 ;THIS ROUTINE READS THE BAUD RATE SWITCHES FROM PORT C
197 ;OF THE 8255 AND LOOKS UP THE NUMBERS NEEDED TO LOAD
198 ;THE 8253 TO PROVIDE THE PROPER BAUD RATE.
199

00DE 3A0218 200 STBAUD: LDA PORTC ;READ BAUD RATE SWITCHES
00DF 60F 201 ANI 0FH ;STIP OFF 4 MSB'S
00E1 32E0F 202 STA BAUD ;SAVE IT
00E4 07 203 RLC ;MOVE BITS OVER ONE PLACE
00E5 21C505 204 LXI H,RDK ;GET BAUD RATE LOOK UP TABLE
00E8 1600 205 MVI D,00H ;ZERO D
00EA 56 206 MOV B,A ;PUT A IN E
00EF 23 207 DAD D ;GET OFFSET
00F0 110360 208 LXI D,CNM ;POINT DE TO 8253
00F9 36B6 209 MVI A,0B6H ;GET CONTROL WORD
00FF 12 210 STA D ;STORE IN 8253
00F2 1B 211 DCX D ;POINT AT #2 COUNTER
00F3 7E 212 MOV A,M ;GET LSB BAUD RATE
00F4 12 213 STA D ;PUT IT IN 8253
00F5 23 214 INX H ;POINT At MSB BAUD RATE
00F6 7E 215 MOV A,M ;GET MSB BAUD RATE
00F7 12 216 STA D ;PUT IT IN 8253
00F8 C9 217 RET ;GO BACK

218 ;
APPLIcATIONS

06F 210110 216 ;8275 INITIALIZATION
06F 2601 220 IN75: 221 LXI H,CRTS
06F 2F8 222 RST M,08H 223 ;RESET AND STOP DISPLAY
06F 22E 224 DEX H 225 ;HL=1000H
06F 364F 226 MVI M,4FH 227 ;SCREEN PARAMETER BYTE 1
06F 3588 228 MVI M,5FH 229 ;SCREEN PARAMETER BYTE 2
06F 3589 230 MVI M,6FH 231 ;SCREEN PARAMETER BYTE 3
06F 36DD 232 MVI M,700H 233 ;SCREEN PARAMETER BYTE 4
010E 3803 234 CALL LCUR 235 ;LOAD THE CURSOR
010E 36E0 236 MVI M,080H 237 ;RESET COUNTERS
010E 3623 238 MVI M,23H 239 ;START DISPLAY

010F 3E18 240 SETUP: 241 MVI A,18H 242 ;SET MASK
0110 39 243 ;LOAD MASK
0112 PB 244 ;ENABLE INTERRUPTS

0113 20 245 ;READ THE USART
0114 6E00 246 RXRDY: 247 RIM 248 ;GET LINE LOCAL
0116 C22101 249 ANI 0FH 250 ;IS IT ON OR OFF?
0119 36A10 251 JNZ KEYINP 252 ;LEAVE IF IT IS ON
011C B52 253 LDA USTF 254 ;READ 8251 FLAGS
011E 3401 255 AJMP RXRDY 256 ;GET KEYBOARD CHARACTER
0121 3AE0F 257 IF HAVE CHARACTER GO TO WORK
0124 E500 258 ANI 00H 259 ;IS IT THERE
0126 C31101 260 JNZ KEYS 261 ;IF KEY IS PUSHED LEAVE
0129 3E00 262 MVI A,00H 263 ;ZERO A
0128 32E0F 264 STA KEYOK 265 ;CLEAR KEYOK
012C 3C1301 266 JMP RXRDY 267 ;LOOP AGAIN
0131 3AE0F 268 KEYS: 269 LDA KEYOK 270 ;WAS KEY DOWN
0134 4F 271 MOV C,A 272 ;SAVE A IN C
0135 3AE0F 273 LDA KBCHR 274 ;GET KEYBOARD CHARACTER
0138 90 275 CMP C 276 ;IS IT THE SAME AS KEYOK
0139 CA101 277 JZ RXRDY 278 ;IF SAME LOOP AGAIN
013C 32E0F 279 STA KEYOK 280 ;IF NOT SAVE IT
013F 32E0F 281 STA USCHR 282 ;SAVE IT
0142 20 283 RPM 284 ;GET LINE LOCAL
0144 6E00 285 ANI 80H 286 ;WHICH WAY
0147 C4B01 287 JZ TRANS 288 ;LEAVE IF LINE
0148 34502 289 JMP CHRC 290 ;TIME TO DO SOME WORK
014B 3A010 291 LDA USTF 292 ;GET USART FLAGS
014E 6E00 293 ANI 01H 294 ;READY TO TRANSMIT?
0150 CA08 295 JZ TRANS 296 ;LOOP IF NOT READY
0153 3AE0F 297 LDA USCHR 298 ;GET CHARACTER
0156 3200A0 299 STA USCH 29A ;PUT IN USH
0159 C30010 300 JMP SETUP 301 ;SAVE
015C 3A00A0 302 LDA USTD 303 ;READ USART
015F 3AE0F 304 ANI 07FH 305 ;STRIP MSB
0163 32E0F 306 STA USCHR 307 ;PUT IT IN MEMORY
0164 C3E02 308 JMP CHRC 309 ;SAVE
310 ;THIS ROUTINE CHECKS THE BAUD RATE SWITCHES, RESETS THE
311 ;SCREEN POINTERS AND READS AND LOOKS UP THE KEYBOARD.
0167 55 312 FRAME: 313 ;PUSH PSW 314 ;SAVE A AND FLAGS
0168 55 315 PUSH H 316 ;SAVE H AND L
0169 D5 317 PUSH D 318 ;SAVE D AND E
016A C5 319 PUSH B 320 ;SAVE B AND C
016B 3A0114 321 LDA INT75 322 ;READ 8275 TO CLEAR INTERRUPT
323 ;SET UP THE POINTERS
0167 55 324 FRAME: 325 ;PUSH PSW 326 ;SAVE A AND FLAGS
0168 55 327 PUSH H 328 ;SAVE H AND L
0169 D5 329 PUSH D 32A ;SAVE D AND E
016A C5 32B PUSH B 32C ;SAVE B AND C
016B 3A0114 32D LDA INT75 32E ;READ 8275 TO CLEAR INTERRUPT
32F ;SET UP THE POINTERS
0174 3A0218 330 LDA FORTC 331 ;READ BAUD RATE SWITCHES
0177 E500 332 ANI 0FH 333 ;STRIP OFF 4 MSB’S
0179 47 334 MOVC B,A 335 ;SAVE IN B
017A 38C00F 336 LDA BAUD 337 ;GET BAUD RATE
017D 88 338 CMP B 339 ;SEE IF SAME AS B
017E 44DC00 340 CNZ STBAUD 341 ;IF NOT SAME DO SOMETHING
342 ;READ KEYBOARD
0181 3AE0F 343 LDA KEYDN 344 ;SEE IF A KEY IS DOWN
0184 E640 345 ANI 4FH 346 ;SET THE FLAGS
0186 C2C01 347 LJNZ KEYDN 348 ;IF KEY IS DOWN JUMP AROUND
0189 C0B01 349 CALL HCKS 350 ;GO READ THE KEYBOARD
019C C3F00 351 JMP BYPASS 352 ;SAVE

8-32
APN-01304A
APPLICATIONS

018F 21F0F 307 RKB: LXI H,SHCON ;POINT HL AT KEYBOARD RAM
0192 34B218 308 LDA FTORC ;GET CONTROL AND SHIFT
0195 317 MOV A, A ;GET BACK
0196 3FE 319 MOV B, A ;SAVE IN MEMORY
0198 320018 311 STA FORTA ;SET UP A
0199 317 MOV A, B ;GET OUTPUT A
019C 3A0118 313 LDA FORTB ;SAVE A IN B
019F 2F 314 CMA ;READ KEYBOARD
01A0 87 315 ORA ;SET THE FLAGS
01A1 C2AF01 312 JNZ SAVKEY ;LEAVE IF KEY IS DOWN
01A4 78 317 MOV A, B ;GET SCAN LINE BACK
01A5 97 318 RLC ;ROTATE IT OVER ONE
01A9 3200 320 STA KEYDN ;DO IT AGAIN
01AB 32A0F 321 STA KEYDN ;ZERO A
01AC 95 322 RET ;SAVE KEY DOWN
01AF 23 323 SAVKEY: INX H ;LEAVE
01B0 8F 324 CMA ;POINT AT RETURN LINE
01B1 77 325 MOV M, A ;PUT A BACK
01B2 23 326 INX MOV M, B ;SAVE RETURN LINE IN MEMORY
01B3 78 327 MOV M, B ;POINT H AT SCAN LINE
01B4 3E40 328 STA A,00H ;SAVE SCAN LINE IN MEMORY
01B5 32EAF 329 STA KEYDN ;SET A
01B6 3F 330 RET ;SAVE KEY DOWN
01B8 2B00 311 KYCHNG: MOV A,00H ;LEAVE
01B9 C3 313 STA KEYDN ;SET FLAGS
01BF 328F00 315 BYPASS ;ZERO A
01C2 21F10F 314 KEYDN: LXI H,SCLIN ;RESET KEY DOWN
01C5 320018 312 STA FORTA ;LEAVE
01C9 26 317 DCX ;JUMP
01CD 3A0118 330 LDA FORTB ;TO LOOP
01CE 3E 331 ORA ;GET SCAN LINE
01D0 C9 340 STA A,00H ;PUT SCAN LINE IN A
01D1 C2AF01 341 STA B,00H ;OUTPUT SCAN LINE TO PORT A
01D5 320018 332 MOV A, M ;POINT AT RETURN LINE
01D9 28 337 RLC ;GET RETURN LINES
01DB 3A0118 333 LDA FORTB ;ARE THEY THE SAME?
01DF 3C 334 ORA ;SAVE A IN D
01E0 8F 335 RRC ;SET BIT
01E2 DA0001 336 STA A,00H ;PUT TARGET IN E
01E5 23 337 JC MOV A,B ;ZERO D
01EC 7E 338 MOV M, A ;GET RETURN LINES
01F7 8EFF 339 MOV C,0FFH ;MOVE OVER ONCE
01F9 8C 340 UP: MOV C,0FFH ;MOVE OVER TWICE
01FB 35 341 RC ;MOVE OVER THREE TIMES
01FC 80F 342 MOV C,0FFH ;OR SCAN AND RETURN LINES
01FD 57 343 MOV B,A ;SAVE A IN B
01F8 6E40 344 MOV A,40H ;SAVE A IN D
01FA 3E0F 345 MOV A,C ;SAVE A IN C
01FD 57 346 LDA SHCON ;SAVE A IN D
0200 81 347 MOV A,40H ;SET CONTROL
0201 C3802 348 MOV C,0 ;SET CONTROL
0204 3A0218 349 MOV C,0 ;SET CONTROL
0207 E620 350 MOV A,C ;SET CONTROL
0209 4F 351 MOV C,0 ;SET CONTROL
020B 7A 352 MOV A,C ;SET CONTROL
020D E620 353 MOV A,C ;SET CONTROL
020E 6E40 354 Mov A,C ;SET CONTROL
0210 81 355 MOV A,C ;SET CONTROL
0211 58 356 JZ MOV A,C ;SET CONTROL
0214 1600 357 MOV E,00H ;SET BIT
0217 19 358 MOV B,00H ;ZERO D
021A 7E 359 MOV B,00H ;GET Lookup TABLE
021C 47 360 MOV A,00H ;GET OFFSET
021D E610 361 MOV A,00H ;GET CHARACTER
021F C2E02 362 MOV A,00H ;GET CHARACTER
0220 78 363 MOV A,00H ;GET CHARACTER
0223 32BB0F 364 MOV A,00H ;GET CHARACTER
0226 3BC1 365 MOV A,00H ;GET CHARACTER
0229 32A0F 366 MOV A,00H ;GET CHARACTER
022B C38F00 367 MOV A,00H ;GET CHARACTER
022C 38F 368 MOV A,00H ;GET CHARACTER
022D 32BB0F 369 MOV A,00H ;GET CHARACTER
022E C38F00 370 MOV A,00H ;GET CHARACTER
022F 3E 371 JMP MOVE ;JMP TO LOOP
0230 23 372 MOV A,00H ;JUMP TO LOOP
0233 58 373 MOV A,00H ;JUMP TO LOOP
0236 58 374 MOV A,00H ;JUMP TO LOOP
0239 58 375 MOV A,00H ;JUMP TO LOOP
023C 58 376 MOV A,00H ;JUMP TO LOOP
023F 58 377 MOV A,00H ;JUMP TO LOOP
0242 58 378 MOV A,00H ;JUMP TO LOOP
0245 58 379 MOV A,00H ;JUMP TO LOOP
0248 58 37A MOV A,00H ;JUMP TO LOOP
024B 58 37B MOV A,00H ;JUMP TO LOOP
024E 58 37C MOV A,00H ;JUMP TO LOOP
0251 58 37D MOV A,00H ;JUMP TO LOOP
0254 58 37E MOV A,00H ;JUMP TO LOOP
0257 58 37F MOV A,00H ;JUMP TO LOOP
025A 58 380 MOV A,00H ;JUMP TO LOOP
025D 58 381 MOV A,00H ;JUMP TO LOOP
025F 58 382 MOV A,00H ;JUMP TO LOOP
0262 58 383 MOV A,00H ;JUMP TO LOOP
0265 58 384 MOV A,00H ;JUMP TO LOOP
0268 58 385 MOV A,00H ;JUMP TO LOOP
026B 58 386 MOV A,00H ;JUMP TO LOOP
026E 58 387 MOV A,00H ;JUMP TO LOOP
0271 58 388 MOV A,00H ;JUMP TO LOOP
0274 58 389 MOV A,00H ;JUMP TO LOOP
0277 58 38A MOV A,00H ;JUMP TO LOOP
027A 58 38B MOV A,00H ;JUMP TO LOOP
027D 58 38C MOV A,00H ;JUMP TO LOOP
0280 58 38D MOV A,00H ;JUMP TO LOOP
0283 58 38E MOV A,00H ;JUMP TO LOOP
0285 58 38F MOV A,00H ;JUMP TO LOOP

;IF THE CAP LOCK BUTTON IS PUSHED THIS ROUTINE SEES IF
;THE CHARACTER IS BETWEEN 61H AND 7AH AND IF IT IS THIS

8-33
APPLICATIONS

; Routines assume that the character is lower case ASCII
; and subtracts 20h, which converts the character to
; upper case ASCII.

022E 78 399 CAPLOC: MOV A, B ; Get a back
022F 6E 400 CPI 60H ; How big is it?
0231 DA 2302 401 JNC STKEY ; Leave if it's too small
0233 FE 7B 402 CPI 78H ; Is it too big?
0235 D2 2302 403 JNC STKEY ; Leave if too big
0237 E6 29 404 JMP STKEY ; Adjust A
0238 C3 2302 405 JMP STKEY ; Store the key

; The routines shown and CNTDN set bit 6 and 7 respectively
; in the ACC.

0239 C330 410 CNTDN: MOV A, 80H ; Set bit 7 in A
023A 88 411 ORA B ; Or with character
023B 6B 412 ANI 0FH ; Make sure shift is not set
023C 47 413 MOV B, A ; Put it back in B
023D C3 1102 414 JMP SCR ; Go back
023E 3E 415 SHDN: MOV A, 40H ; Set bit 6 in A
023F 88 416 ORA B ; Or with character
0240 47 417 MOV B, A ; Put it back in B
0241 C3 1102 418 JMP SCR ; Go back

; This routine checks for escape characters, [L, C, P, F, and back space

0242 3A 230F 423 CHRC: LDA ESCP ; Escape set?
0243 F8 424 CPI 80H ; See if it is
0245 CA 2B02 425 JZ ESSQ ; Leave if it is
0246 3A 270F 426 LDA USCHR ; Get character
0247 FE 8A 427 CPI 80H ; Line feed
0249 C4 F6 428 JZ LFND ; Jc to line feed
024B 2E 429 CPI 0CH ; Form feed
024D C4 CA 43 430 JZ PW9 ; Go to form feed
024F FE 4D 431 CPI 0DH ; CR
0250 CAAD 432 JZ CRST ; Go to cr
0252 FE 90 433 CPI 0BH ; Escape
0254 CC 2A03 434 JZ ESKAP ; Do an escape
0255 C6 435 JSR A ; Clear carry
0256 C6 437 JSR A ; See if character is printable
0257 DA 77 438 JSR CRPUT ; If printable do it
0258 C3 01 440 JMP SETUP ; Go back and read usart again

; This routine resets the escape location and decodes
; the characters following an escape. The commands are
; compatible with intel credit text editor.

0259 C330 445 ESSQ: MOV A, 00H ; Zero A
025A D3 2E 446 LDS ESCP ; Reset ESCP
025B 8E 447 LDA USCHR ; Get character
025C 2E 448 JSR A ; Down
025D C3 2E 449 JSR A ; Move cursor down
025E 80 450 CLC ; Clear screen character
025F 80 451 CPI 40H ; Clear screen character
0260 2E 452 JSR A ; Clear the screen
0261 C4 DA 453 JSR A ; Clear rest of screen
0262 C9 2C 03 454 JSR A ; Clear the rest of the screen
0263 FE 4D 455 JSR A ; Clear line character
0264 CA 2C 03 456 JSR A ; Clear a line
0265 2E 457 JSR A ; Cursor up character
0266 C3 2E 458 JSR A ; Cursor left character
0267 FE 44 459 JSR A ; Cursor right character
0268 C4 2A 03 460 JSR A ; Move cursor to the right
0269 FE 44 461 JSR A ; Leave
026A C9 2E 03 462 JSR A ; Move cursor to the left
026B 2E 463 JSR A ; Home cursor character
026C C3 01 464 JSR A ; Home the cursor
026D 3B 465 JMP SETUP ; Leave

; This routine moves the cursor down one character line

026E 3A 2310F 466 DOWN: LDA CURSY ; Put cursor y in A
026F 6E 467 CPI CURBOT ; See if on bottom of screen
0270 C3 0A 468 JSR A ; Leave if on bottom
0271 C9 03 469 JSR A ; Increment Y cursor
0272 2E 470 JSR A ; Move new cursor
0273 C4 DB 83 471 CALL LOCAL ; Load the cursor
0274 2D DA 50 472 CALL CALCUL ; Calculate address
0275 78 473 MVI A, 80H ; Get first location of the line
0276 C2 FE 477 CPI 0FH ; See if clear screen character
0277 C2 C2 478 JSR A ; Leave if it is not
0278 2E 479 JSR A ; Save beginning of the line
0279 CD 50 480 CALL CALLINE ; Clear the line
027A C3 01 481 JMP SETUP ; Leave

8-34

AFN-01304A
APPLICATIONS

02CF CDE401; THIS ROUTINE CLEARS THE SCREEN.
02D0 C30F01 ;GO CLEAR THE SCREEN

02D5 CdA504 ;CLEAR: CALL CLSCR
02D8 CIC0D4 ;GO CLEAR THE SCREEN
02DC 3A220F ;GO BACK
02D1 B8
02D2 CABC02 ;SEE IF AT END OF LINE
02D5 3C ;MOVE A OVER ONE X POSITION
02D6 23 ;INCREMENT MEMORY POINTER
02D7 71
02D8 B0
02D9 C25202 ;IF NOT LOOP AGAIN
02DC 81DD0F ;PUT LAST LINE IN BC
02DF 23
02E0 78 ;SAME AS H
02E1 B0 ;GET B
02E2 C9D02 ;SAME AS L2
02E5 79 ;GET C
02E6 B0
02E7 210008 ;GET TOP OF DISPLAY
02E8 3AE10F ;GET Y CURSOR
02EF 8E18 ;IS IT ON THE BOTTOM
02F0 CABC01 ;LEAVE IF IT IS
02F3 3C ;MOVE IT DOWN ONE LINE
02F6 47 ;SAVE CURSOR IN B FOR LATER
02F9 115000 ;PUT LENGTH OF ONE LINE IN D
02FA 35F9 ;PUT BOX IN MEMORY
02FB 78 ;GET CURSOR Y
02FC FE18 ;ARE WE ON THE BOTTOM
02FD CABC01 ;ARE WE IF WE ARE
02FF 3C ;MOVE CURSOR DOWN ONE
0300 15 ;GET NEXT LINE
0303 47 ;SAVE A
0306 7C
0307 F60F ;SAVE CURSOR IN A
030E C2A03 ;PUT CURSOR ONE
0318 7D ;LEAVE IF IT IS NOT
031B 7D ;PUT L IN A
031E FE00 ;COMPARE TO LOW LAST
0321 C2A03 ;CALL CURSOR
0329 210008 ;PUT TOP DISPLAY IN H AND L
032C C30A03 ;LOOP AGAIN

032D CDA504 ;THIS ROUTINE CLEARS THE LINE THE CURSOR IS ON.
033A 22500F ;CALCULATE ADDRESS
033D CD1054 ;STORE H AND L TO CLEAR LINE
033F C30F01 ;CLEAR THE LINE
033F C30F01 ;CLEAR THE LINE

0343 3AE10F ;THIS ROUTINE MOVES THE CURSOR UP ONE LINE.
0346 FE00 ;GET Y CURSOR
0349 CABC01 ;IS IT ZERO
034C 2010F ;MOVE CURSOR UP
0353 CD5803 ;SAVE NEW CURSOR
0356 C30F01 ;LOAD THE CURSOR
0359 C30F01 ;LEAVE

035D 3AE20F ;RIGHT: LDA CURSX
0363 FE0F ;GET X CURSOR
0366 CD5803 ;IS IT ALL THE WAY OVER?
0369 CD5803 ;IF NOT JUMP AROUND
036C 3A10F ;GET Y CURSOR
036F FE18 ;SEE IF ON BOTTOM
0372 C5A903 ;IF WE ARE JUMP
0375 3C ;INCREMENT Y CURSOR
0378 3E50 ;SAVE IF
037B 3E50 ;ZERO A
037E 3E50 ;ZERO X CURSOR
0381 CD5803 ;LOAD THE CURSOR
0384 C30F01 ;LEAVE
0387 3C ;INCREMENT X CURSOR
038A 3E50 ;SAVE IF
038D C30F01 ;LOAD THE CURSOR
0390 3E50 ;LEAVE

0393 3E50 ;THIS ROUTINE MOVES THE CURSOR LEFT ONE CHARACTER POSITION
### APPLICATIONS

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>036F 3AE20F</td>
<td>LDA CURSX</td>
<td>GET X CURSOR</td>
</tr>
<tr>
<td>0371 00EH</td>
<td>CPI 00H</td>
<td>IT IS ALL THE WAY OVER</td>
</tr>
<tr>
<td>0373 C2003</td>
<td>JMP NEVER</td>
<td>IF NOT JUMP AROUND</td>
</tr>
<tr>
<td>0376 3AE10F</td>
<td>LDA CURSY</td>
<td>GET CURSOR Y</td>
</tr>
<tr>
<td>0379 FE00</td>
<td>CPI 00H</td>
<td>IT IS ZERO?</td>
</tr>
<tr>
<td>037F C9001</td>
<td>JMP</td>
<td>IF IT IS JUMP</td>
</tr>
<tr>
<td>0381 3DF</td>
<td>ICR A</td>
<td>MOVE CURSOR Y UP</td>
</tr>
<tr>
<td>0387 32E10F</td>
<td>STA CURS</td>
<td>SAVE IT</td>
</tr>
<tr>
<td>038B 32E20F</td>
<td>MVX A, 4FH</td>
<td>GET LAST X LOCATION</td>
</tr>
<tr>
<td>038D 32E303</td>
<td>STA CURSY</td>
<td>SAVE IT</td>
</tr>
<tr>
<td>0387 CDB803</td>
<td>CALL LDCUR</td>
<td>LOAD THE CURSOR</td>
</tr>
<tr>
<td>038A C3001</td>
<td>JMP SETUP</td>
<td></td>
</tr>
<tr>
<td>039D 3D</td>
<td>MOV NOVER A</td>
<td>ADJUST X CURSOR</td>
</tr>
<tr>
<td>0396 32E20F</td>
<td>STA CURSX</td>
<td>SAVE CURSOR X</td>
</tr>
<tr>
<td>0391 CDB803</td>
<td>CALL LDCUR</td>
<td>LOAD THE CURSOR</td>
</tr>
<tr>
<td>0394 C3001</td>
<td>JMP SETUP</td>
<td>LEAVE</td>
</tr>
<tr>
<td>0397 3E00</td>
<td>HOME</td>
<td></td>
</tr>
<tr>
<td>0399 32E20F</td>
<td>STA CURSX</td>
<td>ZERO X CURSOR</td>
</tr>
<tr>
<td>039C 32E303</td>
<td>STA CURSY</td>
<td>ZERO Y CURSOR</td>
</tr>
<tr>
<td>03A2 C3001</td>
<td>CALL LDCUR</td>
<td>LOAD THE CURSOR</td>
</tr>
<tr>
<td>03A5 32E30</td>
<td>JMP SETUP</td>
<td>LEAVE</td>
</tr>
<tr>
<td>03A7 32E20F</td>
<td>CALL LDCUR</td>
<td>LOAD THE CURSOR</td>
</tr>
<tr>
<td>03A9 C3001</td>
<td>JMP SETUP</td>
<td></td>
</tr>
<tr>
<td>03AD 3E00</td>
<td>HOME</td>
<td></td>
</tr>
<tr>
<td>03AF 32E20F</td>
<td>STA CURSX</td>
<td>ZERO X CURSOR</td>
</tr>
<tr>
<td>03B2 CDB803</td>
<td>CALL LDCUR</td>
<td>LOAD CURSOR INTO 8275</td>
</tr>
<tr>
<td>03B5 C3001</td>
<td>JMP SETUP</td>
<td>POLL USART AGAIN</td>
</tr>
<tr>
<td>03BB 32E20F</td>
<td>STA CURSY</td>
<td>ZERO Y CURSOR</td>
</tr>
<tr>
<td>03BC 32E303</td>
<td>STA CURSY</td>
<td>LOAD THE CURSOR</td>
</tr>
<tr>
<td>03B9 C3001</td>
<td>CALL LDCUR</td>
<td></td>
</tr>
<tr>
<td>03C3 3E00</td>
<td>HOME</td>
<td></td>
</tr>
<tr>
<td>03C5 32E20F</td>
<td>STA CURSX</td>
<td>ZERO X CURSOR</td>
</tr>
<tr>
<td>03C8 32E303</td>
<td>STA CURSY</td>
<td>ZERO Y CURSOR</td>
</tr>
<tr>
<td>03C6 32E20F</td>
<td>STA CURSY</td>
<td>LOAD THE CURSOR</td>
</tr>
<tr>
<td>03C9 C9</td>
<td>RET</td>
<td></td>
</tr>
<tr>
<td>03CA CDB403</td>
<td>CALL CLSCR</td>
<td>CALL CLEAR SCREEN</td>
</tr>
<tr>
<td>03CD 210008</td>
<td>LXI H, TOPDIS</td>
<td>PUT TOP DISPLAY IN HL</td>
</tr>
<tr>
<td>03DE 22E20F</td>
<td>STLD LOC80</td>
<td>PUT IT IN LOC80</td>
</tr>
<tr>
<td>03DF CDB504</td>
<td>CALL CCLINE</td>
<td>CLEAR TOP LINE</td>
</tr>
<tr>
<td>03E3 3E00</td>
<td>MVX A, 08H</td>
<td>ZERO A</td>
</tr>
<tr>
<td>03E6 32E20F</td>
<td>STA CURSX</td>
<td>ZERO CURSOR X</td>
</tr>
<tr>
<td>03EB 32E303</td>
<td>STA CURSY</td>
<td>ZERO CURSOR Y</td>
</tr>
<tr>
<td>03F1 C3001</td>
<td>JMP SETUP</td>
<td>BACK TO URST</td>
</tr>
</tbody>
</table>

### APPLICATIONS

<table>
<thead>
<tr>
<th>Address</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>03F6 CDBF03</td>
<td>CALL LNFOD</td>
<td>CALL ROUTINE</td>
</tr>
<tr>
<td>03F9 C3001</td>
<td>JMP SETUP</td>
<td>POLL FLAGS</td>
</tr>
<tr>
<td>03FC 3AE10F</td>
<td>LDA CURSY</td>
<td>GET Y LOCATION OF CURSOR</td>
</tr>
<tr>
<td>03FF FE18</td>
<td>CPI CURBOT</td>
<td>SEE IF AT BOTTOM OF SCREEN</td>
</tr>
<tr>
<td>0401 CA5304</td>
<td>JZ ONBOT</td>
<td>IF WE ARE, LEAVE</td>
</tr>
<tr>
<td>0404 3C</td>
<td>INR A</td>
<td>INCREMENT A</td>
</tr>
<tr>
<td>0405 32E10F</td>
<td>STA CURSY</td>
<td>SAVE NEW CURSOR</td>
</tr>
</tbody>
</table>

---

**Note:** The above instructions are in hexadecimal format and represent assembly language programming instructions for a microcontroller. Each instruction performs a specific function, such as moving data, modifying registers, or controlling hardware peripherals. The context of these instructions is an application that deals with cursor control and screen management, possibly for a display or terminal interface.
APPLICATIONS

0488 CDA594 658 CALL CALCU ;CALCULATE ADDRESS
0488 22559F 659 SHLD LOCB0 ;SAVE TO CLEAR LINE
0488 CDI584 660 CALL CLINE ;CLEAR THE LINE
0488 CD8803 661 CALL LDCUR ;LOAD THE CURSOR
0414 C9 662 RET ;LEAVE
0464 663 ;THIS ROUTINE CLEARS THE LINE WHOSE FIRST ADDRESS
0465 664 IS IN LOCB0. PUSH INSTRUCTIONS ARE USED TO RAPIDLY
0466 665 CLEAR THE LINE
0467
0415 F3 668 CALL CLINE: DI ;NO INTERRUPTS HERE
0416 2AE50F 669 LAII LOCB0 ;GET LOCB0
0417 115000 670 LXI D,LENGTH ;GET OFFSET
041C 19 671 DAD H ;ADD OFFSET
041D 60 672 XCHG ;PUT START IN DE
041E 210000 673 LXI H,0000H ;ZERO HL
0421 39 674 DAD SP ;GET STACK
0422 69 675 XCHG ;PUT STACK IN DP
0423 F9 676 SPHL ;PUT START IN SP
0424 212020 677 LXI H,2020H ;PUT SPACES IN HL
0468 678 ;
0469 679 ;NOW DO 40 PUSH INSTRUCTIONS TO CLEAR THE LINE
046A 680 680 REPT (LENGTH/2)
0470 681 681 PUSH H
0471 682 682 ENDM
0472 683 683
0427 E5 684 684+ PUSH H
0428 E5 685 685+ PUSH H
0429 E5 686 686+ PUSH H
042A E5 687 687+ PUSH H
042B E5 688 688+ PUSH H
042C E5 689 689+ PUSH H
042D E5 690 690+ PUSH H
042E E5 691 691+ PUSH H
042F E5 692 692+ PUSH H
0430 E5 693 693+ PUSH H
0431 E5 694 694+ PUSH H
0432 E5 695 695+ PUSH H
0433 E5 696 696+ PUSH H
0434 E5 697 697+ PUSH H
0435 E5 698 698+ PUSH H
0436 E5 699 699+ PUSH H
0437 E5 700 700+ PUSH H
0438 E5 701 701+ PUSH H
0439 E5 702 702+ PUSH H
043A E5 703 703+ PUSH H
043B E5 704 704+ PUSH H
043C E5 705 705+ PUSH H
043D E5 706 706+ PUSH H
043E E5 707 707+ PUSH H
043F E5 708 708+ PUSH H
0440 E5 709 709+ PUSH H
0441 E5 710 710+ PUSH H
0442 E5 711 711+ PUSH H
0443 E5 712 712+ PUSH H
0444 E5 713 713+ PUSH H
0445 E5 714 714+ PUSH H
0446 E5 715 715+ PUSH H
0447 E5 716 716+ PUSH H
0448 E5 717 717+ PUSH H
0449 E5 718 718+ PUSH H
044A E5 719 719+ PUSH H
044B E5 720 720+ PUSH H
044C E5 721 721+ PUSH H
044D E5 722 722+ PUSH H
044E E5 723 723+ PUSH H
044F E5 724 724 XCHG ;PUT STACK IN HL
0450 F9 725 725 SPHL ;PUT IT BACK IN SP
0451 F9 726 726 XCHG ;PUT IT BACK IN SP
0452 C9 727 RET ;GO BACK
0473 728
0453 2AE34F 729 ;IF CURSOR IS ON THE BOTTOM OF THE SCREEN THIS ROUTINE
0454 730 IS USED TO IMPLEMENT THE LINE FEED
0455 731
0456 2AE34F 732 ONBOT: LAII TOPAD ;GET TOP ADDRESS
0457 733 SHLD LOCB0 ;SAVE IT IN LOCB0
0458 115000 734 LXI D,LENGTH ;LINE LENGTH
0459 735 DAD D ;ADD HL + DE
045C 19 736 LXI B,LENGTH ;GET BOTTOM LINE
045D 81D80F 737 MOV A, H ;GET H
0460 7C 738 CMP B ;SAME AS B
0461 88 739 MOV A, H ;GET H
0462 25D04 740 JNZ ARND ;LEAVE IF NOT SAME
0465 7D 741 MOV C, A ;SAME AS C
0466 69 742 CMP C ;SAME AS C
0467 CD04 743 JNZ ARND ;LEAVE IF NOT SAME
0468 210000 744 LXI H, TOPAD ;LOAD HL WITH TOP OF DISPLAY
0469 C9 745 SHLD LOCB0 ;SAVE NEW TOP ADDRESS

---

.8-37

AFN-01004A
APPLICATIONS

0470 CD1584 745 CALL CCLINE ; CLEAR LINE
0473 CD883 746 CALL LDCUR ; LOAD THE CURSOR
0476 C9 747 RET
0479 ; THIS ROUTINE PUTS A CHARACTER ON THE SCREEN AND
047E ; INCREMENTS THE X CURSOR POSITION. A LINE FEED IS
0493 ; INSERTED IF THE INCREMENTED CURSOR EQUALS 81D
0477 CDA504 753 CHRRT: CALL CALCUL ; CALCULATE SCREEN POSITION
047A 7E 754 MOV A, M ; GET FIRST CHARACTER
0480 22E50F 755 CPI ZER; ; IS IT A CLEAR LINE
0483 CCLN 756 SHLD LOC80 ; SAVE LINE TO CLEAR
0486 CDCD84 757 LLD LOC80 ; GET LINE
0489 3AE70F 760 LDA UCHR ; GET CHARACTER
048C 77 761 MOV M, A ; PUT IT ON SCREEN
048D 3AE20F 762 LDA CURSX ; GET CURSOR X
0490 3C 763 INR A ; INCREMENT CURSOR X
0491 F650 764 CPI $055 ; HAS IT GONE TOO FAR?
0493 C29C04 765 JMP OK1 ; IF NOT GOOD
0496 CDC03 766 CALL LNDLD1 ; DO A LINE FEED
0499 C3AD03 767 JMP CORT ; DO A CR
049C 32E20F 768 OK1: STA CURSX ; SAVE CURSOR
049F CD893 769 LDA LCUR ; LOAD THE CURSOR
04A2 C30F01 770 JMP SETUP ; LEAVE
04A4 21D584 777 CALCUL : LXI H, LINTAB ; GET LINE TABLE INTO H AND L
04A8 7E 778 LDA CURSY ; GET CURSOR INTO A
04AC 0000 780 MVI B, 00H ; SET UP A FOR LOOKUP TABLE
04AE 4F 781 MOV A, C,A ; PUT CURSOR INTO A
04A0 09 782 DDW B ; ADD LINE TABLE TO Y CURSOR
04A4 7E 783 MOV A, M ; PUT LOW LINE TABLE INTO A
04A8 4E 784 MOV C, A ; PUT LOW LINE TABLE INTO C
04AB 23 785 INX H ; CHANGE MEMORY POINTER
04A8 7E 786 MOV A, M ; PUT HIGH LINE TABLE INTO A
04B2 47 787 MOV B, A ; PUT HIGH LINE TABLE INTO B
04B5 210F08 788 LXI H, 0F800H ; TWO COMPLEMENT SCREEN LOCATION
04B9 09 789 DAD B ; SUBTRACT OFFSET
04BA 88 790 XCHG ; SAVE HL IN DE
04BD 19 791 EHS TOPAD ; GET TOP ADDRESS IN H AND L
04BE 88 792 DAD D ; GET DISPLACED ADDRESS
04B8 80 793 XCHG ; SAVE IT IN D
04BC 19 794 LXI H, 0F030H ; TWO COMPLEMENT SCREEN LOCATION
04CA 211C04 795 DAD D ; SEE IF WE ARE OFF THE SCREEN
04C3 DAC804 796 JNC FIX ; IF WE ARE FIX IT
04C7 00 797 XCHG ; GET DISPLACED ADDRESS BACK
04C7 C9 798 RET ; GO BACK
04C8 2130F8 799 FIX: LXI H, 0F830H ; SCREEN BOUNDARY
04C9 19 79A0 DAD D ; ADJUST SCREEN
04CC 99 79B1 RET ; GO BACK
04CD 3AE20F 79C7 ; THIS ROUTINE ADDS THE X CURSOR LOCATION TO THE ADDRESS
04D0 0500 79D1 ; THAT IS IN THE H AND L REGISTERS AND RETURNS THE RESULT
04D2 4F 79E5 IN H AND L
04D4 C9 79E6
04D7 0008 8077 ADX: LXI CURSX ; GET CURSOR
04D9 0500 8086 MVI B, 00H ; ZERO B
04DD 4F 8089 MOV C, A ; ADD CURSOR X IN C
04DF C9 8090 RET ; LEAVE
04E1 8091 ; THIS TABLE CONTAINS THE OFFSET ADDRESSES FOR EACH
04E4 0000 8094 OF THE 25 DISPLAYED LINES.
04E8 7C16 LINTAB: LNUM SET 0
04E9 0017 REPT (CURBT+1)
04ED 0008 8118 DW TPDIS+(LNGT*LINNUM)
04F0 0008 8119 LNUM SET (LINNUM+1)
04F3 0009 8120 ENDM
04F5 0008 8211 DW TPDIS+(LNGT*LINNUM)
04F7 0008 8221 LNUM SET (LINNUM+1)
04F9 0008 8241 DW TPDIS+(LNGT*LINNUM)
04FB 0008 8251 LNUM SET (LINNUM+1)
04FD 0008 8261 DW TPDIS+(LNGT*LINNUM)
04FF 0008 8271 LNUM SET (LINNUM+1)
0501 0008 8281 DW TPDIS+(LNGT*LINNUM)
0503 0008 8291 LNUM SET (LINNUM+1)
0505 0008 8311 DW TPDIS+(LNGT*LINNUM)
## Applications

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>082E</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>082F</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0830</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0831</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0832</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0833</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0834</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0835</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0836</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0837</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0838</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0839</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>083A</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>083B</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>083C</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>083D</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>083E</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>083F</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0840</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0841</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0842</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0843</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0844</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0845</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0846</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0847</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0848</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0849</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>084A</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>084B</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>084C</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>084D</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>084E</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>084F</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0850</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0851</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0852</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0853</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0854</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0855</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0856</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0857</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0858</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0859</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>085A</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>085B</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>085C</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>085D</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>085E</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>085F</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0860</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0861</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0862</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0863</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0864</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0865</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0866</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0867</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0868</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0869</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>086A</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>086B</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>086C</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>086D</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>086E</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>086F</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
<tr>
<td>0870</td>
<td>LINNUM SET (LINNUM+1)</td>
</tr>
<tr>
<td>0871</td>
<td>DW TDIS+ (LINNUM+1)</td>
</tr>
</tbody>
</table>

### Table

- **Table contains all the ASCII characters that are transmitted by the terminal.**
- **The characters are organized so that bits 0, 1 and 2 are the scan lines, bits 3, 4 and 5 are the return lines.**
- **Bit 6 is shift and bit 7 is control.**

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0872</td>
<td>KEYBOARD LOOKUP TABLE</td>
</tr>
<tr>
<td>0873</td>
<td>THIS TABLE CONTAINS ALL THE ASCII</td>
</tr>
<tr>
<td></td>
<td>CHARACTERS THAT ARE TRANSMITTED BY</td>
</tr>
<tr>
<td></td>
<td>THE TERMINAL.</td>
</tr>
<tr>
<td>0874</td>
<td>THE CHARACTERS ARE ORGANIZED SO THAT</td>
</tr>
<tr>
<td></td>
<td>BITS 0, 1 AND 2 ARE THE RETURN</td>
</tr>
<tr>
<td></td>
<td>LINES. BIT 6 IS SHIFT AND BIT 7 IS</td>
</tr>
<tr>
<td></td>
<td>CONTROL.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0875</td>
<td>38H, 39H; 8 AND 9</td>
</tr>
<tr>
<td>0876</td>
<td>38H, 2DH; 0 AND -</td>
</tr>
<tr>
<td>0877</td>
<td>30H, 5CH; = AND \</td>
</tr>
<tr>
<td>0878</td>
<td>08H, 00H; BS AND BREAK</td>
</tr>
<tr>
<td>0879</td>
<td>75H, 69H; LOWER CASE U AND I</td>
</tr>
<tr>
<td>087A</td>
<td>6PH, 70H; LOWER CASE O AND P</td>
</tr>
<tr>
<td>087B</td>
<td>5BH, 5CH; [ AND \</td>
</tr>
<tr>
<td>087C</td>
<td>0AH, 7FH; LF AND DELETE</td>
</tr>
<tr>
<td>087D</td>
<td>6AH, 68H; LOWER CASE J AND K</td>
</tr>
<tr>
<td>087E</td>
<td>6CH, 3BH; LOWER CASE L AND ;</td>
</tr>
<tr>
<td>087F</td>
<td>27H, 00H; ' AND NOTHING</td>
</tr>
<tr>
<td>0880</td>
<td>00H, 37H; CR AND 7</td>
</tr>
<tr>
<td>0881</td>
<td>6DH, 2CH; LOWER CASE M AND COMMA</td>
</tr>
<tr>
<td>0882</td>
<td>2EH, 2FH; PERIOD AND SLASH</td>
</tr>
<tr>
<td>0883</td>
<td>08H, 00H; BLANK AND NOTHING</td>
</tr>
<tr>
<td>0884</td>
<td>08H, 00H; NOTHING AND NOTHING</td>
</tr>
<tr>
<td>0885</td>
<td>08H, 61H; NOTHING AND LOWER CASE A</td>
</tr>
<tr>
<td>0886</td>
<td>7AH, 78H; LOWER CASE Z AND X</td>
</tr>
<tr>
<td>0887</td>
<td>63H, 76H; LOWER CASE C AND V</td>
</tr>
<tr>
<td>0888</td>
<td>62H, 66H; LOWER CASE B AND N</td>
</tr>
</tbody>
</table>

---

8-39  
AFN-01304A
<table>
<thead>
<tr>
<th>Code</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>052F</td>
<td>79</td>
<td>899 DB 79H,00H; LOWER CASE Y AND NOTHING</td>
</tr>
<tr>
<td>0530</td>
<td>08</td>
<td>900 DB 00H,20H; NOTHING AND SPACE</td>
</tr>
<tr>
<td>0531</td>
<td>09</td>
<td>901 DB 64H,66H; LOWER CASE D AND F</td>
</tr>
<tr>
<td>0532</td>
<td>18</td>
<td>902 DB 67H,68H; LOWER CASE G AND H</td>
</tr>
<tr>
<td>0533</td>
<td>64</td>
<td>903 DB 00H,71H; TAB AND LOWER CASE Q</td>
</tr>
<tr>
<td>0534</td>
<td>57</td>
<td>904 DB 77H,73H; LOWER CASE W AND S</td>
</tr>
<tr>
<td>0535</td>
<td>68</td>
<td>905 DB 65H,72H; LOWER CASE E AND R</td>
</tr>
<tr>
<td>0536</td>
<td>77</td>
<td>906 DB 74H,00H; LOWER CASE T AND NOTHING</td>
</tr>
<tr>
<td>0537</td>
<td>07</td>
<td>907 DB 18H,31H; ESCAPE AND I</td>
</tr>
<tr>
<td>0538</td>
<td>18</td>
<td>908 DB 32H,33H; 2 AND 3</td>
</tr>
<tr>
<td>0539</td>
<td>28</td>
<td>909 DB 34H,35H; 4 AND 5</td>
</tr>
<tr>
<td>053A</td>
<td>38</td>
<td>910 DB 36H,00H; 6 AND NOTHING</td>
</tr>
<tr>
<td>053B</td>
<td>48</td>
<td>911 DB 2AH,28H; * AND )</td>
</tr>
<tr>
<td>053C</td>
<td>58</td>
<td>912 DB 29H,5FH; ( AND -</td>
</tr>
<tr>
<td>053D</td>
<td>68</td>
<td>913 DB 28H,00H; + AND NOTHING</td>
</tr>
<tr>
<td>053E</td>
<td>78</td>
<td>914 DB 08H,00H; BS AND BREAK</td>
</tr>
<tr>
<td>053F</td>
<td>88</td>
<td>915 DB 55H,49H; U AND I</td>
</tr>
<tr>
<td>0540</td>
<td>98</td>
<td>916 DB 4FH,50H; 0 AND P</td>
</tr>
<tr>
<td>0541</td>
<td>99</td>
<td>917 DB 50H,00H; 1 AND NO CHARACTER</td>
</tr>
<tr>
<td>0542</td>
<td>99</td>
<td>918 DB 0AH,7FH; LF AND DELETE</td>
</tr>
<tr>
<td>0543</td>
<td>99</td>
<td>919 DB 4AH,48H; J AND K</td>
</tr>
<tr>
<td>0544</td>
<td>99</td>
<td>920 DB 4CH,3AH; L AND :</td>
</tr>
<tr>
<td>0545</td>
<td>99</td>
<td>921 DB 22H,00H; &quot; AND NO CHARACTER</td>
</tr>
<tr>
<td>0546</td>
<td>99</td>
<td>922 DB 00H,26H; CR AND &amp;</td>
</tr>
<tr>
<td>0547</td>
<td>99</td>
<td>923 DB 4DH,3CH; M AND &lt;</td>
</tr>
<tr>
<td>0548</td>
<td>99</td>
<td>924 DB 3EH,3FH; &gt; AND ?</td>
</tr>
<tr>
<td>0549</td>
<td>99</td>
<td>925 DB 00H,00H; BLANK AND NOTHING</td>
</tr>
<tr>
<td>054A</td>
<td>99</td>
<td>926 DB 00H,00H; NOTHING AND NOTHING</td>
</tr>
<tr>
<td>054B</td>
<td>99</td>
<td>927 DB 00H,41H; NOTHING AND A</td>
</tr>
<tr>
<td>054C</td>
<td>99</td>
<td>928 DB 5AH,58H; Z AND X</td>
</tr>
<tr>
<td>054D</td>
<td>99</td>
<td>929 DB 43H,56H; C AND V</td>
</tr>
<tr>
<td>054E</td>
<td>99</td>
<td>930 DB 42H,46H; B AND N</td>
</tr>
<tr>
<td>054F</td>
<td>99</td>
<td>931 DB 59H,00H; Y AND NOTHING</td>
</tr>
<tr>
<td>0550</td>
<td>90</td>
<td>932 DB 00H,20H; NO CHARACTER AND SPACE</td>
</tr>
<tr>
<td>0551</td>
<td>90</td>
<td>933 DB 44H,46H; D AND F</td>
</tr>
<tr>
<td>0552</td>
<td>90</td>
<td>934 DB 47H,48H; G AND H</td>
</tr>
<tr>
<td>0553</td>
<td>90</td>
<td>935 DB 00H,51H; TAB AND Q</td>
</tr>
<tr>
<td>0554</td>
<td>90</td>
<td>936 DB 57H,53H; W AND S</td>
</tr>
<tr>
<td>0555</td>
<td>90</td>
<td>937 DB 45H,52H; E AND R</td>
</tr>
<tr>
<td>0556</td>
<td>90</td>
<td>938 DB 54H,00H; T AND NO CONNECTION</td>
</tr>
<tr>
<td>0557</td>
<td>1B</td>
<td>939 DB 18H,21H; ESCAPE AND 1</td>
</tr>
<tr>
<td>0558</td>
<td>21</td>
<td>940 DB 40H,23H; @ AND !</td>
</tr>
<tr>
<td>0559</td>
<td>23</td>
<td>941 DB 24H,25H; $ AND %</td>
</tr>
<tr>
<td>055A</td>
<td>25</td>
<td>942 DB 58H,00H; ~ AND NO CONNECTION</td>
</tr>
<tr>
<td>055B</td>
<td>25</td>
<td>943 DB 48H,00H; $ AND NO CONNECTION</td>
</tr>
</tbody>
</table>
APPLICATIONS

<table>
<thead>
<tr>
<th>Address</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0586 00</td>
<td>; THIS IS WHERE THE CONTROL CHARACTERS ARE LOOKED UP</td>
</tr>
<tr>
<td>0587 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>0588 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>0589 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>058A 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>058B 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>058C 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>058D 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>058E 00</td>
<td>DB $15H, $09H ; CONTROL U AND I</td>
</tr>
<tr>
<td>058F 00</td>
<td>DB $0FH, $10H ; CONTROL O AND P</td>
</tr>
<tr>
<td>0590 00</td>
<td>DB $0BH, $08H ; CONTROL [ AND \</td>
</tr>
<tr>
<td>0591 00</td>
<td>DB $0AH, $07H ; LF AND DELETE</td>
</tr>
<tr>
<td>0592 00</td>
<td>DB $0AH, $08H ; CONTROL J AND K</td>
</tr>
<tr>
<td>0593 00</td>
<td>DB $0CH, $09H ; CONTROL L AND NOTHING</td>
</tr>
<tr>
<td>0594 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>0595 00</td>
<td>DB $00H, $00H ; CR AND NOTHING</td>
</tr>
<tr>
<td>0596 00</td>
<td>DB $00H, $00H ; CONTROL Z AND }</td>
</tr>
<tr>
<td>0597 00</td>
<td>DB $00H, $00H ; CONTROL A AND N</td>
</tr>
<tr>
<td>0598 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>0599 00</td>
<td>DB $00H, $00H ; CONTROL M AND COMMA</td>
</tr>
<tr>
<td>059A 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
<tr>
<td>059B 00</td>
<td>DB $00H, $00H ; NOTHING AND NOTHING</td>
</tr>
<tr>
<td>059C 00</td>
<td>DB $00H, $00H ; CONTROL Z AND X</td>
</tr>
<tr>
<td>059D 00</td>
<td>DB $03H, $16H ; CONTROL C AND V</td>
</tr>
<tr>
<td>059E 00</td>
<td>DB $02H, $0EH ; CONTROL B AND N</td>
</tr>
<tr>
<td>059F 00</td>
<td>DB $19H, $08H ; CONTROL Y AND NOTHING</td>
</tr>
<tr>
<td>05A0 00</td>
<td>DB $00H, $20H ; NOTHING AND SPACE</td>
</tr>
<tr>
<td>05A1 00</td>
<td>DB $04H, $06H ; CONTROL D AND F</td>
</tr>
<tr>
<td>05A2 00</td>
<td>DB $07H, $08H ; CONTROL G AND H</td>
</tr>
<tr>
<td>05A3 00</td>
<td>DB $00H, $11H ; NOTHING AND CONTROL Q</td>
</tr>
<tr>
<td>05A4 00</td>
<td>DB $00H, $13H ; CONTROL W AND S</td>
</tr>
<tr>
<td>05A5 00</td>
<td>DB $06H, $12H ; CONTROL E AND R</td>
</tr>
<tr>
<td>05A6 00</td>
<td>DB $14H, $00H ; CONTROL W AND NOTHING</td>
</tr>
<tr>
<td>05A7 00</td>
<td>DB $18H, $1DH ; ESCAPE AND HOME(CREDIT)</td>
</tr>
<tr>
<td>05A8 00</td>
<td>DB $1EH, $1CH ; CURSOR UP AND DOWN(CREDIT)</td>
</tr>
<tr>
<td>05A9 00</td>
<td>DB $14H, $1PH ; CURSOR RIGHT AND LEFT(CREDIT)</td>
</tr>
<tr>
<td>05AA 00</td>
<td>DB $00H, $00H ; NOTHING</td>
</tr>
</tbody>
</table>

; LOOK UP TABLE FOR 8253 BAUD RATE GENERATOR

<table>
<thead>
<tr>
<th>Address</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>05C0 00</td>
<td>DB $00H, $05H, $03H ; 75 AND 110 BAUD</td>
</tr>
<tr>
<td>05C1 00</td>
<td>DB $00H, $02H, $40H, $01H ; 150 AND 300 BAUD</td>
</tr>
<tr>
<td>05C2 00</td>
<td>DB $0AH, $00H ; 600 BAUD</td>
</tr>
<tr>
<td>05C3 00</td>
<td>DB $5AH, $00H ; 1200 BAUD</td>
</tr>
<tr>
<td>05C4 00</td>
<td>DB $28H, $00H ; 2400 BAUD</td>
</tr>
<tr>
<td>05C5 00</td>
<td>DB $14H, $00H ; 4800 BAUD</td>
</tr>
<tr>
<td>05C6 00</td>
<td>DB $0AH, $00H ; 9600 BAUD</td>
</tr>
</tbody>
</table>

8-41
APPLICATIONS

EXTERNAL SYMBOLS

USER SYMBOLS

PUBLIC SYMBOLS

ASSEMBLY COMPLETE, NO ERRORS

8-42
Low-Cost CRT Control Does More with Less
Fewer parts make a microprocessor-based CRT controller cost-effective, and interrupt-driven software cuts overhead on the system's CPU.

Low-cost CRT control does more with less

The multitude of components and the CPU overhead long associated with cathode-ray-tube controllers are rapidly becoming conspicuous by their absence. In particular, an intelligent terminal based on Intel's iAPX 88/10 (8088) microprocessor and 8276 small-system CRT controller eliminates all but 22 of the nearly 40 chips required by other CRT controllers (even those with microprocessors and integrated peripherals). It also cuts overhead on the processor to less than 25%, so that the 88/10 is free to implement such intelligent terminal functions as local data processing.

The iAPX 88/10 implementation supplies characters directly to the 8276 by means of interrupt-driven software, eliminating the need for a direct-memory-access (DMA) controller. The design interfaces directly with standard CRT monitors, contact-closure keyboards, and RS-232C serial-communication links (asynchronous or bisynchronous), to provide a complete stand-alone operator interface.

Although the primary design goal—implementing a low-cost CRT terminal—has excluded some useful CRT features, these are easily made available through additional external hardware. For example, composite video is added with two TTL packages, a transistor, and some resistors and capacitors. Another simple option involves the two general-purpose attribute outputs on the 8276 and lets users select any one of four colors on a color monitor.

**Basic system configuration and architecture**

Central to the 22-chip CRT controller design is an iAPX 88/10 8-bit microprocessor operating at 5 MHz and supported by two 8185 1-kbit x 8 static RAMs and a 2716 control software PROM (Fig. 1). An 8251A programmable communication interface provides synchronous or asynchronous serial communications. Three manual switches on the PC board select the baud rate, and one of the 8253's three independent programmable interval timers generates the 8251A's baud-rate clock under software control. The three PC-board switches are monitored by the iAPX 88/10 to determine the desired baud rate. When the CPU detects a change in the switch positions, the 8253 is loaded with the appropriate count for the new baud rate.

An 8255A provides three 8-bit parallel I/O ports. Two I/O ports contribute keyboard scanning, and the

---

*Thomas Rossi, Applications Mgr. Peripheral Components Intel Corp.*

3065 Bowers Ave., Santa Clara, CA 95051
Low-cost CRT

third port senses option-switch settings and the vertical-retrace signal from the 8276 (for CRT synchronization upon reset).

The CRT dot and character timing is generated by an 8284A clock generator. Another 8253 timer provides the appropriate horizontal-retrace timing for the CRT monitor. In its programmable one-shot mode, this timer generates a 32-μs horizontal-retrace pulse for the CRT monitor (Ball Brothers TV-12). A simple user-initiated change in the software will modify this delay time to suit different CRT monitors. The third and last timer in the 8253 is available for any user-defined need.

A 2716 EPROM on the controller board serves as a user-programmable character generator. A shift register transforms the data from the character EPROM into a serial-bit stream to illuminate dots on the CRT screen. The 2716 character generator helps to create special symbols and characters for word processing, industrial-control applications, or foreign-language displays.

The controller hardware is divided into processor and support, serial and parallel I/O, and CRT-control sections. The processor and support section consists of an iAPX 88/10 microprocessor, which is supported by two 8185 1-kbit x 8 static-RAM devices, and another 2716 EPROM (containing 2 kbytes of control firmware). The iAPX 88/10 uses a 15-MHz crystal (with an 8284A) to operate at a 5-MHz clock rate. The 8185 memories attach directly to the iAPX 88/10 multiplexed bus. An 8282 latches eight address lines (A0-A7) from the multiplexed bus for 2716-program memory access (Fig. 2).

The serial and parallel I/O section of the terminal includes the 8255A programmable peripheral interface, and the CRT section contains the 8276 CRT controller and support circuits. All of the controller's I/O operations are memory mapped (see table).

How the controller board communicates

The CRT-controller board communicates to computer systems and other CRT units through a serial interface. Both RS-232C and TTL-compatible interfaces are available at the J1 connector. The unit's standard software supports eight data-transmission rates: 9600, 4800, 2400, 1200, 600, 300, 150, and 110 baud. These rates are switch-selectable on the PC board. Since the baud-rate clock is generated by an 8253, baud rates may be easily modified in software.

Keyboard scanning is supported through the A and B ports of a 8255A programmable peripheral interface. Therefore, low-cost unencoded keyboards can be used. The eight scan lines (port B) and eight return lines (port A) support a 64-contact closure-key matrix. The three switches attached to port C permit baud-rate selection. Four general-purpose

---

**Memory map of controller I/O operations**

<table>
<thead>
<tr>
<th>Address range</th>
<th>Selected device</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000 - 00003</td>
<td>RAM</td>
<td>Interrupt vector</td>
</tr>
<tr>
<td>00004 - 00029</td>
<td>RAM</td>
<td>Stack, local variables</td>
</tr>
<tr>
<td>01000 - 01001</td>
<td>8276 CRT</td>
<td>8276 command/status</td>
</tr>
<tr>
<td>01900</td>
<td>8276 BS</td>
<td>8276 row buffers</td>
</tr>
<tr>
<td>12000 - 12001</td>
<td>8251A</td>
<td>Serial channel</td>
</tr>
<tr>
<td>14000 - 14003</td>
<td>8253</td>
<td>Baud-rate timer</td>
</tr>
<tr>
<td>16000 - 16003</td>
<td>8255A</td>
<td>Keyboard, switches</td>
</tr>
<tr>
<td>FF800 - FFFFF</td>
<td>2715</td>
<td>Program storage</td>
</tr>
</tbody>
</table>

---

2. The processor and support section of the intelligent terminal's hardware contains two 8185 RAMs attached directly to the iAPX 88/10 multiplexed bus. An 8282 latches eight address lines (A0-A7) from the multiplexed bus for 2716-program memory access.

---

3. Here are the major functional blocks of the 8276 programmable CRT controller. This device permits software specification of most CRT-screen format characteristics (cursor position, characters/row, rows/frame).
inputs on port C permit the software to sense depression of the caps-lock key, the control key, and the shift key, as well as the position of the line/local switch. The last input on port C senses the status of the vertical retrace (VRTC) output of the 8276, so that the controller can synchronize with the CRT display on power up or after a hardware reset.

All keyboard I/O connects to the terminal board by means of a 40-pin header on its edge. All seven option-switch inputs are also brought to the connector, so that option switches may be installed on the keyboard if desired.

Software specifies the screen format

The CRT display is controlled by the 8276 programmable CRT controller (Fig. 3). With this device, most CRT screen-format characteristics—such as the cursor position, the number of characters per row, and the number of rows per frame—can be specified through software. The 8276 handles all display timing including retrace time delays.

In the current design, 2000 characters are displayed on the CRT screen (25 rows of 80 characters). Each character is formed as a 5 x 7-dot matrix within a larger 7 x 10 matrix (Fig. 4). Other screen formats (e.g., 16 rows of 64 characters) can be easily implemented with a few software changes and no hardware changes.

The 8276 contains two 80-character row buffers (see “Row Buffers Reduce System Overhead”). While one buffer displays the current character line on the screen, the 8276 fills the other row buffer from memory. This data transfer begins when the 8276 issues a data request (by means of the BRDY pin), causing an interrupt to the CPU. In response to this interrupt, the CPU activates the RAM’s CS and RD inputs, while simultaneously activating the 8276 BS and WR inputs (Fig. 5). Through this technique, a single bus cycle suffices to transfer each byte from the RAM into the CRT row buffer. After the row buffer is filled, the CPU exits the interrupt-service routine.

But the 8276 can do more than simply paint characters on a CRT screen. Its end-of-row-stop buffer-loading code allows the control software to blank individual display lines. Also, the end-of-the-screen-stop buffer-loading code initiates an erase to the end of the screen.

The 8276 supports software selection of visible-field “attributes” that can blink, underline, or highlight (intensify) characters on the screen and can reverse the video-character fields (black letters on a white background). Two general-purpose attribute outputs are provided to control the user-defined display capabilities.

Hardware provides three support functions

The 8276 is supported by three hardware functions: a dot/character-clock oscillator, an EPROM character generator, and a character-shift register (Fig. 6). The dot/character-clock oscillator consists of an 8284A operating at 11.34 MHz and providing an 88.2-ns dot clock. A 74LS163 divides this clock by 7 to generate a 1.62-MHz (617-ns) character clock.

![Diagram](image_url)

4. The dot-matrix character font used in the low-cost CRT controller creates a 5 x 7 character in a 7 x 10 matrix (example shown is an upper-case A). Top and bottom lines are blanked for character separation, and the remaining line is reserved for cursor/underline display.

5. Row-buffer loading for the 8275 begins when a single 8088 string instruction moves data bytes from the 8185 RAM to the 8276 row buffer. The 8088 CPU “thinks” it is loading the AX register.
The 8276 is programmed to display one raster line every $61.7 \mu s$ — a complete character line every 617 $\mu s$ (ten raster lines). The 8276 is also programmed to refresh the screen every 16.7 ms (60 Hz).

Each character row consists of ten raster lines. Seven lines display the $5 \times 7$-character matrix, two lines are blanked for row spacing, and one line displays the cursor and underline.

The 8276 uses the line count (LC0-LC3) outputs to indicate the current raster line during the display of each character. These outputs, combined with the character-code outputs (CC0-CC9), are sent to the 2716, which generates the dot pattern for display. This dot pattern is loaded into the shift register and is serially clocked for display by the 11.34-MHz dot clock.

During the vertical-retrace interval, the row buffer for the first line of the next frame is loaded by the iAPX 88/10. When the frame starts, the 8276 outputs the first character on its CC0-CC9 pins; the LC outputs are all zero. Exactly 617 ns later, the next character code is emitted by the 8276. This process continues every 617 ns until all 80 characters have been output. Then the 8276 generates a horizontal-retrace pulse, which is converted to the appropriate pulse width for the CRT monitor by the 8253.

At the end of the first raster line, the 8276 increments the LC outputs. The next nine raster lines are similar to the first — the 8276 outputs the same 80 character codes on the CC0-CC9 pins for each of the raster lines, and the LC outputs are incremented after each raster line.

While the ten raster lines are being displayed, the 8276 is also filling the next row buffer. After the tenth raster line is completed, the 8276 resets the LC count and outputs character codes for the second row on the CC0-CC9 pins. As this row is displayed, the first row buffer is filled with information for the third row. The 8276 alternates row buffers until all 25 rows are displayed. At this time, the vertical-retrace signal is activated, and the scanning process is repeated for the next frame.

During display, the 8276 automatically activates the video-suppress pin (VSP) and/or light-enable outputs (LTEN), as appropriate, to control retrace blanking, generate the cursor, or underline characters.

**Software is split between two priorities**

The software for the CRT controller is divided into high and low-priority sections. The high-priority "foreground" software is activated each time the 8276 requests (through the iAPX 88/10 NMI interrupt) that an 80-character row buffer be filled. The 8276 row buffer is filled by performing 80 sequential memory reads. As each read is performed, the

![Diagram](image-url)
Low-cost CRT

Row buffers reduce system overhead

If no row buffer is present, the CRT controller must go to main memory to fetch every character during every dot scan line. Thus, the central processing unit is forced to relinquish the system bus 90 to 95% of the time. That CPU inactivity (overhead) greatly degrades total system performance and efficiency. CRT terminals using this approach are typically limited to between 1200 and 2400 baud on their serial-communications channels.

However, with the 8276’s row-buffered architecture, the CRT controller need only access the main memory once for each displayed character row. This approach reduces system bus overhead for CRT refreshing to 25% (maximum). The CPU is then free to perform other local-processing functions, for instance, processing data at 9600 baud on a serial-communications channel.

```
PUSHF                ; save registers
PUSH    SI           ; used by
PUSH    CX           ; subroutine
MOV     SI,CURAD     ; point to current line
ADD     SI,OFFSET    ; auto increment
CLD
MOV     CX,40        ;
REP LODS             ; move 40 words
WDPTR    ;
CMP     SI,LAST      ; check for end of screen
JNZ     KTPK         ; jump if not at end
MOV     SI,TOPDIS    ; end-set to top
KTPK
MOV     CURAD,SI     ;
POP     CX           ; restore
POP     SI
POPF
```

7. A screen-refresh routine illustrates how the iAPX 88/10 load-string (IAPX) instruction fills an 8276 row buffer. The 15 lines take 167 \( \mu \)s and are run every ten CRT lines (every 617 \( \mu \)s).

```
XOR     AX,AX        ; clear AX
MOV     BX,ESCTBL    ; load table, pointer
MOV     AL,USCHR     ; read character
CMP     AL,41H       ; check for 41H
JL     SETUP         ; not valid
CMP     AL,48H       ; check for 48H
JG     SETUP         ; not valid
XLAT    ; translate to routine
JMP     (AX)         ; address
```

8. This routine checks the keyboard character to see if it is a valid escape-sequence command (41H through 48H). If the character is valid, a translate table jumps to a service routine. With the powerful iAPX 88/10 translate instruction, the service routine takes just 7 \( \mu \)s.

Hardware automatically sends a write (over buffer-select and write pins) to the 8276.

The simultaneous memory-read and 8276-write commands transfer characters from the 8185 RAM to the 8276 in a single memory cycle—without a direct-memory-access (DMA) controller. The 80 reads are under the control of the CPU load string (IORDS) instruction, which handles 40 word loads with iAPX 88/10 code (Fig. 7). The complete refresh sequence for one line requires approximately 167 \( \mu \)s. As a result, processor overhead for refresh operations is approximately 27%.

Foreground software also involves keyboard scanning that is performed only at the end of each display frame (after 25 rows or 16.7 ms). If a key depression is noted during one of these scans, the information is stored for further background processing. An iAPX 88/10 routine checks the character to determine whether it is a valid escape-character command (Fig. 8). In this procedure, the iAPX 88/10’s translate instruction (XLAT) takes care of table lookup.

The low-priority software section handles “background” processing. It monitors the 8251A serial I/O port and provides processing for characters entered via the keyboard or with the serial interface. Background software executes continuously except when interrupted for the higher-priority foreground processing.

Cumbersome scrolling technique avoided

A refresh-buffer memory stores all 2000 characters that can be displayed on the CRT screen. The foreground software transfers one row (of 80 characters) at a time to the 8276. Two pointers are employed during normal operation. Under the control of foreground processing software, the current-row pointer contains the address of the next row to be displayed. This pointer must always be correct, so that a row can be transferred to the 8276 when requested. The buffer pointer contains the address of the next CRT buffer location to be written into (from either the keyboard or the serial port). Controlled by the background software, the buffer pointer indicates the cursor’s actual location.

The simplest refresh-buffer organization associates the first memory address with the upper left position on the CRT screen. All other characters are stored sequentially (Fig. 9). But this method makes CRT screen scrolling difficult. Scrolling requires that each display line be moved up one row. The top line of the CRT is lost, the bottom line is blanked, and the cursor is placed at the beginning of the bottom line.

With this fixed sequential organization, all characters in the refresh buffer must be moved forward.
Low-cost CRT

by 80 characters (memory locations) to scroll the screen. (Each line moves up one row on the CRT and the last 80 characters in the buffer are blanked.) Moving 1920 characters each time the screen scrolls a single line is very slow and cumbersome.

The low-cost CRT controller avoids this problem with a slight modification of the fixed-sequential scrolling technique. Here, sequential memory orientation is retained while the need to move characters in memory is eliminated. This approach requires an additional display-start pointer that points to the memory location of the first character to be displayed.

At system initialization, the display-start pointer is set to 30H, the buffer-start address. During each vertical-retrace interval, the current-row pointer is initialized from the display-start pointer. Scrolling is performed by merely changing the display-start pointer.

For a single row scroll, the display-start pointer moves ahead 80 characters to location 80H, and the first 80 characters in the buffer are blanked. During the next vertical retrace, the foreground software sets the current-row pointer to the display-start location (80H), and begins transferring characters to the 8276 from this address.

The character in memory-location 80H (previously the first character in the second row) now occupies the first display position on the CRT screen (first character of the first row). When the foreground software reaches the end of the display buffer, the next row is read from the beginning of the buffer (location 30H). Thus, the first 80 characters in the buffer appear on the last display row (Fig. 10).

Each subsequent scroll moves the display start pointer forward by 80 characters. Buffer operations automatically "roll over" to the physical beginning of the buffer after passing the last buffer location.

Since the row-by-row character display is controlled by iAPX 88/10 software, other display techniques may be used. In particular, a linked list structure is extremely adaptable to word-processing and text-editing functions. This method allows each row within a file to be changed independently of other rows.

Because the rows are linked or "chained together" by pointers, rows may be easily inserted or deleted by simply changing pointers. To display a CRT frame, the processor simply follows the pointer chain from one row to the next.

---

9. This memory/screen-character relationship exists when all characters are stored sequentially, making scrolling difficult.

10. If sequential memory orientation is retained but characters do not have to be moved in memory, scrolling can be much more efficient. Here, scrolling is accomplished simply by changing the display-start pointer. The memory/screen-character relationship is shown after a scroll of one line from the positions illustrated in Fig. 9.
The Intel® 8275 Programmable CRT Controller is a single chip device to interface CRT raster scan displays with Intel® microcomputer systems. It is manufactured on Intel’s advanced NMOS process. Its primary function is to refresh the display by buffering the information from main memory and keeping track of the display position of the screen. The flexibility designed in the 8275 will allow simple interface to almost any raster scan CRT display with a minimum of external hardware and software overhead.

Figure 1. Block Diagram

Figure 2. Pin Configuration
Table 1. Pin Descriptions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LC3</td>
<td>1</td>
<td>O</td>
<td>Line Count: Output from the line counter which is used to address the character generator for the line positions on the screen.</td>
</tr>
<tr>
<td>LC2</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LC1</td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LC0</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DRQ</td>
<td>5</td>
<td>O</td>
<td>DMA Request: Output signal to the 8257 DMA controller requesting a DMA cycle.</td>
</tr>
<tr>
<td>DACK</td>
<td>6</td>
<td>I</td>
<td>DMA Acknowledge: Input signal from the 8257 DMA controller acknowledging that the requested DMA cycle has been granted.</td>
</tr>
<tr>
<td>HRTC</td>
<td>7</td>
<td>O</td>
<td>Horizontal Retrace: Output signal which is active during the programmed horizontal retrace interval: During this period the VSP output is high and the LTEN output is low.</td>
</tr>
<tr>
<td>VRTC</td>
<td>8</td>
<td>O</td>
<td>Vertical Retrace: Output signal which is active during the programmed vertical retrace interval: During this period the VSP output is high and the LTEN output is low.</td>
</tr>
<tr>
<td>RD</td>
<td>9</td>
<td>I</td>
<td>Read Input: A control signal to read registers.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write Input: A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle.</td>
</tr>
<tr>
<td>LPEN</td>
<td>11</td>
<td>I</td>
<td>Light Pen: Input signal from the CRT system signifying that a light pen signal has been detected.</td>
</tr>
<tr>
<td>DB0</td>
<td>12</td>
<td>I/O</td>
<td>Bi-Directional Three-State Data Bus Lines: The outputs are enabled during a read of the C or P ports.</td>
</tr>
<tr>
<td>DB1</td>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB2</td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB3</td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB4</td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB5</td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB6</td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB7</td>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ground</td>
<td>20</td>
<td></td>
<td>Ground.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>40</td>
<td></td>
<td>+5V Power Supply.</td>
</tr>
<tr>
<td>LA0</td>
<td>39</td>
<td>O</td>
<td>Line Attribute Codes: These attribute codes have to be decoded externally by the dot/timing logic to generate the horizontal and vertical line combinations for the graphic displays specified by the character attribute codes.</td>
</tr>
<tr>
<td>LA1</td>
<td>38</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LTEN</td>
<td>37</td>
<td>O</td>
<td>Light Enable: Output signal used to enable the video signal to the CRT. This output is active at the programmed underline cursor position, and at positions specified by attribute codes.</td>
</tr>
<tr>
<td>RVV</td>
<td>36</td>
<td>O</td>
<td>Reverse Video: Output signal used to indicate the CRT circuitry to reverse the video signal. This output is active at the cursor position if a reverse video block cursor is programmed or at the positions specified by the field attribute codes.</td>
</tr>
<tr>
<td>VSP</td>
<td>35, O</td>
<td></td>
<td>Video Suppression: Output signal used to blank the video signal to the CRT. This output is active: —during the horizontal and vertical retrace intervals. —at the top and bottom lines of rows if underline is programmed to be number 8 or greater. —when an end of row or end of screen code is detected. —when a DMA underrun occurs. —at regular intervals (1/16 frame frequency for cursor, 1/32 frame frequency for character and field attributes)—to create blinking displays as specified by cursor, character attribute, or field attribute programming.</td>
</tr>
<tr>
<td>GPA1</td>
<td>34, O</td>
<td></td>
<td>General Purpose Attribute Codes: Outputs which are enabled by the general purpose field attribute codes.</td>
</tr>
<tr>
<td>H/LGT</td>
<td>32, O</td>
<td></td>
<td>Highlight: Output signal used to intensify the display at particular positions on the screen as specified by the character attribute codes or field attribute codes.</td>
</tr>
<tr>
<td>IRQ</td>
<td>31</td>
<td>O</td>
<td>Interrupt Request.</td>
</tr>
<tr>
<td>CCLK</td>
<td>30</td>
<td>I</td>
<td>Character Clock (from dot/timing logic).</td>
</tr>
<tr>
<td>CC6</td>
<td>29</td>
<td>O</td>
<td>Character Codes: Output from the row buffers used for character selection in the character generator.</td>
</tr>
<tr>
<td>CC7</td>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC4</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC3</td>
<td>26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC2</td>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC1</td>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC0</td>
<td>23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CS</td>
<td>22</td>
<td>I</td>
<td>Chip Select: The read and write are enabled by CS.</td>
</tr>
<tr>
<td>A0</td>
<td>21</td>
<td>I</td>
<td>Port Address: A high input on A0 selects the &quot;C&quot; port or command registers and a low input selects the &quot;P&quot; port or parameter registers.</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8275 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

<table>
<thead>
<tr>
<th>$A_0$</th>
<th>OPERATION</th>
<th>REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Read</td>
<td>PREG</td>
</tr>
<tr>
<td>0</td>
<td>Write</td>
<td>PREG</td>
</tr>
<tr>
<td>1</td>
<td>Read</td>
<td>SREG</td>
</tr>
<tr>
<td>1</td>
<td>Write</td>
<td>CREG</td>
</tr>
</tbody>
</table>

**RD (Read)**
A "low" on this input informs the 8275 that the CPU is reading data or status information from the 8275.

**WR (Write)**
A "low" on this input informs the 8275 that the CPU is writing data or control words to the 8275.

**CS (Chip Select)**
A "low" on this input selects the 8275. No reading or writing will occur unless the device is selected. When CS is high, the Data Bus in the float state and RD and WR will have no effect on the chip.

**DRQ (DMA Request)**
A "high" on this output informs the DMA Controller that the 8275 desires a DMA transfer.

**DACK (DMA Acknowledge)**
A "low" on this input informs the 8275 that a DMA cycle is in progress.

**IRQ (Interrupt Request)**
A "high" on this output informs the CPU that the 8275 desires interrupt service.
FUNCTIONAL DESCRIPTION

Character Counter
The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be a derivative of the external dot clock.

Line Counter
The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Sweeps) per character row. Its outputs are used to address the external character generator ROM.

Row Counter
The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

Light Pen Registers
The Light Pen Registers are two registers that store the contents of the character counter and the row counter whenever there is a rising edge on the LPEN (Light Pen) input.

Note: Software correction is required.

Raster Timing and Video Controls
The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of LA0–1 (Line Attribute), HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA0–1 (General Purpose Attribute) outputs.

Row Buffers
The Row Buffers are two 80 character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.

FIFOs
There are two 16 character FIFOs in the 8275. They are used to provide extra row buffer length in the Transparent Attribute Mode (see Detailed Operation section).

Buffer Input/Output Controllers
The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a character attribute, field attribute or special code, these controllers control the appropriate action. (Examples: An “End of Screen—Stop DMA” special code will cause the Buffer Input Controller to stop further DMA requests. A “Highlight” field attribute will cause the Buffer Output Controller to activate the HGLT output.)
SYSTEM OPERATION

The 8275 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding, cursor timing, and light pen detection.

It is designed to interface with the 8257 DMA Controller and standard character generator ROMs for dot matrix decoding. Dot level timing must be provided by external circuitry.

Figure 4. 8275 Systems Block Diagram Showing Systems Operation
General Systems Operational Description

The 8275 provides a "window" into the microcomputer system memory.

Display characters are retrieved from memory and displayed on a row by row basis. The 8275 has two row buffers. While one row buffer is being used for display, the other is being filled with the next row of characters to be displayed. The number of display characters per row and the number of character rows per frame are software programmable, providing easy interface to most CRT displays. (See Programming Section.)

The 8275 requests DMA to fill the row buffer that is not being used for display. DMA burst length and spacing is programmable. (See Programming Section.)

The 8275 displays character rows one line at a time.

The number of lines per character row, the underline position, andblanking of top and bottom lines are programmable. (See Programming Section.)

The 8275 provides special Control Codes which can be used to minimize DMA or software overhead. It also provides Visual Attribute Codes to cause special action or symbols on the screen without the use of the character generator (see Visual Attributes Section).

The 8275 also controls raster timing. This is done by generating Horizontal Retrace (HRTC) and Vertical Retrace (VRTC) signals. The timing of these signals is programmable.

The 8275 can generate a cursor. Cursor location and format are programmable. (See Programming Section.)

The 8275 has a light pen input and registers. The light pen input is used to load the registers. Light pen registers can be read on command. (See Programming Section.)

\[
\begin{array}{cccccccc}
1st & 2nd & 3rd & 4th & 5th & 6th & 7th \\
character & character & character & character & character & character & character \\
\end{array}
\]

First Line of a Character Row

\[
\begin{array}{cccccccc}
1st & 2nd & 3rd & 4th & 5th & 6th & 7th \\
character & character & character & character & character & character & character \\
\end{array}
\]

Second Line of a Character Row

\[
\begin{array}{cccccccc}
1st & 2nd & 3rd & 4th & 5th & 6th & 7th \\
character & character & character & character & character & character & character \\
\end{array}
\]

Third Line of a Character Row

\[
\begin{array}{cccccccc}
1st & 2nd & 3rd & 4th & 5th & 6th & 7th \\
character & character & character & character & character & character & character \\
\end{array}
\]

Seventh Line of a Character Row

\[
\begin{array}{cccccccc}
1st & 2nd & 3rd & 4th & 5th & 6th & 7th \\
character & character & character & character & character & character & character \\
\end{array}
\]

Figure 5. Display of a Character Row
Display Row Buffering

Before the start of a frame, the 8275 requests DMA and one row buffer is filled with characters.

After all the lines of the character row are scanned, the roles of the two row buffers are reversed and the same procedure is followed for the next row.

Figure 6. First Row Buffer Filled

When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, DMA begins filling the other row buffer with the next row of characters.

Figure 7. Second Buffer Filled, First Row Displayed

This is repeated until all of the character rows are displayed.

Figure 8. First Buffer Filled with Third Row, Second Row Displayed
Display Format

Screen Format

The 8275 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.

The 8275 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. DMA is not requested for the blanked rows.

Row Format

The 8275 is designed to hold the line count stable while outputting the appropriate character codes during each horizontal sweep. The line count is incremented during horizontal retrace and the whole row of character codes are output again during the next sweep. This is continued until the whole character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.

The output of the line counter can be programmed to be in one of two modes.

In mode 0, the output of the line counter is the same as the line number.

In mode 1, the line counter is offset by one from the line number.

Note: In mode 1, while the first line (line number 0) is being displayed, the last count is output by the line counter (see examples).

<table>
<thead>
<tr>
<th>Line Number</th>
<th>Line Counter Mode 0</th>
<th>Line Counter Mode 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>111</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
<td>0000</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
<td>0001</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
<td>0010</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
<td>0011</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
<td>0100</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>0101</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
<td>0110</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
<td>0111</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>1000</td>
</tr>
<tr>
<td>10</td>
<td>1010</td>
<td>1001</td>
</tr>
<tr>
<td>11</td>
<td>1011</td>
<td>1010</td>
</tr>
<tr>
<td>12</td>
<td>1100</td>
<td>1011</td>
</tr>
<tr>
<td>13</td>
<td>1101</td>
<td>1100</td>
</tr>
<tr>
<td>14</td>
<td>1110</td>
<td>1101</td>
</tr>
<tr>
<td>15</td>
<td>1111</td>
<td>1110</td>
</tr>
</tbody>
</table>

Figure 11. Example of a 16-Line Format

<table>
<thead>
<tr>
<th>Line Number</th>
<th>Line Counter Mode 0</th>
<th>Line Counter Mode 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>1001</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
<td>0000</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
<td>0001</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
<td>0010</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
<td>0011</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
<td>0100</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>0101</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
<td>0110</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
<td>0111</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>1000</td>
</tr>
</tbody>
</table>

Figure 12. Example of a 10-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1. Mode 1 is useful for character generators which start at address zero.
Underline placement is also programmable (from line number 0 to 15). This is independent of the line counter mode.

If the line number of the underline is greater than 7 (line number MSB = 1), then the top and bottom lines will be blanked.

<table>
<thead>
<tr>
<th>Line Number</th>
<th>Line Counter Mode 0</th>
<th>Line Counter Mode 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0 0</td>
<td>1 0 11</td>
</tr>
<tr>
<td>1</td>
<td>0 0 0 0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>2</td>
<td>0 0 1 0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>3</td>
<td>0 0 1 0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>4</td>
<td>0 0 1 0</td>
<td>1 0 0 0</td>
</tr>
<tr>
<td>5</td>
<td>0 1 0 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>6</td>
<td>0 1 0 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>7</td>
<td>0 1 0 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>8</td>
<td>0 1 0 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>9</td>
<td>0 1 0 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>10</td>
<td>0 1 0 1</td>
<td>0 1 0 0</td>
</tr>
<tr>
<td>11</td>
<td>1 0 1 0</td>
<td>1 0 1 0</td>
</tr>
</tbody>
</table>

*Top and Bottom Lines are Blanked* 

**Figure 13. Underline in Line Number 10**

If the line number of the underline is less than or equal to 7 (line number MSB = 0), then the top and bottom lines will not be blanked.

<table>
<thead>
<tr>
<th>Line Number</th>
<th>Line Counter Mode 0</th>
<th>Line Counter Mode 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0 0 0 0</td>
<td>1 0 11</td>
</tr>
<tr>
<td>1</td>
<td>0 0 1 0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>2</td>
<td>0 0 1 0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>3</td>
<td>0 0 1 0</td>
<td>0 0 0 0</td>
</tr>
<tr>
<td>4</td>
<td>0 1 0 0</td>
<td>0 0 1 0</td>
</tr>
<tr>
<td>5</td>
<td>0 1 0 0</td>
<td>0 0 1 0</td>
</tr>
<tr>
<td>6</td>
<td>0 1 0 0</td>
<td>0 0 1 0</td>
</tr>
<tr>
<td>7</td>
<td>0 1 0 0</td>
<td>0 0 1 0</td>
</tr>
</tbody>
</table>

*Top and Bottom Lines are not Blanked* 

**Figure 14. Underline in Line Number 7**

Dot Format

Dot width and character width are dependent upon the external timing and control circuitry.

Dot level timing circuitry should be designed to accept the parallel output of the character generator and shift it out serially at the rate required by the CRT display.

**Figure 15. Typical Dot Level Block Diagram**

Dot width is a function of dot clock frequency.

Character width is a function of the character generator width.

Horizontal character spacing is a function of the shift register length.

Note: Video control and timing signals must be synchronized with the video signal due to the character generator access delay.

Blanking is accomplished by the VSP (Video Suppression) signal. Underline is accomplished by the LTEN (Light Enable) signal.
**Raster Timing**

The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32). This is constantly repeated.

The row counter is an internal counter driven by the line counter. It controls the functions of the row buffers and counts the number of character rows displayed.

![Figure 16. Line Timing](image)

The line counter is driven by the character counter. It is used to generate the line address outputs (LC_D3) for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

![Figure 17. Row Timing](image)

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).

![Figure 18. Frame Timing](image)

The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.

Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.
DMA Timing

The 8275 can be programmed to request burst DMA transfers of 1 to 8 characters. The interval between bursts is also programmable (from 0 to 55 character clock periods ±1). This allows the user to tailor his DMA overhead to fit his system needs.

The first DMA request of the frame occurs one row time before the end of vertical retrace. DMA requests continue as programmed, until the row buffer is filled. If the row buffer is filled in the middle of a burst, the 8275 terminates the burst and resets the burst counter. No more DMA requests will occur until the beginning of the next row. At that time, DMA requests are activated as programmed until the other buffer is filled.

The first DMA request for a row will start at the first character clock of the preceding row. If the burst mode is used, the first DMA request may occur a number of character clocks later. This number is equal to the programmed burst space.

If, for any reason, there is a DMA underrun, a flag in the status word will be set.

Interrupt Timing

The 8275 can be programmed to generate an interrupt request at the end of each frame. This can be used to reinitialize the DMA controller. If the 8275 interrupt enable flag is set, an interrupt request will occur at the beginning of the last display row.

A reset command will also cause IRQ to go inactive, but this is not recommended during normal service.

Another method of reinitializing the DMA controller is to have the DMA controller itself interrupt on terminal count. With this method, the 8275 interrupt enable flag should not be set.

Note: Upon power-up, the 8275 Interrupt Enable Flag may be set. As a result, the user’s cold start routine should write a reset command to the 8275 before system interrupts are enabled.
VISUAL ATTRIBUTES AND SPECIAL CODES

The characters processed by the 8275 are 8-bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character (MSB = 0), or if it is a Visual Attribute or Special Code (MSB = 1).

There are two types of Visual Attribute Codes. They are Character Attributes and Field Attributes.

Character Attribute Codes

Character attribute codes are codes that can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs (LA0–1), the Video Suppression output (VSP), and the Light Enable output. The dot level timing circuitry can use these signals to generate the proper symbols.

Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT).

Character Attributes

```
MSB 1 1 C C C B H
```

![Figure 22. Typical Character Attribute Logic](image_url)
Table 2. Character Attributes

Character attributes were designed to produce the following graphics:

<table>
<thead>
<tr>
<th>CHARACTER ATTRIBUTE CODE “CCCF”</th>
<th>OUTPUTS</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LA&lt;sub&gt;1&lt;/sub&gt;</td>
<td>LA&lt;sub&gt;0&lt;/sub&gt;</td>
<td>VSP</td>
</tr>
<tr>
<td>0000 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0000 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0001 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0001 Underline</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0010 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0010 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0011 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0011 Underline</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0100 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0100 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0101 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0101 Underline</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0110 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0110 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0111 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0111 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1000 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1000 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1001 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1001 Underline</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1010 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1010 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1011 Above Underline</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1011 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1100 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1100 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1101 Above Underline</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1101 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1110 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1110 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1111 Above Underline</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1111 Underline</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

*Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal. Blinking is active when B = 1. Highlight is active when H = 1.
Special Codes
Four special codes are available to help reduce memory, software, or DMA overhead.

Special Control Character

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
<th>SPECIAL CONTROL CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1</td>
<td>0 0</td>
<td>S S</td>
</tr>
</tbody>
</table>

S S | FUNCTION |
---|----------|
0 0 | End of Row |
0 1 | End of Row-Stop DMA |
1 0 | End of Screen |
1 1 | End of Screen-Stop DMA |

The End of Row Code (00) activates VSP and holds it to the end of the line.
The End of Row-Stop DMA Code (01) causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).
The End of Screen Code (10) activates VSP and holds it to the end of the frame.
The End of Screen-Stop DMA Code (11) causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the Row Buffer. It affects the display in the same way as the End of Screen Code (10).

If the Stop DMA feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.

Note: If a Stop DMA character is not the last character in a burst or row, DMA is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop DMA character.

Field Attributes
The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the code up to, and including, the character which precedes the next field attribute code, or up to the end of the frame. The field attributes are reset during the vertical retrace interval.

There are six field attributes:

1. **Blink** — Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
2. **Highlight** — Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).
3. **Reverse Video** — Characters following the code are caused to appear with reverse video by activating the Reverse Video output (RVV).
4. **Underline** — Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
5. **General Purpose** — There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. GPA0-1 are active high outputs.

Field Attribute Code

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 U R G B H</td>
<td></td>
</tr>
</tbody>
</table>

H = 1 FOR HIGHLIGHTING
B = 1 FOR BLINKING
R = 1 FOR REVERSE VIDEO
U = 1 FOR UNDERLINE
GG = GPA1, GPA0

*More than one attribute can be enabled at the same time. If the blinking and reverse video attributes are enabled simultaneously, only the reversed characters will blink.
The 8275 can be programmed to provide visible or invisible field attribute characters.

If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.

```
A B C D E F G H I J K L M
N O P Q R S T U V

1 2 3 4 5 6 7 8 9
```

**Figure 23. Example of the Visible Field Attribute Mode (Underline Attribute)**

If the 8275 is programmed in the invisible field attribute mode, the 8275 FIFO is activated.

Each row buffer has a corresponding FIFO. These FIFOs are 16 characters by 7 bits in size.

When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the next character in the proper FIFO.

When a field attribute is placed in the Buffer Output Controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CC0-6). The chosen Visual Attributes are also activated.

Since the FIFO is 16 characters long, no more than 16 field attribute characters may be used per line in this mode. If more are used, a bit in the status word is set and the first characters in the FIFO are written over and lost.

Note: Since the FIFO is 7 bits wide, the MSB of any characters put in it are stripped off. Therefore, a Visual Attribute or Special Code must not immediately follow a field attribute code. If this situation does occur, the Visual Attribute or Special Code will be treated as a normal display character.

```
A B C D E F G H I J K L M
N O P Q R S T U V

1 2 3 4 5 6 7 8 9
```

**Figure 24. Block Diagram Showing FIFO Activation**

Field and Character Attribute Interaction

Character Attribute Symbols are affected by the Reverse Video (RVV) and General Purpose (GPA0-1) field attributes. They are not affected by Underline, Blink or Highlight field attributes; however, these characteristics can be programmed individually for Character Attribute Symbols.
Cursor Timing
The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

1. a blinking underline
2. a blinking reverse video block
3. a non-blinking underline
4. a non-blinking reverse video block

The cursor blinking frequency is equal to the screen refresh frequency divided by 16.

If a non-blinking reverse video cursor appears in a non-blinking reverse video field, the cursor will appear as a normal video block.

If a non-blinking underline cursor appears in a non-blinking underline field, the cursor will not be visible.

Light Pen Detection
A light pen consists of a micro switch and a tiny light sensor. When the light pen is pressed against the CRT screen, the micro switch enables the light sensor. When the raster sweep reaches the light sensor, it triggers the light pen output.

If the output of the light pen is presented to the 8275 LPEN input, the row and character position coordinates are stored in a pair of registers. These registers can be read on command. A bit in the status word is set, indicating that the light pen signal was detected. The LPEN input must be a 0 to 1 transition for proper operation.

Note: Due to internal and external delays, the character position coordinate will be off by at least three character positions. This has to be corrected in software.

Device Programming
The 8275 has two programming registers, the Command Register (CREG) and the Parameter Register (PREG). It also has a Status Register (SREG). The Command Register can only be written into and the Status Registers can only be read from. They are addressed as follows:

<table>
<thead>
<tr>
<th>A0</th>
<th>OPERATION</th>
<th>REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Read</td>
<td>PREG</td>
</tr>
<tr>
<td>0</td>
<td>Write</td>
<td>PREG</td>
</tr>
<tr>
<td>1</td>
<td>Read</td>
<td>SREG</td>
</tr>
<tr>
<td>1</td>
<td>Write</td>
<td>CREG</td>
</tr>
</tbody>
</table>

The 8275 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.

INSTRUCTION SET
The 8275 instruction set consists of 8 commands.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>NO. OF PARAMETER BYTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>4</td>
</tr>
<tr>
<td>Start Display</td>
<td>0</td>
</tr>
<tr>
<td>Stop Display</td>
<td>0</td>
</tr>
<tr>
<td>Read Light Pen</td>
<td>2</td>
</tr>
<tr>
<td>Load Cursor</td>
<td>2</td>
</tr>
<tr>
<td>Enable Interrupt</td>
<td>0</td>
</tr>
<tr>
<td>Disable Interrupt</td>
<td>0</td>
</tr>
<tr>
<td>Preset Counters</td>
<td>0</td>
</tr>
</tbody>
</table>

In addition, the status of the 8275 (SREG) can be read by the CPU at any time.
1. Reset Command:

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>DATA BUS</th>
<th>DESCRIPTION</th>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>0 0 0 0 0 0 0 0 0</td>
<td>Reset Command</td>
<td>0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Screen Comp Byte 1</td>
<td>0 0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Screen Comp Byte 2</td>
<td>0 0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Screen Comp Byte 3</td>
<td>0 0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Screen Comp Byte 4</td>
<td>0 0 0 0 0 0 0 0 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Action — After the reset command is written, DMA requests stop, 8275 interrupts are disabled, and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up.

As parameters are written, the screen composition is defined.

Parameter — S Spaced Rows

<table>
<thead>
<tr>
<th>S</th>
<th>FUNCTIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Normal Rows</td>
</tr>
<tr>
<td>1</td>
<td>Spaced Rows</td>
</tr>
</tbody>
</table>

Parameter — HHHHHH Horizontal Characters/Row

<table>
<thead>
<tr>
<th>H H H H H H</th>
<th>NO. OF CHARACTERS PER ROW</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 0 0 0 1</td>
<td>2</td>
</tr>
<tr>
<td>0 0 0 0 1 0</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1 0 0 1 1 1</td>
<td>80</td>
</tr>
<tr>
<td>1 0 1 0 0 0</td>
<td>Undefined</td>
</tr>
<tr>
<td>1 1 1 1 1 1</td>
<td>Undefined</td>
</tr>
</tbody>
</table>

Parameter — VV Vertical Retrace Row Count

<table>
<thead>
<tr>
<th>V V</th>
<th>NO. OF ROW COUNTS PER VRTC</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 1</td>
<td>2</td>
</tr>
<tr>
<td>1 0</td>
<td>3</td>
</tr>
<tr>
<td>1 1</td>
<td>4</td>
</tr>
</tbody>
</table>

Parameter — RRRRRR Vertical Rows/Frame

<table>
<thead>
<tr>
<th>R R R R R R</th>
<th>NO. OF ROWS/FRAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 0 0 0 1</td>
<td>2</td>
</tr>
<tr>
<td>0 0 0 0 1 0</td>
<td>3</td>
</tr>
<tr>
<td>1 1 1 1 1 1</td>
<td>64</td>
</tr>
</tbody>
</table>

Note: uuuu MSB determines blanking of top and bottom lines (1 = blanked, 0 = not blanked).
2. Start Display Command:

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A₀</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1</td>
<td>Start Display</td>
</tr>
</tbody>
</table>

No parameters

Action — 8275 interrupts are enabled, DMA requests begin, video is enabled, Interrupt Enable and Video Enable status flags are set.

3. Stop Display Command:

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A₀</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1</td>
<td>Stop Display</td>
</tr>
</tbody>
</table>

No parameters

Action — Disables video, interrupts remain enabled, HRTC and VRTC continue to run, Video Enable status flag is reset, and the “Start Display” command must be given to re-enable the display.

4. Read Light Pen Command

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A₀</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1</td>
<td>Read Light Pen</td>
</tr>
<tr>
<td>Parameters</td>
<td>Read 0</td>
<td>Char. Number</td>
<td>(Char. Position in Row)</td>
</tr>
<tr>
<td></td>
<td>Read 0</td>
<td>Row Number</td>
<td>(Row Number)</td>
</tr>
</tbody>
</table>

No parameters

Action — The 8275 is conditioned to supply the contents of the light pen position registers in the next two read cycles of the parameter register. Status flags are not affected.

Note: Software correction of light pen position is required.

5. Load Cursor Position:

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A₀</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1</td>
<td>Load Cursor</td>
</tr>
<tr>
<td>Parameters</td>
<td>Write 0</td>
<td>Char Number</td>
<td>(Char. Position in Row)</td>
</tr>
<tr>
<td></td>
<td>Write 0</td>
<td>Row Number</td>
<td>(Row Number)</td>
</tr>
</tbody>
</table>

Action — The 8275 is conditioned to place the next two parameter bytes into the cursor position registers. Status flags not affected.

6. Enable Interrupt Command:

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A₀</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1</td>
<td>Enable Interrupt</td>
</tr>
</tbody>
</table>

No parameters

Action — The interrupt enable status flag is set and interrupts are enabled.

7. Disable Interrupt Command:

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A₀</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1</td>
<td>Disable Interrupt</td>
</tr>
</tbody>
</table>

No parameters

Action — Interrupts are disabled and the interrupt enable status flag is reset.

8. Preset Counters Command:

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A₀</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1</td>
<td>Preset Counters</td>
</tr>
</tbody>
</table>

No parameters

Action — The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given.

This command is useful for system debug and synchronization of clustered CRT displays on a single CPU. After this command, two additional clock cycles are required before the first character of the first row is put out.

Note: Software correction of light pen position is required.
Status Flags

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>A0</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Read</td>
<td>Status Word</td>
<td>0 IE IR LP IC VE DU FO</td>
</tr>
</tbody>
</table>

IE — (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a “Start Display” command and reset with the “Reset” command.

IR — (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.

LP — This flag is set when the light pen input (LPEN) is activated and the light pen registers have been loaded. This flag is automatically reset after a status read.

IC — (Improper Command) This flag is set when a command parameter string is too long or too short. The flag is automatically reset after a status read.

VE — (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a “Start Display” command, and reset on a “Stop Display” or “Reset” command.

DU — (DMA Underrun) This flag is set whenever a data underrun occurs during DMA transfers. Upon detection of DU, the DMA operation is stopped and the screen is blanked until after the vertical retrace interval. This flag is reset after a status read.

FO — (FIFO Overrun) This flag is set whenever the FIFO is overrun. It is reset on a status read.
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ....................... 0°C to 70°C
Storage Temperature .................................... -65°C to +150°C
Voltage On Any Pin With Respect to Ground .......... -0.5V to +7V
Power Dissipation ...................................... 1 Watt

"NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_CC = 5V ±5%).

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_IL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_IH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>V_CC+0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_OL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td>I_OH = 2.2 mA</td>
<td></td>
</tr>
<tr>
<td>V_OH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td>I_OH = -400 μA</td>
<td></td>
</tr>
<tr>
<td>I_IL</td>
<td>Input Load Current</td>
<td>±10</td>
<td>μA</td>
<td>V_IN = V_CC to 0V</td>
<td></td>
</tr>
<tr>
<td>I_OFL</td>
<td>Output Float Leakage</td>
<td>±10</td>
<td>μA</td>
<td>V_OUT = V_CC to 0.45V</td>
<td></td>
</tr>
<tr>
<td>I_CC</td>
<td>V_CC Supply Current</td>
<td>160</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE (T_A = 25°C, V_CC = GND = 0V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_IN</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td></td>
<td>f_c = 1 MHz</td>
</tr>
<tr>
<td>C_I/O</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
<td>Unmeasured pins returned to V_SS.</td>
</tr>
</tbody>
</table>

A.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_CC = 5.0V ±5%, GND = 0V)

Bus Parameters

READ CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_AR</td>
<td>Address Stable Before READ</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_RA</td>
<td>Address Hold Time for READ</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_RR</td>
<td>READ Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_RD</td>
<td>Data Delay from READ</td>
<td>200</td>
<td>ns</td>
<td>C_L = 150 pF</td>
<td></td>
</tr>
<tr>
<td>t_DF</td>
<td>READ to Data Floating</td>
<td>100</td>
<td>ns</td>
<td>C_L = 150 pF</td>
<td></td>
</tr>
</tbody>
</table>

WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>t_WA</td>
<td>Address Stable Before WRITE</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_WA</td>
<td>Address Hold Time for WRITE</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_WW</td>
<td>WRITE Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_DW</td>
<td>Data Setup Time for WRITE</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>t_WD</td>
<td>Data Hold Time for WRITE</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
WAVEFORMS

TYPICAL DOT LEVEL TIMING

**EXT DOT CLK**

**CCLK**

**CCo-6**

**FIRST CHARACTER CODE**

**SECOND CHARACTER CODE**

**CHARACTER GENERATOR OUTPUT**

**FIRST CHARACTER**

**SECOND CHARACTER**

**ATTRIBUTES & CONTROLS**

**ATTRIBUTES & CONTROLS FOR FIRST CHAR**

**SHIFT REGISTER SETUP**

**VIDEO (FROM SHIFT REGISTER)**

**ATTRIBUTES & CONTROLS (FROM SYNCHRONIZER)**

**FIRST CHARACTER**

**SECOND CHARACTER**

**ATTRIBUTES & CONTROLS FOR FIRST CHAR**

**ATTRIBUTES & CONTROLS FOR 2ND CHAR**

*CCLK IS A MULTIPLE OF THE DOT CLOCK AND AN INPUT TO THE 8275

---

LINE TIMING

**CCLK**

**CCo-6**

**FIRST DISPLAY CHARACTER**

**SECOND DISPLAY CHARACTER**

**LAST DISPLAY CHARACTER**

**FIRST RETRACE CHARACTER**

**LAST RETRACE CHARACTER**

**PROGRAMMABLE FROM 1 TO 80 CHARACTERS**

**NHR**

**PROGRAMMABLE FROM 2 TO 32 CCLKS**

**HRTC**

**LCO-3**

**PRESENT LINE COUNT**

**NEXT LINE COUNT**

**VIDEO CONTROLS AND ATTRIBUTES**

*LAT

*LAo-1, VSP, LTEN, HGLT, RVV, GPAo-1

*CLOCK IS A MULTIPLE OF THE DOT CLOCK AND AN INPUT TO THE 8275

---
WAVEFORMS (Continued)

ROW TIMING

FRAME TIMING

interrupt TIMING

A0

CS

RD

IRQ
WAVEFORMS (Continued)

**DMA TIMING**

Diagram showing timing waveforms for DMA operations.

**WRITE TIMING**

Diagram showing write timing waveforms with details for invalid and valid states.

**READ TIMING**

Diagram showing read timing waveforms with details for invalid, valid, and high impedance states.

**CLOCK TIMING**

Diagram showing clock timing waveforms with details for high and low states.
A.C. CHARACTERISTICS (Continued)

CLOCK TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8275</th>
<th>8275-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCLK</td>
<td>Clock Period</td>
<td>480</td>
<td>320</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tKH</td>
<td>Clock High</td>
<td>240</td>
<td>120</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tKL</td>
<td>Clock Low</td>
<td>160</td>
<td>120</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tKR</td>
<td>Clock Rise</td>
<td>5</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tKF</td>
<td>Clock Fall</td>
<td>5</td>
<td>30</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

OTHER TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>8275</th>
<th>8275-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tCC</td>
<td>Character Code Output Delay</td>
<td>150</td>
<td>150</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tHR</td>
<td>Horizontal Retrace Output Delay</td>
<td>200</td>
<td>150</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tLC</td>
<td>Line Count Output Delay</td>
<td>400</td>
<td>250</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tAT</td>
<td>Control/Attribute Output Delay</td>
<td>275</td>
<td>250</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tVR</td>
<td>Vertical Retrace Output Delay</td>
<td>275</td>
<td>250</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tRI</td>
<td>IRQ↓ from RD↑</td>
<td>250</td>
<td>250</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tWQ</td>
<td>DRQ↑ from WR↑</td>
<td>250</td>
<td>250</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tRQ</td>
<td>DRQ↓ from WR↓</td>
<td>200</td>
<td>200</td>
<td>ns</td>
<td>C_L = 50 pF</td>
</tr>
<tr>
<td>tLR</td>
<td>DACK↓ to WR↑</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tRL</td>
<td>WR↑ to DACK↑</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPR</td>
<td>LPEN Rise</td>
<td>50</td>
<td>50</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tPH</td>
<td>LPEN Hold</td>
<td>100</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

A.C. TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC "1" AND 0.45V FOR A LOGIC "0" TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC "1" AND 0.8V FOR A LOGIC "0"
The Intel 8276 Small System CRT Controller is a single chip device intended to interface CRT raster scan displays with Intel microcomputers in minimum device-count systems. Its primary function is to refresh the display by buffering character information from main memory and keeping track of the display position of the screen. The flexibility designed into the 8276 will allow simple interface to almost any raster scan CRT display. It can be used with the 8051 Single Chip Microcomputer for a minimum IC count design.
### Table 1. Pin Descriptions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LC3</td>
<td>1</td>
<td>O</td>
<td>Line count. Output from the line counter which is used to address the character generator for the line positions on the screen.</td>
</tr>
<tr>
<td>LC2</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LC1</td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LC0</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BRDY</td>
<td>5</td>
<td>O</td>
<td>Buffer ready. Output signal indicating that a Row Buffer is ready for loading of character data.</td>
</tr>
<tr>
<td>BS</td>
<td>6</td>
<td>I</td>
<td>Buffer select. Input signal enabling WR for character data into the Row Buffers.</td>
</tr>
<tr>
<td>HTC</td>
<td>7</td>
<td>O</td>
<td>Horizontal retrace. Output signal which is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low.</td>
</tr>
<tr>
<td>VRTC</td>
<td>8</td>
<td>O</td>
<td>Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low.</td>
</tr>
<tr>
<td>RD</td>
<td>9</td>
<td>I</td>
<td>Read input. A control signal to read registers.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write input. A control signal to write commands into the control registers or write data into the row buffers.</td>
</tr>
<tr>
<td>NC</td>
<td>11</td>
<td></td>
<td>No connection.</td>
</tr>
<tr>
<td>DB0</td>
<td>12</td>
<td>I/O</td>
<td>Bidirectional data bus. Three-state lines. The outputs are enabled during a read of the C or P ports.</td>
</tr>
<tr>
<td>DB1</td>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB2</td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB3</td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB4</td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB5</td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB6</td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB7</td>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ground</td>
<td>20</td>
<td></td>
<td>Ground.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>40</td>
<td></td>
<td>+5V power supply.</td>
</tr>
<tr>
<td>NC</td>
<td>39</td>
<td></td>
<td>No connection.</td>
</tr>
<tr>
<td>NC</td>
<td>38</td>
<td></td>
<td>No connection.</td>
</tr>
<tr>
<td>LTEN</td>
<td>37</td>
<td>O</td>
<td>Light enable. Output signal used to enable the video signal to the CRT. This output is active at the programmed underline cursor position, and at positions specified by attribute codes.</td>
</tr>
<tr>
<td>RVV</td>
<td>36</td>
<td>O</td>
<td>Reverse video. Output signal used to activate the CRT circuitry to reverse the video signal. This output is active at the cursor position if a reverse video block cursor is programmed or at the positions specified by the field attribute codes.</td>
</tr>
<tr>
<td>VSP</td>
<td>35</td>
<td>O</td>
<td>Video suppression. Output signal used to blank the video signal to the CRT. This output is active:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— during the horizontal and vertical retrace intervals.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— at the top and bottom lines of rows if underline is programmed to be number 8 or greater.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— when an end of row or end of screen code is detected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— when a Row Buffer underrun occurs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>— at regular intervals (1/16 frame frequency for cursor, 1/32 frame frequency for attributes)—to create blinking displays as specified by cursor or field attribute programming.</td>
</tr>
<tr>
<td>GPA1</td>
<td>34</td>
<td>O</td>
<td>General purpose attribute codes. Outputs which are enabled by the general purpose field attribute codes.</td>
</tr>
<tr>
<td>GPA0</td>
<td>33</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HLGt</td>
<td>32</td>
<td>O</td>
<td>Highlight. Output signal used to intensify the display at particular positions on the screen as specified by the field attribute codes.</td>
</tr>
<tr>
<td>INT</td>
<td>31</td>
<td>O</td>
<td>Interrupt output.</td>
</tr>
<tr>
<td>CCLK</td>
<td>30</td>
<td>I</td>
<td>Character clock (from dot/timing logic).</td>
</tr>
<tr>
<td>CC6</td>
<td>29</td>
<td></td>
<td>Character codes. Output from the row buffers used for character selection in the character generator.</td>
</tr>
<tr>
<td>CC5</td>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC4</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC3</td>
<td>26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC2</td>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC1</td>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC0</td>
<td>23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CS</td>
<td>22</td>
<td>I</td>
<td>Chip select. Enables RD of status or WR of command or parameters.</td>
</tr>
<tr>
<td>C/ P</td>
<td>21</td>
<td>I</td>
<td>Port address. A high input on this pin selects the &quot;C&quot; port or command registers and a low input selects the &quot;P&quot; port or parameter registers.</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION

Data Bus Buffer,

This 3-state, bidirectional, 8-bit buffer is used to interface the 8276 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

<table>
<thead>
<tr>
<th>C/P</th>
<th>OPERATION</th>
<th>REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Read</td>
<td>RESERVED</td>
</tr>
<tr>
<td>0</td>
<td>Write</td>
<td>PARAMETER</td>
</tr>
<tr>
<td>1</td>
<td>Read</td>
<td>STATUS</td>
</tr>
<tr>
<td>1</td>
<td>Write</td>
<td>COMMAND</td>
</tr>
</tbody>
</table>

RD (READ)
A “low” on this input informs the 8276 that the CPU is reading status information from the 8276.

WR (WRITE)
A “low” on this input informs the 8276 that the CPU is writing data or control words to the 8276.

CS (CHIP SELECT)
A “low” on this input selects the 8276 for RD or WR of Commands, Status, and Parameters.

BRDY (BUFFER READY)
A “high” on this output indicates that the 8276 is ready to receive character data.

BS (BUFFER SELECT)
A “low” on this input enables WR of character data to the 8276 row buffers.

INT (INTERRUPT)
A “high” on this output informs the CPU that the 8276 needs interrupt service.

Character Counter
The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be derived from the external dot clock.

Line Counter
The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Raster Scans) per character row. Its outputs are used to address the external character generator.

Row Counter
The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

Raster Timing and Video Controls
The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA0-1 (General Purpose Attribute) outputs.

Row Buffers
The Row Buffers are two 80-character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.

Buffer Input/Output Controllers
The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a field attribute or special code, they control the appropriate action. (Example: A “Highlight” field attribute will cause the Buffer Output Controller to activate the HGLT output.)
SYSTEM OPERATION

The 8276 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding and cursor timing.

It is designed to interface with standard character generators for dot matrix decoding. Dot level timing must be provided by external circuitry.

General Systems Operational Description

Display characters are retrieved from memory and displayed on a row-by-row basis. The 8276 has two row buffers. While one row buffer is being used for display, the other is being filled with the next row of characters to be displayed. The number of display characters per row and the number of character rows per frame are software programmable, providing easy interface to most CRT displays. (See Programming Section.)

The 8276 uses BRDY to request character data to fill the row buffer that is not being used for display.

The 8276 displays character rows one scan line at a time. The number of scan lines per character row, the underline position, and blanking of top and bottom lines are programmable. (See Programming Section.)

The 8276 provides special Control Codes which can be used to minimize overhead. It also provides Visual Attribute Codes to cause special action on the screen without the use of the character generator. (See Visual Attributes Section.)

The 8276 also controls raster timing. This is done by generating Horizontal Retrace (HRTC) and Vertical Retrace (VRTC) signals. The timing of these signals is also programmable.

The 8276 can generate a cursor. Cursor location and format are programmable. (See Programming Section.)
### Display Row Buffering

Before the start of a frame, the 8276 uses BRDY and BS to fill one row buffer with characters.

When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, the other row buffer is filled with the next row of characters.

After all the lines of the character row are scanned, the buffers are swapped and the same procedure is followed for the next row.

This process is repeated until all of the character rows are displayed.

Row Buffering allows the CPU access to the display memory at all times except during Buffer Loading (about 25%). This compares favorably to alternative approaches which restrict CPU access to the display memory to occur only during horizontal and vertical retrace intervals (80% of the bus time is used to refresh the display.)
The 8276 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. Display data is not requested for the blanked rows.

**Display Format**

**SCREEN FORMAT**

The 8276 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.

**ROW FORMAT**

The 8276 is designed to hold the line count stable while outputting the appropriate character codes during each horizontal sweep. The line count is incremented during horizontal retrace and the whole row of character codes are output again during the next sweep. This is continued until the entire character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.

- The output of the line counter can be programmed to be in one of two modes.

In mode 0, the output of the line counter is the same as the line number.
In mode 1, the line counter is offset by one from the line number.

Note: In mode 1, while the first line (line number 0) is being displayed, the last count is output by the line counter (see examples).

If the line number of the underline is greater than 7 (line number MSB = 1), then the top and bottom lines will be blanked.

<table>
<thead>
<tr>
<th>Line Number</th>
<th>Line Counter Mode 0</th>
<th>Line Counter Mode 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>1111</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
<td>0000</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
<td>0001</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
<td>0010</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
<td>0110</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
<td>0100</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>0101</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
<td>0110</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
<td>1010</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>1000</td>
</tr>
<tr>
<td>10</td>
<td>1010</td>
<td>1010</td>
</tr>
<tr>
<td>11</td>
<td>1011</td>
<td>1011</td>
</tr>
<tr>
<td>12</td>
<td>1100</td>
<td>1100</td>
</tr>
<tr>
<td>13</td>
<td>1101</td>
<td>1101</td>
</tr>
<tr>
<td>14</td>
<td>1110</td>
<td>1110</td>
</tr>
<tr>
<td>15</td>
<td>1111</td>
<td>1111</td>
</tr>
</tbody>
</table>

Figure 10. Example of a 16-Line Format

Figure 11. Example of a 10-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1. Mode 1 is useful for character generators which start at address zero.

Underline placement is also programmable (from line number 0 to 15). This is independent of the line counter mode.

If the line number of the underline is less than or equal to 7 (line number MSB = 0), then the top and bottom lines will not be blanked.

<table>
<thead>
<tr>
<th>Line Number</th>
<th>Line Counter Mode 0</th>
<th>Line Counter Mode 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
<td>0111</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
<td>0000</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
<td>0001</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
<td>0010</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
<td>0100</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
<td>0101</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
<td>0110</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
<td>0111</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
<td>1000</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
<td>1000</td>
</tr>
</tbody>
</table>

Figure 12. Underline in Line Number 10

Figure 13. Underline in Line Number 7

If the line number of the underline is greater than the maximum number of lines, the underline will not appear.

Blanking is accomplished by the VSP (Video Suppression) signal. Underline is accomplished by the LTEN (Light Enable) signal.
DOT FORMAT
Dot width and character width are dependent upon the external timing and control circuitry.

Dot level timing circuitry should be designed to accept the parallel output of the character generator and shift it out serially at the rate required by the CRT display.

![Typical Dot Level Block Diagram](image)

**Figure 14. Typical Dot Level Block Diagram**

Dot width is a function of dot clock frequency.

Character width is a function of the character generator width.

Horizontal character spacing is a function of the shift register length.

*Note*: Video control and timing signals must be synchronized with the video signal due to the character generator access delay.

Raster Timing
The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32). This process is constantly repeated.

![Line Timing](image)

**Figure 15. Line Timing**

The line counter is driven by the character counter. It is used to generate the line address outputs (LC0-3) for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

The row counter is an internal counter driven by the line counter. It controls the functions of the row buffers and counts the number of character rows displayed.

![Row Timing](image)

**Figure 16. Row Timing**

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).

![Frame Timing](image)

**Figure 17. Frame Timing**

The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.

Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.
Interrupt Timing

The 8276 can be programmed to generate an interrupt request at the end of each frame. If the 8276 interrupt enable flag is set, an interrupt request will occur at the beginning of the last display row.

![Figure 18. Beginning of Interrupt](image)

INT will go inactive after the status register is read.

![Figure 19. End of Interrupt](image)

A reset command will also cause INT to go inactive, but this is not recommended during normal service.

**Note:** Upon power-up, the 8276 Interrupt Enable Flag may be set. As a result, the user's cold start routine should write a reset command to the 8276 before system interrupts are enabled.

**VISUAL ATTRIBUTES AND SPECIAL CODES**

The characters processed by the 8276 are 8-bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character (MSB = 0), or if it is a Field Attribute or Special Code (MSB = 1).

**Special Codes**

Four special codes are available to help reduce bus usage.

**SPECIAL CONTROL CHARACTER**

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>End of Row</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>End of Row-Stop Buffer Loading</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>End of Screen</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>End of Screen-Stop Buffer Loading</td>
</tr>
</tbody>
</table>

The End of Row Code (00) activates VSP and holds it to the end of the line.

The End of Row-Stop Buffer Loading (BRDY) Code (01) causes the Buffer Loading Control Logic to stop buffer loading for the rest of the row upon being written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).

The End of Screen Code (10) activates VSP and holds it to the end of the frame.

The End of Screen-Stop Buffer Loading (BRDY) Code (11) causes the Row Buffer Control Logic to stop buffer loading for the rest of the frame upon being written. It affects the display in the same way as the End of Screen Code (10).

If the Stop Buffer Loading feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.

**Note:** If a Stop Buffer Loading is not the last character in a row, Buffer Loading is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop Buffer Loading character.

**Field Attributes**

The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the code up to, and including, the character which precedes the next field attribute code, or up to the end of the frame. The field attributes are reset during the vertical retrace interval.
The 8276 can be programmed to provide visible field attribute characters; all field attribute codes will occupy a position on the screen. These codes will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.

There are six field attributes:

1. **Blink** — Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.

2. **Highlight** — Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).

3. **Reverse Video** — Characters following the code are caused to appear with reverse video by activating the Reverse Video output (RVV).

4. **Underline** — Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).

5.6. **General Purpose** — There are two additional 8276 outputs which act as general purpose, independently programmable field attributes. GPAO-1 are active high outputs.

<table>
<thead>
<tr>
<th>H</th>
<th>FOR HIGHLIGHTING</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>FOR BLINKING</td>
</tr>
<tr>
<td>R</td>
<td>FOR REVERSE VIDEO</td>
</tr>
<tr>
<td>U</td>
<td>FOR UNDERLINE</td>
</tr>
<tr>
<td>GG</td>
<td>GPA1, GPA0</td>
</tr>
</tbody>
</table>

Note: More than one attribute can be enabled at the same time. If the blinking and reverse video attributes are enabled simultaneously, only the reversed characters will blink.

**Cursor Timing**

The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

1. a blinking underline
2. a blinking reverse video block
3. a non-blinking underline
4. a non-blinking reverse video block

The cursor blinking frequency is equal to the screen refresh frequency divided by 16. If a non-blinking reverse video cursor appears in a non-blinking reverse video field, the cursor will appear as a normal video block.

If a non-blinking underline cursor appears in a non-blinking underline field, the cursor will not be visible.

**Device Programming**

The 8276 has two programming registers, the Command Register and the Parameter Register. It also has a Status Register. The Command Register can only be written into and the Status Register can only be read from. They are addressed as follows:

<table>
<thead>
<tr>
<th>C/P</th>
<th>OPERATION</th>
<th>REGISTER</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Read</td>
<td>Reserved</td>
</tr>
<tr>
<td>0</td>
<td>Write</td>
<td>Parameter</td>
</tr>
<tr>
<td>1</td>
<td>Read</td>
<td>Status</td>
</tr>
<tr>
<td>1</td>
<td>Write</td>
<td>Command</td>
</tr>
</tbody>
</table>

The 8276 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.
Instruction Set

The 8276 instruction set consists of 7 commands.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>NO. OF PARAMETER BYTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>4</td>
</tr>
<tr>
<td>Start Display</td>
<td>0</td>
</tr>
<tr>
<td>Stop Display</td>
<td>0</td>
</tr>
<tr>
<td>Load Cursor</td>
<td>2</td>
</tr>
<tr>
<td>Enable Interrupt</td>
<td>0</td>
</tr>
<tr>
<td>Disable Interrupt</td>
<td>0</td>
</tr>
<tr>
<td>Preset Counters</td>
<td>0</td>
</tr>
</tbody>
</table>

In addition, the status of the 8276 can be read by the CPU at any time.

1. Reset Command

Action—After the reset command is written, BRDY goes inactive, 8276 interrupts are disabled, and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up.

As parameters are written, the screen composition is defined.

Parameter—S Spaced Rows

<table>
<thead>
<tr>
<th>S</th>
<th>FUNCTIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Normal Rows</td>
</tr>
<tr>
<td>1</td>
<td>Spaced Rows</td>
</tr>
</tbody>
</table>

Parameter—HHHHHHHH Horizontal Characters/Row

<table>
<thead>
<tr>
<th>H H H H H H</th>
<th>NO. OF CHARACTERS PER ROW</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 0 0 0 0 1</td>
<td>2</td>
</tr>
<tr>
<td>0 0 0 0 0 1 0</td>
<td>3</td>
</tr>
<tr>
<td>1 0 0 1 1 1 1</td>
<td>80</td>
</tr>
<tr>
<td>1 0 1 0 0 0 0</td>
<td>Undefined</td>
</tr>
<tr>
<td>1 1 1 1 1 1 1</td>
<td>Undefined</td>
</tr>
</tbody>
</table>

Parameter—VV Vertical Retrace Row Count

<table>
<thead>
<tr>
<th>V V</th>
<th>NO. OF ROW COUNTS PER VRTC</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 1</td>
<td>2</td>
</tr>
<tr>
<td>1 0</td>
<td>3</td>
</tr>
<tr>
<td>1 1</td>
<td>4</td>
</tr>
</tbody>
</table>

Parameter—RRRRRR Vertical Rows/Frame

<table>
<thead>
<tr>
<th>R R R R R R</th>
<th>NO. OF ROWS/FRAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 0 0 1 0</td>
<td>2</td>
</tr>
<tr>
<td>0 0 0 1 0 0</td>
<td>3</td>
</tr>
<tr>
<td>1 1 1 1 1 1</td>
<td>64</td>
</tr>
</tbody>
</table>

Parameter—UUUU Underline Placement

<table>
<thead>
<tr>
<th>U U U U</th>
<th>LINE NUMBER OF UNDERLINE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>2</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>3</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>16</td>
</tr>
</tbody>
</table>

Parameter—LLLL Number of Lines per Character Row

<table>
<thead>
<tr>
<th>L L L L</th>
<th>NO. OF LINES/ROW</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>2</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>3</td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>16</td>
</tr>
</tbody>
</table>

Parameter—M Line Counter Mode

<table>
<thead>
<tr>
<th>M</th>
<th>LINE COUNTER MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Mode 0 (Non-Offset)</td>
</tr>
<tr>
<td>1</td>
<td>Mode 1 (Offset by 1 Count)</td>
</tr>
</tbody>
</table>

Parameter—CC Cursor Format

<table>
<thead>
<tr>
<th>C C</th>
<th>CURSOR FORMAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>Blinking reverse video block</td>
</tr>
<tr>
<td>0 1</td>
<td>Blinking underline</td>
</tr>
<tr>
<td>1 0</td>
<td>Non-blinking reverse video block</td>
</tr>
<tr>
<td>1 1</td>
<td>Non-blinking underline</td>
</tr>
</tbody>
</table>

8-84
Parameter—ZZZZ Horizontal Retrace Count

<table>
<thead>
<tr>
<th>Z Z Z Z</th>
<th>NO. OF CHARACTER COUNTS PER HRTC</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>2</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>4</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1 1 1</td>
<td>32</td>
</tr>
</tbody>
</table>

Note: uuuu MSB determines blanking of top and bottom lines (1 = blanked, 0 = not blanked).

6. DISABLE INTERRUPT COMMAND

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>CP</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1 Disable Interrupt</td>
<td>1 1 0 0 0 0 0 0</td>
</tr>
</tbody>
</table>

Action—Interrupts are disabled and the interrupt enable status flag is reset.

7. PRESET COUNTERS COMMAND

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>CP</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Write</td>
<td>1 Preset Counters</td>
<td>1 1 1 0 0 0 0 0</td>
</tr>
</tbody>
</table>

Action—The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given. This command is useful for system debug and synchronization of clustered CRT displays on a single CPU. After this command, two additional clock cycles are required before the first character of the first row is put out.

Status Flags

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>CP</th>
<th>DESCRIPTION</th>
<th>DATA BUS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command</td>
<td>Read</td>
<td>1 Status Word</td>
<td>0 IE IR X IC VE BU X</td>
</tr>
</tbody>
</table>

IE — (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a “Start Display” command and reset with the “Reset” command.

IR — (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.

IC — (Improper Command) This flag is set when a command parameter string is too long or too short. The flag is automatically reset after a status read.

VE — (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a “Start Display” command, and reset on a “Stop Display” or “Reset” command.

BU — (Buffer Underrun) This flag is set whenever a Row Buffer is not filled with character data in time for a buffer swap required by the display. Upon activation of this bit, buffer loading ceases, and the screen is blanked until after the vertical retrace interval.
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ....... 0°C to 70°C
Storage Temperature ............... -65°C to +150°C
Voltage On Any Pin
With Respect to Ground ........... -0.5V to +7V
Power Dissipation ..................... 1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS (TA = 0°C to 70°C; VCC = 5V ±5%)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNITS</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>VCC + 0.5V</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td>IOL = 2.2 mA</td>
<td></td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td>IOH = -400 μA</td>
<td></td>
</tr>
<tr>
<td>IIL</td>
<td>Input Load Current</td>
<td>±10</td>
<td>μA</td>
<td>VIN = VCC to 0V</td>
<td></td>
</tr>
<tr>
<td>IOFL</td>
<td>Output Float Leakage</td>
<td>±10</td>
<td>μA</td>
<td>VOUT = VCC to 0.45V</td>
<td></td>
</tr>
<tr>
<td>ICC</td>
<td>VCC Supply Current</td>
<td>160</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE (TA = 25°C; VCC = GND = 0V)

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNITS</th>
<th>TEST CONDITIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td>fC = 1 MHz</td>
<td></td>
</tr>
<tr>
<td>CI/O</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td>Unmeasured pins returned to VSS.</td>
<td></td>
</tr>
</tbody>
</table>

A.C. TESTING LOAD CIRCUIT

![A.C. Testing Load Circuit Diagram]
A.C. CHARACTERISTICS  
\((T_A = 0°C \text{ to } 70°C; \; V_{CC} = 5.0V \pm 5%; \; \text{GND} = 0V)\)

**Bus Parameters**

**READ CYCLE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AR})</td>
<td>Address Stable Before READ</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RA})</td>
<td>Address Hold Time for READ</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RR})</td>
<td>READ Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RD})</td>
<td>Data Delay from READ</td>
<td>200</td>
<td></td>
<td>ns</td>
<td>(C_L = 150pF)</td>
</tr>
<tr>
<td>(t_{DF})</td>
<td>READ to Data Floating</td>
<td>100</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**WRITE CYCLE**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{AW})</td>
<td>Address Stable Before WRITE</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WA})</td>
<td>Address Hold Time for WRITE</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WW})</td>
<td>WRITE Pulse Width</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{DW})</td>
<td>Data Setup Time for WRITE</td>
<td>150</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{WD})</td>
<td>Data Hold Time for WRITE</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**CLOCK TIMING**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{CLK})</td>
<td>Clock Period</td>
<td>480</td>
<td></td>
<td>320</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{KH})</td>
<td>Clock High</td>
<td>240</td>
<td></td>
<td>120</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{KL})</td>
<td>Clock Low</td>
<td>160</td>
<td></td>
<td>120</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{KR})</td>
<td>Clock Rise</td>
<td>5</td>
<td></td>
<td>30</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{KF})</td>
<td>Clock Fall</td>
<td>5</td>
<td></td>
<td>30</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

**OTHER TIMING**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(t_{CC})</td>
<td>Character Code Output Delay</td>
<td>150</td>
<td></td>
<td>150</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{HR})</td>
<td>Horizontal Retrace Output Delay</td>
<td>200</td>
<td></td>
<td>150</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{LC})</td>
<td>Line Count Output Delay</td>
<td>400</td>
<td></td>
<td>250</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{AT})</td>
<td>Control/Attribute Output Delay</td>
<td>275</td>
<td></td>
<td>250</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{VR})</td>
<td>Vertical Retrace Output Delay</td>
<td>275</td>
<td></td>
<td>250</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{RI})</td>
<td>INT(\text{I}) to RD(\dagger)</td>
<td>250</td>
<td></td>
<td>250</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{WO})</td>
<td>BRDY(\dagger) from WR(\dagger)</td>
<td>250</td>
<td></td>
<td>250</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{RQ})</td>
<td>BRDY(\dagger) from WR(\dagger)</td>
<td>200</td>
<td></td>
<td>200</td>
<td></td>
<td>ns</td>
<td>(CL = 50pF)</td>
</tr>
<tr>
<td>(t_{LR})</td>
<td>BS(\dagger) to WR(\dagger)</td>
<td>0</td>
<td></td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(t_{RL})</td>
<td>WR(\dagger) to BS(\dagger)</td>
<td>0</td>
<td></td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

8-87
WAVEFORMS

Typical Dot Level Timing

*CClK is a multiple of the DOT CLOCK and an input to the 8276.

Line Timing
Timing for Buffer Loading

Write Timing

Read Timing

Clock Timing

Input and Output Waveforms for A.C. Tests

FOR A.C TESTING, INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC “1” AND 0.45V FOR A LOGIC “0”. TIMING MEASUREMENTS FOR INPUT AND OUTPUT SIGNALS ARE MADE AT 2.0V FOR A LOGIC “1” AND 0.8V FOR A LOGIC “0”.
By managing tasks like graphics generation and CRT refreshing, a dedicated VLSI display controller simplifies the design of intelligent graphics work stations.

Dedicated VLSI chip lightens graphics display design load

The role of graphics is becoming increasingly important for unscrambling the communications traffic between people and computers. Thanks to microprocessors and dedicated control ICs, designing high-reliability graphics work stations is now easier and less expensive than in the days of small-scale integration and expensive discrete-circuit CRT technology. Microprocessors simplify workstation design by transferring some graphics control tasks from hardware to software. However, a dedicated VLSI controller such as the 82720—with an on-board graphics processor—can push another step forward toward fast and economical design of high-quality intelligent graphics systems.

A typical application for the controller is a graphics work station aimed at high-end business and low-end engineering systems. Since such a station usually fits on the top of a desk, all of the electronics must be contained within a single printed-circuit board. This type of system requires a resolution of about 512 by 512 pixels and is frequently called on to display three-dimensional objects in various perspectives. To minimize the distortion of rotating objects, horizontal and vertical pixels should be equally spaced.

A typical display (500 vertices) must be drawn on the screen in less than 1 second to provide satisfactory interaction with the operator. The display may consist of lines, arcs, filled areas, and colors—seven colors are acceptable (see “A Look into Graphics Fundamentals”).

Serial link interfaces station

An intelligent work station usually interfaces with a mainframe host via a serial communications link, a keyboard, and a serial link with an optional graphics tablet. This type of graphics input/output subsystem is diagrammed in Fig. 1. Two 5¼-in. floppy disks can satisfy the mass-storage needs of the system. Disk formatting must be compatible with the requirements of an IBM personal computer. Moreover, general-purpose software written for

Gary DePalma, Field Applications Engineer
Mark Olson, Product Marketing Engineer
Roger Jollis, Design Engineer
Intel Corp.
2625 Walsh Ave., Santa Clara, Calif. 95051

Reprinted from ELECTRONIC DESIGN- January 20, 1983
Copyright 1983 Hayden Publishing Co., Inc.
Computer Graphics: Graphics display controller

this computer must also be able to run on the workstation.

Two of the most basic functions of a graphics system are generating and refreshing images on the CRT screen. Information pertaining to the images is stored in the bit-map memory, where monochrome pixels are represented by single bits and color pixels by groups of bits. Lines and arcs defined in normalized screen coordinates must be converted into images of the physical object.

In a bit-mapped raster graphics system, lines described by a transformed display list are reduced to a series of dots and placed in the image memory. The selection of the dots that will be activated is achieved through a scanning conversion algorithm, which must create lines that appear very smooth, start and end as expected, and look symmetrical no matter in which direction they are drawn. The algorithm is repeated thousands of times to draw a single picture and thus must operate as quickly as possible. At the same time, the image in memory must be repainted on the screen 30 times/s for

1. A graphics I/O subsystem for an intelligent work station consists of input peripherals (a keyboard and tablet), a serial communications link, and mass storage (floppy disks). Intelligence is provided by the microprocessor and the peripheral and memory controllers (a). The three basic tasks performed—I/O, transformation processing, and CRT control—all require data in the form of display lists stored in a data base (b).
interlaced frames and 60 times/s for noninterlaced frames. Simple tasks, they nevertheless demand a high memory bandwidth.

Unlike other system control tasks, generating graphics figures requires both bit-manipulation and mathematics capabilities. Integer addition and multiplication operations calculate the coordinates of points on a line or a circle. But since pixels generally are neither complete words nor bytes, logical operations must be performed on the bits within the word that contains the selected pixel.

The inner loop of a so-called Bresenham line-drawing algorithm requires two or three addition operations, two comparisons or tests, and the masking of the correct value into the word for each pixel. Algorithms for drawing circles or filling areas are even more complex. In the inner loop of a filling algorithm, for example, the old word must be read from the bit map to determine whether some, all, or none of the pixels are within the area to be filled. If they are, the algorithm tests whether the pixels must be modified and then returns the word to the

2. The 82720 graphics display controller separates the tasks of graphics generation and CRT refreshing from other system tasks. That permits much greater system bandwidth, leading to graphics workstations that not only draw sharp pictures, but also offer color.

3. Three memory planes are implemented in the interface between the bit map and the graphics display controller. Three primary colors—red, green, and blue—are provided, with the controller's upper address bits responsible for selecting the memory planes during read MODIFY WRITE cycles.
The graphics data found in graphics display lists typically describes objects in the real-world Cartesian coordinate system conforming to the axes X, Y, and Z (see the figure). Graphics data does not take the form of one bit for every point on a line, rather it represents higher-level forms such as the end points of a line and that is wider than it is high in the ratio of 4 to 3 (called the aspect ratio). For pixels to be square—equally spaced in both the X and Y direction—the number of horizontal pixels must be 4/3 the number of vertical pixels. This is expressed as $H/2V$, where $H$ and $V$ represent the number of horizontal and vertical pixels respectively. Resolution depends on the total quantity of pixels, which must be a power of two. If it is not, the number of pixels must be rounded to the next highest power of two, in which case some bits will be wasted. Furthermore, the number of horizontal pixels must be organized as an even number of 16-bit words.

To prevent wasted bits, the number of vertical and horizontal pixels are chosen as large as possible without exceeding a power of two. For the display in question, 512H by 512V = $2^{10} \times 2^{10} = 2^{20}$ pixels. A screen format of 576H by 432V normally meets all requirements. The total number of pixels is then $2^{20}$, and the ratio of horizontal to vertical pixels (576/432) is correct. Furthermore, the number of horizontal pixels makes exactly 36 16-bit words.

After figuring the aspect ratio, the format of the bit-map memory is the next item to be considered. The screen contains about 250,000 pixels, each of which can be either black or one of seven colors. These eight shades can be represented by three bits/pixel ($2^3 = 8$), meaning that the bit-map memory must handle about 750,000 bits. The organization of the memory, however, must be determined according to the various tradeoffs.

The entire memory must be accessed 60 times/second that is the rate at which the image must be painted to prevent flickering. That equates to a refresh rate of 16.7 ms. As a rule of thumb, the monitor displays information 75% of the time and is blanked for retrace operations 25% of the time. Thus, the whole memory must be read and sent to the CRT during a 12.5-msec interval ($16.7 \times 0.75$), which contributes to the performance of the system. above.
map, and interfaces easily and simply with proprietary microprocessors.

The 82720 accepts high-level commands (such as DRAW LINE, DRAW ARC, and FILL RECTANGLE) and executes them at much faster speeds than general-purpose microprocessors, primarily because it is a dedicated graphics hardware processor. Burst drawing rates as high as 1 pixel every 800 ns can be achieved. Screen refreshing is handled directly by the controller. The displayed portion of the bit-map memory can be configured to allow the display to be scrolled through memory in any direction. The horizontal and sync periods both are fully programmable, as is the position of the sync pulse in the blanking interval. Furthermore, the controller can be programmed to refresh low-cost dynamic RAMs. In the design being considered, the 82720 offloads the microprocessor from low-level graphics tasks, as shown in Fig. 2.

For the bit-map interface, the memory is implemented as three planes, each 16 kwords by 16 bits, with each plane driving red, green, or blue (Fig. 3). The upper address bits—A16 and A17—select the memory planes during read/modify/write cycles but are ignored during screen refreshing cycles.

The graphics display controller generates the Row Address Strobe (RAS) signal for the dynamic RAMs, but the remaining timing signals must be supplied by external devices. These signals are produced by a state-machine timing generator consisting of a 4-bit counter and two flip-flops. The state machine synchronizes itself with RAS after...
Computer Graphics: Graphics display controller

the 82720 has been initialized. Figure 4 shows the complete schematic for each plane of the bit-map interface.

The remainder of the hardware design interfaces the graphics display processor, the processor memory, and the other peripherals with the 80186 microprocessor. The task is simplified by the processor's on-board chip-selection logic and wait-state generators. Furthermore, because of the processor's highly integrated architecture, the size of the overall hardware is quite small.

Joining processor and controller

Connecting the graphics display controller to the microprocessor is a simple task, as the processor's Data, Read, and Write signals are completely compatible with those of the 82720. However, because the controller has no chip-selection input, the Read or Write signals must be qualified through external hardware.

A number of chip-selection lines on the microprocessor can be programmed to place peripherals either in memory or in the processor's I/O space. Two gates are added to qualify the Read and Write signals. The DMA channel on the 80186 uses a second chip-select input as the Acknowledge signal, and data buffers are used to prevent bus contention at the end of a processor read cycle (Fig. 5).

Without buffers, the display controller must remove its data from the multiplexed address and data lines before the processor puts out the next address. At an 8-MHz clock rate, the processor requires that peripherals and memory vacate the bus in less than 85 ns; however, the standard speed of the controller is 100 ns. A faster version, the 82720-1, can be used, but it requires faster memory chips. A more cost-effective solution is simply adding buffers, if board space permits.

Serial communications to both the host and the optional tablet are handled by a multiprotocol serial controller (the 8274), which takes care of the host's synchronous and the tablet's asynchronous...
The interface between the 82720 and the system microprocessor is simple to implement because all of the processor's signals are compatible with the controller. It is necessary, however, to use external gates to qualify the RD or WR signals.

A universal peripheral interface chip (the UPI-42) serves as the keyboard interface and is programmed to scan the keyboard and interrupt the processor only on detection of a valid debounced keystroke. Mass-storage subsystems are managed by the 8272A floppy-disk controller. An external phase-locked loop circuit generates all of the timing signals required to connect a 5½-in. drive to the system. On the microprocessor side, a DMA channel provides the link to the floppy-disk controller. Thus a complete graphics control system is centered around an 80186 microprocessor and the 82720 controller. Local storage is provided by 32 kbytes of EPROM and 16 kbytes of RAM. The system comprises 85 chips and is housed on a single 12-by-12-in. printed-circuit board.
the processor has a high-speed disk interface, which loads it lightly.

To complete the graphics system illustrated in Fig. 6, 32 kbytes of EPROM and 16 kbytes of RAM support the microprocessor's program and display lists. The two EPROMs (27128s) come in 28-pin packages, thereby saving board space.

Hooking up the RAM chips is almost as straightforward. Since the microprocessor is a fully byte-addressable device, it can write bytes as well as words to the RAM. The chip-select input for the low (even) address RAM must be qualified with address A_0 at a logic zero, and the high (odd) address RAM must be qualified by the processor's Byte High Enable signal (BHE). The RAMs, designated 2186, have built-in controllers.

Since dynamic RAMs latch addresses on the leading edge of the chip-select signal, they must be qualified with the processor's Address Latch Enable signal to ensure that selection is made only after the address is valid. Then, a RAM latches the data to be written on the leading edge of the write pulse. The microprocessor's write signal must be delayed by one-half of a clock cycle to guarantee that data is valid at the correct time.

At this point, the design meets all of its performance goals. The system draws lines and circles at about 120,000 bits/s. That is approximately 82,000 pixels for a display consisting of even amounts of the three primary colors, as well as three secondary colors, and white. The 500 vectors of 25 pixels each can be drawn in about 0.15 s, six times faster than the 1-s requirement. The worst case—drawing all lines in white—can be accomplished in about one-third of a second. These specifications are satisfied when the graphics display controller is running from a 2.5-MHz clock. Drawing is performed only during retrace and the 82720 is programmed to use three memory cycles of each horizontal retrace for memory refreshing.

All of the components fit on a board measuring 12 by 12 in., so that the desktop size requirements are satisfied. The electronic components occupy about 100 in.² of the low-cost, double-sided printed-circuit board.

Bibliography:
Graphics Chip Makes Low-Cost, High Resolution Color Displays Possible

by Mark Olson and Brad May

The making of displays that are both high-resolution and low-cost is the key to producing equipment for both the automated office and the engineering workstation. Through the introduction of 16-bit µPs such as Intel's iAPX 8088, 80186 and 80286, the processing power has been made available to perform very sophisticated functions for the user while making the human interface very simple.

That processing power can be unnecessarily drained, however, if the µP is burdened with the entire task of graphics display. Such a burden can fill up a significant part of the processor's I/O bandwidth, slow down the refresh rate of the display, and decrease the computational power of the CPU.

Intelligent peripheral ICs offload processing tasks from the CPU.

The logical way to avoid such limitations is to dedicate a specialized processor to the handling of display function. It should be capable of accepting high-level commands to minimize the burden on the CPU, as well as optimizing the execution of such commands through raster operations implemented in hardware at the device level.

Such a chip is Intel's 82720 Graphics Display Controller (GDC). It has features that give systems a fast drawing speed while reducing graphics display costs by 60% or more. It achieves these results by taking over the drawing and refresh functions from the CPU, by allowing the use of dynamic RAM's instead of static RAM's, and by reducing the overall parts count needed to create a complete graphics system.

The implementation of the drawing task is a major feature of the GDC. Other graphics chips perform only the display refresh function, leaving the more complicated drawing function entirely to the CPU. Since the CPU is doing every pixel of the drawing function on these systems, they also require faster bit map RAM than with the GDC. The GDC, on the other hand, is capable of handling the drawing function itself, drawing such objects as characters, slanted characters, points, lines, arcs, rectangles, and slanted rectangles based only upon lengths, slopes, and arc centers supplied by the CPU. The GDC's processing, moreover, takes place concurrently with the processing of the CPU.

2048 × 2048 Resolution

With its 4 Megapixel addressability, one GDC can handle a monochrome display with resolution as high as 2048 × 2048, and multiple GDC's can be linked to provide even higher resolution, such as color displays at 2048 × 2048. The chances are, however, that the GDC's full power will not be used in most applications. The typical

![Diagram of General graphics commands are translated into the VDI interface level and then into driver device commands.](image-url)

Mark Olson and Brad May are Product Marketing Engineers for Peripheral Components Operation, Intel Corp., Santa Clara, CA 95051. Reprinted from DIGITAL DESIGN © April 1983, Morgan-Grampian Publishing Company, Boston, MA 02215

8-99 Digital Design • April 1983
product considered high resolution for office automation applications is a 512 × 512 pixel monochrome or color display.

These latter restrictions are not imposed by the GDC, but rather have more to do with the cost of display monitors, the amount of RAM memory needed to support such displays, and the adequacy of such displays for most applications. It is possible to build "super graphics" boards with a GDC, such as the 1K by 1K pixel by 8 color plane graphics display designed by Phoenix Computer Graphics (Lafayette, LA). Such a display is capable of rendering 256 different colors on a high resolution screen.

Even higher performance can be achieved through the use of multiple GDCs to support multiple display windows, increased drawing speed, or increased bits per pixel. For multiple display windows, each GDC can be used to control one window of the display. For increased drawing speed, multiple GDCs can be operated in parallel. For increased bits/pixel, each GDC can contribute a portion of the number of bits necessary for a pixel.

Although the GDC is intended primarily for raster-scan graphics, it can also be used as a character display controller. It is capable of supporting up to four screens of data containing 25 rows by 80 columns, or one screen containing up to 100 rows by 256 characters.

Office Automation Display

High performance applications can stretch the usage of the GDC from low-end to high-end engineering displays, but research has shown that for office automation products, a 512 × 512 pixel display is quite acceptable, and that color is often a requirement. These requirements mesh with a major factor in display—the cost of the CRT. In OEM quantities, for example, one could expect to find a 512 × 512 monochrome display for under $100, a 256 × 256 color display (TV quality) for about $150, a 512 × 512 color CRT in the $300 range, and a 1K × 1K color display in the $800–$1000 category.

To give an example of the type of display that can be built for new office products using the GDC, consider a 512 × 512 pixel by 3 color plane combination CPU and graphics display on a single 12" by 12" board. Such a display is capable of generating 8 colors.

The list of parts (Table 2) comes to about $175 for 85 ICs taking up 104 square inches of board space. Even that parts count could be reduced by replacing the 48 16K DRAMs with 12 64K DRAMs—if a 4K × 16 bit DRAM were available. A very important note about the parts list is that the design is implemented with inexpensive 2118 dynamic RAMs. The design does

Figure 2: The memory is broken up into three planes, with each plane feeding one of the primary color guns of the CRT.
not require the faster, more expensive, and less dense static RAMs.

The parts count is low enough so that the processor and graphics controller can be placed together in a single 12" by 12" board. This is important because small overall size and footpad are selling points for desktop workstations. System speed is also enhanced when the graphics controller and CPU are on the same board, because their communication need not take up bus, inter-board bandwidth or experience any additional delays.

Pipelining Transformations
More important than putting the graphics display on the same board as the CPU is the level of communication between the CPU and graphics controller. If the burden of transformation processing is left entirely to the CPU while the graphics chip is used only as a CRT controller, then the CPU must communicate one bit per pixel to update a display. With the GDC, the CPU input takes higher level forms such as the slope and length of a line, the length and center point of an arc, or the key coordinates of a rectangle. Since the average line on a screen is about 25 pixels, that means that 25 times fewer CPU bus cycles are required to draw a graphical object with the GDC. These CPU cycles (an average of 50 μs each to calculate the graphical object and communicate it to the GDC) are the determining factor in drawing rate.

Viewed from a larger perspective, there are four tasks that must be performed by a CPU-graphics chip combination:

1. The CPU must calculate the higher-level graphics operations. This is done by the CPU and it involves the processing of macro-operations such as the CORE, GKS, PMIG or other graphics protocols. These general graphics commands are translated into an intermediate level, the VDI interface level (Figure 1) and then into device driver commands by software in the CPU.

2. Then, these lower-level graphical objects such as the key parameters for lines, arcs, characters, and rectangles, must be trans-

VLSI Takes Aim At Text Processing

The concept of co-processing is not a new one. Intended as a way of offloading computationally intensive tasks from a host CPU, it has been around at Intel since the introduction of the 8087 numerics processor and the 8089 I/O machine. A more recently developed product, the 82720 Graphics Display Controller is designed to bolster system performance by offloading graphics control chores from the CPU. The chip accepts high level commands from the CPU and, using its own drawing processor, accesses the required positions in the bit-map and handles the processing and display control functions.

Building on the success of these parts come two new co-processors designed to partition system intelligence even further. The 82586 is a communications co-processor designed to bridge the characteristics of CPU and network data rates. Its FIFO buffer and DMA facilities make it possible for a CPU to operate at the full Ethernet 10 Mbits/s transfer rate even in the face of continuous bursts of network data traffic.

Intel's most recent introduction is the 82730 text co-processor. Printers and other hard copy peripherals have supported additional text processing features such as proportional spacing and simultaneous superscript and subscript for some time. Implementing these features on the display screen has traditionally been a costly procedure. Thus, it is typically not done and screen displays often are not identical to their hard-copy printouts. Aimed to solve this designers headache, the 82730 has its own DMA capability and communicates asynchronously with the CPU via shared memory messages. It supports the generation of high quality text displays through features like proportional spacing, simultaneous superscript/subscript, dynamically reloadable fonts and user programmable field and character attributes. In addition, when coupled with the 82720 Graphics Display Controller (Figure 1) the 82730 provides flexible mixing of text and graphics simultaneously on the same display.

—Wilson
formed into changes in the actual bits. This function is performed in hardware in the GDC concurrently with any level one processing done by the CPU. Other graphics controllers leave this task to the CPU to execute in software. The contrast is that, in such systems, the CPU must resolve the graphical object down to every point on a line, while with the GDC it need only designate the endpoints.

(3.) With the actual bits for the bit map calculated, they must be placed in the bit map memory. This involves a read-modify-write operation that requires three CPU cycles using other methods. With the GDC these operations are not the responsibility of the CPU. The GDC pipelines its execution so that it is calculating the next bit to change while it is executing the read-modify-write cycles.

(4.) Finally, the bit map memory must be dumped into the CRT. This is the refresh function performed by other graphics chips as well as the GDC.

The summation is that other systems require the CPU to process steps one to three serially, leaving only step four for the graphics controller. Systems with the GDC require the CPU to process only step one, with the GDC concurrently processing steps two through four.

The GDC has another advantage in that during the transformation process in step three, the GDC executes the algorithms in hardware while a CPU must execute the algorithms in software. The algorithms are exactly the same in both cases. They are the Bresenam algorithms from IBM, in which the next pixel to be drawn becomes a binary decision between two pixels.

The execution of these algorithms is a crucial drawing time factor, because they are invoked many times for each updated screen. Consider that, in the inner loop of Bresenam’s “line drawing algorithm,” there are two or three additions, two comparisons or tests, and the masking of the proper value into the word for each pixel. The algorithms for drawing circles or filling areas are even more complex. In the inner loop of a fill algorithm, the old word must be read from the bit map, then tested to see if all, some, or none of the pixels are within the area to be filled. Next, it tests whether some or all of the pixels must be modified. Finally, the word must be returned to the bit map.

These algorithms are heavily used and the speed with which they can be executed has a direct effect upon the overall system efficiency. If they must be executed by a μP, the instruction fetching process slows down the calculations to a drawing rate of 15–20 μs per pixel. With a hardware implementation of these algorithms in the GDC, the calculations can be speeded up to achieve a drawing rate of 1600 ns (2.5 MHz version) or 800 ns (5 MHz version) per pixel.

Methods Of Refresh

In the fourth step, the dumping of bit map memory into the CRT, there are some differences between graphics controller chips. Motorola’s MC6845 CRT controller, for example, uses a split-cycle refresh method in which each refresh cycle is alternated with a drawing cycle in which the μP updates the bit map. This gives the MC6845 a 50% drawing bandwidth.

With the GDC there are two drawing modes. The first is a “draw anytime” mode which replaces CRT refresh cycles with drawing cycles. This is the fastest mode, but it does result in on-screen disruptions. The second mode, which does not disrupt the on-screen display, draws only during the vertical and horizontal retracing periods. This gives the GDC about a 25%
drawing bandwidth. At first glance that gives the GDC a disadvantage in drawing rate, but the fact is, with its pipelining and hardware execution of transformations, the GDC makes much more efficient use of its bandwidth. The critical timing factor is the amount of CPU participation in the drawing process, not the refresh bandwidth of the graphics controller. Another tradeoff is that, with its split-cycle architecture, the MC6845 requires RAM memory that is twice as fast as that required by the GDC in the same application.

**Inexpensive RAM Is Fast Enough**

Applying this perspective, one can begin to build the display with parts listed in Table 2. First one notes that a square display, as indicated by the 512 x 512 pixel initial specification, is not pleasing to the eye. It is much more appealing to have an aspect ratio of about 4:3, in which the number of pixels horizontally is 4/3 the number vertically. If the resolution is such that the total number of pixels is not a power of two, it will be necessary to round up to the next power of two and waste the extra bits.

The pixel arrangement which best meets this requirement is one with a 432 x 576 pixel format. It also meets the requirement that the number of pixels horizontally be an even number of 16-bit words. With three color bits per pixel (red, blue, and green), the total display memory is then about 500 x 500 x 3, or 750k bits.

It makes the most sense to break the memory up into three planes, with each plane feeding one of the primary color guns of the CRT (Figure 2). This leads to a memory arrangement of 16K x 16 x 3, using 16K dynamic RAMs with a 1K x 16 architecture. When drawing graphics figures, the memory can be treated as one large plane, split into the three primary colors. Drawing in low-order memory could represent red, middle-order could be used for green, and high-order for blue.

One advantage of this 3D memory is that drawing with a primary color requires setting only one bit per pixel. Drawing with a secondary color such as cyan, yellow, or magenta would take two GDC cycles, and creating white from all three colors would take three GDC cycles. If this were an issue, additional hardware could be used to draw more than one plane at a time. As the results will show, however, the drawing speed requirements can be exceeded without any added hardware.

**Calculate The Drawing Rate**

To see if the proposed design is practical, one should first calculate the drawing rate to see what the user interface will be like. Then one should check the refresh rate to make sure the design is uninterrupted and without flicker.

The proof of the assumption that CPU participation is the dominating factor lies in the 50 µs average time that it takes the CPU to calculate a graphical object and communicate its key parameters to the GDC. Assume that the graphical object is an average line containing
25 pixels, and that there are about 500 vectors on the average screen display.

The GDC's normal clock rate is 2.5 MHz, giving it a 400 ns period (the maximum clock rate is 5 MHz, with a 200 ns period.) It takes four GDC cycles to execute a read-modify-write on a bit (because two read cycles are required), so that the GDC's normal drawing rate is one pixel per 1600 ns. To draw the 25 pixels involved in the average line, then, would take 25 x 1600 ns, or 40 μs. Since this operation is done concurrently with CPU processing, the GDC will be waiting for the next graphical object by the time the CPU is ready.

If the screen were filled with nothing but 25-pixel vectors, then the drawing rate would be determined by the 50 μs average CPU calculation and transfer cycle, averaging about 2 μs per pixel. If all the vectors were white (worst case), then it would take 1.5 sec of drawing time to update the white screen. Since, in the undisturbed-screen mode, drawing is only done during the 25% of the time that the screen is undergoing horizontal or vertical blanking, this would mean 6 sec between updates.

In reality, however, the screen will not be filled with vectors. It will have an average of 500 vectors, and the color distribution could be presumed to be evenly distributed as one-third primary colors, one-third secondary colors, and one-third white. The 500 vectors will require the drawing of 12.5K pixels in monochrome, or 25K pixels with distributed colors. At a drawing rate of 2 μs per pixel, this takes 50 ms to draw. Drawing only during blanking, the screen would be updated in 200 ms.

Under these conditions, it would not help to use the maximum clock rate GDC (5 MHz), but if in some applications the average vector length is 100 pixels, then the CPU calculation-and-bus cycle (50 μs) would remain the same and the GDC's drawing cycle (1600 ns x 100 = 160 μs) would become a limiting factor. Using the 5 MHz GDC would cut that drawing time down to 800 ps/pixel, or 80 μs/vector. The 500 vector average screen would then contain 100K pixels with distributed colors and could be drawn in 80 ms. Multiplying by four because the drawing is done during blanking (25% of the time), that is 320 ms. That is a screen update in less than one-third second for a "busy" screen.

**Calculate The Refresh Rate**

These calculations are of little importance if the display flickers due to lack of refresh. This exercise is actually a demonstration of how the basic GDC clock rate was derived. Assume a non-interlaced display that must be refreshed 60 times per second. That gives a screen refresh rate of 16.67 ms, but on a typical CRT some 4.27 ms of that is blanked, leaving 12.4 ms of active display time. The dot sweep period is the 12.4 ms divided by the number of pixels (432 x 576 = 248.8K), or 49.8 ns. The inverse gives a 20.07 MHz dot clock.

Since the GDC dumps 16 bits from the bit map memory into the

---

**Figure 4: Completed graphics system uses the 80186 and 82720 GDC.**

Digital Design • April 1983

8-104
16-bit shift register during each read, and since the shift register then feeds these bits out serially to the CRT, it makes sense that the GDC's read period should be 16 times the dot sweep period. That gives a GDC read period of about 800 ns. With each GDC read taking two cycles, the basic GDC clock period is then 400 ns, or 2.5 MHz. This gives a rock-solid display, and one would only want to go to the 5 MHz GDC to improve drawing rate.

For those who want to examine the blanking intervals to see if the CRT is indeed "typical," the blanking can be further broken down. The vertical blanking interval is 1.25 ms, leaving 15.42 ms to scan the 432 lines on the active portion of the display. Dividing 15.42 ms by 432 lines gives a 35.7 μs period per line, or a horizontal sweep rate of 28 KHz. Time is also needed for horizontal retrace, in this case, 7 μs of horizontal blanking per line. This leaves 28.7 μs to scan the 576 pixels on each line, resulting in the dot sweep period of 49.8 ns. Using a 20 MHz CRT helps keep the costs down, but the GDC can use CRT displays as fast as 80 MHz when higher resolution is required.

Mixed Mode
While it is possible to generate $8 \times 8$ characters and slanted characters in the graphics mode, the GDC also offers a mixed mode memory organization to display both characters and graphics drawn from separate windows in the display memory. The advantage of this mode is that it allows characters to be manipulated as 8-bit entities instead of the 64 bits that each would require in graphics mode. Of necessity, the graphics window display memory is reduced in this mode (64K 16-bit words instead of 256K), but even the reduced maximum graphics memory is still a megapixel and quite sufficient for both office automation and engineering display purposes.

In the character window, the GDC operates as it does in the pure character mode, with the exception that the line counter must be implemented externally. In addition to the two windows used for graphics and characters in the mixed mode, two other windows can be supported. These can be designated as either character or graphics windows by a selection on the A17 line.

Panning, Zooming, Light Pen
As special features, the GDC allows both panning and zooming in either graphics, character, or mixed modes. The zoom is accomplished by effectively increasing the size of the dots on the screen. Vertically, this is done by repeating the same display line. The number of repeat times is determined by the display zoom parameter. Horizontally, zoom is accomplished by extending each display word cycle and displaying fewer words per line, according to the zoom factor.
**82720 GRAPHICS DISPLAY CONTROLLER**

- Displays Low-to-High Resolution Images
- Draws Characters, Points, Lines, Arcs, and Rectangles
- Supports Monochrome, Gray Scale, or Color Displays
- Zooms, Pans and Windows Through a 4 Mpixel Display Memory
- Extremely Flexible Programmable Screen Display, Blanking, and Sync Formats
- Compatible with Intel's Microprocessor Families
- High-Level Commands Off Load Host Processor from Bit Map Loading and Screen Refresh Tasks
- Supports Graphics, Character, and Mixed Display Modes

**FUNCTIONAL DESCRIPTION**

**Introduction**

The 82720 Graphics Display Controller (GDC) is an intelligent microprocessor peripheral designed to drive high-performance raster-scan computer graphics and character CRT displays. Positioned between the video display memory and Intel microprocessor bus, the GDC performs the tasks needed to generate the raster display and manage the display memory. Processor software overhead is minimized by the GDC's sophisticated instruction set, graphics figure drawing, and DMA transfer capabilities. The display memory directly supported by the GDC can be configured in any number of formats and sizes up to 256K 16-bit words. The display can be zoomed and partitioned screen areas can be independently scrolled and panned. With its light pen input and multiple controller capability, the GDC is ideal for most computer graphics applications. Systems implemented with the GDC can be designed to be compatible with standards such as VDI, NAPLPS, GKS, Core, or custom implementations.

![Figure 1. Block Diagram](image1)

![Figure 2. Pin Configuration](image2)

**Intel Corporation Assumed No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied. Information contained herein supersedes previously published specifications on these devices from Intel.**

© INTEL CORPORATION 1983
## Table 1. Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin No.</th>
<th>Type</th>
<th>Name and Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2XWCLK</td>
<td>1</td>
<td>I</td>
<td>Clock input</td>
</tr>
<tr>
<td>DBIN</td>
<td>2</td>
<td>O</td>
<td>Display Bus Input: Read strobe output used to read display memory data into the GDC.</td>
</tr>
<tr>
<td>HSYNC</td>
<td>3</td>
<td>O</td>
<td>Horizontal Sync: Output used to initiate the horizontal retrace of the CRT display.</td>
</tr>
<tr>
<td>V/EXT</td>
<td>4</td>
<td>I/O</td>
<td>Vertical Sync: Output used to initiate the vertical retrace of the CRT display. In slave mode, this pin is an input used to synchronize the GDC with the master raster timing device.</td>
</tr>
<tr>
<td>BLANK</td>
<td>5</td>
<td>O</td>
<td>Blank: Output used to suppress the video signal.</td>
</tr>
<tr>
<td>RAS (ALE)</td>
<td>6</td>
<td>O</td>
<td>Row Address Strobe (Address Latch Enable): Output used to start the control timing chain when used with dynamic RAMs. When used with static RAMs, this signal is used to demultiplex the display address/data bus.</td>
</tr>
<tr>
<td>DRQ</td>
<td>7</td>
<td>O</td>
<td>DMA Request: Output used to request a DMA transfer from a DMA controller (8237) or I/O processor (8089).</td>
</tr>
<tr>
<td>DACK</td>
<td>8</td>
<td>I</td>
<td>DMA Acknowledge: Input used to acknowledge a DMA transfer from a DMA controller or I/O processor.</td>
</tr>
<tr>
<td>RD</td>
<td>9</td>
<td>I</td>
<td>Read: Input used to strobe GDC Data into the microprocessor.</td>
</tr>
<tr>
<td>WR</td>
<td>10</td>
<td>I</td>
<td>Write: Input used to strobe microprocessor data into the GDC.</td>
</tr>
<tr>
<td>A0</td>
<td>11</td>
<td>I</td>
<td>Register Address: Input used to select between commands and data read or written.</td>
</tr>
<tr>
<td>DB0</td>
<td>12</td>
<td>I/O</td>
<td>Bidirectional Microprocessor Data Bus Line: Input enabled by WR. Output enabled by RD.</td>
</tr>
<tr>
<td>DB1</td>
<td>13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB2</td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB3</td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB4</td>
<td>16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB5</td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB6</td>
<td>18</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DB7</td>
<td>19</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>20</td>
<td></td>
<td>Ground.</td>
</tr>
<tr>
<td>VCC</td>
<td>40</td>
<td></td>
<td>+5V Power Supply</td>
</tr>
<tr>
<td>A17</td>
<td>39</td>
<td>O</td>
<td>Graphics Mode: Display Address Bit 17 Output</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Character Mode: Cursor and Line Counter Bit 4 Output</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Mixed Mode: Cursor and Image Mode Flag</td>
</tr>
<tr>
<td>A16</td>
<td>38</td>
<td>O</td>
<td>Graphics Mode: Display Address Bit 16 Output</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Character Mode: Line Counter Bit 3 Output</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Mixed Mode: Attribute Blink and Line Counter Reset</td>
</tr>
<tr>
<td>AD15</td>
<td>37</td>
<td>I/O</td>
<td>Graphics Mode: Display Address/Data Bits 13–15</td>
</tr>
<tr>
<td>AD14</td>
<td>36</td>
<td></td>
<td>Character Mode: Line Counter Bits 0–2 Output</td>
</tr>
<tr>
<td>AD13</td>
<td>35</td>
<td></td>
<td>Mixed Mode: Display Address/Data Bits 13–15</td>
</tr>
<tr>
<td>AD12</td>
<td>34</td>
<td>I/O</td>
<td>Display Address/Data Bits 0–12</td>
</tr>
<tr>
<td>AD11</td>
<td>33</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD10</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD9</td>
<td>31</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD8</td>
<td>30</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD7</td>
<td>29</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD6</td>
<td>28</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD5</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD4</td>
<td>26</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD3</td>
<td>25</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD2</td>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AD1</td>
<td>23</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A0</td>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LPEN</td>
<td>21</td>
<td>I</td>
<td>Light Pen Detect Input</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION (Continued)

Microprocessor Bus Interface

Control of the GDC by the system microprocessor is achieved through an 8-bit bidirectional interface. The status register is readable at any time. Access to the FIFO buffer is coordinated through flags in the status register.

Command Processor

The contents of the FIFO are interpreted by the command processor. The command bytes are decoded, and the succeeding parameters are distributed to their proper destinations within the GDC. The bus interface has priority over the command processor when both access the FIFO simultaneously.

DMA Control

The DMA Control circuitry in the GDC coordinates data transfers when using an external DMA controller. The DMA Request and Acknowledge handshake lines interface with an 8257 or 8237 DMA controller or 8089 I/O processor, so that display data can be moved between the microprocessor memory and the display memory.

Parameter RAM

The 16-byte RAM stores parameters that are used repetitively during the display and drawing processes. In character mode, the RAM holds the partitioned display area parameters. In graphics mode, the RAM also holds the drawing pattern and graphics character.

Video Sync Generator

Based on the clock input, the sync logic generates the raster timing signals for almost any interlaced, non-interlaced, or "repeat field" interlaced video format. The generator is programmed during the idle period following a reset. In video sync slave mode, it coordinates timing between the GDC and another video source.

Memory Timing Generator

The memory timing circuitry provides two memory cycle types: a two-clock period refresh cycle and the read-modify-write (RMW) cycle which takes four clock periods. The memory control signals needed to drive the display memory devices are easily generated from the GDC's RAS(ALE) and DBIN outputs.

Zoom and Pan Controller

Based on the programmable zoom display factor and the display area parameters in the parameter RAM, the zoom and pan controller determines when to advance to the next memory address for display refresh and when to go on to the next display area. A horizontal zoom is produced by slowing down the display refresh rate while maintaining the video sync rates. Vertical zoom is accomplished by repeatedly accessing each line a number of times equal to the horizontal repeat. Once the line count for a display area is exhausted, the controller accesses the starting address and line count of the next display area from the parameter RAM. The system microprocessor, by modifying a display area starting address, allows panning in any direction, independent of the other display areas.

Drawing Processor

The drawing processor contains the logic necessary to calculate the addresses and positions of the pixels of the various graphics figures. Given a starting point and the appropriate drawing parameters, the drawing processor needs no further assistance to complete the figure drawing.

Display Memory Controller

The display memory controller's tasks are numerous. Its primary purpose is to multiplex the address and data information in and out of the display memory. It also contains the 16-bit logic units used to modify the display memory contents during RMW cycles, the character mode line counter, and the refresh counter for dynamic RAMs. The memory controller apportions the video field time between the various types of cycles.

Light Pen Debouncer

Only if two rising edges on the light pen input occur at the same point during successive video fields are the pulses accepted as a valid light pen detection. A status bit indicates to the system microprocessor that the light pen register contains a valid address.

System Operation

The GDC is designed to work with Intel microprocessors to implement high-performance computer graphics systems. System efficiency is maximized through partitioning and a pipelined architecture. At the lowest level, the GDC generates the basic video
raster timing, including sync and blanking signals. Partitioned areas on the screen and zooming are also accomplished at this level. At the next level, video display memory is modified during the figure drawing operations and data moves. Third, display memory address are calculated pixel by pixel as drawing progresses. Outside the GDC at the next level, preliminary calculations are done to prepare drawing parameters. At the fifth level, the picture must be represented as a list of graphics figures drawable by the GDC. Finally, this representation must be manipulated, stored and communicated. The GDC takes care of the high-speed and repetitive tasks required to implement graphics systems.

GENERAL OVERVIEW

In order to minimize system bus loading, the 82720 uses a private video memory for storage of the video image. Up to 512K bytes of video memory can be directly supported. For example, this is sufficient capacity to store a 2048 x 2048 pixel x 1 bit image. Images can be generated on the screen by:

- Drawing Commands
- Program-Controlled Transfers
- DMA Transfers from System Memory

The 82720 can be configured to support a wide variety of graphics applications. It can support:

- High Dot Rates
- Color Planes
- Horizontal Split Screen
- Character = 13 bit)
- Multiplexed Graphic and Character Display

GRAPHIC DISPLAY CONFIGURATIONS

The 82720 provides the flexibility to handle a wide variety of graphic applications. This flexibility results from having its own private video memory for storage of the graphics image. The organization of this memory determines the performance, the number of bits/pixel and the size of the display. Several different video memory organizations are examined in the following paragraphs.

In the simplest 82720 system, the memory can store up to a 2048 x 2048 x 1 bit image. It can display a 1024 x 1024 x 1 bit section of the image at a maximum dot rate of 44 MHz, or 88 MHz in wide mode. In this configuration, only 1 bit/pixel is used.

By partitioning the memory into multiple banks, color, gray scale and higher bandwidth displays can be supported. By adding various amounts of external logic, many cost/performance tradeoffs for both display and drawing are realizable.

The video memory can be partitioned into 4 banks, each 1024 x 1024 bits. By selecting all 4 memory banks during display, 4 bits/pixel can be provided by a single 82720. Each bank of video memory contributes 1 bit to each pixel. This configuration can support color monitors, again with a maximum dot shift rate of 44 or 88 MHz.

Higher performance may be achieved by using multiple 82720s. Multiple 82720s can be used to support multiple display windows, increased drawing speed, or increased bits per pixel. For display windows, each 82720 controls one window of the display. For increased drawing speed, multiple 82720s are operated in parallel. For increased bits/pixel, each 82720 contributes a portion of the number of bits necessary for a pixel.

CHARACTER DISPLAY CONFIGURATION

Although the 82720 is intended primarily for raster scan graphics, it can be used as a character display controller. The 82720 can support up to 8K by 13 bits of private video memory in this configuration (1 character = 13 bits). This is sufficient memory to store 4 screens of data containing 25 rows by 80 characters. The 82720 can display up to 256 characters per row. Smooth vertical scrolling of each of 4 independent display partitions is also supported.

MIXED DISPLAY CONFIGURATION

The GDC can support a mixed display system for both graphic and character information. This capability allows the display screen to be partitioned between graphic and character data. It is possible to switch between one graphic display window and one character display window with raster line resolution. A maximum of 256K bytes of video memory is supported in this mode: half is for graphic data, half is for character data. In graphic mode, a one megapixel image can be stored and displayed. In character mode, 64K, 16-bit characters can be stored.

DETAILED OPERATIONAL DESCRIPTION

The GDC can be used in one of three basic modes — Graphics Mode, Character Mode and Mixed Mode. This section of the data sheet describes the following for each mode:

1. Memory organization
2. Display timing
3. Special Display functions
4. Drawing and writing
Graphics Mode Memory Organization

The Display Memory is organized into 16-bit words (32-bit words in wide mode). Since the display memory can be larger than the CRT display itself, two width parameters must be specified: display memory width and display width. The Display width (in words) is selected by a parameter of the Reset command. The Display memory width (in words) is selected by a parameter of the Pitch command. The height of the Display memory can be larger than the display itself. The height of the Display is selected by a parameter of the Reset command. The GDC can directly address up to 4Mbits (0.5Mbytes) of display RAM in graphics mode.

Graphics Mode Display Timing

All raster blanking and display timings of the GDC are a function of the input clock frequency. Sixteen or 32 bits of data are read from the RAM and loaded into a shift register in each two clock period display cycle. The Address and Data busses of the GDC are multiplexed. In the first part of the cycle, the address of the word to be read is latched into an external demultiplexer. In the second part of the cycle the data is read from the RAM and loaded into the shift register. Since all 16 (32) bits of data are to be displayed, the dot clock is 8 x (16 x) the GDC clock or 16 x (32 x) the Read cycle rate.

Parameters of the Reset or Sync command determine the horizontal and vertical front porch, sync pulse, and back porch timings. Horizontal parameters are specified as multiples of the display cycle time, and vertical parameters as a multiple of the line time.

Another Reset command parameter selects interlaced or non-interlaced mode. A bit in the parameter RAM can define Wide Display Mode. In this mode, while data is being sent to the screen, the display address counter is incremented by two rather than one. This allows the display memory to be configured to deliver 32 bits from each display read cycle.

The V Sync command specifies whether the V Sync Pin is an input or an output. If the V Sync Pin is an output, the GDC generates the raster timing for the display and other CRT controllers can be synchronized to it. If the V Sync pin is an input, the GDC can be synchronized to any external vertical Sync signal.

Graphics Mode Special Display Functions:

WINDOWING
The GDC's Graphics Mode Display can be divided into two windows on the screen, upper and lower. The windows are defined by parameters written into the GDC's parameter RAM. Each window is specified by a starting address and a window length in lines. If the second window is not used, the first window parameters should be specified to be the same as the active display length.

ZOOMING
A parameter of the GDC's zoom command allows zooming by effectively increasing the size of the dots on the screen. This is accomplished vertically by repeating the same display line. The number of times it is repeated is determined by the display zoom factor parameter. Horizontally, zoom is accomplished by extending each display word cycle and displaying fewer words per line, according to the zoom factor. It is the responsibility of the microprocessor controlling the GDC to provide the shift register clock circuitry with the zoom factor required to slow down the shift registers to the appropriate speed. The frequency of the 2XWCLK should not be changed. The zoom factor must be set to a known state upon initialization.

PANNING
Panning is accomplished by changing the starting address of the display window. In this way, panning is possible in any direction, vertically on a line by line basis and horizontally on a word by word basis.

Graphics Mode Drawing and Writing

The GDC can draw solid or patterned lines, arcs, circles, rectangles, slanted rectangles, characters, slanted characters, filled rectangles. Direct access to the bit map is also provided via the DMA Commands and the Read or Write data commands.

MEMORY MODIFICATION
All drawing and writing functions take place at the location in the display RAM specified by the cursor. The cursor is not displayed in Graphics Mode. The cursor location is modified by the execution of drawing, reading or writing commands. The cursor will move to the bit following the last bit accessed.
Each bit is drawn by executing a Read-Modify-Write cycle on the display RAM. These R/M/W cycles normally require four 2XWCLK cycles to complete. If the display zoom factor is greater than two, each R/M/W cycle will be extended to the width of a display cycle. Write Data (WDAT), Read Data (RDAT), DMA write (DMAW) and DMA read (DMAR) commands can be used to examine or modify one to 16 bits in each word during each R/M/W cycle. All other graphics drawing commands modify one bit per R/M/W cycle.

An internal 16-bit Mask register determines which bit(s) in the accessed word are to be modified. A one in the Mask register allows the corresponding bit in the display RAM to be modified by the R/M/W cycle. A zero in the Mask register prevents the GDC from modifying the corresponding bit in the display RAM.

The mask must be set by the Mask Command prior to issuing the WDAT or DMAW command. The Mask register is automatically set by the CURS command and manipulated by the graphics commands.

The display RAM bits can be modified in one of four ways. They can be set to 1, reset to 0, complemented or replaced by a pattern.

When replace by a pattern mode is selected, lines, arcs and rectangles will be drawn using the 16-bit pattern in parameter RAM bytes 8 and 9.

In set, reset, or complement mode, parameter RAM bytes 8 and 9 act as another level of masking for line arc and rectangle drawing. As each 16-bit segment of the line or arc is drawn, it is checked against the pattern in the parameter RAM. If the pattern RAM bit is a one, the display RAM bit will be set, reset, or complemented per the proper modes. If the pattern RAM bit is a zero, the display RAM bit won’t be modified.

When replace by pattern mode is selected, the graphics character and fill commands will cause the 8 x 8 pattern in parameter RAM bytes 8 to 15 to be written directly into the display RAM in the appropriate locations.

In set, reset, or complement mode, the 8 x 8 pattern in parameter RAM bytes 8 to 15 act as a mask pattern for graphics character or fill commands. If the appropriate parameter RAM bit is set, the display RAM bit will be modified. If the parameter RAM bit is zero, the display RAM bit will not be modified. These modes are selected by issuing a WDAT command without parameters before issuing graphics commands. The pattern in the parameter RAM has no effect on WDAT, RDAT, DMAW, or DMAR operations.

**READING AND DRAWING COMMANDS**

After the modification mode has been set and the parameter RAM has been loaded, the final drawing parameters are loaded via the figure specify (FIGS) command. The first parameter specifies the direction in which drawing will occur and the figure type to be drawn. This parameter is followed by one to five more parameters depending on the type of character to be drawn.

The direction parameter specifies one of eight octants in which the drawing or reading will occur. The effect of drawing direction on the various figure types is shown in Figure 9.

RDAT, WDAT, DMAW, and DMAW Operations move through the Display memory as shown in the "DMA" Column.

The other parameters required to set up figure reading or drawing are shown in Figure 3.

<table>
<thead>
<tr>
<th>DRAWING TYPE</th>
<th>DC</th>
<th>D</th>
<th>D2</th>
<th>D1</th>
<th>DM</th>
</tr>
</thead>
<tbody>
<tr>
<td>INITIAL VALUE*</td>
<td>0</td>
<td>8</td>
<td>8</td>
<td>-1</td>
<td>-1</td>
</tr>
<tr>
<td>LINE</td>
<td>1</td>
<td>2(1D) - 1</td>
<td>2(1D) + 1</td>
<td>2(1D) - 1</td>
<td></td>
</tr>
<tr>
<td>ARC**</td>
<td>3</td>
<td>3</td>
<td>2(1D) - 1</td>
<td>2(1D) - 1</td>
<td></td>
</tr>
<tr>
<td>RECTANGLE</td>
<td>5</td>
<td>1</td>
<td>A-1</td>
<td>B-1</td>
<td>1</td>
</tr>
<tr>
<td>AREA FILL</td>
<td>7</td>
<td>8</td>
<td>A</td>
<td>A</td>
<td>-</td>
</tr>
<tr>
<td>GRAPHIC CHARACTER***</td>
<td>9</td>
<td>1</td>
<td>A</td>
<td>A</td>
<td>-</td>
</tr>
<tr>
<td>WRITE DATA</td>
<td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>DMAW</td>
<td>13</td>
<td>C-1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>DMAR</td>
<td>15</td>
<td>C-2</td>
<td>(C-2)/2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>READ DATA</td>
<td>17</td>
<td>W</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

*initial values for the various parameters are loaded when the FIGS command byte is processed.
**circles are drawn with 8 AMDS, each of which span 45°, so that sin: = Y/2 and sin: = 0.
***graphic characters are a special case of bit-map area filling in which B and A ≤ 8. If a = 8 there is no need to load D and D2.

WHERE:
1 = ALL ONES VALUE.
ALL NUMBERS ARE SHOW IN BASE 10 FOR CONVENIENCE, THE GDC ACCEPTS BASE 2 NUMBERS (2S COMPLEMENT NOTATION WHERE APPROPRIATE).
= NO PARAMETER BYTES SENT TO GDC FOR THIS PARAMETER.
= THE LARGER OF A Or A.
= THE SMALLER OF A Or A.
= RADIUS OF CURVATURE, IN PIXELS.
= ANGLE FROM MAJOR AXIS TO END OF THE ARC, ≤ 45°.
= ANGLE FROM MAJOR AXIS TO START OF THE ARC, R ≤ 45°.
= ROUND UP TO THE NEXT HIGHER INTEGER.
= ROUND DOWN TO THE NEXT LOWER INTEGER.
= NUMBER OF PIXELS IN THE INITIALLY SPECIFIED DIRECTION.
= NUMBER OF PIXELS IN THE DIRECTION AT RIGHT ANGLES TO THE INITIALLY SPECIFIED DIRECTION.
= NUMBER OF WORDS TO BE TRANSMERED IN THE INITIALLY SPECIFIED DIRECTION. (TWO BYTES PER WORD IF WORD TRANSFER MODE IS SELECTED.)
= NUMBER OF WORDS TO BE TRANSFERRED IN THE DIRECTION AT RIGHT ANGLES TO THE INITIALLY SPECIFIED DIRECTION.
= DRAWING COUNT PARAMETER WHICH IS ONE LESS THAN THE NUMBER OF RMW CYCLES TO BE EXECUTED.
= DOTS MASKED FROM DRAWING DURING ARC DRAWING.
1 = NEEDED ONLY FOR WORD READS.

Figure 3. Drawing Parameter Details
After the parameters have been set, line, arc, circle, rectangle or slanted rectangle drawing operations are initiated by the Figure Draw (FIGD) command. Character, slanted character, area fill and slanted area fill drawing operations are initiated by the Graphics Character Draw (GCHRD) command. DMA transfers are initiated by the DMA Read or Write (DMAR or DMAW) commands. Data Read Operations are initiated by the Read Data (RDAT) Command. Data Write Operations are initiated by writing a parameter after the WDAT command.

The area fill operation steps and repeats the 8 x 8 graphics character pattern draw operation to fill a rectangular area. If the size of the rectangle is not an integral number of 8 x 8 pixels, the GDC will automatically truncate the pattern at the edges furthest from the starting point.

The Graphics Character Drawing capability can be modified by the Graphics Character Write Zoom Factor (GCHR) parameter of the zoom command. The zoom write factor may be set from 1 to 16 (by using from 0 to 15 in the parameter). Each dot will be repeated in memory horizontally and vertically (adjusted for drawing direction) the number of times specified by the zoom factor.

The WDAT command can be used to rapidly fill large areas in memory with the same value. The mask is set to all 1's, and the least significant bit of the WDAT parameter replaces all bits of each word written.

Character Mode Memory Organization

In character mode, the Display memory is organized into up to 8K characters of up to 13 bits each. Wide mode is also available for characters of up to 26 bits.

The display memory can be larger than the display itself. The display width (in characters) is a parameter of the reset command. The display memory width (in characters) is a parameter of the Pitch Command. The height of the display (in lines) is a parameter of the Reset Command. The display memory height is determined by dividing the number of display memory words by the pitch.

In character mode, the display works almost exactly as it does in graphics mode. The differences lie in the fact that data read from the display RAM is used to drive a character generator as well as attribute logic if desired. In Character mode, address bits 13–16 become line counter outputs used to select the proper line of the character generator, and the address 17 output becomes the cursor and line counter MSB output.

Character Mode Display Timing

In character mode, the display timing works as it does in graphics mode. In addition, the Address 17 output becomes cursor output. The characteristics of the cursor are defined by parameters of the cursor and Character Characteristics (CCHAR) command. One bit allows the cursor output to be enabled or disabled. The height of the cursor is programmable by selecting the top and bottom line between which the cursor will appear. The blink rate is also programmable. The parameter selects the number of frame times that the cursor will be inactive and active, resulting in a 50% duty cycle cursor blinking at 2 x the period specified by the parameter.

The cursor output pin also provides the line counter bit 4 signal, which is valid 10 clocks after the trailing edge of HSYNC.

Character Mode Special Display Functions

WINDOWING

The GDCs Character Mode display can be partitioned into one to four windows on the screen. The windows are defined by parameters written into the GDCs Parameter RAM. Each window is specified by a starting address and a window length in lines.

If windowing is not required, the first window length should be specified to be the same as the active display length.

ZOOMING AND PANNING

In character mode, zooming and pan handling commands function the same way as in Graphics Mode.

Character Mode Drawing and Writing

The GDC can read or write characters of up to 13 bits into or out of the Display RAM.

All reading and writing functions take place at the display RAM location specified by the cursor. The cursor location can be read by issuing the CURD command. The cursor can be moved anywhere within the display memory by the CURS command. The cursor location is also modified by the execution of character read or write commands.

Each character is written or read via a Read/Modify/Write cycle. The mask register contents determine which bit(s) in the character are modified. The mask register can be used to change character codes without modifying attribute bits or vice-versa. The Replace with pattern, Set, Reset and Complement
modes work exactly as they do in graphics mode, with the exception that the parameter RAM Pattern is not used. The pattern used is a parameter of the WDAT command.

The Figure Specify (FIGS) command must be set to Character Display mode, as well as specify the direction the cursor will be moved by read or write data commands.

In character mode, the FIGD and GCHRD commands are not used.

**Mixed Mode Memory Organization**

In mixed mode, the display memory is organized into two banks of up to 64K words of 16 bits each (32 bits in wide mode).

The display height and width are programmable by the same Reset or Sync command parameters as in the graphics and character modes. The display memory width (in words) is a parameter of the Pitch Command and the height of the display memory is determined by dividing the number of display memory words by the pitch.

An image mode signal is used to switch the external circuitry between graphics and character modes in two display windows.

In a graphics window, the GDC works as it does in pure graphics mode, but on a smaller total memory space (64K words vs 512K words).

In a character window, the GDC works as it does in pure character mode, but the line counter must be implemented externally. The counter is clocked by the horizontal sync pulse and reset by a signal supplied by the GDC.

In mixed mode, the GDC provides both a cursor and an attribute blinking signal.

**Mixed Mode Display Timing**

In mixed mode, each word in a graphic area is accessed twice in succession. The AW parameter of the Reset or Sync command should be set to twice its normal value, and the video shift register load signal must be suppressed during the extra access cycle.

In addition, A16 becomes a Multiplexed Attribute and Clear Line Counter signal and A17 becomes a multiplexed cursor and image mode signal. A16 provides an active high line counter reset signal which is valid 10 clocks after the trailing edge of HSYNC. During the active display line time, A16 provides blink timing for external attribute circuitry. This signal blinks at 1/2 the blink rate of the cursor with a 75% on, 25% off duty cycle. A17 provides a signal which selects between graphics or character display, which is also valid 10 clocks after the trailing edge of HSYNC. During the active display time, A17 provides the cursor signal. The cursor timing and characteristics are defined in exactly the same way as in pure character mode.

**Mixed Mode Special Display Functions**

**WINDOWING**

The GDC supports two display windows in mixed mode. They can independently be programmed into either graphics or character mode determined by the state of two bits in the parameter RAM. The window location in display memory and size are also determined by parameters in the parameter RAM.

**ZOOMING AND PANNING**

In mixed mode, zooming and panning commands function the same as in graphics and character mode.

**Mixed Mode Drawing and Writing**

In mixed mode, the GDC can write or draw in exactly the same ways as in both graphics and character modes. In addition, the FIGS command has a parameter GD (Graphics Drawing Flag) which sets the image mode signal to select the proper RAM bank.

**DEVICE PROGRAMMING**

The GDC occupies two addresses on the system microprocessor bus through which the GDC’s status register and FIFO are accessed. Commands and parameters are written into the GDC FIFO and are differentiated by address bit A0. The status register or the FIFO can be read as selected by the address line.

<table>
<thead>
<tr>
<th>A0</th>
<th>READ</th>
<th>WRITE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>STATUS REGISTER</td>
<td>PARAMETER INTO FIFO</td>
</tr>
<tr>
<td>1</td>
<td>FIFO READ</td>
<td>COMMAND INTO FIFO</td>
</tr>
</tbody>
</table>

**Figure 4. GDC Microprocessor Bus Interface Registers**
Commands to the GDC take the form of a command byte followed by a series of parameter bytes as needed for specifying the details of the command. The command processor decodes the commands, unpacks the parameters, loads them into the appropriate registers within the GDC and initiates the required operations.

The commands available in the GDC can be organized into five categories as described in Figure 5.

<table>
<thead>
<tr>
<th>VIDEO CONTROL COMMANDS</th>
<th>DISPLAY CONTROL COMMANDS</th>
<th>DRAWING CONTROL COMMANDS</th>
<th>DMA CONTROL COMMANDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. RESET:</td>
<td>1. START:</td>
<td>1. WDAT:</td>
<td>1. DMAR:</td>
</tr>
<tr>
<td>2. SYNC:</td>
<td>2. BCTRL:</td>
<td>2. MASK:</td>
<td>2. DMA WRITE TRANSFER:</td>
</tr>
<tr>
<td>3. VSYNC:</td>
<td>3. ZOOM:</td>
<td>3. FIGS:</td>
<td>3. DMA REQUESTS:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5. PARM:</td>
<td>5. DMA REQUESTS:</td>
</tr>
</tbody>
</table>

**Status Register Flags**

**SR-7: Light Pen Detect:** When this bit is set to 1, the light pen address (LAD) register contains a deglitched value that the system microprocessor may read. This flag is reset after the 3-byte LAD is moved into the FIFO in response to the light pen read command.

**SR-6: Horizontal Blanking Active:** A 1 value for this flag signifies that horizontal retrace blanking is currently underway.

**SR-5: Vertical Sync:** Vertical retrace sync occurs while this flag is a 1. The vertical sync flag coordinates display format modifying commands to the blanked interval surrounding vertical sync. This eliminates display disturbances.

**SR-4: DMA Execute:** This bit is a 1 during DMA data transfers.

**SR-3: Drawing In Progress:** While the GDC is drawing a graphics figure, this status bit is a 1.

**SR-2: FIFO Empty:** This bit and the FIFO Full flag coordinate system microprocessor accesses with the GDC FIFO. When it is 1, the Empty flag ensures that all the commands and parameters previously sent to the GDC have been processed.

**SR-1: FIFO Full:** A 1 at this flag indicates a full FIFO in the GDC. A 0 ensures that there is room for at least one byte. This flag needs to be checked before each write into the GDC.

**SR-0: Data Ready:** When this flag is a 1, it indicates that a byte is available to be read by the system microprocessor. This bit must be tested before each read operation. It drops to a 0 while the data is transferred from the FIFO into the microprocessor interface data register.

**FIFO Operation & Command Protocol**

The first-in, first-out buffer (FIFO) in the GDC handles the command dialogue with the system microprocessor. This flow of information uses a half-duplex technique, in which the single 16-location FIFO is used for both directions of data movement, one direction at a time. The FIFO’s direction is controlled by the system microprocessor through the GDC’s command set. The microprocessor coordinates these transfers by checking the appropriate status register bits.

The command protocol used by the GDC requires the differentiation of the first byte of a command sequence from the succeeding bytes. This first byte contains the operation code and the remaining bytes carry parameters. Writing into the GDC causes the FIFO to store a flag value alongside the data byte to signify whether the byte was written into the command or the parameter address. The command processor in the GDC tests this bit as it interprets the entries in the FIFO.
The receipt of a command byte by the command processor marks the end of any previous operation. The number of parameter bytes supplied with a command is cut short by the receipt of the next command byte. A read operation from the GDC to the microprocessor can be terminated at any time by the next command.

The FIFO changes direction under the control of the system microprocessor. Commands written into the GDC always put the FIFO into write mode if it wasn’t in it already. If it was in read mode, any read data in the FIFO at the time of the turnaround is lost. Commands which require a GDC response, such as RDAT, CURD and LPRD, put the FIFO into read mode after the command is interpreted by the GDC's command processor. Any commands and parameters behind the read-evoking command are discarded when the FIFO direction is reversed.

**Read-Modify-Write Cycle**

Data transfers between the GDC and the display memory are accomplished using a read-modify-write (RMW) memory cycle. The four clock period timing of the RMW cycle is used to: 1) output the address, 2) read data from the memory, 3) modify the data, and 4) write the modified data back into the initially selected memory address. This type of memory cycle is used for all interactions with display memory including DMA transfers, except for the two clock period display and RAM refresh cycles.

The operations performed during the modify portion of the RMW cycle merit additional explanation. The circuitry in the GDC uses three main elements: the Pattern register, the Mask register, and the 16-bit Logic unit. The Pattern register holds the data pattern to be moved into memory. It is loaded by the WDAT command or, during drawing, from the parameter RAM. The Mask registers contain eight bits of the read data to be modified. Based on the contents of these registers, the Logic unit performs the selected operations of REPLACE, COMPLEMENT, CLEAR or SET. In each case, if the respective Mask bit is 0, that particular bit of the read data is returned to memory unmodified. If the Mask bit is 1, the modification is enabled. With the REPLACE operation, the modify data simply takes the place of the read data for modification enabled bits. For the other three operations, a 0 in the modify data allows the read data bit to be returned to memory. A 1 value causes the specified operation to be performed in the bit positions with set Mask bits.

**Figure Drawing**

The GDC draws graphics figures at the rate of one pixel per read-modify-write (RMW) display memory cycle. These cycles take four clock periods to complete. At a clock frequency of 5 MHz, this is equal to 800 ns. During the RMW cycle the GDC simultaneously calculates the address and position of the next pixel to be drawn.

The graphics figure drawing process depends on the display memory addressing structure. Groups of 16 horizontally adjacent pixels form the 16-bit words...
which are handled by the GDC. Display memory is organized as a linearly addressed space of these words. Addressing of individual pixels is handled by the GDC's internal RMW logic.

During the drawing process, the GDC finds the next pixel of the figure which is one of the eight nearest neighbors of the last pixel drawn. The GDC assigns each of these eight directions a number from 0 to 7, starting with straight down and proceeding counterclockwise.

Figure 7. Drawing Directions

Figure drawing requires the proper manipulation of the address and the pixel bit position according to the drawing direction to determine the next pixel of the figure. To move to the word above or below the current one, it is necessary to subtract or add the number of words per line in display memory. This parameter is called the pitch. To move to the word to either side, the Execute word address cursor, EAD, must be incremented or decremented as the dot address pointer bit reaches the LSB or the MSB of the Mask register. To move to a pixel within the same word, it is necessary to rotate the dot address pointer register to the right or left.

Figure 8 summarizes these operations for each direction.

Whole word drawing is useful for filling areas in memory with a single value. By setting the Mask register to all 1s with the MASK command, both the LSB and MSB of the dAD will always be 1, so that the EAD value will be incremented or decremented for each cycle regardless of direction. One RMW cycle will be able to affect all 16 bits of the word for any drawing type. One bit in the Pattern register is used per RMW cycle to write all the bits of the word to the same value. The next Pattern bit is used for the word, etc.

<table>
<thead>
<tr>
<th>DIR</th>
<th>ADDRESS OPERATION(S)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EAD = EAD + P</td>
</tr>
<tr>
<td>1</td>
<td>EAD = EAD + P</td>
</tr>
<tr>
<td></td>
<td>If dAD.MSB = 1 then EAD = EAD + 1</td>
</tr>
<tr>
<td></td>
<td>dAD = LR(dAD)</td>
</tr>
<tr>
<td>2</td>
<td>If dAD.MSB = 1 then EAD = EAD + 1</td>
</tr>
<tr>
<td></td>
<td>dAD = LR(dAD)</td>
</tr>
<tr>
<td>3</td>
<td>EAD = EAD - P</td>
</tr>
<tr>
<td></td>
<td>If dAD.MSB = 1 then EAD = EAD + 1</td>
</tr>
<tr>
<td></td>
<td>dAD = LR(dAD)</td>
</tr>
<tr>
<td>4</td>
<td>EAD = EAD - P</td>
</tr>
<tr>
<td>5</td>
<td>EAD = EAD - P</td>
</tr>
<tr>
<td></td>
<td>If dAD.LSB = 1 then EAD = EAD - 1</td>
</tr>
<tr>
<td></td>
<td>dAD = RR(dAD)</td>
</tr>
<tr>
<td>6</td>
<td>If dAD.LSB = 1 then EAD = EAD - 1</td>
</tr>
<tr>
<td></td>
<td>dAD = RR(dAD)</td>
</tr>
<tr>
<td>7</td>
<td>EAD = EAD + P</td>
</tr>
<tr>
<td></td>
<td>If dAD.LSB = 1 then EAD = EAD - 1</td>
</tr>
<tr>
<td></td>
<td>dAD = RR(dAD)</td>
</tr>
</tbody>
</table>

WHERE

- P = PITCH, LR = LEFT ROTATE, RR = RIGHT ROTATE
- CAD = CURSOR ADDRESS
- dAD = DOT ADDRESS
- LSB = LEAST SIGNIFICANT BIT
- MSB = MOST SIGNIFICANT BIT

Figure 8. Address Calculation Details
For the various figures, the effect of the initial direction upon the resulting drawing is shown in figure 9.

Note that during line drawing, the angle of the line may be anywhere within the shaded octant defined by the \textit{DIR} value. Arc drawing starts in the direction initially specified by the \textit{DIR} value and veers into an arc as drawing proceeds. An arc may be up to 45 degrees in length. DMA transfers are done on word boundaries only, and follow the arrows indicated in the table to find successive word addresses. The slanted paths for DMA transfers indicate the GDC changing both the X and Y components of the word address when moving to the next word. It does not follow a 45 degree diagonal path by pixels.

<table>
<thead>
<tr>
<th>Dir</th>
<th>Line</th>
<th>Arc</th>
<th>Character</th>
<th>Slant Char</th>
<th>Rectangle</th>
<th>DMA</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td><img src="image" alt="Line 000" /></td>
<td><img src="image" alt="Arc 000" /></td>
<td><img src="image" alt="Character 000" /></td>
<td><img src="image" alt="Slant Char 000" /></td>
<td><img src="image" alt="Rectangle 000" /></td>
<td><img src="image" alt="DMA 000" /></td>
</tr>
<tr>
<td>001</td>
<td><img src="image" alt="Line 001" /></td>
<td><img src="image" alt="Arc 001" /></td>
<td><img src="image" alt="Character 001" /></td>
<td><img src="image" alt="Slant Char 001" /></td>
<td><img src="image" alt="Rectangle 001" /></td>
<td><img src="image" alt="DMA 001" /></td>
</tr>
<tr>
<td>010</td>
<td><img src="image" alt="Line 010" /></td>
<td><img src="image" alt="Arc 010" /></td>
<td><img src="image" alt="Character 010" /></td>
<td><img src="image" alt="Slant Char 010" /></td>
<td><img src="image" alt="Rectangle 010" /></td>
<td><img src="image" alt="DMA 010" /></td>
</tr>
<tr>
<td>011</td>
<td><img src="image" alt="Line 011" /></td>
<td><img src="image" alt="Arc 011" /></td>
<td><img src="image" alt="Character 011" /></td>
<td><img src="image" alt="Slant Char 011" /></td>
<td><img src="image" alt="Rectangle 011" /></td>
<td><img src="image" alt="DMA 011" /></td>
</tr>
<tr>
<td>100</td>
<td><img src="image" alt="Line 100" /></td>
<td><img src="image" alt="Arc 100" /></td>
<td><img src="image" alt="Character 100" /></td>
<td><img src="image" alt="Slant Char 100" /></td>
<td><img src="image" alt="Rectangle 100" /></td>
<td><img src="image" alt="DMA 100" /></td>
</tr>
<tr>
<td>101</td>
<td><img src="image" alt="Line 101" /></td>
<td><img src="image" alt="Arc 101" /></td>
<td><img src="image" alt="Character 101" /></td>
<td><img src="image" alt="Slant Char 101" /></td>
<td><img src="image" alt="Rectangle 101" /></td>
<td><img src="image" alt="DMA 101" /></td>
</tr>
<tr>
<td>110</td>
<td><img src="image" alt="Line 110" /></td>
<td><img src="image" alt="Arc 110" /></td>
<td><img src="image" alt="Character 110" /></td>
<td><img src="image" alt="Slant Char 110" /></td>
<td><img src="image" alt="Rectangle 110" /></td>
<td><img src="image" alt="DMA 110" /></td>
</tr>
<tr>
<td>111</td>
<td><img src="image" alt="Line 111" /></td>
<td><img src="image" alt="Arc 111" /></td>
<td><img src="image" alt="Character 111" /></td>
<td><img src="image" alt="Slant Char 111" /></td>
<td><img src="image" alt="Rectangle 111" /></td>
<td><img src="image" alt="DMA 111" /></td>
</tr>
</tbody>
</table>

Figure 9. Effect of the Direction Parameter
Drawing Parameters

In preparation for graphics figure drawing, the GDC's Drawing Processor needs the figure type, direction and drawing parameters, the starting pixel address, and the pattern from the microprocessor. Once these are in place within the GDC, the Figure Draw command, FIGD, initiates the drawing operation. From that point on, the system microprocessor is not involved in the drawing process. The GDC Drawing Processor coordinates the RMW circuitry and address registers to draw the specified figure pixel by pixel.

The algorithms used by the processor for figure drawing are designed to optimize its drawing speed. To this end, the specific details about the figure to be drawn are reduced by the microprocessor to a form conducive to high-speed address calculations within the GDC. In this way the repetitive, pixel-by-pixel calculations can be done quickly, thereby minimizing the overall figure drawing time. Figure 3 summarizes the parameters.

Graphics Character Drawing

Graphics characters can be drawn into display memory pixel-by-pixel. The up to 8-by-8 character is loaded into the GDC's parameter RAM by the system microprocessor. Consequently, there are no limitations on the character set used. By varying the drawing parameters and drawing direction, numerous drawing options are available. In area fill applications, a character can be written into display memory as many times as desired without reloading the parameter RAM.

Once the parameter RAM has been loaded with up to eight graphics character bytes by the appropriate PRAM command, the GCHRD command can be used to draw the bytes into display memory starting at the cursor. The zoom magnification factor for writing, set by the zoom command, controls the size of the character written into the display memory in integer multiples of 1 through 16. The bit values in the PRAM are repeated horizontally and vertically the number of times specified by the zoom factor.

The movement of these PRAM bytes to the display memory is controlled by the parameters of the FIGD command. Based on the specified height and width of the area to be drawn, the parameter RAM is scanned to fill the required area.

For an 8-by-8 graphics character, the first pixel drawn uses the LSB of RA-15, the second pixel uses bit 1 of RA-15, and so on, until the MSB of RA-15 is reached. The GDC jumps to the corresponding bit in RA-14 to continue the drawing. The progression then advances toward the LSB of RA-14. This snaking sequence is continued for the other 6 PRAM bytes. This progression matches the sequence of display memory addresses calculated by the drawing processor as shown in figure 9. If the area is narrower than 8 pixels wide, the snaking will advance to the next PRAM byte before the MSB is reached. If the area is less than 8 lines high, fewer bytes in the parameter RAM will be scanned. If the area is larger than 8 by 8, the GDC will repeat the contents of the parameter RAM in two dimensions.
Parameter RAM Contents

The parameters stored in the parameter RAM, PRAM, are available for the GDC to refer to repeatedly during figure drawing and raster-scanning. In each mode of operation the values in the PRAM are interpreted by the GDC in a predetermined fashion. The host microprocessor must load the appropriate parameters into the proper PRAM locations. PRAM loading command allows the host to write into any location of the PRAM and transfer as many bytes as desired. In this way any stored parameter byte or bytes may be changed without influencing the other bytes.

The PRAM stores two types of information. For specifying the details of the display area partitions, blocks of four bytes are used. The four parameters stored in each block include the starting address in display memory of each display area, and its length.

In addition, there are two mode bits for each area which specify whether the area is a bit-mapped graphics area or a coded character area, and whether a normal or wide display cycle is to be used for that area.

The other use for the PRAM contents is to supply the pattern for figure drawing when in a bit-mapped graphics area or mode. In these situations, PRAM bytes 8 through 16 are reserved for this patterning information. For line, arc, and rectangle drawing (linear figures) locations 8 and 9 are loaded into the Pattern register to allow the GDC to draw dotted, dashed, etc. lines. For area filling and graphics bit-mapped character drawing locations 8 through 15 are referenced for the pattern or character to be drawn.

Details of the bit assignments are shown on the following pages for the various modes of operation.
DISPLAY PARTITION AREA 1 STARTING ADDRESS WITH LOW AND HIGH SIGNIFICANCE FIELDS (WORD ADDRESS).

LENGTH OF DISPLAY PARTITION 1 (LINE COUNT) WITH LOW AND HIGH SIGNIFICANCE FIELDS.

THE IMAGE BIT AFFECTS THE OPERATION OF THE DISPLAY ADDRESS COUNTER IN CHARACTER MODE. IF THE IMAGE BIT IS ZERO, IT WILL INCREMENT BY ONE AFTER EACH READ CYCLE. IF THE IMAGE BIT IS SET, IT WILL INCREMENT BY ONE AFTER EVERY TWO READ CYCLES.

A WIDE DISPLAY CYCLE WIDTH OF TWO WORDS PER MEMORY CYCLE IS SELECTED FOR THIS DISPLAY AREA IF THIS BIT IS SET TO 1. THE DISPLAY ADDRESS COUNTER IS THEN INCREMENTED BY 2 FOR EACH DISPLAY SCAN CYCLE. OTHER MEMORY CYCLE TYPES ARE NOT INFLUENCED.

DISPLAY PARTITION 2 STARTING ADDRESS AND LENGTH

DISPLAY PARTITION 3 STARTING ADDRESS AND LENGTH

DISPLAY PARTITION 4 STARTING ADDRESS AND LENGTH

Figure 10. Parameter RAM Contents—Character Mode
Figure 11. Parameter RAM Contents—Graphics and Mixed Graphics and Character Modes
### VIDEO CONTROL COMMANDS

#### RESET COMMAND

This command can be executed at any time and does not modify any of the parameters already loaded into the GDC.

If followed by parameter bytes, this command also sets the sync generator parameters as described below. Idle mode is exited with the START command.

---

**Figure 12. Command Bytes Summary**

<table>
<thead>
<tr>
<th>Command</th>
<th>Bit Pattern</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
<td>Blank the display, enter idle mode, and initialize within the GDC.</td>
</tr>
<tr>
<td>SYNC</td>
<td>0 0 0 0 1 1 1 DE</td>
<td></td>
</tr>
<tr>
<td>VSYNC</td>
<td>0 1 1 0 1 1 1 M</td>
<td></td>
</tr>
<tr>
<td>CCHAR</td>
<td>0 1 0 1 0 1 0 1 1</td>
<td></td>
</tr>
<tr>
<td>START</td>
<td>0 1 1 0 1 0 1 1</td>
<td></td>
</tr>
<tr>
<td>BCTRL</td>
<td>0 0 0 0 1 1 0 DE</td>
<td></td>
</tr>
<tr>
<td>ZOOM</td>
<td>0 1 0 0 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>CURS</td>
<td>0 1 0 0 1 0 0 1</td>
<td></td>
</tr>
<tr>
<td>PRAM</td>
<td>0 1 1 1 SA</td>
<td></td>
</tr>
<tr>
<td>PITCH</td>
<td>0 1 0 0 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>WDAT</td>
<td>0 0 1 TYPE 0 MOD</td>
<td></td>
</tr>
<tr>
<td>MASK</td>
<td>0 1 0 0 1 0 1 0</td>
<td></td>
</tr>
<tr>
<td>FIGS</td>
<td>0 1 0 0 1 1 0</td>
<td></td>
</tr>
<tr>
<td>FIGD</td>
<td>0 1 1 0 1 1 0</td>
<td></td>
</tr>
<tr>
<td>GCHRD</td>
<td>0 1 1 0 1 0 0</td>
<td></td>
</tr>
<tr>
<td>RDAT</td>
<td>1 0 1 TYPE 0 MOD</td>
<td></td>
</tr>
<tr>
<td>CURD</td>
<td>1 1 1 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>LPRD</td>
<td>1 1 1 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>DMAR</td>
<td>1 0 1 TYPE 1 MOD</td>
<td></td>
</tr>
<tr>
<td>DMAW</td>
<td>0 0 1 TYPE 1 MOD</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 13. Reset Command**

The RESET command sets the following parameters:

- **Sync Generator Parameters**
  - DE: Display Enable
  - M: Monitor
  - DE: Display Enable (same as above)
- **Internal Counters**
  - Command Processor
  - Internal Counters

---

**Figure 14. Command Timing Diagram**

- **Sync Generator Timing**: Shows the timing relationship between the sync generator and the data being processed.
- **Command Processor Processing**: Details the processing of the commands by the command processor.

---

**Figure 15. Command Flowchart**

- Shows the flow of commands from input to output, highlighting the sequence and branching points in the command execution process.
In graphics mode, a word is a group of 16 pixels. In character mode, a word is one character code and its attributes, if any.

The number of active words per line must be an even number from 2 to 256.

An all-zero parameter value selects a count equal to \(2^n\) where \(n = \) number of bits in the parameter field for vertical parameters.

All horizontal widths are counted in display words. All vertical intervals are counted in lines.

**Sync Parameter Constraints**

**HORIZONTAL FRONT PORCH CONSTRAINTS**

1. In general:
   - \(\text{HFP} \geq 2\) words
2. If DMA is used, or the display zoom factor is greater than one in interlaced display mode:
   - \(\text{HFP} \geq 3\) words
3. If the GDC is used in slave mode:
   - \(\text{HFP} \geq 4\) words
4. If the light pen input is used:
   - \(\text{HFP} \geq 6\) words

**HORIZONTAL Sync CONSTRAINTS**

1. If dynamic RAM refresh is used:
   - \(\text{HS} \geq 2\) words
2. If interlaced display mode is used:
   - \(\text{HS} \geq 5\) words

**HORIZONTAL BACK PORCH CONSTRAINTS**

1. In general:
   - \(\text{HBP} \geq 3\) words
2. If interlaced display mode is used, or the IMAGE or WIDE mode bits change within one video field:
   - \(\text{HBP} \geq 5\) words

**MODE CONTROL BITS (FIGURE 15)**

- **Repeat Field Framing**: 2 Field Sequence with \(\frac{1}{2}\) line offset between otherwise identical fields.
- **Interlaced Framing**: 2 Field Sequence with \(\frac{1}{2}\) line offset. Each field displays alternate lines.
- **Noninterlaced Framing**: 1 field brings all of the information to the screen.

Total scanned lines in interlace mode is odd. The sum of \(\text{VFP} + \text{VS} + \text{VBP} + \text{AL}\) should equal one less than the desired odd number of lines.

Dynamic RAM refresh is important when high display zoom factors or DMA are used in such a way that not all of the rows in the RAMs are regularly accessed during display raster generation and for otherwise inactive display memory.

Access to display memory can be limited to retrace blanking intervals only, so that no disruptions of the image are seen on the screen.

---

![Diagram](image-url)
**Figure 15. Mode Control Bits**

- **C G**
  - Display Mode
  - 0 0: Mixed Graphics & Character
  - 0 1: Graphics Mode
  - 1 0: Character Mode
  - 1 1: Invalid

- **IS**
  - Video Framing
  - 0 0: Noninterlaced
  - 0 1: Invalid
  - 1 0: Interlaced Repeat Field for Character Displays
  - 1 1: Interlaced

- **D**
  - Dynamic RAM Refresh Cycles Enable
  - 0: No Refresh—Static RAM
  - 1: Refresh—Dynamic RAM

- **F**
  - Drawing Time Window
  - 0: Drawing During Active Display Time and Retrace Blanking
  - 1: Drawing Only During Retrace Blanking

**SYNC:**
- 0 0 0 0 1 1 1 1 1 1
  - The display is enabled by a 1, and blanked by a 0.

**P1**
- 0 0
  - Mode Control Bits
  - See Figure 15.
  - Active Display Words Per Line = 2
  - Must Be Even Number With Bit 0 = 0

**P2**
- | AW |
  - Horizontal Sync Width = 1
  - Vertical Sync Width, Low Bits

**P3**
- | VS | HS |
  - Vertical Sync Width, High Bits
  - HORIZONTAL FRONT PORCH WIDTH = 1

**P4**
- | HFP | VBP |
  - Horizontal Front Porch Width = 1
  - Horizontal Back Porch Width = 1
  - Vertical Front Porch Width

**P5**
- | HBP |
  - Active Display Lines Per Video Field, Low Bits

**P6**
- | VFP |
  - Vertical Front Porch Width

**P7**
- | AL |
  - Active Display Lines Per Video Field, Low Bits
  - Vertical Back Porch Width

**P8**
- | VBP | AL |
  - Vertical Back Porch Width

**Figure 16. Sync Command**
SYNC Format Specify Command

This command loads parameters into the sync generator. The various parameter fields and bits are identical to those at the RESET command. The GDC is not reset nor does it enter idle mode.

Vertical Sync Mode Command

When using two or more GDCs to contribute to one image, one GDC is defined as the master sync generator, and the others operate as its slaves. The VSYNC pins of all GDCs are connected together.

Slave Mode Operation

A few considerations should be observed when synchronizing two or more GDCs to generate overlaid video via the VSYNC INPUT/OUTPUT pin. As mentioned above, the Horizontal Front Porch (HFP) must be 4 or more display cycles wide. This is equivalent to eight or more clock cycles. This gives the slave GDCs time to initialize their internal video sync generators to the proper point in the video field to match the incoming vertical sync pulse (VSYNC). This resetting of the generator occurs just after the end of the incoming VSYNC pulse, during the HFP interval. Enough time during HFP is required to allow the slave GDC to complete the operation before the start of the HSYNC interval.

Once the GDCs are initialized and set up as Master and Slaves, they must be given time to synchronize. It is a good idea to watch the VSYNC status bit of the Master GDC and wait until after one or more VSYNC pulses have been generated before the display process is started. The START command will begin the active display of data and will end the video synchronization process, so be sure there has been at least one VSYNC pulse generated for the Slaves to synchronize to.

---

**Figure 17. Vertical Sync Mode Command**

**Figure 18. Cursor & Character Characteristics Command**
Cursor and Character Characteristics Command

In graphics mode, LR should be set to 0. For interlaced displays in graphics mode, BR should be set to 3. The blink rate parameter controls both the cursor and attribute blink rates. The cursor blink-on-time = blink-off-time = 2 x BR (video frames). The attribute blink rate is always 1/2 the cursor rate but with a 3/4 on-1/4 off duty cycle.

DISPLAY CONTROL COMMANDS

Zoom Factors Specify Command

Zoom magnification factors of 1 through 16 are available using codes 0 through 15, respectively.

Cursor Position Specify Command

In character mode, the third parameter byte is not needed. The cursor is displayed for the word time in which the display scan address (DAD) equals the cursor address. In graphics mode, the cursor word address specifies the word containing the starting pixel of the drawing; the dot address value specifies the pixel within that word.

Parameter RAM Load Command

From the starting address, SA, any number of bytes may be loaded into the parameter RAM at incrementing addresses, up to location 15. The sequence of parameter bytes is terminated by the next command byte entered into the FIFO. The parameter RAM stores 16 bytes of information in predefined locations which differ for graphics and character modes. See the parameter RAM discussion for bit assignments.

Pitch Specification Command

This value is used during drawing by the drawing processor to find the word directly above or below the current word, and during display to find the start of the next line.

The Pitch parameter (width of display memory) is set by two different commands. In addition to the PITCH command, the RESET (or SYNC) command also sets the pitch value. The "active words per line" parameter, which specifies the width of the raster-scan display, also sets the Pitch of the display memory. In situations in which these two values are equal there is no need to execute a PITCH command.
**Figure 20. Parameter RAM Load Command**

**Figure 21. Pitch Specification Command**

**Figure 22. Write Data Command**

**DRAWING CONTROL COMMANDS**

**Write Data Command**

Upon receiving a set of parameters (two bytes for a word transfer, one for a byte transfer), one RMW cycle into Video Memory is done at the address pointed to by the cursor EAD. The EAD pointer is advanced to the next word, according to the previously specified direction. More parameters can then be accepted.

For byte writes, the unspecified byte is treated as all zeros during the RMW memory cycle.

In graphics bit-map situations, only the LSB of the WDAT parameter bytes is used as the pattern in the RMW operations. Therefore it is possible to have only an all ones or all zeros pattern. In coded character applications all the bits of the WDAT parameters are used to establish the drawing pattern.

The WDAT command operates differently from the other commands which initiate RMW cycle activity. It requires parameters to set up the Pattern register while the other commands use the stored values in the parameter RAM. Like all of these commands, the
The WDAT command must be preceded by a FIGS command and its parameters. Only the first three parameters need be given following the FIGS opcode, to set up the type of drawing, the DIR direction, and the DC value. The DC parameter + 1 will be the number of RMW cycles done by the GDC with the first set of WDAT parameters. Additional sets of WDAT parameters will see a DC value of 0 which will cause only one RMW cycle to be executed.

**Figure 23. Mask Register Load Command**

**Figure 24. Figure Drawing Parameters Specify Command**
Mask Register Load Command

This command sets the value of the 16-bit Mask register of the figure drawing processor. The Mask register controls which bits can be modified in the display memory during a read-modify-write cycle.

The Mask register is loaded both by the MASK command and the third parameter byte of the CURS command. The MASK command accepts two parameter bytes to load a 16-bit value into the MASK register. All 16 bits can be individually one or zero, under program control. The CURS command on the other hand, puts a "1 of 16" pattern into the Mask register based on the value of the Dot Address value, dAD. If normal single-pixel-at-a-time graphics figure drawing is desired, there is no need to do a MASK command at all since the CURS command will set up the proper pattern to address the proper pixels as drawing progresses. For coded character DMA, and screen setting and clearing operations using the WDAT command, the MASK command should be used after the CURS command if its third parameter byte has been output. The Mask register should be set to all ones for any "word-at-a-time" operation.

Figure Draw Start Command

On execution of this instruction, the GDC loads the parameters from the parameter RAM into the drawing processor and starts the drawing process at the pixel pointed to by the cursor, EAD, and the dot address, dAD.

Graphics Char. Draw and Area Fill Start Command

Based on parameters loaded with the FIGS command, this command initiates the drawing of the graphics character or area filling pattern stored in Parameter RAM. Drawing begins at the address in display memory pointed to by the EAD and dAD values.

DATA READ COMMANDS

Read Data Command

Using the DIR and DC parameters of the FIGS command to establish direction and transfer count, multiple RMW cycles can be executed without specification of the cursor address after the initial load (DC = number of words or bytes).

As this instruction begins to execute, the FIFO buffer direction is reversed so that the data read from display memory can pass to the microprocessor. Any commands or parameters in the FIFO at this time will be lost. A command byte sent to the GDC will immediately reverse the buffer direction back to write mode, and all RDAT information not yet read from the FIFO will be lost. MOD should be set to 00.

Cursor Address Read Command

The Execute Address, EAD, points to the display memory word containing the pixel to be addressed.

The Dot Address, dAD, within the word is represented as a 1-of-16 code.

Light Pen Address Read Command

The light pen address, LAD, corresponds to the display word address, DAD, at which the light pen input signal is detected and deglitched.

```
RDAT: 1, 0, 1
TYPE 0
MOD
```

Figure 27. Read Data from Display Memory Command
Figure 28. Cursor Address Read Command

Figure 29. Light Pen Address Read Command

Figure 30. DMA Control Commands
**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias ............... 0°C to 70°C
Storage Temperature .......................... -65°C to 150°C
Voltage on any Pin with Respect to Ground .......... -0.5V to +7V
Power Dissipation .................................. 1.5 Watt

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**DC CHARACTERISTICS**

\[ T_A = 0^\circ C \text{ to } 70^\circ C; \ V_{CC} = 5V \pm 10\%; \ GND = 0V \]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td></td>
</tr>
<tr>
<td>( V_{IL} )</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>( V_{IH} )</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>( V_{CC} + 0.5 )</td>
<td>V</td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td>V</td>
<td>( I_{OL} = 2.2 \ mA )</td>
</tr>
<tr>
<td>( V_{OH} )</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>V</td>
<td>( I_{OH} = -400 \mu A )</td>
</tr>
<tr>
<td>( I_{OZ} )</td>
<td>Output Leakage Current</td>
<td>±10</td>
<td>( \mu A )</td>
<td>( V_{SS} + 0.45 \leq V_{I} \leq V_{CC} )</td>
</tr>
<tr>
<td>( I_{IL} )</td>
<td>Input Leakage Current</td>
<td>±10</td>
<td>( \mu A )</td>
<td>( V_{SS} \leq V_{I} \leq V_{CC} )</td>
</tr>
<tr>
<td>( V_{CL} )</td>
<td>Clock Input Low Voltage</td>
<td>-0.5</td>
<td>0.6</td>
<td>V</td>
</tr>
<tr>
<td>( V_{CH} )</td>
<td>Clock Input High Voltage</td>
<td>3.5</td>
<td>( V_{CC} + 0.5 )</td>
<td>V</td>
</tr>
<tr>
<td>( I_{CC} )</td>
<td>( V_{CC} ) Supply Current</td>
<td>270</td>
<td>mA</td>
<td>Typical = 150 mA</td>
</tr>
</tbody>
</table>

**CAPACITANCE**

\[ T_A = 25^\circ C; \ V_{CC} = GND = 0V \]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Limits</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min.</td>
<td>Max.</td>
<td></td>
</tr>
<tr>
<td>( C_{IN} )</td>
<td>Input Capacitance</td>
<td>10</td>
<td>pF</td>
<td>( fc = 1 \ MHz )</td>
</tr>
<tr>
<td>( C_{IO} )</td>
<td>I/O Capacitance</td>
<td>20</td>
<td>pF</td>
<td>( V = 0 )</td>
</tr>
<tr>
<td>( C_{OUT} )</td>
<td>Output Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>( C_{O} )</td>
<td>Clock Input Capacitance</td>
<td>20</td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>
A.C. CHARACTERISTICS \((T_A = 0^\circ C \text{ to } +70^\circ C, V_{SS} = 0V, V_{CC} = +5V \pm 10\%\))

### DATA BUS READ CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>82720</th>
<th>82720-1</th>
<th>82720-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{AR})</td>
<td>(A_0) setup to (RD)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{RA})</td>
<td>(A_0) hold after (RD)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{RR})</td>
<td>(RD) Pulse Width</td>
<td>(T_{RD} + 20)</td>
<td>(T_{RD} + 20)</td>
<td>(T_{RD} + 20)</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{RD})</td>
<td>(RD) to Data Out Delay</td>
<td>120</td>
<td>80</td>
<td>70</td>
<td>ns</td>
<td>CL = 50pF</td>
</tr>
<tr>
<td>(T_{DF})</td>
<td>(RD) to Data Float Delay</td>
<td>0</td>
<td>120</td>
<td>0</td>
<td>100</td>
<td>90</td>
</tr>
<tr>
<td>(T_{RV})</td>
<td>(RD) Recovery Time</td>
<td>4 (T_{CY})</td>
<td>4 (T_{CY})</td>
<td>4 (T_{CY})</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

### DATA BUS WRITE CYCLE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>82720</th>
<th>82720-1</th>
<th>82720-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{AW})</td>
<td>(A_0) Setup to (WR)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{WA})</td>
<td>(A_0) Hold after (WR)</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{WW})</td>
<td>(WR) Pulse Width</td>
<td>120</td>
<td>100</td>
<td>90</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{DW})</td>
<td>Data Setup to (WR)</td>
<td>100</td>
<td>80</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{WD})</td>
<td>Data Hold after (WR)</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{RV})</td>
<td>(WR) Recovery Time</td>
<td>4 (T_{CY})</td>
<td>4 (T_{CY})</td>
<td>4 (T_{CY})</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

### DISPLAY MEMORY TIMING

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>82720</th>
<th>82720-1</th>
<th>82720-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>(T_{CA})</td>
<td>Address/Data Delay from 2XWCLK</td>
<td>30</td>
<td>160</td>
<td>30</td>
<td>130</td>
<td>30</td>
</tr>
<tr>
<td>(T_{AC})</td>
<td>Address/Data Hold Time</td>
<td>30</td>
<td>160</td>
<td>30</td>
<td>130</td>
<td>30</td>
</tr>
<tr>
<td>(T_{DC})</td>
<td>Data Setup to 2XWCLK</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{CD})</td>
<td>Data Hold Time</td>
<td>(T_E + 20)</td>
<td>(T_E + 20)</td>
<td>(T_E + 20)</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{E})</td>
<td>2XWCLK to (DBIN)</td>
<td>30</td>
<td>120</td>
<td>30</td>
<td>90</td>
<td>30</td>
</tr>
<tr>
<td>(T_{CAH})</td>
<td>2XWCLK to (ALE)</td>
<td>30</td>
<td>125</td>
<td>30</td>
<td>100</td>
<td>30</td>
</tr>
<tr>
<td>(T_{CAL})</td>
<td>2XWCLK to (ALE)</td>
<td>30</td>
<td>100</td>
<td>30</td>
<td>80</td>
<td>30</td>
</tr>
<tr>
<td>(T_{AL})</td>
<td>ALE Low Time</td>
<td>(T_{CY} + 30)</td>
<td>(T_{CY} + 30)</td>
<td>(T_{CY} + 30)</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{AH})</td>
<td>ALE High Time</td>
<td>(T_{CH} - 20)</td>
<td>(T_{CH} - 20)</td>
<td>(T_{CH} - 20)</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>(T_{CO})</td>
<td>Video Signal Delay from 2XWCLK</td>
<td>150</td>
<td>120</td>
<td>100</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
### Other Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>82720</th>
<th>82720-1</th>
<th>82720-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPc</td>
<td>LPEN or VSYNC Input Setup to 2XWCLK1</td>
<td>30</td>
<td>20</td>
<td>15</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TpP</td>
<td>LPEN or VSYNC Input Pulse Width</td>
<td>TCy</td>
<td>TCy</td>
<td>TCy</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Clock Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>82720</th>
<th>82720-1</th>
<th>82720-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCy</td>
<td>Clock Period</td>
<td>250</td>
<td>2000</td>
<td>200</td>
<td>2000</td>
<td>180</td>
</tr>
<tr>
<td>Tch</td>
<td>Clock High Time</td>
<td>105</td>
<td>80</td>
<td>70</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tcl</td>
<td>Clock Low Time</td>
<td>105</td>
<td>80</td>
<td>70</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tr</td>
<td>Rise Time</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tf</td>
<td>Fall Time</td>
<td>20</td>
<td>20</td>
<td>20</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### DMA Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>82720</th>
<th>82720-1</th>
<th>82720-2</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tacc</td>
<td>DACK Setup to RD I or WR I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tcac</td>
<td>DACK Hold from RD I or WR I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Trd1</td>
<td>RD I to Data Out Delay</td>
<td>TRD1 + 20</td>
<td>15 TCy + 120</td>
<td>15 TCy + 80</td>
<td>15 TCy + 70</td>
<td>ns</td>
</tr>
<tr>
<td>Tko</td>
<td>2XWCLK1 to DREQ Delay</td>
<td>150</td>
<td>120</td>
<td>100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Trqak</td>
<td>DREQ Setup to DACK I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Takro</td>
<td>DACK I to DREQ I Delay</td>
<td>TCy + 150</td>
<td>TCy + 120</td>
<td>TCy + 100</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Takh</td>
<td>DACK High Time</td>
<td>TCy</td>
<td>TCy</td>
<td>TCy</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tak1</td>
<td>DACK Cycle Time, Word Mode</td>
<td>4 TCy</td>
<td>4 TCy</td>
<td>4 TCy</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tak2</td>
<td>DACK Cycle Time, Byte Mode</td>
<td>5 TCy</td>
<td>5 TCy</td>
<td>5 TCy</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
A.C. TEST CONDITIONS

Input Pulse Levels (except 2XWCLK) ........................................................... 0.45V to 2.4V
Input Pulse Levels (2XWCLK) ............................................................... 0.3V to 3.9V
Timing Measurement Reference Levels (except 2XWCLK) ...................................................... 0.8V to 2.0V
Timing Measurement Reference Levels (2XWCLK) .......................................................... 0.6V to 3.5V

WAVEFORMS

DATA BUS TIMING
READ CYCLE

WRITE CYCLE

DATA BUS (OUTPUT)
DATA MAY CHANGE
DATA VALID
DATA MAY CHANGE
WAVEFORMS (Continued)

DISPLAY MEMORY TIMING (Continued)
READ CYCLE

OTHER TIMING

CLOCK TIMING
DISPLAY AND RMW CYCLES (1X ZOOM)

2xWCLK:

ALE:

DBIN:

ADD-15: Output Address, Output Address, Input Data, Output Data, Output Address

A16, 17: 

HSYNC: 

BLANK: 

V/EXT SYNC: 

Display Cycle

RMW Cycle

Display or RMW Cycle
WAVEFORMS (Continued)

DISPLAY AND RMW CYCLES (2X ZOOM)

ZOOMED DISPLAY OPERATION WITH RMW CYCLE (3X ZOOM)
WAVEFORMS (Continued)

VIDEO SYNC SIGNALS TIMING

INTERLACED VIDEO TIMING
WAVEFORMS (Continued)

VIDEO HORIZONTAL SYNC GENERATOR PARAMETERS

HBLANK:

HSYNC:

HFP   HBP   AW

HS

VIDEO VERTICAL SYNC GENERATOR PARAMETERS

VBLANK:

VSYNC:

VBP   AL   VFP

VS

CURSOR—IMAGE BIT FLAG

2xWCLK

TCY

HBLANK

HSYNC

A17

10TCY

Invalid

Cursor

Image
COMPONENTS SPECIAL
• Capacitors • Precision resistors • Shielding materials
• Selecting electrolytics • Power MOSFETs for switchers
The first chip dedicated to text manipulation, the 82730 operates as a coprocessor to a host CPU and executes many high-level commands that reduce the software needed for processing text.

Text coprocessor brings quality to CRT displays

The quality of text in raster-scanning CRT displays has always been a tradeoff against the complexity, performance, and cost of the associated video system. By allocating many of the complex display functions to firmware, a dedicated text coprocessor chip, the first of its kind, replaces printed-circuit boards that contain more than 100 ICs while increasing system performance by relieving many of the host processor's text manipulation tasks. The chip thus makes possible the high quality and high performance sought, without the need to compromise because of high design complexity and high cost of text-processing hardware.

Though its speed makes the 82730 text coprocessor beneficial on its own, its utility can be enhanced considerably when working with the 82731 video interface controller. Together they provide proportional spacing, simultaneous subscript and superscript displays, dual cursors, dynamically reloadable character fonts, and user-programmable field and character attributes. By adding still another chip, the 82720 graphics display controller, the device can display high-resolution graphics and text at the same time.

Housed in a 68-pin package, the 82730 text coprocessor combines a direct memory access channel and a processor bus interface that permit it to fetch its own instructions and data from the host system's memory, independent of and in parallel with the host CPU.

The two processors communicate through messages—commands, parameters, and status words—which are placed in a communication block inside a shared memory. The host issues commands by preparing messages, storing them in the communication block, and directing the coprocessor's attention to them by activating a Channel Attention signal, which is implemented in hardware. In return, the coprocessor sets a flag in the shared memory that notifies the host when it has executed the command.

The 29 high-level commands built into the 82730 break down into two groups: channel commands, which work at the system level to start and stop the display and to communicate status and similar information, and data-stream commands, which are incorporated directly into the display-data strings to govern the DMA process and control row
Text coprocessor

characteristics, character attributes, and so on.

The 82730 resides on a local system bus with the host microprocessor, such as the 80186 CPU, and therefore provides the same address, data, and control signals as the main processor. By handling several of the tasks typically done by the host processor—like DMA control and display formatting—it leaves the host free for other tasks.

For example, when the coprocessor is configured to share the CPU bus, a portion of the host microprocessor bus bandwidth must be devoted to the DMA process that refreshes the CRT. However, the 82730's high-speed intelligent DMA controller (operating at a maximum data rate of 4 Mbytes/s) helps minimize the time spent executing the refresh operation, while simultaneously handling the formatting of the display data. A different approach involves a dual-ported memory architecture, which places the memory between the CPU and the coprocessor. That completely frees the processor bus of the refresh activity, allowing the host more time to execute other tasks. It has become a more cost-effective method, as some dynamic memory controllers now contain dual-ported arbitration logic on chip.

Inside the chip

The basic architecture of the coprocessor is divided into two main parts: a memory interface and a display generator section (Fig. 1). The memory interface lets the coprocessor and the system processor communicate via the shared memory. The display generator, in turn, responds to the data provided by the memory interface and carries out the display operations.

The memory interface actually comprises two smaller subsections, a bus interface unit and a microcontroller unit. The bus interface provides an intelligent connection from the 82730 to the host processor bus and also buffers the data transfer requests from the microcontroller. Upon initialization, the bus interface can be programmed for 8- or 16-bit data and 16- or 32-bit addresses. Furthermore, the host interface can be configured for 8- or 16-bit-wide data buses, making the coprocessor compatible with 8- or 16-bit host processors, like the 8088/80188 and the 8086/80186. Running at 8 MHz maximum in 16-bit systems, the 82730 handles the maximum DMA rate of 4 Mbytes/s.

The microcontroller unit stores the microinstructions for the 82730's high-level operations. The microcontroller's internal processor manages the memory transfers, interprets the commands embedded in the data stream, and executes those commands by sending data to the appropriate control registers or display data buffers. To optimize the transfer of data between the system and the CRT interface, the coprocessor uses three clocks—one for the host interface, the other two for video data. The memory interface section runs from the bus clock, the CRT interface operates from a reference and a character clock.

1. Divided into two main sections—a memory interface unit and a display generator—the 82730 text coprocessor can operate at optimum speed since each section can function independently at a different clock speed.

8-145
Although the coprocessor packs a considerable amount of processing power on a single NMOS chip, it cannot handle the high video dot rate needed to deliver high character counts to the CRT display. For that, it needs the 82731 video interface controller, which gains its high speed and drive capability from bipolar technology. In addition, the combination of the 82730 and 82731 succeeds in reducing the video interface to just a few latches and a software character generator residing in RAM or ROM (Fig. 2).

Inside the 82731 are the reference- and character-clock generators, a video shift register, and all attribute logic (Fig. 3). Housed in a 40-pin package, the circuit offers TTL-compatible inputs and outputs except for the video output, which is ECL-compatible and provides a dot-shift clock rate of 50 MHz maximum on characters up to 16 dots wide. The circuit proportionally spaces characters by accepting the width sent from the character generator and sending an appropriate character-clock output whose period determines the variable width of the character to be displayed.

The video interface controller can employ an inexpensive, low-frequency crystal and internally multiply that frequency to generate the high-frequency dot clock. It also supports control functions such as screen reverse video, synchronized character field, and tabbing operations. The dot clock drives the internal video shift register, the character clock controls the unloading of data from the row buffers in the 82730, and the reference clock establishes the raster and screen formats. The reference clock also supplies the basic timing for the horizontal sync, blanking, border, and active display time. The corresponding vertical attributes—except border—are driven by the horizontal line time. All seven of these screen parameters are programmable by the system designer with the 82730.

System interfaces are simple

As a coprocessor, the 82730 has the same bus-control signals as an 80186 host processor and thus can share the system-bus controllers, drivers, and latches. The host processor and the 82730 arbitrate for control of the local bus through the Hold and Hold Acknowledge lines (HLD/HLDA). The Channel Attention (CA) and System Interrupt (SINT) control lines complete the wired interface. With this configuration, the 82730 has access to all the memory that the 80186 CPU has available.

Anytime the CPU wants to send a message to the 82730, it writes the command and busy flag into the 82730 command block and then pulses the coprocessor’s CA to inform it that a message is waiting. The 82730 then raises the HOLD output and waits for access to the bus. When the CPU relinquishes the bus, it raises the HLDA input of the 82730.

Once the 82730 becomes active, it transmits the command block address that was stored in its

---

2. A typical system built around the 82730 and the 82731 video interface controller requires very few additional ICs to mate with a host processor like the 80186. Only the system bus drivers, some latches, and a character generator are needed.
Text coprocessor

registers during initialization. That address, in conjunction with the appropriate memory control signals—including read or write strobes, lower or upper address latch enables, upper address output, or data enable output—will either read the command block or write to it. All these signals are coordinated by the bus clock.

Whenever the 82730 must send status information to the host CPU, it gains control of the bus and places the data into the status location in the command block. The bus is then released and the coprocessor notifies the CPU through the SINT signal. When the coprocessor is using a dual-ported memory to communicate with the 82730, the HOLD and HLDA signals are not employed. Instead, the 82730 accesses the dual-ported memory directly rather than acquiring the bus from the CPU.

When the display process is activated, the coprocessor uses its built-in DMA capability to fetch display data from the memory. The data consists of character data mixed with data-stream commands; embedded data-stream commands provide the flexibility to manipulate data on the fly.

Soft fonts loaded

The 82730 also permits soft fonts to be automatically loaded into RAM-based character generators. Addresses and data stored in the system memory are then loaded into the row buffers of the coprocessor. During blanked rows (generally during the vertical retrace), address information is loaded into a latch and data is written to the character generator.

The 82730’s dual row buffers help reduce the bandwidth and access time requirements for the system memory. The data stored in one buffer is being used to display a row on the screen while the second buffer is being loaded, by the microcontroller, with the next display row from the system memory. Up to 200 characters can be stored and displayed by each row buffer. Furthermore, since the display generator section operates asynchronously with the microcontroller unit, each can operate at optimal speed. Processing is synchronized by internal flags and shared internal storage, and data that will be displayed is exchanged through the row buffers.

The coprocessor’s display generator handles the data that defines the timing and the operation of the CRT interface. That data, which is stored in the display characteristics registers of the chip, controls every aspect of the display—from the screen’s format to the blink rates of the characters and cursors. All the parameters that define the initial display characteristics can be set by one command—MODEST—thus reducing the time and effort required to establish a screen format.

Beneath the simplicity of the hardware shown in Fig. 2 are the high-level instructions—channel commands—and the data-stream commands. When combined with a table-driven linked-list data structure, they ease software development.

Central to the software is the command block, through which all channel commands are transferred between the coprocessor and the host. This block is located within the shared memory, and its exact position is set during the 82730’s initialization routine (Fig. 3a). Once established, it contains all the information needed to start the display-data fetch; to communicate status, interrupt, and cursor position information; and to give the location of the mode block, which contains all the parameters for setting up the display. The START DISPLAY channel command begins the sequence (Fig. 3b).

Since the display data is set up within linked lists, the coprocessor can rapidly change any of the lists without shifting huge amounts of data. The display fetch starts with the value of the list-switch bit which selects one of two list-base pointers in the command block. The pointer points to its string list; the pointers in that list direct the on-chip DMA to the data strings containing the desired display data and data-stream commands. The programmer can modify one pointer list while
displaying from the other, and can also switch screens merely by changing the list-switch bit, thus eliminating time-critical data manipulations.

Two data-stream commands—End of String (EOS) and End of Row (EOR)—are key to the linked list and DMA activities. Strings are a logical concept: they contain blocks of contiguous data stored anywhere in memory. In contrast, rows are a physical concept and represent a block of characters that make up a physical row on the screen. Many strings can exist in a display row, or many rows in a string. (Only the extra DMA overhead of fetching the new string pointer sets a practical limit on the number of strings in each row.)

The actions of the two commands are independent. End of String tells the 82730 to get the next string pointer from the list, and from there, the next data string. End of Row suspends the DMA until the row buffers are swapped at the end of the current row. The DMA then takes over, into the new row buffer.

### String manipulation fosters high speed

Strings are commonly the next level of text organization above single characters. With the 82730, a string can be as small as a character or it can be a word, row, sentence, paragraph, or a page of characters. These high-level entities can be moved merely by manipulating a small string pointer table (Fig. 5). The heart of the algorithm for word wraparound, a common feature in text processors, can easily be accommodated by a single command such as the String Compare command of the 80186. Word wraparound is then achieved by scanning the data (not moving it) and manipulating a few pointers. Earlier system designs would have required a multiple-instruction software loop that scanned and moved every individual character.

An extension of the linked list allows programmers to set up several independent data windows on the CRT screen in a virtual screen mode. That feature is especially helpful if a user wants both a menu window and one or more work-space windows. Such a scheme saves a lot of time for the end user—eliminating the back-and-forth movement between menus and working text. To set this up, several data structures, each with its own command block, can be accessed in a table-driven sequence to put data in a given window on the screen (Fig. 6).

The string list and data strings are the same for regular or virtual modes; only the structure of their command blocks differs. Thus, each virtual window can be an independent software entity in the system, and the 82730 can present these independent data bases simultaneously.
Text coprocessor

Multiple 82730s can also be used in a single system. Up to four devices can be clustered in a single system, with one serving as a system master and the others as slaves. The data for this cluster can be interleaved, permitting the cluster to work from one data base to get more characters per screen or more bits per character. Also, in the slave mode, the 82730’s video outputs can be synchronized to an external video signal, giving the system such capabilities as mixed text and graphics, broadcast subtitling (text overlay), and overlays for video recording.

Attributes enhance display quality

The designers of the 82730 have given it the ability to highlight various areas of an on-screen document through the use of character and field attributes. In the 16-bit data word, for example, only the most significant bit is committed; it serves as the command or data designator. If set to 1, the word is a data-stream command, with the remaining 15 bits becoming one of the predefined instructions. However, if the MSB is 0, the other bits are at the discretion of the designer, who may choose which and how many are needed for character codes, attributes, or user-defined functions.

The 82730’s six predefined attributes—reverse video, invisible, blinking character, two underlines, and a special graphics character—can be programmed to respond to any of the 15 bits, or they can be completely disabled. In addition, they can be set character by character or through a field-attribute mask. All can be attached to any character. The blinking character can be programmed for a wide range of duty cycles and blink rates. The two underlines can be independently positioned anywhere in the row height, and the position can be changed from row to row. Thus the underline can be doubled or serve as a strike-through line, a fraction line, or an overbar. One of the underlines can also be programmed to blink at the same rate as a blinking character.

The graphics character is relatively important, since it permits character information to be displayed to the full height of the row. It causes the chip’s line-counter output to count from zero at the top of the display row continuously through to the bottom of the row. When used with special characters, this attribute allows business forms and graphs to be easily constructed.

5. If a character or word must be inserted near the beginning of a screen of text, only the list pointers must be changed to add the item. In older systems, all the characters following the insertion or deletion were shifted in the memory to revise the display.
Another capability of the 82730 is subscript and superscript characters, done by manipulating the line-counter outputs. The SUB SUP N data-stream command declares which and how many pairs of characters will be displayed simultaneously as subscripts and superscripts.

Proportionally spaced displays could cause some subscript and superscript characters to have different widths and thus disrupt the vertical alignment of a character pair. A special output of the 82730 called Width Defeat prevents that misalignment by causing the 82731 video interface controller to enforce a predefined width—programmed upon system initialization—during the display of subscript and superscript characters.

The proportional spacing is performed by the reference and the character clock. Used to shift out the character and attribute data, the character clock operates during the display field. Its frequency can vary character by character, up to a rate of 10 MHz, to set the width of the character currently being displayed. The video interface controller takes the character width information that has been supplied by the character generator and produces a variable width character clock that supports the proportional spacing. This approach also greatly reduces system complexity and cost compared with previous designs.

Screen and row formats are flexible

The reference clock signal in a system that contains the 82730 and 82731 chips is a constant-frequency clock that forms the time base to generate the horizontal scan lines and vertical frame periods. One scan line can last for 256 reference clock periods, and one frame can contain up to 2048 scan lines. Within these periods, the respective synchronization pulses and the border and character fields can be set anywhere within that range. All these timing relationships, including the scan and frame periods, can be changed on a frame-by-frame basis to suit changing applications.

The screen format is flexible all the way down to the row level. For instance, the height of a row (up to 32 scan lines) and the vertical position of the characters within that row can be changed from row to row by a single data-stream command called FULROWDESCRPT. In addition, the command lets the programmer set the starting and ending scan lines within the row for the normal, subscript, and superscript character fields and the two cursors.

The same data-stream command that defines the row characteristics can also be used to blank the row, display it as reverse video, double its height (for up to 64 scan lines per row), or eliminate the proportional spacing.

Graphics, too, can be handled by the 82730, although flexibility and resolution are not as high as with the 82720 graphics display processor. Business applications typically need graphics that are no more complex than two- or three-dimensional charts or business forms. These formats can be stored as special characters in a standard font set for the character generator. Even more complex graphics can be handled through the use of mosaic graphic cells, which can be stored in RAM to permit alterations. Of course, as in most systems using floppy-disk systems for main storage, the desired fonts or graphics forms can be saved on the disks and downloaded as needed for the display.

There are many applications that also require a simple graphic display along with text—signature verification on banking terminals and general-purpose credit verification, for example.
Something exciting is going on. But like most significant events, it is not happening quickly. Spurred on by developments in integrated circuit technology, a new generation of personal computers is taking shape, and the IBM PC and its clones are at the forefront.

As IBM PC users, it's sometimes hard to remember that the inanimate metal boxes in front of us are susceptible to evolution. But occasionally a product is introduced that forces the complete redesign of our personal computers.

Integrated circuits (ICs), the devices that bring intelligence to our machines, have reached a new level of technological achievement, and now the computers that use them must advance as well. Strange as it seems, these small silicon chips are setting the guidelines for the next generation of personal computers.

THE CHIP MAKERS

Now that personal computers have caught on, the semiconductor manufacturers who make ICs are eying the swelling market for personal computer ICs.

Dozens of newly developed semiconductor chips are being aimed at the personal computer market. These chips range from hard disk controllers that speed access time to linear predictive coding processors for speech recognition. With these new ICs driving personal computer design, we'll soon see machines we once only reasoned would exist: diskless computers running a wide array of software loaded over telephone lines; computers that display text exactly as it will be printed, with justified margins, superscripts and subscripts, and bold and italic typefaces on screen; and systems with greater, more accessible graphics.

As computer design is simplified by these advanced ICs, product differentiation will become greater. This portends the death of those PC clones capable only of basic spreadsheet and word processing operations. Instead, to survive in the increasingly cost-competitive, standardized personal computer market, small-system manufacturers will tailor their products for niche markets.

BIG BLUE

Intel Corporation, located in Northern California's renowned Silicon Valley, is one of the largest and most innovative chip manufacturers in the industry. IBM has been committed to Intel products for years; the PC is built around Intel's 8088 microprocessor and, as recently as late 1982, IBM invested $225 million in a minority share of Intel stock. A commitment this size is a good indicator of IBM's faith in Intel products. IBM's good faith and multimillion-dollar investment is guaranteed by Intel's long-standing promise that software written for the 8088 will run on all its future processors.

By taking a close look at the Intel ICs, we can gain valuable insight into the capabilities of the IBM PCs that will be built around them. The design philosophy of Intel's IC family differs radically from that of competitors Motorola, National Semiconductor, and Zilog. Diverse chip designs mean that the system designs of the IBM PC and its competitors, such as Apple's Lisa (based on the Motorola 6800 microprocessor), will also be radically different.

THE MICROPROCESSORS

Of the many Intel chips being produced, some will have a greater impact on the computer industry than others. In the vanguard will be the new microprocessors.

Design of the PC was shaped by IBM's surprising selection of the 8088. This choice caught most industry observers off guard since IBM, also the world's largest semiconductor manufacturer, had traditionally used its own designs for computer logic. Once Big Blue settled on the 8088, Intel's design philosophy was firmly implanted in the PC—from the 8088's segmented memory scheme to its 16-bit registers and 8-bit bus.

Like the 8088, each of the four microprocessors Intel is now readying for production could dramatically influence the design and performance of tomorrow's PCs.

The 80186. The recipe for putting an entire central processing unit (CPU) board on one chip is easy. Take an; 8086 (the 16-bit bus big brother of the 8088), speed it up, and then add most of the support chips essential to making the 8086 run in a personal computer. Reduce the size with the help of computer-aided design until all the chips fit onto one sliver of silicon, and voila, you have the 80186 (186), an entire motherboard on a chip.

While firming up plans for full-scale production of the 186, Intel is currently providing samples of the chip to computer manufacturers, including MAD Computer and Durango Systems. The rewards for using this newest chip are many: manufacturing costs are cut since a single IC is less expensive to buy than a boardful of them; physical CPU size is reduced, opening the way to shrink overall computer size or to put more power in the same box; and development time is cut for computer designers, which means considerable savings for system makers.

The 80188. If the 186 is too rich for your taste, the 80188 (188) may be more suitable. As with the 186; the 188's core CPU and support chips are melded on a single IC; like the 8088, however, the 188 has an 8-bit interface to the outside world (the 186 has a 16-bit interface). The 188 decreases costs by allowing computer manufacturers to use less expensive 8-bit peripherals. Although the 186 has received more publicity so far, the 188, aimed squarely at the massive 8-bit computer market, is expected to be used in greater numbers, at least in the short term.

The 80286. Powerful multiuser systems will benefit the most from the 80286 (286), possibly the most powerful microprocessor commercially available to date. Squeezing 150,000 transistors on a chip, the 286's designers have integrated a pair of HMOS-III (Intel's own proprietary process technology) 8086s and numerous other very large scale integration (VLSI) components. The resultant chip is two to three times faster than the Motorola 68000 even though both chips can address about the same amount of
memory. The 286 has very high speed (1.5 million instructions per second, five to six times faster than the 8086), about 16 megabytes worth of addressable physical memory, the ability to address a virtual memory of 1 gigabyte per task (equal to the capacity of 100 IBM XT Winchester drives), and the ability to provide several layers of multiuser security on chip.

The 80386. Not yet built, the 80386 (386) is promised for 1984, but the release date may slide to 1985. If the 286 is vastly more powerful than the 8088 or 8086, then the 386's potential is staggering. Complementary metallic oxide semiconductor (CMOS) process technology, which lowers power consumption, is being used to build this 32-bit chip. Intel, Motorola, and National Semiconductor are already jockeying for position in what will be an intense competition for the 32-bit market. Motorola is claiming that its 68020 will be the first widely available 32-bit microprocessor when it is introduced later this year, although NCR has already scooped the industry with its 32-bit chip. Hewlett-Packard, not to be outdone, has put 450,000 transistors on a single proprietary 32-bit microprocessor, which is used in the $20,000 to $30,000 HP 9000 workstation.

How will these processors impact the personal computers that use them? The most obvious effect will be faster performance. Even the budget model 188 boasts two to five times the instruction and execution speed of the 8088 in today's PC. A 286 is about twice again as fast as the 188, and next year's data-gobbling 386 will have more speed than anyone can immediately use.

Since the 188 is ideal for low-priced portable computers, it creates the ironic probability that a PC-compatible portable may soon be available that will run the IBM PC's full line of software and run it faster than the full-sized PC.

SOFTWARE ON SILICON

One chip ready to plug into the next generation of personal computers is the 80150 (150) CP/M software-in-silicon operating system. A complete CP/M-86 operating system is stored in ROM on this chip, along with drivers for input and output devices.

Use of a 150 CP/M chip will eliminate the traditional booting up procedure of loading an operating system disk and reading its contents into operating RAM. Instead, the user will simply turn on the computer and press a CP/M-86 button. Again and more importantly, this chip lowers overall computer production costs since a disk drive and attendant control circuits are replaced by a solitary chip.

Another chip, similar to the 150, has Intel's proprietary RMX operating system in silicon. This little-known RMX chip is also suitable for present and future IBM PCs.

Many people question the wisdom of putting software in silicon. "Software should be soft," says Bill Gates, chairman of the board at Microsoft. He points out that operating systems are constantly updated; for instance, Microsoft will soon offer a revised version of MS-DOS that supports networking. Such updates can't readily be added to a hardware production line and certainly won't help the ROM chips already in users' computers.
Still, Intel argues that its choice of CP/M makes the 150 practical. "We picked CP/M because it is a mature operating system," says Intel's product marketing engineer for software on silicon, Carl Buck. "We'd have more difficulty with a less developed product." The many versions of MS-DOS helped eliminate that operating system from consideration. Yet according to Digital Research President John Rowley, Intel left some room on the 150 chip to add to CP/M in the future.

Also, use of the 150 CP/M chip doesn't preclude the use of other operating systems. PC-DOS could still be loaded into a system and run, making use of the 150's input/output drivers.

PORTABLES

Having software on silicon opens the way for very powerful diskless portable computers. The minimum configuration for a 188-based unit with the 150 CP/M operating system could include one or two BASIC applications programs in ROM, providing spreadsheet and word processing power in a unit the size of a keyboard with a small flip-up screen. Intel Product Marketing Engineer Tony Zingale suggests we may soon see truly portable operating systems.

EDITING CAN BE SPEEDED UP BY THE 730'S SUPPORT FOR SPLIT SCREENS, MULTIPLE WINDOWS, DUAL CURSORS, SMOOTh SCROLLING, AND TABLE-DRIVEN LINKED LISTS. DISPLAYS OF UP TO 200 CHARACTERS PER ROW AND 128 LINES PER SCREEN CAN BE SUPPORTED, AND UNIQUE CHARACTER SETS, SUCH AS ARABIC OR JAPANESE, CAN BE BUILT.

Even more capability can be added though the 720, an IC that works with or without the 730. Introduced in September 1982, the 720, a joint effort between Intel and NEC, is said to be integral to graphics plans for NEC's 8086-based Advanced Personal Computer.

One application in which the 720 and 730 will shine is opening windows on-screen. Most computer users are familiar with the ability of Apple's Lisa to link spreadsheets, graphics, and word processing through multiple displays, or windows, on one screen. Lisa uses memory-hungry software and dedicated hardware. Apple's initial release uses 1 megabyte of RAM, and Lisa will soon be offered with 4M of internal memory in addition to a mandatory 5M hard disk.

For comparison, the IBM PC, limited by the range of the 8088, can address 1M tops. VisiCorp's Visi/ON promises Lisa-like graphics and program-linking capabilities for the IBM PC, with lower memory demands and no dedicated hardware other than a mouse. Although Visi/ON supposedly runs faster with an 8087 math co-processor, VisiCorp will not comment on whether its software will make use of the 720 or the 730.

BIT-MAPPED GRAPHICS

Both Lisa and Visi/ON use bit-mapping, a process that the 720 and the 730 are said to simplify. In plain words, to create an image on-screen, the electron gun that illuminates the screen must be positioned and then turned on and off. Data to do this is stored in RAM as a bit-map of data. Of course, 8 of those bits are needed to store 1 byte of data.

Vying with bubbles in some applications and complementing them in others are electronically programmable read-only memories, or EPROMs. Like ROM, EPROMs are nonvolatile chips. Unlike ROM, EPROMs can be reprogrammed. Intel now offers 256K EPROMs, and it is anticipated that other companies will offer 256K EPROMs before the year's end.

GRAPHICS

The space created on the motherboard by the 186 and friends will enable computer designers to add more graphics capability to their systems. Like the 150 there are co-processor chips ready for the task.

Editing can be speeded up by the 730's support for split screens, multiple windows, dual cursors, smooth scrolling, and table-driven linked lists. Displays of up to 200 characters per row and 128 lines per screen can be supported, and unique character sets, such as Arabic or Japanese, can be built.

Creating images is a lengthy chain of simple operations. In a system that uses the 8088 alone, the microprocessor is heavily burdened and the software runs slowly. Using complementary chips to take up part of the processing chore will speed up the process considerably. This is where the 720 and the 730 come in. By doing tasks such as looking up and manipulating a library of commonly used figures, quickly accessing the bit-map memory, and rewriting the bit map, both chips speed text and graphics operations.

FLAT VS. SEGMENTED MEMORY

Use of the 720 and the 730 demonstrates Intel's design philosophy and how this philosophy impacts the IBM PC. Computers such as Lisa that are based on the Motorola 68000 have a flat memory, while computers based on the 8088 or 8086 use segmented memory. According to Intel,
segmented memory (see "How the PC thinks," PC World, Vol. 1, No. 1) works better for text and graphics manipulation than its flat counterpart. Ordinarily in processing any string of characters, changing a single letter in a string of text means repositioning every character in a document. But since segmentation uses pointers to locate data in memory, only the pointers locating the beginning and the end of a passage of text have to be changed. Similarly, pointers in memory can be used to position bit-map data corresponding to multiple windows on-screen, eliminating the need to recalculate and manipulate the entire bit map. Segmented vs. flat memory has become somewhat of a religious issue in the semiconductor industry.

Intel and Motorola also differ on how much burden to put on the CPU. Motorola's 68000 is faster than the 8088 and the 8086 and can address more memory than either of those chips or the 186 or the 786. But the 186 and the 286 are substantially faster than the 68000. Also, the 286's ability to address 16M opens the way to using large memory segments, strengthening Intel's case for segmented memory.

In many 68000-based high-end systems the computer designers have decided to use a co-processor, either bit slice, or in one case, an 8086, to do graphics. Many people are skeptical of Intel's graphics approach, but Intel maintains that its approach will allow computer designers greater flexibility. In an ultimate system, multiple 720s and 730s could be combined to handle interactive windows under the direction of a 286 processor, while more complex imagery (beyond the practical ability of bit-mapping) could be managed by an 80287 math co-processor, the next generation cousin of the 8087. The creation of three-dimensional graphics that can be rotated on screen for advanced computer-aided design/manufacturing systems, for instance, is best handled by Vector Graphics rather than bit-mapping.

SOFTWARE DEMANDS

Yet there is more to computer design than hardware. Software must be written to take advantage of the new IC's promise. In the case of the 286, no operating system yet exists that can take full advantage of its operating capabilities. Plug-ins currently on the market that add the 286 to the IBM PC provide little more than a faster 8086. Only new operating software will use the new chips to their fullest potential.

One solution on the horizon is a 286 version of XENIX due to be introduced mid-1983. XENIX, a multiuser operating system with a visual shell similar to MS-DOS, is a takeoff on Bell Labs' UNIX operating system. A licensing agreement among Intel, Bell Labs, and Microsoft, the author of XENIX and MS-DOS, is reported being negotiated. Negotiations between Intel and Digital Research to provide a CP/M variant for the 286 have been underway for some time but have reportedly stagnated.

For lower-end systems Microsoft is said to be upgrading MS-DOS to accommodate networking. This advance comes at the right time, as the 188 and 186 open up sockets that could be used for local area network chips such as the programmable Ethernet chip from Intel.

As long as software and hardware keep growing rapidly together, PC users will be offered a continuing stream of improved computers and ever more capable plug-in boards. The variety seems endless and next year's crop exciting.
Many microprocessor-based systems today use VLSI technology in processing and memory components. However, designers of subsystems have, up until now, not been able to incorporate this technology into their products because of the lack of available ICs. When, in 1981, NEC introduced the 7220 graphics display controller, users found that they could bolster system performance by off-loading graphics control chores from the system CPU. Second-sourced by Intel as the 82720, the chip uses its own drawing processor to access the required positions in the bitmap and handles both processing and display functions.

Now, Intel is poised to introduce a text coprocessor, the 82730, which is specifically tailored to execute data manipulation and display tasks. Lucio Lanza of Intel explains, “In an intelligent terminal or workstation, the CPU spends a lot of its time manipulating both graphics and text. We have identified these areas in terms of CPU use and we have distributed these blocks so that the CPU is not overburdened.”

Coprocessors fall into two categories based on their architecture and operation. One type expands the microprocessor’s own architecture by adding additional hardware and instructions. This type of tightly coupled coprocessor can be thought of as a transparent expansion of the microprocessor’s architecture and works in synchronization with the CPU. Intel’s first such coprocessor, the 8087, was designed for numerics processing and increased the microprocessor’s math performance as much as 100 times.

The second type of coprocessor independently fetches its own data and sends instructions in parallel to the microprocessor. It therefore allows the microprocessor to process the tasks it handles best and delegate to the coprocessor the task it is best equipped to handle. In this cate-

---

**FIGURE 1: Block diagram of the 82730.**
The 82720 is not yet at this level,” Lanza said, “since it does not have the capability of going to memory and extracting its own instruction and executing it—it needs something to spoon feed it.”

Coprocessors of the second category do not monitor the CPU instruction stream. Instead, they are linked to the CPU via messages prepared and stored in shared memory. The CPU will prepare data and high level directives and then place them in memory. Upon completion of this control block, the CPU will alert the coprocessor by signaling it through a common channel attention line. From that point on, the coprocessor works on its own, fetching required data and instructions and then executing those instructions.

It is not synchronized with the CPU but works asynchronously and independently. When the coprocessor completes its task, it informs the CPU by signaling on the CPU’s interrupt line.

The rationale for designing a coprocessor with one or the other architectures depends on the application requirement. Tightly coupling the coprocessor with the CPU gives the advantage of a short coprocessor preparation time but has the drawback of consuming the CPU’s bus bandwidth.

In the case of numeric processing, the speed of executing the floating point algorithm is of paramount importance. Reducing the preparation time of the coprocessor task is the key because of the number of microseconds it takes to execute the task. Rapid algorithmic execution requires tight coupling. In the application of the I/O related coprocessor, the task execution time is much longer and the requirement for bus time can be much higher. And, for I/O operations the preparation time is not critical. A shared memory coupling is preferred for those types of applications because it provides greater flexibility in the design of the bus structure.

**Text coprocessing**

“In the design of the 82730,” said Lanza, “we have tried to eliminate all the known differences between what is visible on the screen and what is obtained on the printed page. In word processing systems today, even the length of a row on the CRT is sometimes not the same as the length seen in print. Clearly, when you are editing text this becomes a major problem.”

The 82730 supports the generation of text displays through features which include proportional spacing, simultaneous superscript/subscript, dynamically reloadable fonts and character attributes. Editing capabilities are further enhanced by features such as split screen, virtual windows, smooth scrolling and table-driven linked lists.

Figure 1 shows a block diagram of the 82730. The chip is divided into two main sections—the memory interface unit and the display generator. The memory interface unit provides the communication between the 82730 and the system processor, while the display generator acts on the display data and carries out the display operation.

Communication between the 82730 and the CPU takes place through messages placed in communication blocks in shared memory. The processor issues channel commands by preparing these message blocks and directing the 82730’s attention to them by activating a hardware channel attention signal (CA). The memory interface unit fetches and executes these commands. When the display process is activated, the 82730 repeatedly fetches display data and embedded datastream commands from memory utilizing its built-in DMA capability, executes any datastream commands as encountered on the fly, and loads the row buffers with the display data. After executing these commands, the 82730 clears a busy flag in memory, to inform the host CPU that it is ready for the next command.

The memory interface unit is divided into two sections—the bus interface and the microcontroller unit. The bus interface unit provides the electrical interface to the system bus and the timing signals required for the microcontroller unit operation, making these operations transparent to the microcontroller unit. The 82730 can be programmed during initialization to provide 8 or 16 bit data, and 16 or 32 bit addressing.

The microcontroller unit contains the microinstruction store and the associated circuitry required for the execution of all channel and datastream commands. It uses the bus interface unit in carrying out its memory access tasks such as loading the row buffers with display data. The interaction between the microcontroller unit and the display generator takes place through shared internal storage. The microco-
The device provides the ability to independently maximize the performance of the CPU.

controller unit fetches data from memory and writes it in the internal storage, while the display generator reads from the internal storage and carries out the display operation. The microcontroller unit and display generator operate asynchronously with respect to each other. Synchronization is accomplished through communication via internal flags and display timing signals generated by the display generator. The internal shared storage consists of row buffers which store the display data and internal registers which store display parameters. There are two row buffers each capable of storing up to 200 characters. The data in one row buffer is used by the display generator to display one complete character row on the screen, while the microcontroller unit is loading the second row buffer with display data fetched from memory. At the end of the row being displayed, the buffers are swapped and the microcontroller unit and display generator resume their tasks.

The display characteristics registers contain all the information used to control every aspect of display characteristics from screen size to blink rates. A major portion of this register set is the three content addressable memory (CAM) arrays that allow flexible timing control for row and screen characteristics. The user has the power to set the parameters for the entire screen by invoking a single high-level command.

By separating the video interface clocks from the bus interface clock, the 82730 provides the designer with the ability to independently maximize the performance of the CPU and video sections of the system.

The video interface consists of two independent clocks: the Reference Clock (RCLK) and the Character Clock (CCLK). While the RCLK controls the raster timing and defines the screen layout, the CCLK independently shifts character and attribute information out of the 82730, which allows proportional spacing to be achieved.

Combining text and graphics
A major requirement in the design of engineering workstations is the simultaneous display of both text and graphics. In terms of graphics requirements, the designer of such systems needs a drawing processor for fast geometric primitives, a math processor for fast transformations and a general purpose processor for access to the graphics database.

For text, string processing is needed for manipulation of text primitives and database processing is needed for access to the document files. The solution to this problem can be solved by using both the 720 graphics coprocessor and the 730 text coprocessor (Figure 2).

Both coprocessors work with Intel's new 82586 communications coprocessor. This works in conjunction with a CPU and the appropriate software to provide local area network (LAN) control capabilities.

Message data to be placed on the network by a microprocessor-based workstation is stored in shared memory in transmit blocks. Pointers (starting address information) to these blocks are stored along with processing instructions in other shared memory blocks. Status information and overall directives are stored in system control blocks which serve as the mailbox between the CPU and the 82586.

When alerted by a channel attention signal, the 82586 will perform a host of tasks involved in accessing data to be transmitted from its location in memory, framing the message packets containing the data and seeing to the transmission on the network medium. In addition, the 82586 receives and buffers incoming data which it then stores in shared memory for the CPU to collect. It is the CPU's job to allocate the blocks of memory for the LAN coprocessor to store the received packet data.
82730 TEXT COPROCESSOR

- High Quality Display for Text Applications
- Provides Proportional Spacing, Alphamosaic Graphics, Simultaneous Superscript/Subscript and Soft Font Support
- High Performance Text Manipulation provided by 4 Mbytes/sec DMA and on-chip Dual Row Buffers (up to 200 characters each)
- Programmable Bus Interface Handles 8 or 16 Bit Data and 16 or 32 Bit Addressing; IAPX 86/88/188/188 Compatible
- On-Chip Processing Unit Simplifies Software Design by Executing High Level Commands and Supporting Linked List Data Structures
- Extremely Flexible; Programmable Features Include Screen and Row Formats, Two Cursors, Character and Field Attributes and Smooth Scrolling
- Simultaneous Display of Independent Data Bases Through Programmable Virtual Screen Mode
- High Resolution Display; Up to 200 Characters per Row and 2048 Scan Lines per Frame
- Separate Bus and Video Clocks Allow Optimization of Overall System Performance
- Provides a Complete LSI Solution for Display Control when Used in Conjunction with the 82731 Video Interface Controller

The 82730 Text Coprocessor is a high performance VLSI solution for raster scan text oriented displays. The 82730 works as a coprocessor and has processing capabilities specifically tailored to execute data manipulation and display tasks. It provides the designer the ability to functionally partition his system thereby offloading the system CPU and achieving maximum performance through concurrent processing. The 82730 supports the generation of high quality text displays through features like proportional spacing, simultaneous superscript/subscript, dynamically reloadable fonts and user programmable field and character attributes. An intelligent system interface and efficient software capabilities makes 82730 based systems easy to design. In addition, when coupled with the 82720 Graphics Display Controller, the 82730 provides flexible mixing of high quality text and graphics simultaneously on the same display.

Figure 1. 82730 Block Diagram

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied.
©INTEL CORPORATION, 1983

NOVEMBER 1983
ORDER NUMBER: 2100924-002
8-159
The 82730 is packaged in a 68 pin JEDEC Type A ceramic package.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin Number</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD15-AD0</td>
<td>1-8</td>
<td>I/O</td>
<td>Address Data Bus; these lines output the time multiplexed address (TU, T1 states) and data (T2, T3, T4 and TW) bus. The bus is active HIGH and floats to 3-state OFF when the 82730 is not driving the bus (i.e. HOLD is not active or when HOLD is active but not acknowledged, or when RESET is active).</td>
</tr>
<tr>
<td>BCLK</td>
<td>59</td>
<td>I</td>
<td>Bus clock; provides the basic timing for the Memory Interface Unit.</td>
</tr>
<tr>
<td>RD</td>
<td>62</td>
<td>O</td>
<td>Read strobe; indicates that the 82730 is performing a memory read cycle on the bus. RD is active low for T2, T3 and TW of any read cycle and is guaranteed to remain high in T2 until the address is removed from the bus. RD is active low and floats to 3-state OFF when 82730 is not driving the bus. RD will return high before entering the float state and will not glitch low when entering or leaving float.</td>
</tr>
</tbody>
</table>
Table 1. 82730 Pin Description (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin Number</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>WR</td>
<td>63</td>
<td>O</td>
<td>Write strobe; indicates that the data on the bus is to be written in a memory device. WR is active for T2, T3 and TW of any write cycle. It is active LOW and floats when 82730 is not driving the bus. WR will return high before entering the float state and will not glitch low when entering or leaving float.</td>
</tr>
<tr>
<td>ALE</td>
<td>61</td>
<td>O</td>
<td>Lower Address Latch Enable; provided by the 82730 to latch the address into an external address latch such as 8282/8283 (active HIGH). Addresses are guaranteed to be valid on the trailing edge of ALE.</td>
</tr>
<tr>
<td>UALE</td>
<td>68</td>
<td>O</td>
<td>Upper Address Latch Enable; it is similar to ALE except that it occurs in upper address output cycle (TU).</td>
</tr>
<tr>
<td>AEN</td>
<td>67</td>
<td>O</td>
<td>Address Enable; AEN is active LOW during the entire period when 82730 is driving the bus. It can be used to unfloat the outputs of the Upper and Lower Address latches.</td>
</tr>
<tr>
<td>DEN</td>
<td>66</td>
<td>O</td>
<td>Data enable; provided as a data bus transceiver output enable for transceivers like the 8286/8287. DEN is active LOW during each bus cycle and floats when 82730 is not driving the bus. DEN will not glitch when entering or leaving the float state.</td>
</tr>
<tr>
<td>S0, S1</td>
<td>53, 54</td>
<td>O</td>
<td>Status pins; encoded to provide bus-transaction information:</td>
</tr>
</tbody>
</table>
|       |            |      | \[
<table>
<thead>
<tr>
<th>S1</th>
<th>S0</th>
<th>Bus Cycle Initiated</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>- - - (Reserved)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Memory Read</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Memory Write</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Passive (No bus cycle)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>READY</td>
<td>55</td>
<td>I</td>
</tr>
<tr>
<td>Symbol</td>
<td>Pin Number</td>
<td>Type</td>
</tr>
<tr>
<td>--------</td>
<td>------------</td>
<td>------</td>
</tr>
<tr>
<td>HOLD</td>
<td>65</td>
<td>O</td>
</tr>
<tr>
<td>HLDA</td>
<td>64</td>
<td>I</td>
</tr>
<tr>
<td>CA</td>
<td>52</td>
<td>I</td>
</tr>
<tr>
<td>SINT</td>
<td>56</td>
<td>O</td>
</tr>
<tr>
<td>IRST</td>
<td>57</td>
<td>I</td>
</tr>
<tr>
<td>RESET</td>
<td>58</td>
<td>I</td>
</tr>
<tr>
<td>CCLK</td>
<td>27</td>
<td>I</td>
</tr>
<tr>
<td>RCLK</td>
<td>25</td>
<td>I</td>
</tr>
<tr>
<td>DAT0–DAT14</td>
<td>36–42, 44–51</td>
<td>O</td>
</tr>
<tr>
<td>Symbol</td>
<td>Pin Number</td>
<td>Type</td>
</tr>
<tr>
<td>--------</td>
<td>------------</td>
<td>------</td>
</tr>
<tr>
<td>WDEF</td>
<td>35</td>
<td>O</td>
</tr>
<tr>
<td>LC0–LC4</td>
<td>18–22</td>
<td>O</td>
</tr>
<tr>
<td>CSYNC</td>
<td>28</td>
<td>O</td>
</tr>
<tr>
<td>CHOLD</td>
<td>32</td>
<td>O</td>
</tr>
<tr>
<td>SYNCIN</td>
<td>24</td>
<td>I</td>
</tr>
<tr>
<td>HSYNC</td>
<td>23</td>
<td>O (MASTER) I (SLAVE)</td>
</tr>
<tr>
<td>VSYNC</td>
<td>29</td>
<td>O</td>
</tr>
<tr>
<td>BLANK</td>
<td>33</td>
<td>O</td>
</tr>
<tr>
<td>CRVV</td>
<td>34</td>
<td>O</td>
</tr>
<tr>
<td>RRVV</td>
<td>30</td>
<td>O</td>
</tr>
</tbody>
</table>
Table 1. 82730 Pin Description (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin Number</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPEN</td>
<td>31</td>
<td>I</td>
<td>Light Pen Input; used to latch the position of a light pen. At the rising edge of this input, the column position and the row position of the 82730 will be loaded into the LPENROW and LPENCOL locations in the Command block.</td>
</tr>
<tr>
<td>Vcc</td>
<td>9, 43</td>
<td></td>
<td>Power; +5 volts nominal potential.</td>
</tr>
<tr>
<td>Vss</td>
<td>26, 60</td>
<td></td>
<td>Power; ground potential.</td>
</tr>
</tbody>
</table>

FUNCTIONAL DESCRIPTION

Figure 1 shows a basic block diagram of the 82730 Text Coprocessor. The chip is divided into two main sections, the Memory Interface Unit and the Display Generator. The Memory Interface Unit controls fetching of the data and commands and handles interrupts and status. The Display Generator takes the data fetched by the Memory Interface Unit and presents it to the Video Interface logic which in turn drives the CRT monitor.

Memory Interface Unit

The Memory Interface Unit is divided into two sections: the Bus Interface Unit and the Microcontroller Unit. The Bus Interface Unit does the actual interfacing to the memory bus. It fetches or writes data under the control of the Microcontroller Unit. The Microcontroller Unit is a microprogrammed controller which is designed to efficiently fetch data from memory (up to 4 Mbytes/sec), and decode and execute various control and data handling commands. The Bus Interface Unit may be configured for 8 or 16 bit bus operation. With 8 bit bus selection, the user may specify either 8 or 16 bit character data. It also handles address manipulation automatically after being loaded from the Microcontroller Unit.

Display Generator

The Display Generator takes the data fetched from memory plus the modes programmed into it at initialization and produces all the video timing and the data transfers to support the CRT monitor at the character level. The 82730 works with an external character generator and the 82731 Video Interface Controller. The data is passed to the Display Generator from the Memory Interface Unit through the dual row buffers (similar in operation to the one in the 8275 CRT controller). The row buffers allow the user to use cheaper and slower main memory for display needs, provide on-chip attribute and display function generation, and avoid the conflict of access to the display memory (that would otherwise take place) by using an ordinary DMA access mechanism.

SYSTEM BUS INTERFACE

The Memory Interface Unit provides communication with system processor as well as memory interactions. Communication between the processor and the 82730 is performed via messages placed in communication blocks in shared memory. The processor can issue commands by preparing message blocks and directing the 82730’s attention to them by asserting a hardware channel attention. The 82730 can cause interrupts on certain conditions, if enabled by the processor by activating its System Interrupt output, with status and error reporting taking place through the communication block in memory.

BUS INTERFACE UNIT: The 82730 Bus Interface Unit provides an 8086 compatible bus interface which consists of:

- A 16/32 bit multiplexed Address/Data Bus: AD0 - AD15
- A complete set of local bus control signals compatible with 8086 min mode: RD, WR, ALE, DEN and READY
- Two status signals ST0 and ST1, compatible with 8086 max mode so that a bus controller (8288) can be shared for Multibus® access.
- Local bus arbitration through HOLD/HLDA
- Two upper Address Latch controls: UALE and AEN
The BUS INTERFACE UNIT (BIU) utilizes the same Bus structure as the 80186 or basically the same bus structure as the 8086 in both Min. and Max. mode, (with the exception of RQ/GT) and it performs a bus cycle only on demand (e.g., to fetch a command from the command block, or fetch a character from display data memory). The same set of T-states (T1, T2, T3, T4 and TW) of 8086 are used to handle the time multiplexed address/data bus. However, adaptations are made to handle 32 bit addresses as explained in the following sections where specific details of the BIU operation are described. Those details not mentioned can be assumed to be the same as those of the 80186.

ADDRESS BUS

The 82730 can be programmed during initialization to operate on either 16 bit or 32 bit (including any length between 17 and 32) physical addresses. Note that the 82730 does not use memory segmentation. The programmer must calculate physical addresses from segment and offset values to manipulate data structures.

To support 32 bit physical addresses with a 16 bit physical bus, multiplexing is again used. An upper address output cycle, TU, is inserted between T4 and T1 to output the upper 16 bits of address. The upper address latch enable, UALE, is used to latch the upper addresses during TU. Figure 3 shows the configuration of a 32 bit address bus.

TU occurs only when the 32 bit mode is specified and the upper address register of BIU is reloaded by MCU. This may result from:

i) Initialization

ii) Manipulation of display data or command pointers, for example, when a new string pointer is loaded during the execution of the END OF STRING command.

iii) DMA address incrementing across a 64K byte segment boundary.

iv) Regaining the bus after losing it to a higher priority master.

Timing of UALE is identical to that of ALE. AEN is equivalent to the active period of 82730 driving the bus.

If 16 bit address mode is programmed, TU will never occur in any bus cycle since the MIU treats all display pointers as 16 bit quantities and loading of internal upper address register is bypassed during address calculation. UALE always stays inactive, but AEN still goes active to indicate the 82730 has control of the bus.

DATA BUS

The 82730 is capable of operating on either an 8 bit or a 16 bit Data bus, as programmed during initialization on the SYSBUS byte.

When an 8 bit data bus is specified, the address present on AD15 to AD8 Address/Data lines is maintained for the complete bus cycle. Therefore, compatibility with 80188, 8088, 8089 and 8085 multiplexed address peripherals is maintained. Since the internal processing of the 82730 generally operates on 16 bit data quantities, two Bus fetch cycles are performed for each 16 bit data item. The first cycle fetches the low order byte, the second cycle the high order byte. These 2 fetch cycles are always executed back to back. If HLDA drops during the first cycle, the 82730 will not respond until the second cycle is completed.

An 8 bit data mode can be selected in an 8 bit bus system that requires only 8 bit character data be fetched.

In 16 bit bus system, the 82730 requires all 16 bit quantities to start on even address boundary. Word transfer to or from odd boundary is not allowed since this type of transfer not only doubles the use of bus bandwidth but also can be easily avoided in application software. All that is required is to make sure all address pointers be an even number (A0=0).
BUS CONTROLS

The 82730 BIU provides both the 8086 MIN. Mode (Local Bus Control) and MAX. mode bus control signals simultaneously in any bus cycle. By providing a complete set of Local Bus control signals, the component count of the Local processing module is minimized.

Because only two types of Bus operations, Memory Read and Memory Write, are executed in the 82730 BIU, the 8086's S2 status signal is omitted from the Max. mode controls. S2 could be set to "1" during any 82730 Bus cycle. AEN can be used to produce S2 since it stays active whenever 82730 is driving the bus. The status signals become valid at the middle of the cycle before T1 which could be either T4 or TU.

BHE is not provided on the 82730 because, the 82730 only writes words to even address boundaries and bytes to the upper byte position. For these writes BHE is always high. A pullup resistor or a three-state buffer controlled by AEN can provide this signal.

DT/R is also not provided on the 82730 because its function can be replaced with ST, latched by ALE.

After RESET is applied, READY is set to be an asynchronous input. An on-board synchronization circuit provides reliable operation for any type of system. During initialization, READY may be programmed to be bus synchronous. For those systems that can meet the set-up time specifications, this mode provides more efficient bus utilization.

LOCAL BUS ARBITRATION

The 82730 BIU is designed to function as a bus master in a multimaster Local bus environment using the HOLD/HLDA protocol for Bus arbitration.

In the Self Contained Arbitration scheme, one processor and one 82730 share access to the local bus. The 82730 raises its HOLD request whenever it needs bus access. After HLDA is granted from the processor, the 82730 will not start driving the bus until 2 clock cycles later. This latency allows sufficient time for the 8086 or 80186 processor to get off the bus. When 82730 completes its bus accesses, it will first float its output drivers before dropping the hold request.

In a Local bus configuration with three or more bus masters, a higher priority DMA Peripheral device can preempt the HLDA from a 82730 which is the current bus master. The 82730 will complete its current bus cycle, then float its output drivers and drop the HOLD request. However, the 82730 may raise the HOLD request again 2 clock cycles later if it still needs the bus to complete the interrupted burst DMA activities.

DMA BURST AND SPACE

Some system configurations using the 82730 would be adversely affected by the long burst data transfers which the Memory Interface Unit (MIU) may occasionally desire. Since the 82730 will normally be configured as one of the higher priority bus masters, burst lengths must be limited for these systems. For this reason, the length of a burst transfer and the number of memory cycles between burst transfers are both programmable via the mode registers:

\[
\begin{array}{cccccc}
15 & 14 & 8 & 7 & 6 & 0 \\
\end{array}
\]

BRSTLEN - Burst Length. Determines the number of contiguous word-fetch cycles which may be requested. Programmable from 1 to 127. Note that in an 8 bit bus, 16 bit data system, the burst counter only increments once for the 2 bus cycles required to complete a word fetch. (Note: burst length = 0 is not defined and should not be programmed with a non-zero burst space)

BRSTSPAC - Burst Space. Determines a minimum number of bus clocks to occur between burst accesses. Programmable from 0-511 in increments of four. Zero space selects an infinite burst length.

A DMA burst could be terminated before the programmed burst length is reached in the following circumstances:

i) The MIU does not need any more bus accesses, for example, when the row buffer is filled.

ii) A datastream command is encountered and the MIU must execute the command first before it resumes data accessing.

iii) The bus is taken away by a higher priority device in multi-master bus configuration.

In these cases, the burst counter is cleared. The BIU must complete a full burst before it waits through the SPACE cycles. DMA Burst/Space will be set to zero space until the completion of the first MODESET command.
INITIALIZATION OF BIU

Upon activation of the RESET input, the 82730 BIU will stop all operations in progress and deactivate all outputs. It will stay in this quiescent state until memory access is requested by the MCU after MCU receives its first channel attention after RESET. The following table shows the state of all MIU outputs during and after reset.

### Table 2. 82730 Bus During and After Reset

<table>
<thead>
<tr>
<th>Signals</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD15-0</td>
<td>Three-state</td>
</tr>
<tr>
<td>RD, WR, DEN</td>
<td>Driven to ‘1’ then three-state</td>
</tr>
<tr>
<td>S0, S1</td>
<td>Driven to ‘1’ then three-state</td>
</tr>
<tr>
<td>ALE, UALE</td>
<td>Low</td>
</tr>
<tr>
<td>AEN</td>
<td>High</td>
</tr>
<tr>
<td>HOLD</td>
<td>Low</td>
</tr>
<tr>
<td>SINT</td>
<td>Low</td>
</tr>
</tbody>
</table>

82730 COMPATIBILITY ISSUES

82730 Bus Clock Compatibility

The 82730 uses the 50% duty cycle output of the iAPX-86 at 8 MHz or that generated by a clock generator such as the 82285. A different duty cycle clock may be used at lower frequencies, so the 82730 is also usable with the iAPX-86, 88 family.

82730 Bus Interface Compatibility

The bus interface compatibility between the 82730 and another bus master has four main issues: data bus width, addressability, control bus structure and local bus mastership arbitration.

Data Bus

Data Bus width compatibility with all 85/86 family processors (8085, 8086, 8088, 80188, 80186, and 80286) is being supported by the 8/16 data bit programmability already discussed. This allows interfacing to the above processors either directly or through a Multibus-like interface.

Address Bus

The 82730 uses real 32-bit addresses. The user’s software must calculate real addresses; this general addressing scheme allows the 82730 to be used with any microprocessor.

Control Bus

The 82730 implements both 8086 minimum and maximum mode bus control structures. This was done to maximize compatibility with the 80186 which has the same structure. This allows the 82730 to be run locally (minimum mode) with a 8085, 8086, 8088, 80188, or 80186. The 80186/188 and 82730 can run together at 8MHz because of clock duty cycle considerations. The 82730 can only communicate to an 80286 via a system bus (such as MULTIBUS), bus interface, or dual-port RAM.

INITIALIZATION SEQUENCE

The first CA (Channel Attention) after Reset causes an Initialization Sequence to be executed. The system processor must set up the appropriate initialization information in memory and set the BUSY flag in the Intermediate Block to a non-zero value prior to issuing this CA.

Initially, 32-bit addressing and 8-bit data bus width are assumed until the corresponding information is fetched during the initialization. First the SYSBUS byte is fetched from memory location FFFF FFF6. (When the address bus is less than 32 bits wide, the higher order bits are unused.) The format for SYSBUS byte is shown in Figure 4 and is the same as that used for 8089. The data bus width is specified by the least significant bit w, with w=0 indicating an 8-bit bus and w=1 signifying a 16-bit bus.

A 32-bit real address pointer is then fetched from memory locations FFFF FFFC through FFFF FFFF, with lower bytes of the pointer residing in lower addresses. This pointer is used as an Intermediate Block Pointer (IBP).

The Intermediate Block Pointer (IBP) is incremented by two and is used to locate the Command Block Pointer (CBP). Four bytes are fetched irrespective of whether a 16-bit or 32-bit addressing option is used. The System Configuration byte (SCB) is then fetched from location (IBP + 6).

The least significant bit, (U of the SCB) specifies 16 or 32-bit addressing option, with U=0 indicating 16-bit addressing and U=1 specifying 32-bit addressing. The SCB also contains information about cluster operation. Since up to four 82730's can be connected in a cluster with their respective data interleaved in memory, cluster information is needed for the data access task. The SCB specifies Cluster Number (CL NO), which is the number of 82730's connected in a cluster and Cluster Position (CL POS) which is the position...
of this particular 82730 within the cluster. CL NO = 0, 1, 2 or 3 indicates a cluster containing 1, 2, 3 or 4 82730's respectively. Similarly, CL POS = 0, 1, 2 or 3 indicates 1st, 2nd, 3rd or 4th position respectively. Each 82730 adds an offset equal to 2 * CLPOS to the SPTR fetched from memory and increments the pointer by 2 * (CL NO + 1). The programming of CL NO and CL POS is independent. No checking is done for CL POS greater than CL NO on the 82730. Note that at least one 82730, in a cluster (even if it is a cluster of one), must be assigned as cluster position zero (CL POS = 0) for Virtual Display mode to work properly.

![SYSBUS and SCB Encoding](image-url)

Figure 4. SYSBUS and SCB Encoding
The SCB also contains an M/S bit which specifies a master or slave mode. The M/S bit is stored internally for use by the Display Generator (DG). 

M/S = 1 indicates a master mode and M/S = 0 specifies a slave mode. The format for the System Configuration Byte (SCB) is shown in Figure 4. Following these actions, the BUSY flag in the Intermediate Block at address IBP is cleared and a normal Channel Attention sequence is then executed.

The last two bits in the SCB are DTW16 and SRDY. DTW16 specifies whether the display data in 8 bit bus mode (W=0) is 8 or 16 bit. If a 16 bit system is specified (W=1) then DTW16 is ignored and forced internally to a "one". SRDY specifies whether the clock synchronization circuit for the READY pin is internal (SRDY=0) or external (SRDY=1).

The Initialization Control Blocks in memory are illustrated in Fig. 5a. How these fit into the control structure of the 82730 is shown in Figure 5b.

### Channel Attention Sequence

When the processor activates CA, an internal latch in 82730 is set on the falling edge of CA input and this latch is sampled by the MCU. The first CA activation after reset causes the 82730 to execute an initialization sequence. Any subsequent activation will cause the MCU to start processing the command block by fetching a channel command.

If a display is in progress, the MCU will sample CA at each end of frame, otherwise it will sample CA every cycle until it is found active. When CA is found active, the MCU will fetch the command byte from "COMMAND" location in the command block, execute the command and clear the BUSY flag upon completion. The internal CA latch is also cleared by the MCU. An invalid command code has the effect of NOP and the BUSY flag is cleared. It will also cause the Reserved Channel Command (RCC) status bit to be set.

```
<table>
<thead>
<tr>
<th>INTERMEDIATE BLOCK POINTER</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FFFF</td>
<td>FFE</td>
<td>FFE</td>
<td></td>
</tr>
<tr>
<td>(RESERVED) SYBUS</td>
<td>FFFF</td>
<td>FFF6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(RESERVED) SCB</td>
<td>1BP + 6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CBP UPPER</td>
<td>1BP + 4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CBP LOWER</td>
<td>1BP + 2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(RESERVED) BUSY</td>
<td>1BP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COMMAND BLOCK</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COMMAND_BUSY</td>
<td>CBP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LOW SYSTEM MEMORY</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Figure 5a. Initialization Control Blocks
Figure 5b. Control Structure of the 82730
The system processor issues channel commands to 82730 via the Command Block. The processor first checks if the BUSY flag in the command block has been cleared. It should wait for the BUSY flag to be cleared before proceeding with the issuing of a command. When the BUSY flag is cleared, the processor places a command byte in the "COMMAND" location in command block, sets the BUSY flag to a non-zero value and asserts Channel Attention (CA), by activating the CA input to 82730. A Channel Attention should not be issued, if the BUSY flag has not been cleared.

**START DISPLAY**

0000 0001 CMD Byte

LISTSWITCH, Auto Linefeed, Max DMA Count and Cursor Position values are fetched from the Command Block and stored internally after this command is received. The BUSY flag is cleared and the normal display process is activated.

The MCU fetches strings of data from the memory, using the parameters LISTSWITCH, LBASE0 and LBASE1. The data fetched is interpreted as data-stream commands or character data to be displayed by the Display Generator. The MCU loads the data into one of the two Row Buffers in the CRT controller, while the Display Generator displays the data from the other buffer, the buffers being swapped at the end of the row. Any data-stream commands encountered during data fetch are immediately executed.

The display process is continued until it is deactivated by a STOP DISPLAY command or a Reset. Other channel commands can be issued while a display is in progress and they will be executed when CA is found active at one of the periodic samplings at each end of frame.

The DIP (Display in Progress) status bit is set and the VDIP (Virtual Display in Progress) is cleared upon receiving a START DISPLAY command. Both bits are reset upon receiving a STOP DISPLAY command or a Reset.

It is necessary to load in proper mode information through a MODESET command before activating the display. Following Reset, START DISPLAY command will not be executed, i.e., will result in a NOP until a MODESET command has been issued.
START VIRTUAL DISPLAY

0000 0010 CMD Byte

LISTSWITCH, Auto Linefeed, Max DMA Count and Cursor Positions are fetched from the Command Block and stored internally upon receiving this command. The BUSY flag is cleared and the Virtual Screen display process is activated.

The operation of Virtual Screen display process is similar to that of a regular display process, except for following a different data access mechanism. The parameters LSTSWITCH, LBASE0 and LBASE1 in the command block represent ACCESS SWITCH, ACCESS BASE0 and ACCESS BASE1 respectively, in virtual screen display.

The VDIP (Virtual Display in Progress) status bit is set and the DIP status bit is cleared upon receiving a START VIRTUAL DISP command. Both DIP and VDIP are reset upon receiving a STOP DISPLAY command or a Reset.

START VIRTUAL DISPLAY command will not activate a display and results in a NOP until a MODESET command is issued after a Reset.

STOP DISPLAY

0000 0011 CMD Byte

The display process is deactivated upon receiving this command. The DIP and VDIP status bit are reset and the BUSY flag is cleared.

This command blanks the display. HSYNC and VSYNC are not affected.

MODESET

0000 0100 CMD Byte

The Mode Pointer contained in command block location (CBP + 30) is used to access the Mode Block and the modes are fetched sequentially and loaded into the corresponding internal registers in 82730. LSTSWITCH, Auto Linefeed, Max DMA Count and Cursor Positions are fetched from the Command Block and stored internally upon completion and the BUSY flag is cleared.

The organization of mode words in the mode block and the parameters supplied by them are shown below (See Figure 10). Some of these parameters which are critical to the operation of a text coprocessor are required to remain unchanged over most of normal operation. No provision is made to prevent MODESET from changing these parameters and it is left to the designer to insure that they are not changed.

The modes provide horizontal and vertical mode display parameters, interlace information, DMA burst and spacing specifications, cursor characteristics as well as attribute enables and bit-selects. Typically, this would be the first command issued after initialization. The Mode Block provides all the parameters needed for a complete initialization of the 82730 for display. Thus a single MODESET command can fully initialize the chip. Note that until the first MODESET command is sent, certain functions such as VSYNC and HSYNC are not enabled.

It is necessary to set up proper mode information, before activating a display. Therefore, a display activating commands should not be issued unless proper mode information has been loaded through a MODESET command. START DISPLAY and START VIRTUAL DISPLAY commands will result in a NOP if a MODESET command has not been issued since the most recent Reset.

LOAD CBP

0000 0101 CMD Byte

The address pointer "NEW CBP" contained in the command block is fetched and stored in the CBP register in the text coprocessor, replacing the old CBP. This effectively moves the command block in the memory. The Command byte from the new Command Block is fetched and the specified channel command is executed. The BUSY flag in the new Command Block is cleared upon completion.

LOAD INTMASK

0000 0110 CMD Byte

The interrupt mask contained in location "INT MASK" in the command block is fetched and stored internally in the CRT controller. When a particular mask bit is set, the interrupt is disabled for a status bit in the corresponding bit position. An interrupt is generated by the text coprocessor by activating the SINT pin, if a status bit is 1 and the corresponding bit in the interrupt mask is 0. The BUSY flag is cleared upon completion.
Interrupts can be enabled for the following status bits.

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**STATUS WORD**

- **RDC:** Reserved Datastream Command Encountered
- **RCC:** Reserved Channel Command Executed
- **FDE:** Frame Data Error (Fetching characters past physical End of Frame)
- **EOF:** End of “n” frames (Logical end of nth frame)
- **DBOR:** Data Buffer Overrun (Row Buffer filled completely without encountering END OF ROW command)
- **LPU:** Light Pen Update
- **DUR:** Data Underrun (Buffer swap initiated before finishing Row Buf loading)

**READ STATUS**

<table>
<thead>
<tr>
<th>0000</th>
<th>1000</th>
<th>CMD Byte</th>
</tr>
</thead>
</table>

The internal status register is written to “STATUS” location in the command block. The status register is then cleared, however DIP and VDIP status bits are not cleared. LISTSWITCH, Auto Linefeed, Max DMA Count and Cursor Positions are fetched from the Command Block and stored internally. The BUSY flag is then cleared.

**STATUS WORD**

<table>
<thead>
<tr>
<th>15-9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**LD CUR POS**

<table>
<thead>
<tr>
<th>0000</th>
<th>1001</th>
<th>CMD Byte</th>
</tr>
</thead>
</table>

The display row and column positions of cursors 1 & 2 as set in locations “CUR1 ROW,” “CUR1 COL,” “CUR2 ROW” and “CUR2 COL” in the command block are loaded into internal registers in the CRT controller. Also LISTSWITCH Auto Linefeed and Max DMA Count are loaded from the Command Block and the BUSY flag is cleared.

**LPEN ENABLE**

<table>
<thead>
<tr>
<th>0000</th>
<th>0111</th>
<th>CMD Byte</th>
</tr>
</thead>
</table>

The Light Pen detection process is enabled to search for a rising edge on the LPEN pin. The BUSY flag is then cleared.

If the display process is active and a rising edge is detected on the LPEN input, the corresponding row and column position on the screen is stored internally. At the next end of frame, the LPEN position is written to locations “LPENROW” and “LPENCOL” in the command block and the LPU (Light Pen Update) status bit is set.

If the display process is not active, this command has no immediate effect. However, the LPEN detection process remains enabled and will take effect if a display is activated subsequently.

**NOP**

<table>
<thead>
<tr>
<th>0000</th>
<th>0000</th>
<th>CMD Byte</th>
</tr>
</thead>
</table>

LISTSWITCH, Auto Linefeed, Max DMA Count, and Cursor Positions are fetched from the command block and stored internally as in all other channel commands. The Busy flag is then cleared.
82730 DATASTREAM COMMANDS

Datastream Commands

Datastream Commands are commands embedded in the data fetched from memory by the data access task. These commands are differentiated from character data by the command bit. The most significant bit (MSB) of each data word is designated as the command bit. If the command bit is "1", the lower 15 bits of the data word are interpreted as a datastream command, while if the command bit is "0" the lower 15 bits (or 7 bits if DTW16=0) are interpreted as character data.

Datastream Command Operation

During the data access task, the Micro Controller Unit (MCU) examines the command bit of each data word fetched. If the command bit is 1, it executes the datastream command specified in the data word. Otherwise, it stores the lower 15

Datastream Command List

Table 4. 82730 Datastream Commands

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>COMMAND CODE</th>
<th>OP CODE</th>
<th>PARAMETERS</th>
<th>OP CODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 ENDROW</td>
<td>1000 0000</td>
<td>XXXX</td>
<td>XXXX</td>
<td>80</td>
</tr>
<tr>
<td>2 EOF</td>
<td>1000 0001</td>
<td>XXXX</td>
<td>XXXX</td>
<td>81</td>
</tr>
<tr>
<td>3 END OF STRING &amp; END OF ROW</td>
<td>1000 0010</td>
<td>XXXX</td>
<td>XXXX</td>
<td>82</td>
</tr>
<tr>
<td>4 FULROWDESCRPT</td>
<td>1000 0011</td>
<td>&quot;n&quot;</td>
<td></td>
<td>83</td>
</tr>
<tr>
<td>5 SL SCROLL STRT</td>
<td>1000 0100</td>
<td>XXX SCR LINE</td>
<td>84</td>
<td></td>
</tr>
<tr>
<td>6 SL SCROLL END</td>
<td>1000 0101</td>
<td>XXX END LINE</td>
<td>85</td>
<td></td>
</tr>
<tr>
<td>7 TAB TO n</td>
<td>1000 0110</td>
<td>&quot;n&quot;</td>
<td></td>
<td>86</td>
</tr>
<tr>
<td>8 LD MAX DMA COUNT</td>
<td>1000 0111</td>
<td>COUNT</td>
<td></td>
<td>87</td>
</tr>
<tr>
<td>9 ENDSRNG</td>
<td>1000 1000</td>
<td>XXXX</td>
<td>XXXX</td>
<td>88</td>
</tr>
<tr>
<td>10 SKIP n</td>
<td>1000 1001</td>
<td>&quot;n&quot;</td>
<td></td>
<td>89</td>
</tr>
<tr>
<td>11 REPEAT n</td>
<td>1000 1010</td>
<td>&quot;n&quot;</td>
<td></td>
<td>8A</td>
</tr>
<tr>
<td>12 SUB SUP n</td>
<td>1000 1011</td>
<td>&quot;n&quot;</td>
<td></td>
<td>8B</td>
</tr>
<tr>
<td>13 RPT SUB SUP n</td>
<td>1000 1100</td>
<td>&quot;n&quot;</td>
<td></td>
<td>8C</td>
</tr>
<tr>
<td>14 SET GEN PUR ATTRIB</td>
<td>1000 1101</td>
<td>GPA OP</td>
<td></td>
<td>8D</td>
</tr>
<tr>
<td>15 SET FIELD ATTRIB</td>
<td>1000 1110</td>
<td>XXXX</td>
<td>XXXX</td>
<td>8E</td>
</tr>
<tr>
<td>16 INIT NEXT PROCESS</td>
<td>1000 1111</td>
<td>XXXX</td>
<td>XXXX</td>
<td>8F</td>
</tr>
<tr>
<td></td>
<td></td>
<td>XXXX</td>
<td>XXXX</td>
<td>90-BF</td>
</tr>
<tr>
<td>17 (RESERVED)</td>
<td></td>
<td>XXXX</td>
<td>XXXX</td>
<td>C0-FF</td>
</tr>
<tr>
<td>18 NOP</td>
<td>11XX XXXX</td>
<td>XXXX</td>
<td>XXXX</td>
<td></td>
</tr>
</tbody>
</table>
The preceding commands are recognized as valid datastream commands. The corresponding command codes are also indicated. It should be noted that the most significant bit of the command bit is always 1, in order for the word to be interpreted as command.

The “Init Next Process” command can be issued only through a command process in Virtual Screen Display. It is included in this list because its operation is analogous to a datastream command in a virtual screen access environment. Also, in virtual screen display certain datastream commands are interpreted differently, depending upon whether they are encountered in a process datastream or as command process commands. When a command is ignored (becomes a NO-OP) in a virtual display, any parameters that are associated with it are also ignored. The command process command operation is discussed separately. The operation of all other datastream commands is described below.

**ENDROW**

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>000</td>
<td>0000</td>
<td>XXXX</td>
<td>XXXX</td>
</tr>
</tbody>
</table>

This command signifies that no more characters will be loaded in the Row Buffer for this row and an End of Row indicator is stored accordingly. When the row currently being loaded is displayed, the Display Generator (DG) will blank the screen from the end of row character position until the physical end of row.

The Micro Controller Unit (MCU) stops fetching data and waits for DG to swap the Row Buffers. The data access task is resumed following the buffer swap. If a physical end of frame is reached while the MCU is waiting for a buffer swap the MCU ceases to wait and executes an EOF (End of Frame) command.

In virtual display, this command is interpreted as a VEOR (Virtual End of Row) if encountered in a virtual process datastream.

**VEOR**

**ENDROW** command in a virtual process datastream is interpreted as VEOR (Virtual End of Row) and it terminates a virtual row. The current LPTR is stored in the process header addressed by the "Process Addr" register. The Max Count register is also stored in the Max DMA Count location in the process header. Similarly, the Field Attribute Mask is also stored in the header. In addition, in auto linefeed mode (ALF = 1) other parameters characterizing the process state are also saved in the header. The "Process Addr" register is loaded with the address of the header of the next process fetched from the Access table. The "Access Tab Addr" register is post-incremented by two if a 16-bit addressing option is used and by four if 32-bit addressing is used. The data access task is then resumed for the next process.

**EOF**

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>8</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>000</td>
<td>0001</td>
<td>XXXX</td>
<td>XXXX</td>
</tr>
</tbody>
</table>

This command (End of Frame) signifies that no more characters will be loaded in the Row Buffers for this frame. The Micro Controller Unit (MCU) stops fetching data words and waits for the physical end of frame. If a virtual display is in progress, this command is interpreted as VEOS (Virtual End of Frame), if encountered in a virtual process datastream.

The Display Generator (DG) swaps the row buffers at the end of the current display row and starts displaying the row containing the EOF command. When the character preceding the EOF command is displayed, the DG blanks the screen until the physical end of frame. The MCU fetches the Status Row data then waits until its display is completed. It then performs the actions described below.

If LPEN has been enabled and a rising edge on the LPEN input has been detected, the LPENROW and LPENCOL positions in the command block are updated and the LPU status bit is set. If a Channel Attention has occurred, i.e., if CA has been activated, the command byte is fetched from command block and the specified channel command is executed. If the command issued is a Stop Display command, the MCU will terminate the display process and wait for the next channel attention. Otherwise, the MCU resumes the data access task by reinitializing pointers for the new frame and continues to fill the Row Buffers.

**VEOF**

**EOF** command in a virtual process datastream is interpreted as VEOF (Virtual End of Frame). It provides for reinitialization of LPTR using LIST- SWITCH, LBASE0 and LBASE1 for each process, analogous to the automatic reinitialization of LPTR at each end of frame in a Normal Display.
LPTR for the current process is reinitialized using LISTSWITCH, LBASEO and LBASE1 contained in the process header. The End of Display (EOD) bit in the header is set to 1. The current process is terminated as in a VEOR and the next process in Access Table is accessed.

### EOL

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>0010</td>
<td>XXXX</td>
<td>XXXX</td>
</tr>
</tbody>
</table>

The EOL (End of Line) command has a combined effect of NXTROW and NXTSTRG commands. All the actions performed in a END OF ROW command are carried out. In addition a END OF STRING command is executed before resuming the data access task. Thus, following the end of row, the data access is continued with the next data string. In virtual process datastream, this command has the combined effect of VEOR and END OF STRING.

### FULROWDESCRPT

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>0011</td>
<td>n</td>
<td></td>
</tr>
</tbody>
</table>

The next "n" words fetched from memory are loaded into the Row Characteristics holding registers. "n" is specified by the lower order byte of the command word and should be between 0 and 7.

The parameters loaded by this command will be used to define the row characteristics at the time the row currently being loaded is displayed. The data words defining these characteristics which follow the FULROWDESCRPT command must be ordered and organized in memory in a specific format. The format for FULROWDESCRPT parameters is shown below in Figure 6 starting with "Lines Per Row" as the first parameter loaded.

This command will be ignored if encountered in a virtual process datastream. The MSB of all the parameters must be zero for proper operation in virtual display.

<table>
<thead>
<tr>
<th>Upper Byte</th>
<th>Lower Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td></td>
</tr>
<tr>
<td>RVV</td>
<td>BLK</td>
</tr>
<tr>
<td>Normal Start/Stop</td>
<td>NRMSTRT</td>
</tr>
<tr>
<td>Superscript Start/Stop</td>
<td>SUPSTRT</td>
</tr>
<tr>
<td>Subscript Start/Stop</td>
<td>SUBSTRT</td>
</tr>
<tr>
<td>Cursor 1 Start/Stop</td>
<td>CUR1 STRT</td>
</tr>
<tr>
<td>Cursor 2 Start/Stop</td>
<td>CUR2 STRT</td>
</tr>
<tr>
<td>Underline Line Selects</td>
<td>UL2 LINE SEL</td>
</tr>
</tbody>
</table>

RVV ROW, when this bit is set the CRVV pin will be inverted for the next full row.
BLK ROW, when this bit is set the row will be blanked (BLANK high).
DBLHGT, when the double height bit is set, all character are displayed with twice the scan lines per row.
WDEF, when the width defeat bit is set, the WDEF pin is activated for the entire row.

The following can be programmed from 0 to 31 yielding a range of 1 to 32 lines.
LPR specifies number of lines per row.
NRMSTRT, SUPSTRT, SUBSTRT specify line numbers in a display row which mark the start of normal, superscript and subscript characters respectively.
NRMSTOP, SUPSTOP, SUBSTOP specify line numbers in a row where normal, superscript and subscript characters end respectively.
CUR1 STRT, CUR2 STRT specify the starting line numbers in a row for cursor 1 and cursor 2 respectively.
ULINE1 SEL, ULINE2 SEL specify the line numbers in a row where underline 2 will appear respectively.

All FULROWDESCRPT parameters affect the row in which they are programmed and stay in effect until changed by another FULROWDESCRPT command.

---

Figure 6. Format for FULROWDESCRPT
SL SCROLL STRT

15 14  8 7 5 4 0
 1 000 0100 XXX SCR LINE

The Slow Scan register in 82C3 is loaded with the scroll line specified by the five least significant bits of the command word. When the row currently being loaded is displayed, the line count for that row will start with the value specified by the Slow Scan register. A “Margin” (MGN) parameter, loaded by MODESET, specifies the number of blank lines plus one to be added at the top of the slow scroll field on the screen. This ensures the availability of sufficient DMA time for fetching the next row, when only a small number of scan lines are displayed in the top row of slow scroll window. This command is used for starting a slow scroll. (Note: MGN = 0 results in no margin buffer lines)

This command will be ignored if encountered in a virtual process datastream or if a SL SCROLL END command is encountered later on the same row.

SL SCROLL END

15 14  8 7 5 4 0
 1 000 0101 XXX END LINE

The scroll location in row characteristics holding registers is loaded with the number of lines specified by the five least significant bits of the command word. This number specifies the number of lines to be displayed when the row currently being loaded is displayed. This is used instead of the regular LPR (Lines Per Row) characteristics, for this particular row. This command is used in the last row of a slow scroll for terminating a slow scroll. The Margin (MGN) parameter, loaded by MODESET, is used in the same way as in slow scroll start except that the specified number of blank lines are inserted at the bottom of the slow scroll in this case. This command will be ignored if encountered in a virtual process datastream or if followed by a SL SCROLL STRT on the same row.

TAB TO n

15 14  8 7 0
 1 000 0110 “n”

The lower byte of the command word specifies the column (RCLK count) after SYNCSTRAT at which a Tab should occur. At display time, after the character preceding the Tab command is displayed, the screen is blanked until the RCLK count specified by the command (“n”) is reached. After reaching the specified count, display is resumed by displaying the character following the TAB command.

If the RCLK count specified by the Tab command has already occurred before beginning the blanking for Tab, the display will be blanked until the end of the row.

This command is ignored, if encountered in a virtual display process datastream.

LD MAX DMA COUNT

15 14  8 7 0
 1 000 0111 MAX COUNT

The Max Count register in 82730 is loaded with the Max DMA Count specified by the lower byte of the command word. The DMA Counter is also reinitialized with the Max Count value in the Command Block after all channel commands.

MAX DMA Count is programmable in the range of 1 to 256 (MAX COUNT value 0 equals 256). However, counts greater than the row buffer capacity will cause row buffer overruns if the data strings depend on MAX DMA to terminate the fetching.

The DMA-counter is decremented for each data word as the Row Buffer is being loaded. Datastream commands and words supplying parameters for datastream commands as in FULROW-DESCRPT, are not counted. Superscript/Subscript characters are counted in pairs, i.e., a pair of characters causes only one count.

In virtual screen display, every time a new process is accessed, the DMA counter is initialized with the Max DMA Count contained in the process header. This value is also stored in a Max Counter register.

At virtual end of row (VEOR) the Max Count register is written to the process header. The “LD Max DMA Count” command is ignored if encountered in a virtual process datastream.

ENDSTRG

15 14  8 7 0
 1 000 1000 XXXX XXXX

The SPTR register in the 82730 is loaded with a new String Pointer (SPTR) value fetched from the memory location indexed by the List Pointer (LPTR), which is stored in the LPTR register. The
LPTR register is incremented by two if a 16-bit addressing option is used and by four if 32-bit addressing is used. When more than one 82730 is connected in a cluster, each of them adds an offset, determined by its position in the cluster, to the pointer fetched from memory, before storing it in its SPTR register.

This command directs the data access to the next data string in the list of strings indexed by LPTR. The operation of this command is identical for a Virtual or Normal Display. In virtual display, the next data string within the current display process is accessed.

**SKIP n**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>1001</td>
<td>n</td>
<td></td>
</tr>
</tbody>
</table>

The next "n" data words fetched from memory are ignored. "n" is specified by the lower byte of the command word and is programmable from 0 to 255. If n equal to 0 is specified, no words are skipped. Any datastream commands encountered in the data fetch are not counted towards these n words. Also parameters following the datastream command as in FULROWDESCRPT are not counted. All embedded datastream commands are executed. If the data words skipped include any superscript-subscript characters, they are skipped in pairs and a pair of characters is counted as only one count in "n". If another skip command is encountered its value of "n" is added to the present skip count and skipping continues.

If an EOF (End of Frame) datastream command is encountered, SKIP n is terminated. A ENDROW command causes termination of a SKIP n command in non-auto linefeed mode (ALF=0) in either normal or virtual display mode. If ALF=1 the ENDROW is ignored, and not counted.

**REPEAT n**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>1010</td>
<td>n</td>
<td></td>
</tr>
</tbody>
</table>

The next data word (byte, if DTW16=0) fetched from memory is stored in the Row Buffer "n" times, where "n" is specified by the lower byte of the command word. "n" is programmable from 0 to 255. If n equal to 0 is specified no repetitions will occur, and the word following the Repeat n command will be ignored. This character will eventually be displayed n times. The DMA counter is also made to count n times. In non-auto linefeed mode (ALF = 0), reaching Max DMA Count before the n repetitions are completed will result in a termination of the Repeat n command. This command will also be terminated if the Row Buffer gets filled completely before the n repetitions are completed.

It should be noted that the data word immediately following the Repeat n command is treated as character data, irrespective of the value of its command bit.

**SUP/SUB n**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>1011</td>
<td>n</td>
<td></td>
</tr>
</tbody>
</table>

The next "n" pairs of data words (bytes, if DTW16 = 0) fetched from memory are treated as superscripts or subscript characters. "n" is specified by the lower byte of the command word. These n pairs are assumed to be ordered with the superscript preceding the subscript.

No datastream commands are permitted in the 2n words following this command. All of these words are interpreted as superscript-subscript pairs. The DMA counter is made to count only once for each pair of characters. In non-auto linefeed mode (ALF=0), reaching the Max DMA Count will result in a termination of this command. If n equal to zero is specified, no action will result.

**RPT SUB/SUP n**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>1100</td>
<td>n</td>
<td></td>
</tr>
</tbody>
</table>

The operation of this command is similar to that of the "Repeat n" command except that the pair of characters following the "RPT SUB/SUP n" command is repeated n times. "n" is specified by the lower byte of the command word and is programmable from 0 to 255. If n equal to zero is specified, no repetitions will occur, and the two data words following the "RPT Sub/Sup n" command will be ignored. The two data words (bytes, if DTW16=0) immediately following the command word are interpreted as a superscript-subscript pair and are repeated. The DMA counter is made to count only once for each repetition of the pair. In non-auto linefeed mode (ALF=0), reaching Max DMA Count prior to completion of n repetitions will cause a termination of this command.
**SET GEN PUR ATTRIB**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPA</td>
<td>GPA</td>
<td>GPA</td>
<td>GPA</td>
<td>GPA</td>
<td>GPA</td>
<td>GPA</td>
<td>GPA</td>
</tr>
<tr>
<td>OPERAND</td>
<td>DATA</td>
<td>EN</td>
<td>DATA</td>
<td>EN</td>
<td>DATA</td>
<td>EN</td>
<td>DATA</td>
</tr>
</tbody>
</table>

This command provides control over the output pins assigned to General Purpose Attributes, GPA1 through GPA4.

**Datasync Command Conventions**

The reaching of Max DMA Count, encountering of terminating commands such as ENDROW, EOF, etc. and occurrences of these while executing a "skip n" command give rise to various possible combinations of events. The behaviour of 82730 under these circumstances is described below:

<table>
<thead>
<tr>
<th>ENCODING</th>
<th>GPAx DATA</th>
<th>GPAx EN</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>ROW BUFFER DATA</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>ROW BUFFER DATA</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>GPA DATA = 0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>GPA DATA = 1</td>
</tr>
</tbody>
</table>

In Virtual Display, everytime a display process is accessed, the state of the General Purpose Attributes is loaded from the header. The GPA in the Process Header is also updated each time a SET GPA command is executed. Thus the GPA state in the header is updated to reflect any changes caused by the "Set Gen Pur Attrb" command.

The encoding of the operand, specifying GPA operation, is shown below.

**SET FIELD ATTRIB**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>8</td>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 000</td>
<td>1101</td>
<td>GPA OPERAND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The word following this command is fetched. This word is used as a Field Attribute Mask in storing all subsequent display data words in row buffer. The bits in the data words fetched from memory corresponding to the bit positions containing a "1" in Field Attribute Mask are all set to 1 before storing the data word in row buffer. The Field Attribute Mask is used on all display data words fetched from memory. The mask register will contain all 0's upon reset and is cleared at the beginning of each frame.

**NOP**

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>8</td>
<td>7</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 1XX</td>
<td>XXXX</td>
<td>XXXX</td>
<td>XXXX</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

No action is taken. The data access task is resumed by fetching the next data word.
VIRTUAL SCREEN MODE

Command Process Commands

In Virtual Screen Display, 82730 accesses display processes and command processes through the Access table. The command processes enable the I/O Driver process to direct 82730 to execute certain data stream commands by inserting an appropriate command process address in the Access table. This capability enables the preservation of uniformity and consistency of operation between normal and virtual environments, by assigning different interpretations to the command according to the access environment. It is especially useful for termination and initialization commands. The operation of command process commands is analogous to that of data stream commands except for a different access environment.

Command Process Command List

The commands allowed in command processes can be divided into two subsets. The first subset consists of commands that can be issued only through a command process, while the second one consists of normal datastream commands that can also be issued through a command process. The command code for a datastream command issued through a command process is the same as that for the normal datastream command embedded in the data. However, certain datastream commands are interpreted differently when they are issued through a command process as opposed to embedding in the datastream of a virtual display process. The most significant bit (MSB) of the command word must be a “1”. In the datastream, this bit distinguishes a command word from character data. In the process environment, this bit distinguishes a command process from a display process. The commands permitted in command processes are listed below. No other commands will be recognized if encountered in a command process and will result in a NOP. All undefined command codes apart from those designated as NOP are reserved and should not be used. Encountering an illegal command code causes the RDC (Reserved Datastream Command) status bit to be set and will generate an interrupt, if enabled.

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>INTERPRETATION IN VIRTUAL PROCESS</th>
<th>COMMAND CODE</th>
<th>OP CODE</th>
<th>PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command Process Only Command:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1 INIT NEXT PROCESS</td>
<td>NOP</td>
<td>1000 1111</td>
<td>XXXX XXXX</td>
<td>8F</td>
</tr>
<tr>
<td>Command Process or Datastream Commands:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 ENDROW</td>
<td>VEOR</td>
<td>1000 1000</td>
<td>XXXX XXXX</td>
<td>80</td>
</tr>
<tr>
<td>3 EOF</td>
<td>VEOR</td>
<td>1000 0001</td>
<td>XXXX XXXX</td>
<td>81</td>
</tr>
<tr>
<td>4 EOL</td>
<td>VEOR + NXTSTRG</td>
<td>1000 0010</td>
<td>XXXX XXXX</td>
<td>82</td>
</tr>
<tr>
<td>5 FULROWDESCRPT</td>
<td>NOP</td>
<td>1000 0011</td>
<td>&quot;n&quot;</td>
<td>83</td>
</tr>
<tr>
<td>6 SL SCROLL STRT</td>
<td>NOP</td>
<td>1000 0100</td>
<td>XXX &quot;SCR LINE&quot;</td>
<td>84</td>
</tr>
<tr>
<td>7 SL SCROLL END</td>
<td>NOP</td>
<td>1000 0101</td>
<td>XXX &quot;END LINE&quot;</td>
<td>85</td>
</tr>
<tr>
<td>8 TAB TO n</td>
<td>NOP</td>
<td>1000 0110</td>
<td>&quot;n&quot;</td>
<td>86</td>
</tr>
<tr>
<td>9 LD MAX DMA COUNT</td>
<td>NOP</td>
<td>1000 0111</td>
<td>&quot;COUNT&quot;</td>
<td>87</td>
</tr>
<tr>
<td>10 (RESERVED)</td>
<td>RESERVED</td>
<td>10XX XXXX</td>
<td>XXXX XXXX</td>
<td>90-BF</td>
</tr>
<tr>
<td>11 NOP</td>
<td>NOP</td>
<td>11XX XXXX</td>
<td>XXXX XXXX</td>
<td>C0-FF</td>
</tr>
</tbody>
</table>
**(INIT NEXT PROCESS)**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>000</td>
<td>111</td>
<td>XXXX</td>
<td>XXXX</td>
</tr>
</tbody>
</table>

This command can be used only in a command process to initiate a virtual display "window".

Upon receiving this command, the command process is terminated and the next process in Access Table is accessed by fetching the new process address. However, the LPTR register is not directly loaded from the LPTR location in the process header. Instead, LISTSWITCH in the process header is examined and LPTR is initialized with the value LBASE 0 or LBASE 1 depending upon whether LISTSWITCH is 0 or 1 respectively. Both LBASE0 and LBASE1 are contained in the header.

The process header format is shown in Figure 7. Also the End of Display Bit (EOD) in the header is reset.

The data access task for a virtual display is then resumed, with this value of LPTR.

---

**Figure 7. Process Header for Display and Command Process**

<table>
<thead>
<tr>
<th>LOCATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROCESS ADDR</td>
</tr>
<tr>
<td>EOD</td>
</tr>
<tr>
<td>LS ALF</td>
</tr>
<tr>
<td>MAX DMA COUNT</td>
</tr>
<tr>
<td>LBASE0 LOWER</td>
</tr>
<tr>
<td>LBASE0 UPPER</td>
</tr>
<tr>
<td>LBASE1 LOWER</td>
</tr>
<tr>
<td>LBASE1 UPPER</td>
</tr>
<tr>
<td>GPA</td>
</tr>
<tr>
<td>FIELD ATTRIBUTE MASK</td>
</tr>
<tr>
<td>LPTR LOWER</td>
</tr>
<tr>
<td>LPTR UPPER</td>
</tr>
<tr>
<td>SPTR LOWER</td>
</tr>
<tr>
<td>SPTR UPPER</td>
</tr>
<tr>
<td>REPT CHAR</td>
</tr>
<tr>
<td>REPT CHAR 2</td>
</tr>
</tbody>
</table>

**PROCESS ADDR**

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

C/D
ENDROW

15 14 8 7 0
1 000 0000 XXXX XXXX

The actions performed by a ENDROW data-stream command in a Normal Display are carried out. The next process in Access Table is accessed and the data access task is resumed, after the next Row Buffer swap.

EOF

15 14 8 7 0
1 000 0001 XXXX XXXX

The actions performed by an EOF (End of Frame) data stream command in a Normal Display are carried out.

EOL

15 14 8 7 0
1 000 0010 XXXX XXXX

This command is identical to ENDROW command in Virtual Display in Command Process environment. ENSTRG, which is strictly a data operation within a display process is meaningless in the command process environment.

FULROWDESCRIPT

15 14 8 7 0
1 000 0011 "n"

The actions performed by the FULROWDESCRPT data stream command are carried out. The data access task is resumed by accessing the next process in the Access Table.

SL SCROLL STRT

15 14 8 7 5 4 0
1 000 0100 XXXX "SCR LINE"

The same actions as the SL SCROLL STRT data stream command. The data access is resumed with the next process in Access Table.

SL SCROLL END

15 14 8 7 5 4 0
1 000 0101 XXXX "END LINE"

The actions performed by a SL SCROLL END data stream command, in a Normal display, are carried out. The data access task is resumed with the next process in Access Table.

TAB TO n

15 14 8 7 0
1 000 0110 "n"

The effect of this command process command is identical to that of the TAB TO n data stream command. The TAB can be used to establish the left edge of a virtual display “window”.

LD MAX DMA COUNT

15 14 8 7 0
1 000 0111 MAX COUNT

The Max Count register on 82730 is loaded with the value specified by the lower byte of the command word. The DMA counter is also initialized with this Max Count Value.

The next process in the Access Table is accessed. However, the Max DMA Count value in the process header is not used for initializing the DMA counter. Instead, the DMA counter as initialized by the LD Max DMA Count command is used for this process. The virtual display data access task is then resumed normally. When the process is terminated, the new Max Count value is written to the process header. Thus the Max Count value in the header is updated as a result of this command.

NOP

15 14 8 7 0
1 1XX XXXX XXXX XXXX

No action is taken. Data access task is resumed by fetching the next process address from Access Table.

ERROR AND STATUS HANDLING

Error Conditions

Since the MCU and DG function asynchronously with respect to each other, different relative timings in MCU and DG operation are possible, some of which result in error conditions. The lack of appropriate termination commands for row or frame data in the data stream also gives rise to certain error conditions. These types of situations occurring in display process operation are described below.

In normal operation, DG initiates a buffer swap at the physical end of a display row. If the MCU has not finished loading its row buffer by that time, a "Data Underrun" occurs. This results in
blanking of the screen until physical end of frame by DG and execution of an EOF (End of Frame) command by MCU. Data underrun also occurs when the first row of the frame has not finished loading by the start of the character field. The entire frame will be blanked in this case.

If a physical end of frame is reached prior to encountering an EOF datastream command, a "Frame Data Error" occurs, which results in the execution of an EOF command by MCU. (Note that this does not disrupt the visible display action, and may not constitute an error for certain data structures. The error indication is included as a flag where knowledge of this condition is desired.) Similarly, when the MCU fills up a row buffer completely, without encountering a END-ROW command, the "Data Buffer Overrun" flag is set.

All of the above conditions result in the setting of an appropriate status bit and generation of an interrupt if the corresponding interrupt has been enabled.

### Status and Interrupt Handling

A status word is maintained in an internal register by 82730 and it is written to the "STATUS" location in command block when the "Read Status" channel command is executed. The processor can thus read status information by issuing this command. The processor can also enable interrupts for certain status bits by specifying an interrupt mask which is loaded in 82730 as a result of a "Load Int Mask" channel command. This establishes a communication mechanism between 82730 and the processor for error and status reporting.

### Status Word

The format for the status word is shown below. The function of each of the status bits is described below.

The status bits get set under the conditions described above. Interrupts can be enabled for all status bits except DIP and VDIP bits. The interrupt status bits are cleared at the beginning of each new display field. DIP and VDIP bits are cleared only after receiving a "STOP DISPLAY" command or a Reset.

All status bits are cleared by a Reset.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DUR: Data Under Run</td>
</tr>
<tr>
<td>1</td>
<td>LPU: Light Pen Update</td>
</tr>
<tr>
<td>2</td>
<td>DBOR: Data Buffer Over Run</td>
</tr>
<tr>
<td>3</td>
<td>EOF: End of Frame</td>
</tr>
<tr>
<td>4</td>
<td>FDE: Frame Data Error</td>
</tr>
<tr>
<td>5</td>
<td>RCC: Reserved Channel Command</td>
</tr>
<tr>
<td>6</td>
<td>RDC: Reserved Datastream Command</td>
</tr>
<tr>
<td>7</td>
<td>DIP: Display In Progress</td>
</tr>
<tr>
<td>8</td>
<td>VDIP: Virtual Display In Progress</td>
</tr>
<tr>
<td>9</td>
<td>(RESERVED)</td>
</tr>
</tbody>
</table>

EOF: End of Frame
DBOR: End of Row
LPU: Light Pen Update
DUR: Data Under Run

DBOR: Data Buffer Over Run

This status bit is set when the MCU tries to fill a row buffer beyond its capacity. The MCU will stop fetching characters after this point and the display is blanked following the completion of the row currently being displayed.
EOF: End of Frame
This bit is set by the DG at the physical end of the nth frame, where 'n' is specified by the MODESET parameter FRAME INTERRUPT COUNT. This provides the means for timing frame related events such as slow scrolls.

FDE: Frame Data Error
This status bit is set by the DG at the physical end of frame if no EOS datastream command has been encountered until then. This also results in the execution of the EOS command by the MCU.

RCC: Reserved Channel Command
This bit is set by the MCU upon encountering an illegal datastream or command process command. This can be used to trap software errors during program development.

RDC: Reserved Datastream Command
This bit is set by the MCU upon encountering an illegal datastream or command process command. This can be used to trap software errors during program development.

DIP: Display In Progress
This bit is set by the MCU immediately after receiving a “Start Display” channel command. It remains set as long as the display process is active and is reset upon receiving a “Start Virtual Display” or “Stop Display” command or a Reset. Interrupts cannot be enabled for this status bit.

VDIP: Virtual Display In Progress
This bit is set by the MCU immediately after receiving a “Start Virtual Display” channel command and is reset upon receiving a “Start Display” or “Stop Display” command or a Reset. This bit remains active as long as the virtual display process is active. Interrupts cannot be enabled for this status bit.

Interrupt Processing
The system processor can enable interrupts on any of the status bits, with the exception of DIP and VDIP bits, by specifying an interrupt mask. A “1” in a bit position in the interrupt mask disables (masks out) interrupts on the status bit located in the corresponding bit position in the status word. The format for Interrupt Mask is shown below. The Int Mask can be loaded into 82730 from the INTMASK location in command block by a “Load Int Mask” channel command.

If the interrupt is enabled for a particular status bit by programming a “0” in the corresponding bit position in INTMASK and if the status bit gets set during the course of the display, an interrupt will be generated by 82730 at the next end of frame. At the end of frame, the 82730 will first perform the tasks of updating LPEN position (if required) and servicing the Channel Attention (if CA was activated). Then the status word in the internal register will be written to the INT GENERATION CODE location in the Command Block and the SINT output will be activated. The SINT pin is not deactivated until an interrupt reset signal is received at the IRST pin.

82730 continues to perform its normal display task after activating the SINT pin. If no interrupt reset is received until the next end of frame then any new interrupts that might have been generated at that end of frame will be lost. Therefore, it is essential for the system processor to issue an interrupt reset within a frame time after an interrupt is generated.

When the display is not activated, the only interrupt that can occur is the Reserved Channel Command interrupt. Upon receiving an invalid channel command, 82730 will write the status word to INT Generation Code location in the Command Block and activate SINT output, if that interrupt is enabled.

The processor can use the interrupt capability to get status information from 82730. A possible interrupt service routine for the system processor is shown in flow chart form in Figure 9.
INT MASK = 0 Enables the corresponding interrupt.
INT MASK = 1 Masks or disables the corresponding interrupt.

Figure 8. Interrupt Mask

Figure 9. Interrupt Service Routine For System Processor
82730 VIDEO INTERFACE

The Mode Pointer in the Command Block points to a parameter block containing the Mode information required for the display. The organization of the mode words in the Mode Block is shown below.

### Table: Mode Block Organization

<table>
<thead>
<tr>
<th>Mode Pointer</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMA</td>
<td>MPTR</td>
</tr>
<tr>
<td>Burst Length</td>
<td>MPTR + 8</td>
</tr>
<tr>
<td>Burst Space</td>
<td>MPTR + 10</td>
</tr>
<tr>
<td>Horizontal Modes</td>
<td></td>
</tr>
<tr>
<td>Line Length</td>
<td>MPTR + 2</td>
</tr>
<tr>
<td>HFLDSTRT</td>
<td>MPTR + 4</td>
</tr>
<tr>
<td>HBRDSTRT</td>
<td>MPTR + 6</td>
</tr>
<tr>
<td>Scroll Margin</td>
<td>MPTR + 8</td>
</tr>
<tr>
<td>Char Row Characteristics</td>
<td></td>
</tr>
<tr>
<td>Char Row Height</td>
<td>MPTR + 12</td>
</tr>
<tr>
<td>Char Row Def</td>
<td>MPTR + 14</td>
</tr>
<tr>
<td>(FULLROWDESCRPT)</td>
<td></td>
</tr>
<tr>
<td>Substrt</td>
<td>MPTR + 16</td>
</tr>
<tr>
<td>Cur1Start</td>
<td>MPTR + 18</td>
</tr>
<tr>
<td>Cur2Start</td>
<td>MPTR + 20</td>
</tr>
<tr>
<td>U2 Line Sel</td>
<td>MPTR + 22</td>
</tr>
<tr>
<td>Vertical Modes</td>
<td></td>
</tr>
<tr>
<td>Frame Length</td>
<td>MPTR + 24</td>
</tr>
<tr>
<td>VSYNCSTP</td>
<td>MPTR + 26</td>
</tr>
<tr>
<td>VFLDSTRT</td>
<td>MPTR + 28</td>
</tr>
<tr>
<td>VFLDSP</td>
<td>MPTR + 30</td>
</tr>
<tr>
<td>Blink Control</td>
<td>(Reserved)</td>
</tr>
<tr>
<td>Frame Int Count</td>
<td>MPTR + 32</td>
</tr>
<tr>
<td>Blink Control</td>
<td></td>
</tr>
<tr>
<td>Duty Cyc</td>
<td>MPTR + 36</td>
</tr>
<tr>
<td>Cursor Blink</td>
<td></td>
</tr>
<tr>
<td>Char Blink</td>
<td>MPTR + 38</td>
</tr>
<tr>
<td>Attribute Bit Selects</td>
<td></td>
</tr>
<tr>
<td>Reverse Video</td>
<td>MPTR + 40</td>
</tr>
<tr>
<td>Blinking Char</td>
<td></td>
</tr>
<tr>
<td>Abs Line Count</td>
<td>MPTR + 42</td>
</tr>
<tr>
<td>Invisible Char</td>
<td></td>
</tr>
<tr>
<td>Underline 1</td>
<td></td>
</tr>
<tr>
<td>Underline 2</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 10. Mode Block Organization**
CAM ARRAYS

Three Content Addressable Memory arrays are used for generating timing parameters to control the video display: the HORIZ MODE CAM, the VERT MODE CAM and the CHAR ROW CAM. The user has the flexibility to define his own timing parameters by loading them into the CAM arrays via the MIU. All of these parameters can be modified at the end of every frame. All the parameters in the CHAR ROW CAM, except MARGIN, are changeable on a row by row basis. Each of the three CAM arrays is described separately below:

Timing Sources

RCLK and CCLK inputs are provided by the external video logic to the 82730. The RCLK is used to increment the HORIZ COL CNTR and hence generates all horizontal timing parameters. CCLK is used to clock the character and attribute data output from the 82730 to the external display dot logic. Data changes on the positive going edge of RCLK or CCLK.

Initialization

Upon activation of the RESET input, the 82730 display generator will stop all operations in progress and deactivate all outputs. It will stay in this quiescent state until the MIU executes the MODESET command. The following table shows the states of all the Display Generator outputs during and after RESET.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATO-14</td>
<td>Low</td>
</tr>
<tr>
<td>WDEF</td>
<td>Low</td>
</tr>
<tr>
<td>LCO-4</td>
<td>High</td>
</tr>
<tr>
<td>BLANK</td>
<td>Low</td>
</tr>
<tr>
<td>CSYNC</td>
<td>High</td>
</tr>
<tr>
<td>CHOLD</td>
<td>High</td>
</tr>
<tr>
<td>HSYNC</td>
<td>Low</td>
</tr>
<tr>
<td>VSYNC</td>
<td>Low</td>
</tr>
<tr>
<td>CRVV</td>
<td>Low</td>
</tr>
<tr>
<td>RRVV</td>
<td>Low</td>
</tr>
</tbody>
</table>

After reset of the 82730, the CAM arrays are in undetermined states. The CAM arrays are set upon the execution by the MIU of the MODESET command. The HORIZ and VERT MODE CAM contents are especially critical since they are used to generate timing control signals to the external video logic. Without the generation of the timing signals, no display process can take place. Hence, START DISPLAY command cannot be executed before the first MODESET command after the device reset. The START DISPLAY command will be ignored if it precedes the MODESET command.

The row buffers also contain unknown information after power up and reset. In executing the START DISPLAY command, the MIU would first load the two row buffers with the first two rows of character data to be displayed. Upon completion of loading of both buffers, it will signal the DG to begin the display process. In this way, only valid character data will be output to the external video logic.

Timing Parameters

The timing parameters read from the MODESET Block and stored in the VERT MODE CAM and HORIZ MODE CAM are used to control the video display and they can be best illustrated in the Map of Timing Parameters shown below. All of these timings have to be defined after power up and reset and can be changed on a frame by frame basis during display.
Row Timing Parameters

The row timing parameters are stored in HORIZ MODE CAM and are programmable from 0 to 255 RCLK times. These parameters are:

(a) HSYNCSTRT - Horizontal Sync Start. The RCLK count on each scan line where HSYNC pin is activated. This parameter is not programmable. The RCLK period that follows the rising HSYNC edge is defined as column zero. It is used as the reference for all other horizontal timing parameters.

(b) HSYNCPSTP - Horizontal Sync Stop. The RCLK count on each scan line where the HSYNC pin is deactivated. The falling edge of HSYNC occurs at the leading edge of the programmed RCLK period.

(c) LINELEN - Line Length. This parameter defines the total number of RCLK's in each scan line including display time, border and horizontal retrace time. There are LINELEN + 1 RCLK periods per horizontal line scan.

(d) HBDRSTRT - Horizontal border start. The RCLK count on a scan line where the border begins. The border begins at the leading edge of the programmed RCLK period.

(e) HBDRSTP - Horizontal Border Stop. The RCLK count on a scan line where the border ends. The border terminates at the leading edge of the programmed RCLK period.

(f) HFLDSTRT - Horizontal Field Start. The RCLK count on a scan line where the character display field begins. If the row buffer is ready to be displayed, the CSYN pin will be deactivated at this point. This field begins at the leading edge of the programmed RCLK period.

(g) HFLDSTP - Horizontal Field Stop. The RCLK count on a line where the character display field stops. When this timing point is reached, CSYN will be activated. This field ends at the leading edge of the programmed RCLK period.

There is also one pseudo parameter, SYNCDLY. It is fixed at one half LINELEN and is used as the start and end timing for VSYNC in odd frames in interlaced displays. VSYNC starts at HSYNCPSTRT in even frames for interlaced displays and all frames for non-interlaced displays.
There are certain restrictions in the programming of HFLDSTRT and HFLDSTP and those restrictions are best illustrated below. There has to be at least 4 RCLKS in between HFLDSTRT and HFLDSTP of the same scan line and 15 RCLKS in between HFLDSTP of one line and HFLDSTRT of the next. The minimum delay of 15 RCLKS is for the charging of the pipeline from the row buffer to the character data output DAT0-DAT14 as well as the setting of the correct value for the scan line output LC0-LC4.

Figure 12. Horizontal Timing Restrictions

Frame Timing Parameters

Frame timing parameters are stored in the VERT MODE CAM and are programmable from 0-2047 scan lines. These parameters are:

(a) VSYNCRSTRT - Vertical Sync Start. The line count where the VSYNC is activated. This occurs at the end of a field automatically. This parameter is not programmable. The rising edge of VSYNC occurs with the rising edge of HSYNC for all non-interlace fields and for odd fields in the interlace mode.

(b) VSYNCRSTTP - Vertical Sync Stop. The line count at which the VSYNC pin is normally deactivated. VSYNC changes at the rising edge of HSYNC normally. However it occurs at SYNCDLY at the beginning of odd fields of an interlaced display.

(c) FRAMELEN - Frame Length. This parameter defines the total number of scan lines per frame. It is used to reset the FRAME LINE CNTR. In an interlaced display, FRAMELEN must be an even number. If an odd number is programmed, one additional line will occur automatically.

There will be FRAMELEN + 1 scan lines per frame. (Note that interlace mode contains two fields per frame).

(d) VFLDSTRT - Vertical Field Start. Programs the scan line count where the character display field begins.

(e) VFLDSTOP - Vertical Field Stop. Programs the scan line count where the regular character display field ends. VFLDSTP times the beginning of the Status Row. The channel attention sequences, interrupt handling, row buffer swap and initialization for the next frame are started after the display of the Status Row is completed. See * below.

* (Character Field Boundary definition: The starting or ending event is defined to occur at HFLDSTP on the scan line following the programmed value. Thus the visible character field effectively begins two scan lines below the programmed start value and ends one scan line below the programmed stop value.)
Status Row
The Vertical Frame Timing Parameters have no border controls, unlike the Horizontal Row Timing Parameters. The top and bottom borders can be replaced with regular display rows that are video-reversed and contain no data. The top border is easily timed from VFLDSTRT. The bottom border is more difficult without help from the Vertical Timing generators. If there were no help, the user would have to keep track of the number of scan lines used in each row to know when to stop regular display and create the bottom border. This would also preclude his ending his regular display with an EOF command before the border.
The 82730 provides this help with the Status Row feature. The display of the Status row is timed from VFLDSTP and allows the user to display a row in a fixed position at the bottom of the screen that is independent of the regular data and any display errors (display ended by an EOF command or the DURN, DBOR, or FDE errors). (There is one dependency on the regular display data: the row format. The last FLDWDESCRPT (FRD) set in the regular data will be used on the Status Row unless a new command is issued for the row. It is recommended that the user include a new FRD command in the Status Row data to eliminate this dependency).

Status Row display starts SCROLL MARGIN plus one scan line after VFLDSTP. This margin is provided to ensure enough DMA time if the regular display runs up to VFLDSTP. The user can create a bottom border or any end-of-display row that he chooses. A display status or system status line, or special programmable key function definition line can be implemented with this feature.

CHARACTER ATTRIBUTES
The 15 bits of the character word can be partitioned into character address and attribute bits.
Some common attributes may be individually defined and enabled or disabled by fields in the attribute parameter registers. Each attribute has two means of being enabled. The enable bits defined below are set during the MODESET channel command and are used as a global enable. The user does not have to enable the provided attributes. He may free more data bits for his own use this way. The second enable bit is contained in each character loaded to the row buffer to enable the attribute on a character by character basis. They are individually described in detail in the following sections.

Reverse Video
When a character with the reverse video attribute is displayed, the CRVV pin will be inverted during the time the character is being displayed. The reverse video affects the entire height of the row for that character space. For superscript/subscript pairs, the reverse video effect is controlled by superscript until SUBSTRT when the subscript attribute bit takes control. The parameter for this attribute is:

RVBS - Reverse Video Bit Select. This parameter selects one of the 15 bits of a character data word. Values 0 through 14 select the corresponding bit. Value 15 disables the Reverse Video attribute.

Blinking Character
When a character with the blinking character attribute is displayed, the BLANK pin will be activated and deactivated during the character display time according to programmable rate and duty cycle. The parameters for this attribute are:

(a) BCBS - Blinking Character Bit Select. Selects one of the 15 bits of a character data word as the blinking character attribute control. As with Reverse Video above, the value of the select determines the controlling bit or disables the attribute.

(b) CHAR BLNK FREQ - Selects one of the 32 blinking frequencies available for the blinking character and blinking underline. The character blink rate is calculated as below:

Frame Refresh Rate
Blink Rate = 4 x CHAR BLNK FREQ

(c) CHAR DUTY CYCLE - A 2-bit register to select 4 duty cycles available for blinking character and blinking underline. The selection logic is defined to be as follows:

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>100% always on</td>
</tr>
<tr>
<td>11</td>
<td>75% on</td>
</tr>
<tr>
<td>10</td>
<td>50% on</td>
</tr>
<tr>
<td>01</td>
<td>25% on</td>
</tr>
</tbody>
</table>

Underline #1
When a character with underline is displayed, the BLANK Pin will be activated and the CRVV pin will be inverted during the time the scan line specified
by the underline select register is displayed. The parameters used to define underline #1 are:

(a) ULBS1 - Underline Line Select 1. It determines which scan line of a character row will be used for the underline #1. This parameter is modifiable on a row by row basis by the FULROWDESCRIPT command.

(b) ULBS1 - Underline Bit Select 1. This parameter can only be modified by MODESET. It selects one of the 15 bits of a character data word as the underline #1 attribute control. Again, a value of 15 in the select field disables this attribute.

**Underline #2 (Blinking)**

Underline #2 can be made to blink. When its blinking feature is deactivated, its visual effect is exactly the same as underline #1. When it is enabled to blink, its blink rate and blinking duty cycle are the same as those defined for blinking character. The parameters used to define this attribute are:

(a) UL2SEL - Underline Line Select 2. This parameter determines which scan line of a character will be the 2nd underline. It is changeable on a row by row basis by the FULROWDESCRIPT command.

The next two parameters can only be modified by the MODESET Command.

(b) ULBS2 - Underline Bit Select 2. Selects one of the 15 bits of a character data word or GPA1 as the second underline attribute control. A bit select value of 15 disables the second underline.

(c) BUE - Blinking Underline Enable. Activation of this bit will cause the second underline attribute to start blinking.

**Invisible**

A character with this attribute will occupy its character position on the screen but will not be displayed (i.e. BLANK will be active). This attribute does not affect the Reverse Video attribute if they are programmed together. The parameter that is used to implement this attributes:

IBS - Invisible Bit Select. Selects one of the 15 bits of a character data word as the invisible attribute control. Value 15 disables the invisible attribute.

**Absolute Line Cntr Attribute**

This character attribute allows the display of special graphic characters, or may be used to upshift normal characters to implement displays with overlapping superscript and subscript fields. When a character with this character attribute enabled is being displayed, its LC0-LC4 pins will reflect the output from the CHAR ROW LINE CNTR which counts the absolute line count of a row. The activation of this attribute overrides the line count mode of both normal and subscript/superscript characters. The parameter used to select the attribute is:

ABS LINE BIT SEL. This four bit register selects one of the 15 bits of a character data word as the absolute line counter output attribute control. Select value 15 disables the ABS Line attribute.

**Cursor Generation**

The cursor characteristic parameters are changeable on a frame by frame basis by MODESET.

(a) CUR FREQ - Cursor frequency. Selects the blinking frequency for both cursors. The selection logic is similar to CHAR BLNK FREQ

(b) CUR DUTY CYCLE - Cursor duty cycle. Selects the blinking duty cycle for both cursors. Its selection logic is similar to CHAR DUTY CYCLE.

(c) CR1RVV - Cursor 1 Reverse Video Enable selects a reverse video type cursor as opposed to a solid (blanking) cursor.

(d) CR1BE - Cursor 1 Blink Enable changes the cursor 1 block or underline to a blinking block or underline. Enabling this bit also causes DAT 14 pin to “blink” as well, if the CR10E bit is set.

(e) CR10E - Cursor 1 Output Enable reconfigures the DAT 14 pin to indicate when cursor 1 is active. CR20E enabled directs the cursor 2 signal to DAT 13 pin in a similar fashion.

(f) CR1CD - Cursor 1 Light Pen Cursor Detect directs the CCLK cursor #1 position to be translated to its nearest equivalent RCLK position through the LPEN facility.

An identical set of parameters (c) through (f) is available for the generation of CURSOR 2. The two cursors share the same FREQ and DUTY CYCLE parameters.
ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature under Bias ....... 0°C to 70°C
Storage Temperature ............. -65°C to +150°C
Voltage on Any Pin with
  Respect to Ground ........... -1.0V to +7V
Power Dissipation ............ 3 Watts

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0°C$ to 70°C, $V_{CC} = 5V ± 10\%$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage</td>
<td>-0.5</td>
<td>+0.8</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>$V_{CC} + 0.5$ Volts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage</td>
<td>0.45</td>
<td></td>
<td>Volts</td>
<td>$I_{OL} = 2 mA$ [1]</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td></td>
<td>Volts</td>
<td>$I_{OH} = -400 \mu A$</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>Power Supply Current</td>
<td>400</td>
<td></td>
<td>mA @ $T_A = 0°C$</td>
<td></td>
</tr>
<tr>
<td>$I_{LI}$</td>
<td>Input Leakage Current</td>
<td>10</td>
<td></td>
<td>$\mu A$</td>
<td>$V_{IN} = 0 − V_{CC}$</td>
</tr>
<tr>
<td>$I_{LO}$</td>
<td>Output Leakage Current</td>
<td>10</td>
<td></td>
<td>$\mu A$</td>
<td>$V_{OUT} = 0.45 − V_{CC}$</td>
</tr>
<tr>
<td>$V_{BLI}$</td>
<td>Bus Clock Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>$V_{BHI}$</td>
<td>Bus Clock Input High Voltage</td>
<td>2.0</td>
<td>$V_{CC} + 1.0$ Volts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{CLI}$</td>
<td>Character Clock Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>$V_{CHI}$</td>
<td>Character Clock Input High Voltage</td>
<td>2.0</td>
<td>$V_{CC} + 0.5$ Volts</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{RLI}$</td>
<td>Reference Clock Input Low Voltage</td>
<td>-0.5</td>
<td>0.8</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>$V_{RHI}$</td>
<td>Reference Clock Input High Voltage</td>
<td>2.0</td>
<td>$V_{CC} + 0.5$ Volts</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE:
1. $I_{OL} = 2.6 mA$ on the S1 and S0 pins.

A.C. CHARACTERISTICS

82730 Bus Interface Input Timing Requirements
$T_A = 0°C$ to 70°C, $V_{CC} = 5V ± 10\%$. All timings in nanoseconds.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCLCL</td>
<td>BCLK Cycle Period</td>
<td>125</td>
<td>2000</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLCH</td>
<td>BCLK Low Time</td>
<td>52</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCHCL</td>
<td>BCLK High Time</td>
<td>52</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCH1CH2</td>
<td>BCLK Rise Time</td>
<td>30</td>
<td></td>
<td>ns</td>
<td>0.45V − 2.4V</td>
</tr>
<tr>
<td>TCL1CL2</td>
<td>BCLK Fall Time</td>
<td>30</td>
<td></td>
<td>ns</td>
<td>2.4V − 0.45V</td>
</tr>
<tr>
<td>TDVCL</td>
<td>Data in Set-Up Time</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
A.C. CHARACTERISTICS (Continued)

82730 Bus Interface Input Timing Requirements (Continued)
TA = 0°C to 70°C, Vcc = 5V ± 10%. All timings in nanoseconds.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCLDX</td>
<td>Data on Hold Time</td>
<td>10</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TARYHCH</td>
<td>Async. READY Active Set-Up Time</td>
<td>35</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TSYHCL</td>
<td>Sync. READY Active Set-Up Time</td>
<td>+20</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRYLCL</td>
<td>READY Inactive Set-Up Time</td>
<td>10</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLRYX</td>
<td>READY Hold Time</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCTVCL</td>
<td>HLDA, RESET Set-Up Time</td>
<td>35</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLCTX</td>
<td>HLDA, RESET Hold Time</td>
<td>10</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCAVCAx</td>
<td>CA Pulse Width</td>
<td>TCLCL</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

82730 Bus Interface Output Timing Response
TA = 0°C to 70°C, Vcc = 5V ± 10%. All timings in nanoseconds. C_L = 200 pF except on ALE where C_L = 100 pF

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCLAV</td>
<td>Address Valid Delay</td>
<td>0</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLAX</td>
<td>Address Hold Time</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TAVAL</td>
<td>Address Valid to ALE/UALE Inactive</td>
<td>TCLCH-30</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TLLAX</td>
<td>Address Hold to ALE Inactive</td>
<td>TCHCL-10</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLAZ</td>
<td>Address Float Delay</td>
<td>TCLAX</td>
<td>45</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TAZRL</td>
<td>Address Float to RD Active</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TLHLL</td>
<td>ALE/UALE Width</td>
<td>TCLCH-10</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLLH</td>
<td>ALE/UALE Active Delay</td>
<td>0</td>
<td>45</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCHLL</td>
<td>ALE/UALE Inactive Delay</td>
<td>0</td>
<td>45</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCVCTX</td>
<td>Control Inactive Delay (DEN,WR,AEN)</td>
<td>0</td>
<td>80</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCVCTV</td>
<td>Control Active Delay (DEN,WR,AEN)</td>
<td>0</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLDOV</td>
<td>Data Out Valid Delay</td>
<td>0</td>
<td>55</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLDOX</td>
<td>Data Out Hold Time</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TDWHDOX</td>
<td>Data Out Hold Time After WR</td>
<td>TCLCL-60</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLHV</td>
<td>Hold Output Delay</td>
<td>0</td>
<td>85</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRLRH</td>
<td>RD Width</td>
<td>2TCLCL-50</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRLRL</td>
<td>RD Active Delay</td>
<td>0</td>
<td>95</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TLRRH</td>
<td>RD Inactive Delay</td>
<td>0</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRHAV</td>
<td>RD Inactive to Next Address Active</td>
<td>TCLCL-40</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>
### 82730 Bus Interface Output Timing Response (Continued)

TA = 0°C to 70°C, VCC = 5V ± 10%. All timings in nanoseconds. CL = 200 pF except on ALE where CL = 100 pF

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCLSIN</td>
<td>SINT Valid Delay</td>
<td>0</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRIHSIL</td>
<td>RINT Active to SINT Inactive</td>
<td>250</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCHSV</td>
<td>Status Active Delay</td>
<td>0</td>
<td>75</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCLSH</td>
<td>Status Inactive Delay</td>
<td>0</td>
<td>70</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TWLWH</td>
<td>WR Width</td>
<td>2TCLCL - 40</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TFLHL</td>
<td>Bus Float to HOLD Inactive</td>
<td>0</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

### 82730 Display Generator Input Timing Requirements

TA = 0°C to 70°C, VCC = 5V ± 10%. All timings in nanoseconds. CL = 100 pF except where noted.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRCHRCH</td>
<td>RCLK Cycle Period</td>
<td>100</td>
<td>2500</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRCHRCL</td>
<td>RCLK High Time</td>
<td>40</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRCLRCH</td>
<td>RCLK Low Time</td>
<td>40</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRRCK</td>
<td>RCLK Rise Time</td>
<td>30</td>
<td></td>
<td>ns</td>
<td>0.45V - 2.4V</td>
</tr>
<tr>
<td>TFRCK</td>
<td>RCLK Fall Time</td>
<td>30</td>
<td></td>
<td>ns</td>
<td>2.4V - 0.45V</td>
</tr>
<tr>
<td>TCCHCCH</td>
<td>CCLK Cycle Period</td>
<td>100</td>
<td></td>
<td>None</td>
<td>ns</td>
</tr>
<tr>
<td>TCCHCCL</td>
<td>CCLK High Time</td>
<td>30</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TCCLCCH</td>
<td>CCLK Low Time</td>
<td>40</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TRCCK</td>
<td>CCLK Rise Time</td>
<td>30</td>
<td></td>
<td>ns</td>
<td>0.45V - 2.4V</td>
</tr>
<tr>
<td>TFCCK</td>
<td>CCLK Fall Time</td>
<td>30</td>
<td></td>
<td>ns</td>
<td>2.4V - 0.45V</td>
</tr>
<tr>
<td>TSYVCR</td>
<td>SYNCIN Set-Up Time to RCLK in Slave Mode</td>
<td>30</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

### 82730 Display Generator Output Timing Response

TA = 0°C to 70°C, VCC = 5V ± 10%. All timings in nanoseconds.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCCHDV</td>
<td>Data, Line Count and Attribute and Output Valid Delay from the Rising Edge of CCLK</td>
<td>70</td>
<td></td>
<td>ns</td>
<td>CL = 100 pF</td>
</tr>
<tr>
<td>TRCHCV</td>
<td>Delay of Outputs CSYNC, VSYNC, HSYNC or RRVV from the Rising Edge of RCLK</td>
<td>70</td>
<td></td>
<td>ns</td>
<td>CL = 100 pF</td>
</tr>
<tr>
<td>TCHCCL</td>
<td>CCLK Rising to HOLD Low</td>
<td>75</td>
<td></td>
<td>ns</td>
<td>CL = 50 pF</td>
</tr>
<tr>
<td>TRCLCH</td>
<td>RCLK Falling to HOLD High</td>
<td>60</td>
<td></td>
<td>ns</td>
<td>CL = 50 pF</td>
</tr>
</tbody>
</table>
WAVEFORMS (Continued)

HOLD, RESET, SINT AND CA TIMING

- BCLK
- HOLD
- HDLA
- ADDRESS DATA
- CONTROL
- RESET
- SINT
- IRST
- CA

TCLHV
TCLHV
TCTVCL
TCTVCL
TFLHL
TCLCTX
TCLCTX
TCLCTX
TCLCTX
TRIHSIL
TCAVCAX
WAVEFORMS (Continued)

DISPLAY GENERATOR INTERFACE TIMING
WAVEFORMS (Continued)

SYNCIN TIMING

RCLK

SYNCIN

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT

A.C. TESTING INPUTS ARE DRIVEN AT 2.4V FOR A LOGIC 1 AND 0.4V FOR A LOGIC 0. TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC 1 AND 0.8V FOR A LOGIC 0.

C1 INCLUDES JIG CAPACITANCE
82731
VIDEO INTERFACE CONTROLLER

- Parallel to Serial Data Conversion
- On-Chip Clock Generator
- High Video Dot Rates
  80 MHz—82731-2
  50 MHz—82730
- Character up to 16 Dots Wide
- Proportional Character Spacing
- On-Chip Character Attribute Processing
- Control Functions to Provide Screen
  Reverse Video, Video Clock,
  Synchronization and Tab Function
- Single 5V Power Supply
- 40 Pin DIP
- All Inputs and Outputs TTL Compatible
  Except Video Output which is ECL

The 82731 is a general purpose video interface which generates a serial video signal output from parallel character and attribute information coming from the character generator and the 82730 Text Coprocessor. With a character generator and minimal hardware, the 82731 will comprise a complete video interface system for the 82730 Text Coprocessor and the CRT monitor.

Figure 1. 82731 Block Diagram

Figure 2. 82731 Pin Configuration
Table 1. 82731 Pin Description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin Number</th>
<th>Type</th>
<th>Name and Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0-D15</td>
<td>8-1, 39-32</td>
<td>I</td>
<td>Character data parallel inputs.</td>
</tr>
<tr>
<td>PROG</td>
<td>9</td>
<td>I</td>
<td>Program control input; used to program default width values of CCLK and RCLK; these are latched into the 82731 via D0-D7 at the rising edge of CCLK (PROG is active high).</td>
</tr>
<tr>
<td>VIDEO</td>
<td>10</td>
<td>O</td>
<td>Video output; provides the dot information clocked by the internal dot clock</td>
</tr>
<tr>
<td>RCLK</td>
<td>11</td>
<td>O</td>
<td>Reference clock output; used to generate timings for the screen columns for data formatting and video signals. The period of RCLK is programmable from 6 to 21 times the period of the internal dot clock.</td>
</tr>
<tr>
<td>CCLK</td>
<td>12</td>
<td>O</td>
<td>Character clock output; used to clock character and attribute information out of the CRT controller. The period of CCLK is programmable from 3 to 18 times the period of the internal dot clock.</td>
</tr>
<tr>
<td>HDOT</td>
<td>13</td>
<td>I</td>
<td>Half dot shift input; the video signal at the video output will be delayed by half dot clock for character rounding (active high).</td>
</tr>
<tr>
<td>CBLANK</td>
<td>14</td>
<td>I</td>
<td>Character blank attribute input; the video output is blanked (active high).</td>
</tr>
<tr>
<td>WDEF</td>
<td>15</td>
<td>I</td>
<td>Width defeat attribute input; the CCLK period is set to a preprogrammed default value (active high).</td>
</tr>
<tr>
<td>CRVV</td>
<td>16</td>
<td>I</td>
<td>Character reverse video attribute input; inverts the character data from D0-D15 (active high).</td>
</tr>
<tr>
<td>DW</td>
<td>17</td>
<td>I</td>
<td>Double width attribute input; the internal dot clock frequency and the CCLK frequency are divided by two (active high). The RCLK frequency remains unchanged.</td>
</tr>
<tr>
<td>W0-W3</td>
<td>18, 19, 21, 22</td>
<td>I</td>
<td>Clock width inputs; they are used for programming the CCLK clock width on a character by character basis.</td>
</tr>
<tr>
<td>CHOLD</td>
<td>23</td>
<td>I</td>
<td>CCLK inhibit input; this signal inhibits CCLK generation and is used for TAB function (active low).</td>
</tr>
<tr>
<td>CSYN</td>
<td>24</td>
<td>I</td>
<td>CCLK synchronization input; CCLK will be synchronized to RCLK and the video output signal is defined by RRVV (active high).</td>
</tr>
<tr>
<td>RRVV</td>
<td>25</td>
<td>I</td>
<td>Field reverse video input; the video signal at the video output will be inverted (active high).</td>
</tr>
<tr>
<td>DCLK</td>
<td>26</td>
<td>O</td>
<td>Dot clock output; ECL-level signal; must be connected to a 3.3k resistor to ground if used.</td>
</tr>
<tr>
<td>X1-X2</td>
<td>27, 28</td>
<td>I</td>
<td>Inputs for fundamental mode crystal; its frequency must be 1/8 of the required dot clock frequency.</td>
</tr>
<tr>
<td>VT</td>
<td>29</td>
<td>O</td>
<td>Tuning voltage for PLL-VCO; this output is used to tune the LC-circuit and thus control the oscillator frequency of the internal dot clock.</td>
</tr>
<tr>
<td>T1-T2</td>
<td>30, 31</td>
<td>I</td>
<td>LC-circuit inputs for PLL-VCO. T1 can be used to provide the 82731 with an external TTL-level clock at twice the dot clock frequency.</td>
</tr>
<tr>
<td>VCC</td>
<td>40</td>
<td>-</td>
<td>+5V power supply</td>
</tr>
<tr>
<td>6ND</td>
<td>20</td>
<td>-</td>
<td>Ground (0V)</td>
</tr>
</tbody>
</table>
FUNCTIONAL DESCRIPTION

The Video Interface Controller, 82731, in a typical CRT system shown in Figure 3, interfaces the Text Coprocessor to the CRT video terminal. It receives the parallel data along with the attribute and control information from the Text Coprocessor, processes it into a serial video signal which can be fed to a video CRT terminal. It also generates the basic dot clock (DCLK), character clock (CCLK) and the reference clock (RCLK) signals required by the Text Coprocessor.

CRT terminals requiring very high resolution, extremely stable and absolutely flicker-free picture place special demands on the dot rate generator. In such applications dot rates up to 80 MHz are necessary. This allows 12.5 ns per dot (pixel) for converting data, attribute and control information into serial form for the video terminal.

The functionality of the 82731 is largely determined by the complexity and the demands of the CRT controller it supports. Figure 1 shows the block diagram of the Video Interface Controller. The dot clock is generated by voltage controlled LC circuit connected at T1 and T2. Another clock is generated which is crystal controlled and has frequency 1/8 of the dot clock. This is used to stabilize the dot clock using an on-chip phase locked loop (PLL). This two-oscillator concept enables the use of low cost, fundamental mode crystals even for generating frequencies up to 80 MHz.

The 16 bit shift register receives parallel inputs from pins D0-D15. This allows a maximum character width of 16 dots. The minimum width is 3 dots. The character width is programmable through pins W0-W3 for proportional character spacing. This also determines the character clock (CCLK) frequency. Programming of the default character width and the reference clock (RCLK) is done through inputs D0-D7 and PROG. Signal WDEF can be used to switch between the default character width and the one specified dynamically through the lines W0-W3. When using variable character width, for example, in generating tables on the screen, it is essential that every entry in a column starts at the same dot distance (and not the character distance) from the start of line. The 82731 supports this requirement by providing a tab function using CSYN and CHOLD signals to synchronize with the reference clock (RCLK).

It is possible to shift any scan line of any character by half a dot using the HDOT signal. This feature, known as character rounding, further enhances the quality of high resolution character displays. Other features, like character blinking, reverse video etc., which improve the readability of text on screen are directly supported by the 82731 using signals CRVV and RRVV from the Text Coprocessor, processing them and affecting the final video signal to show the characters with the desired attributes.

Figure 3. CRT System Block Diagram
Clock Generation

The most fundamental clock required to run the CRT display is the dot clock which provides the reference for the dot data to be shifted serially to the CRT. In addition, it is the basis for the character clock (CCLK) and the reference clock (RCLK) required by the 82730.

Dot Clock

The dot clock is derived from an on-chip oscillator which runs at twice the normal dot clock (DCLK) frequency. A voltage-controlled LC circuit is connected to the T1, T2 pins, to create a voltage-controlled oscillator (VCO). The 82731 compares the phase of this oscillator with another on-chip oscillator controlled by a crystal attached to the X1, X2 pins. This oscillator runs at 1/8 the normal DCLK frequency to allow using inexpensive low-frequency crystals. The on-chip PLL circuit produces an error voltage via the VT pin which locks the VCO to the 16th harmonic of the crystal frequency (see Figure 4a).

Alternatively the 82731 can be supplied with an external TTL-level clock at twice the normal DCLK frequency via the T1 pin, as shown in Figure 4b.

When the Double Width (DW) input is active, the DCLK frequency is divided to 1/2 its normal value. This affects the DCLK, CCLK, and VIDEO outputs, but not RCLK.

Designing the Oscillator Circuit

The whole external oscillator circuit consists of three parts:
— the crystal circuit,
— the voltage controlled LC-circuit, and
— the loop filter for the PLL.

Figure 5a shows the general crystal circuit. The crystal must be a fundamental mode series resonant type with a resonant frequency of 1/8 of the desired dot clock frequency. The capacitor CX is necessary if a fine adjustment of the dot clock rate must be
Figure 5. Designing the Oscillator Circuit
made. Figure 5b shows an example how the dot clock frequency can vary with different values of Cx. The capacitors C1 and C2 may be necessary to suppress overtone oscillations if the crystal frequency is below 6 MHz. The exact values depend on the crystal used and must be determined empirically. The recommended ranges are 0 to 10 pF for C1 and 0 to 100 pF for C2.

The voltage controlled LC-circuit is shown in Figure 5c. The effective resonant circuit consists of the inductance L, the capacitance Cd of the varactor diode and the parasitic capacitance Cp. Its resonant frequency is

\[ f_R = \frac{1}{2\pi \sqrt{L \cdot (C_d + C_p)}} \]

where \( f_R \) must be 2 × fDCLK. The value of Cp depends on many factors (e.g. layout, single/multi-layer board . . .), thus it changes from application to application. However a value of 5 to 15 pF seems to be a good approximation.

The value of DC (varactor diode) should be determined at a control voltage of 2.5 V to get the lock-in-range as wide as possible. The variation of VT ranges from 1 V to 2.5 V. At dot clock frequencies higher than 50 MHz the needed inductance becomes lower than 100 \( \mu \)H. In these cases it is better to integrate the inductance into the board layout. Figure 5e shows a possible layout for the external oscillator circuit and approximate (measured) values of the inductance of the printed coil (trace width and trace spacing 20 mils).

The loop filter converts the current pulses at the VT pin into the control voltage VT for the VCO. It is an essential part of the PLL and affects the lock-in-range and stability of the PLL. A second order filter that was found to work well under all operation conditions and over the full frequency range is shown in Figure 5d.

**Reference Clock (RCLK)**

RCLK is the reference clock output used to generate video timing and to define screen columns for data formatting and tabular locations. In addition, it is used to clock the field attribute signals into the 82731. The period of RCLK is programmable from 6 to 21 times the period of the dot clock, i.e. the RCLK high-time is 3 dot clock periods and the RCLK low-time is programmable from 3 to 18 dot clock periods. It is programmed via D4-D7 at the rising edge of CCLK, when PROG is active (see Table 1 and Figure 6).

The RCLK clock width should be programmed only after a system reset.

**Character Clock (CCLK)**

CCLK is the fundamental character clock output used to clock character and attribute information from the 87730.

At dot clock frequencies higher than 50 MHz the needed inductance becomes lower than 100 \( \mu \)H. In these cases it is better to integrate the inductance into the board layout. Figure 5e shows a possible layout for the external oscillator circuit and approximate (measured) values of the inductance of the printed coil (trace width and trace spacing 20 mils).

The loop filter converts the current pulses at the VT pin into the control voltage VT for the VCO. It is an essential part of the PLL and affects the lock-in-range and stability of the PLL. A second order filter that was found to work well under all operation conditions and over the full frequency range is shown in Figure 5d.
CCLK high time is 2 dot clock periods and the CCLK low time is programmable from 1 to 16 dot clock periods.

When CSYN is active (normally outside the active character field) CCLK is forced to match RCLK. In this case the CCLK high time is 3 dot clock periods instead of 2.

In order to support proportional spacing, the period of CCLK can be reprogrammed at the beginning of each CCLK cycle (i.e. at the beginning of each character) if PROG is inactive.

Programming the character width is done via the clock width inputs W0-W3 according to Table 2. The W0-W3 input data is clocked into the 82731 at the rising edge of CCLK and defines the width of the currently displayed character (see Figure 7).

If the width defeat attribute (WDEF) is active, the period of CCLK will be set to the programmed default value ignoring the clock width inputs W0-W3. This value is programmable from 3 to 18 times the period of the dot clock via the 00-03 inputs, when the PROG input is active (see Figure 6).

The default CCLK width should be programmed only once after a system reset.

The CCLK clock period will be doubled if the double width attribute (DW) is asserted at the rising edge of CCLK.

**NOTE**

If width of CCLK is programmed to 17 or 18, zeros are shifted out from the internal shift register after the 16 data bits and displayed according to the attribute signals.

**Clock Initialization Sequence (PROG)**

After power on the width of RCLK is a random value between 6 and 21 and the width of CCLK is a random value between 3 and 18.

The 82731 should be initialized in the following way:

- Activate the CSYN signal. CCLK is forced to match RCLK, which has a minimum clock width of 6 dot clock periods.
- Apply the clock width informations to D0-D3 and D4-D7 according to tables.
- Activate the PROG signal. The default width of CCLK and the width of RCLK are programmed at the next rising edge of CCLK (see Figure 6).
- Remove the PROG signal.

CSYN can be removed at the beginning of the next active data field.

### Table 2. Programming CCLK

<table>
<thead>
<tr>
<th>PROG = 1</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
<th>CCLK Period (dot clocks)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>17</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>18</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>14</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>15</td>
</tr>
</tbody>
</table>

*Note: PROG = 1: Programming the CCLK default clock width during the initialization phase via D0-D3 at the rising edge of CCLK.
PROG = 0: Programming the clock width of the current CCLK cycle via W0-W3 at the rising edge of CCLK.*

**Character Data Signals**

The character data signals are normally provided by the character ROM and clocked into the 82731 at the rising edge of CCLK.

The character data signals consist of:
- the character data lines (D0-D15),
- the character width information (W0-W3), and
- the half dot shift signal (HDOT).

**Dot Data (D0-D15)**

The dot data signals will be clocked into the 82731 via the D0-D15 inputs at the rising edge of CCLK. The actual character width is defined by the W0-W3 inputs or the default width information previously programmed. The dot data will be displayed dependent on the control signals and on the corresponding attribute information. The data bits are serially shifted out at the video output starting with D0.
Figure 6. Clock Initialization

Figure 7. Action of Clock Width Inputs W0-W3 on CCLK
If CCLK width is greater than 16, zeros are shifted out for the rest of the dot clocks and displayed according to the attribute signals.

**Character Width (W0-W3)**

The W0-W3 inputs are clocked into the 82731 at the rising edge of CCLK and determine the width of the currently displayed character.

**Half Dot Shift (HDOT)**

The half dot shift signal is clocked into the 82731 at the rising edge of CCLK. When the half dot shift signal is active (high), the output of the video data will be delayed by half a dot time. The first dot of the character dot line is transmitted for one and a half dot clock period while the last dot of this character dot line is displayed for half a dot clock period. The remaining character dots are transmitted for one dot clock period and thus are shifted by half a dot.

The HDOT signal is not a character attribute signal, because it can change from scan line to scan line of a character. Thus it is reasonable to generate it from the character ROM, together with the dot data and the width information.

**Character Attribute Signals**

These signals are clocked into the 82731 at the rising edge of CCLK. Thus they are valid for the next character only.

The character attribute signals consist of:

- character blanking \(\) CBLANK, CRVV,
- character reverse video \(\)
- double width \(\)
- width defeat \(\)

Outside the active character field (which is defined by the CSYN signal) all character attribute signals are ignored.

**Character Blanking (CBLANK)**

If CBLANK is active (high), the blank attribute will produce the effect of blanking the display of the character. When the CBLANK attribute is active, the corresponding dot data information D0-D15 will be as if all zeros were forced at the inputs. The video output can be inverted to all ones by simultaneously activating the CRVV attribute. Independent of these character oriented operations the video output signal is also affected by the RRVV field attribute signal.

---

**Figure 8. Function of HDOT on VIDEO**

8-207

210925-003
Character Reverse Video (CRVV)

CRVV is an active high signal. In the character field, the CRVV attribute will produce the effect of reversing the polarity of the display during the transmission of the current character. CRVV is also effective together with the CBLANK attribute (see CBLANK description) and the RRVV signal. Outside the character field, the CRVV attribute is ignored.

Although the CBLANK signal is normally a character attribute, it may change from dot line to dot line of a character. Thus one or more underlines or cursors can be generated by the CRT controller activating CBLANK and CRVV.

Double Width (DW)

The dot clock frequency and the CCLK frequency will be halved when the double width attribute is active (high), producing characters that are twice as wide. The period of RCLK is not changed (see Figure 9).

Width Defeat (WDEF)

The WDEF attribute signal is clocked into the SAB 82731 at the rising edge of CCLK. When the width defeat attribute is active (high), the width of CCLK will be set to a default width value previously programmed (see figure 10).

Field Attribute Signals

The field attribute signals are clocked into the 82731 with the rising edge of RCLK. Thus the attributes are valid for a specific part of the screen independent of how many characters are displayed within this part.

The 82731 supports two field attributes:
- field reverse video RRVV, and
- clock synchronization CSYN.

Row Reverse Video (RRVV)

RRVV control signal is clocked into the 82731 at the rising edge of RCLK. It immediately affects the display by the polarity of the video output in both the character field and the border of the display. It is an active high signal.

Clock Synchronization (CSYN)

CSYN is a field attribute signal, because it defines the active character field in addition to its function of synchronizing CCLK and RCLK.

CSYN must be inactive (low) during the display of characters. At the first rising edge of RCLK after CSYN is deactivated (low), character data is latched into the 82731, beginning the display of the active character field (see Figure 11). At the next rising edge of RCLK after CSYN is activated (i.e. at the end of the character field), the video output is forced to zero or, if the RRVV control signal is active, to a high level. The currently transmitted character will be truncated at this location. At the same time, CCLK will be forced to match RCLK starting with the next rising edge of RCLK (see Figure 11). While CSYN is active all character attribute and data signals are ignored and only the field reverse video signal (RRVV) affects the video output.

Before the deactivation of CSYN, the data and attribute pipeline has to be filled by the CRT controller with the information of the first character.

---

**Figure 9: Function of DW on DCLK and CCLK**

- DCLK
- DW
- CCLK

(1) Character is displayed normal width
(2) Character is displayed double width
Tabulator Function

The 82731 supports tabulator functions by providing the CHOLD (character clock inhibit) input.

CCLK Inhibit (CHOLD)

When the CHOLD signal is activated (low) it inhibits CCLK and thus freezes the information pipeline between CRT-controller and 82731 until the next tabulator location is reached. CHOLD Has to be activated simultaneously with the display of the TAB-character. If the TAB-character doesn't consist of all zeros, it must be blanked by activating CBLANK.

The width of the TAB-character can be determined by W0-W3 or by activating WDEF.

The CHOLD signal is provided by the 82730 and it is assumed to be triggered with the rising edge of CCLK (Figure 12). With the same edge of CCLK, the TAB-character will be latched into the 82731. Thus the TAB-character will be displayed completely and the CCLK will be inhibited until reaching the specified tabulator location, which is defined by CHOLD inactive (high) at the rising edge of RCLK.

In the timing diagrams it is assumed that CHOLD is deactivated by the falling edge of RCLK. Figure 12 shows the normal case where the display of the TAB-character is finished before deactivation of CHOLD. The gap between the TAB- and the following character is normally blanked. In this scheme the TAB-character will be handled by the 82731 like each other character (attributes operate normally).

In case of CHOLD active width less than the TAB-character width the TAB-character will be also displayed completely. However, we have to distinguish three different cases:

1) TAB-character is terminated before reaching TAB-location. The next character will be displayed as described before. In the gap the video output is normally blanked.
2) TAB-character is finished exactly at the TAB-location. The next character will be displayed immediately without delay.
3) TAB-character is not terminated when reaching the TAB-location (see Figure 13). The following character will be displayed subsequently after the display of the TAB-character (i.e. the start of the following character is not at the TAB-location).

If the CHOLD signal is not deactivated the video output will be continuously blanked. In the gap between the end of the TAB-character and the TAB-location all character attribute signals will have no effect on the video output signal. If the RRVV control signal is active the video output signal is inverted.
CSYN
RCLK
CCLK
W3
W2
W1
W0

BEGINNING OF CHARACTER FIELD

END OF CHARACTER FIELD
CCLK IS FORCED TO
MATCH RCLK
(LAST CHARACTER MAY BE
TRUNCATED)
Figure 12. Function of CHOLD (Normal Case)

Figure 13. Function of CHOLD with CHOLD Width Less than Character Width (Case 3)

NOTE:
(1) TAB character is displayed completely - video output is blanked
(2) Next character is displayed (not on TAB location)
(3) Default width = 11.
Video Output

The video output provides an ECL-oriented signal (see Figure 14) and is matched to drive a 50 Ohm coax cable (see Figure 15). In case of external attribute processing the external logic can be ECL- or STTL-compatible.

Figure 14. Video Output Stage

Figure 15. A Video Output Load
**Figure 15.8** Proposed Converter for Video Output to TTL Level Output

**Figure 16.** TTL-Level-Output Test Load
**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias .................. 0°C to 70°C
Storage Temperature .................. −65°C to +125°C
All Output and Supply Voltages ........... −0.5V to +6V
All Input Voltages .................. −0.6V to +5.5V
Power Dissipation .................. 1.75 Watt

*NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** ($V_{CC} = 5V ± 10\%, T_A = 0°C to 70°C$)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_C$</td>
<td>Input Clamp Voltage</td>
<td>−1 V</td>
<td>$V_{CC} - 1.2V$</td>
<td>V</td>
<td>$I_C = -5 mA$</td>
</tr>
<tr>
<td>$I_F$</td>
<td>Forward Input Current</td>
<td>−0.7 mA</td>
<td>0.5 V</td>
<td>V</td>
<td>$I_{OL} = 8 mA$</td>
</tr>
<tr>
<td>$I_R$</td>
<td>Reverse Input Current</td>
<td>50 $\mu$A</td>
<td>$V_{CC} - 0.6V$</td>
<td>V</td>
<td>$I_{OL} = 4 mA$</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage</td>
<td>2.4 V</td>
<td>$V_{CC} - 0.2V$</td>
<td>V</td>
<td>$I_{OH} = -400 \mu$A</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage</td>
<td>0.8 V</td>
<td>$V_{CC}$</td>
<td>V</td>
<td>$I_{OH} = 0$</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage</td>
<td>0.8 V</td>
<td>$V_{CC} - 0.2V$</td>
<td>V</td>
<td>$I_{OL} = 8 mA$</td>
</tr>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage</td>
<td>2.0 V</td>
<td>$V_{CC}$</td>
<td>V</td>
<td>$I_{OL} = 4 mA$</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>Power Supply Current</td>
<td>300 mA</td>
<td>V</td>
<td>V</td>
<td>$I_{OL} = 0$</td>
</tr>
<tr>
<td>$Z_O$</td>
<td>Output Impedance VIDEO</td>
<td>40 Ω</td>
<td>70 Ω</td>
<td>V</td>
<td>$I_{OH} = 0$</td>
</tr>
<tr>
<td>$C_{IN}$</td>
<td>Input Capacitance</td>
<td>15 pF</td>
<td>$V_{CC} - 0.6V$</td>
<td>V</td>
<td>$I_{OL} = 0$</td>
</tr>
</tbody>
</table>
### A.C. CHARACTERISTICS

$T_A = 0$ to $70^\circ C$; $V_{CC} = 5V \pm 10\%$. All timings measured at $1.5V$ unless otherwise noted.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>82731</th>
<th>82731-2</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{DHDH}$</td>
<td>DCLK cycle period</td>
<td>Min. 20</td>
<td>Max. 125</td>
<td>Min. 12.5</td>
<td>Max. 125</td>
</tr>
<tr>
<td>$T_{CHCH}$</td>
<td>CCLK cycle period</td>
<td>3</td>
<td>18</td>
<td>3</td>
<td>18</td>
</tr>
<tr>
<td>$T_{CLCH}$</td>
<td>CCLK low time</td>
<td>$T_{DHDH} - 10$</td>
<td>$16 T_{DHDH}$</td>
<td>$T_{DHDH} - 10$</td>
<td>$16 T_{DHDH}$</td>
</tr>
<tr>
<td>$T_{CHCL}$</td>
<td>CCLK high time</td>
<td>$2 T_{DHDH} - 5$</td>
<td>-</td>
<td>$2 T_{DHDH}$</td>
<td>-</td>
</tr>
<tr>
<td>$T_{RHRH}$</td>
<td>RCLK cycle period</td>
<td>Min. 6</td>
<td>Max. 21</td>
<td>Min. 6</td>
<td>Max. 21</td>
</tr>
<tr>
<td>$T_{RLRH}$</td>
<td>RCLK low time</td>
<td>$3 T_{DHDH} - 10$</td>
<td>$18 T_{DHDH}$</td>
<td>$3 T_{DHDH} - 10$</td>
<td>$18 T_{DHDH}$</td>
</tr>
<tr>
<td>$T_{RHRL}$</td>
<td>RCLK high time</td>
<td>$3 T_{DHDH} - 5$</td>
<td>$3 T_{DHDH} - 5$</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>$T_{DRCH}$</td>
<td>Data and attribute input set up time</td>
<td>25</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{CHDX}$</td>
<td>Data and attribute input hold time</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{HLTE}$</td>
<td>CHOLD active before end of TAB-character</td>
<td>-</td>
<td>-</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>$T_{HLHH}$</td>
<td>CHOLD pulse width</td>
<td>25</td>
<td>20</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>$T_{HHRH}$</td>
<td>CHOLD inactive set up before rising edge of RCLK</td>
<td></td>
<td>-</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{HLRH}$</td>
<td>CHOLD inactive hold time after rising edge of RCLK</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{CHVV}$</td>
<td>Video output valid after rising edge of CCLK</td>
<td></td>
<td>-</td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>$T_{LOOH}$</td>
<td>TTL-output rise time</td>
<td>-</td>
<td>-</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>$T_{OHOL}$</td>
<td>TTL-output fall time</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>$T_{VLVH}$</td>
<td>Video output rise time</td>
<td>5</td>
<td>3</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>$T_{WHVL}$</td>
<td>Video output fall time</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
Figure 17. TTL-Level-Output Test Load

Figure 18. ECL-Level-Output Test

Figure 19. TTL-Level-Output Load Circuit

Figure 20. ECL-Level-Output Load Circuit

Figure 21. Basic Timing
Figure 22. Timing on CHOLD

Figure 23. Example Interface to 8275
Packaging
NOTES:
1. All packages drawings not to scale.
2. All packages seating plane defined by 0.0415 to 0.0430 PCB holes.
3. Type P packages only. Package length does not include end flash burr. Burr is 0.005 nominal, can be 0.010 max at one end.
4. All package drawings end view dimensions are to outside of leads.

PLASTIC DUAL IN-LINE PACKAGE TYPE P

16-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

18-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

20-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

24-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P
PLASTIC DUAL IN-LINE PACKAGE TYPE P

28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

40-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

48-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

CERAMIC DUAL IN-LINE PACKAGE TYPE D

16-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D

PACKAGING INFORMATION All dimensions in inches and (millimeters)
PACKAGING INFORMATION  All dimensions in inches and (millimeters)

CERAMIC DUAL IN-LINE PACKAGE TYPE D
18-LEAD HERMETIC DUAL IN-LINE
PACKAGE TYPE D

20-LEAD HERMETIC DUAL IN-LINE
PACKAGE TYPE D

22-LEAD HERMETIC DUAL IN-LINE
PACKAGE TYPE D

24-LEAD HERMETIC DUAL IN-LINE
PACKAGE TYPE D
PACKAGING INFORMATION All dimensions in inches and (millimeters)

28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D

40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D

40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D

CERAMIC DUAL IN-LINE PACKAGE TYPE C

40-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE C
CERAMIC DUAL IN-LINE PACKAGE TYPE C

48-LEAD PLASTIC DUAL IN-LINE
PACKAGE TYPE C

CERAMIC PIN GRID ARRAY PACKAGE TYPE CG

68-LEAD CERAMIC PIN GRID ARRAY
PACKAGE TYPE CG