## Volume 9 / Series A


(M) motoriola semiconaluctor Products inc.

## Introduction

LOW POWER SCHOTTKY


Design Considerations

Device Index and Selector Information

## SSI Data Sheets

# Ordering Information and Package Outlines 

# Volume 9/Series A 

prepared by
Technical Information Center

# Semiconductor Data Library 

## LOW-POWER SCHOTTKY TTL

This book presents technical data for a broad line of low-power Schottky TTL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, the general characteristics and design considerations of this popular family are discussed, and selection guides are included to simplify the task of choosing the best combination of circuits for a system.

The information in this book has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of microelectronic devices any license under the patent rights of any manufacturer.

This information is published with permission of Fairchild Camera and Instrument Corp. under their copyright:
"All Rights Reserved"

## TABLE OF CONTENTS

Page
INTRODUCTION ..... 1-1
General Description ..... 1-3
Circuit Characteristics ..... 1-4
Input Configuration ..... 1-4
Output Configuration ..... 1-4
Output Characteristics ..... 1-5
AC Switching Characteristics ..... 1-6
Definition of Terms and Symbols ..... 1-7
DESIGN CONSIDERATIONS ..... 2-1
Supply Voltage and Temperature Range ..... 2-3
Noise Immunity ..... 2-3
Fan-in and Fan-out ..... 2-4
Wired-OR Applications ..... 2-5
Unused Inputs ..... 2-5
Interconnection Delays ..... 2-6
DEVICE INDEX AND SELECTOR INFORMATION ..... 3-1
Numerical Index of Devices ..... 3-2
SSI Selector Guide ..... 3-6
MSI Selector Guide by Function ..... 3-12
SSI DATA SHEETS ..... 4-1
MSI DATA SHEETS ..... 5-1
ORDERING INFORMATION AND PACKAGE OUTLINES ..... 6-1

## LOW POWER SCHOTTKY



## INTRODUCTION

General Description - For many years TTL has been the most popular digital integrated circuit technology, offering a good compromise between cost, speed, power consumption and ease of use. As the price of TTL circuits decreased and the average IC complexity increased to MSI (medium scale integration), the cost and size of the power supply and the difficulty of removing the heat dissipated in the TTL circuits became increasingly important factors. Recent improvements in semiconductor processing have made it possible to not only reduce TTL power consumption significantly, but also to improve the speed over that of standard TTL.

LS Low Power Schottky TTL family combines a current and power reduction by a factor 5 (compared to 7400 TTL) with anti-saturation Schottky diode clamping and advanced processing, using shallower diffusions and higher sheet resistivity to achieve circuit performance better than conventional TTL. With a full complement of popular TTL functions available in LS, Low Power Schottky is destined to become the dominating TTL logic family.

LS represents more than just a conventional speed versus power trade-off. This is best illustrated by Figure 1 which compares LS to other TTL technologies. Note that LS dissipates eleven times less power than $S$ or 74 S , suffering a delay increase of only 1.7 times.

To the system designer the advantages of this new TTL family are many:

- Less supply current allows smaller, cheaper power supplies, reducing equipment cost, size and weight.
- Lower power consumption means less heat is generated, which simplifies thermal design. Packing density can be increased or cooling requirements reduced, or perhaps both. The number of cooling fans can be reduced, or slower, quieter ones substituted.
- Reliability is enhanced, since lower dissipation causes less chip temperature rise above ambient; lower junction temperature increases MTBF. Also, lower chip current densities minimizes metal related failure mechanisms.
- Less noise is generated, since the improved transistors and lower operating currents lead to much smaller current spikes than standard TTL, which means that fewer or smaller power supply decoupling capacitors are needed. In addition, load currents are only 25\% of standard TTL and $20 \%$ of HTTL, which means that when a logic transition occurs that current changes along signal lines are proportionately smaller, as are the changes in ground current. Rise and fall times, and thus wiring rules, are the same as for standard TTL and more relaxed than for HTTL or STTL.
- Simplified MOS to TTL interfacing is provided, since the input load current of LSTTL is only $25 \%$ of a standard TTL load.
- Ideally suited for CMOS to TTL interfacing, CMOS and most other 4000 or 74 C CMOS are designed to drive one LS input load at 5.0 V . The LS can also interface directly with CMOS operating up to 15 V due to the high voltage Schottky input diodes.
- Best TTL to MOS or CMOS driver. With the modest input current of MOS or CMOS as a load, any LS output will rise up to within 1 V of $\mathrm{V}_{\mathrm{CC}}$, and can be pulled up to 10 V with an external resistor.
- Interfaces directly with other TTL types, as indicated in the input and output loading tables.
- The functions and pinouts are the same as the familiar 7400/9300 series, which means that no extensive learning period is required to become adept in their use.


## Circuit Characteristics

The LS circuit features are easiest explaned by using the LSOO 2 -input NAND gate as an example. The input/output circuits of all LS TTL, including, SSI, MSI are almost identical. While the logic function and the basic structure of LS circuits are the same as conventional TTL, there are also significant differences, as explained below:


Fig. 2.

## Input Configuration

LSTTL is considered part of the TTL family, but it does not use the multi-emitter input structure that originally gave TTL its name. All LS TTL, with the exception of some early designs, employ a DTL-type input circuit which uses Schottky diodes to perform the AND function. Compared to the classical multi-emitter structure, this circuit is faster and it increases the input breakdown voltage to 15 V . Each input has a Schottky clamping diode which conducts when an input signal goes negative, as indicated by the input characteristic of Figure 3. This helps to simplify interfacing with those MOS circuits whose output signal tends to go negative. For a long TTL interconnection, which acts like a transmission line, the clamp diode acts as a termination for a negative-going signal and thus minimizes ringing. Otherwise, ringing could become significant when the finite delay along an interconnection is greater than one-fourth the fall time of the driving signal.

The effective capacitance of an LSTTL input is approximately 3.3 pF . For an input which serves more than one internal function, each additional function adds 1.5 pF .


## Output Configuration

The output circuits of Low Power Schottky TTL have several features not found in conventional TTL. A few of these features are discussed below.

- The base of the pull-down output transistor is returned to ground through a resistor-transistor network instead of through a simple resistor. This squares up the transfer characteristics since it prevents conduction in the phase-splitter until base current is supplied to the pull-down output transistor. This also improves the propagation delay and transition time. (See Figure 4)
- The output pull-up circuit is a 2-transistor Darlington circuit with the base of the output transistor returned through a $5 \mathrm{k} \Omega$ resistor to the output terminal. (Unlike 74 H and 74 S where it is returned to ground, which is a more power consuming configuration). This configuration allows the output to pull-up to one $V_{B E}$ below $\mathrm{V}_{\mathrm{CC}}$ for low values of output current.
- As a unique feature, the LS outputs use a Schottky diode in series with the Darlington collector resistor. This diode allows the output to be pulled substantially higher than $\mathrm{V}_{\mathrm{CC}}$ (e.g., to +10 V , convenient for interfacing with CMOS). For the same reason the parasistic diode of the base return resistor is connected to the Darlington common collector, not to $\mathrm{V}_{\mathrm{CC}}$. Some early LS designs - the LSO4, 32, 37, 40, 86 , 112, 113, 114, 196, and 197 - do not have the diode in series with the Darlington collector resistor. These outputs are, therefore, clamped one diode drop above the positive supply voltage ( $\mathrm{V}_{\mathrm{CC}}$ ). These older circuits also contain a "speed-up" diode that supplies additional phase splitter current while the output goes from HIGH to LOW and also limits the maximum output voltage to one diode drop above $V_{C C}$. Since this is the fastest transition even without additional speed-up, this diode is omitted in all new designs.


## Output Characteristics

Figure 5 shows the LOW state output characteristics. For low $\mathrm{l}_{\mathrm{OL}}$ values, the pull-down transistor is clamped out of deep saturation which contributes to speed. The curves also show the clamping effect when IOL tends to go negative, as it often does due to reflections on a long interconnection after a negative-going transition. This clamping effect helps to minimize ringing.

The waveform of a rising output signal resembles an exponential, except that the signal is slightly rounded at the beginning of the rise. Once past this initial rounded portion, the starting edge rate is approximately $0.5 \mathrm{~V} / \mathrm{ns}$ with a 15 pF load and $0.25 \mathrm{~V} / \mathrm{ns}$ with a 50 pF load. For analytical purposes, the rising waveform can be approximated by the following expression.

$$
v(t)=V_{O L}+3.7[1-\exp (-t / T)]
$$

where

$$
\begin{aligned}
\mathrm{T} & =8 \mathrm{~ns} \text { for } C_{L}=15 \mathrm{pF} \\
& =16 \mathrm{~ns} \text { for } C_{L}=50 \mathrm{pF}
\end{aligned}
$$

The waveform of a falling output signal resembles that part of a cosine wave between angles of $0^{\circ}$ and $180^{\circ}$. Fall times from $90 \%$ to $10 \%$ are approximately 4.5 ns with a 15 pF load and 8.5 ns with a 50 pF load. Equivalent edge rates are approximately $0.8 \mathrm{~V} / \mathrm{ns}$ and 0.4 $\mathrm{V} / \mathrm{ns}$, respectively. For analytical purposes, the falling waveform can be approximated by the following expression.


$$
\mathrm{v}(\mathrm{t})=\mathrm{V}_{\mathrm{OL}}+1.9 \mu(\mathrm{t})[1+\cos \omega \mathrm{t}]-1.9 \mu(\mathrm{t}-\mathrm{a})[1+\cos \omega(\mathrm{t}-\mathrm{a})]
$$

where

$$
\begin{aligned}
\mu(\mathrm{t}) & =0 \text { for } \mathrm{t}<0 \\
& =1 \text { for } \mathrm{t}>0
\end{aligned}
$$

and

$$
\begin{aligned}
\mu\left(t^{-} \mathrm{a}\right) & =0 \text { for } \mathrm{t}<\mathrm{a} \\
& =\mathbf{1} \text { for } \mathrm{t}>\mathrm{a}
\end{aligned}
$$

For $t$ in nanoseconds and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$,

$$
\mathrm{a}=7.5 \mathrm{~ns}, \omega=0.42
$$

For $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$,

$$
a=14 \mathrm{~ns}, \omega=0.23
$$

## AC Switching Characteristics

The average propagation delay of a Low Power Schottky gate is 5 ns at a load of 15 pF as shown in Figure 6. The delay times increase at an average of $0.08 \mathrm{~ns} / \mathrm{pF}$ for larger values of capacitance load. These delay times are relatively insensitive to variations in power supply and temperature. The average propagation delay time changes less than 1.0 ns over temperature and less than
0.5 ns with $\mathrm{V}_{\mathrm{CC}}$ for the military temperature and voltage ranges. (See Figures 8 and 9).

The power versus frequency characteristics of the LS family, as shown in Figure 7, indicate that at operating frequencies above 1 MHz the Low Power Schottky devices are more efficient than CMOS for most applications.

TYPICAL POWER


Fig. 8.

TYPICAL PROPAGATION DELAY VERSUS LOAD CAPACITANCE


Fig. 6.

DISSIPATION VERSUS INPUT FREQUENCY FOR SEVERAL POPULAR LOGIC FAMILIES


Fig. 7.

Fig. 9.

## DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET

CURRENTS - Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

ICC Supply current - The current flowing into the $V_{C C}$ supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.
$I_{\text {IH }} \quad$ Input HIGH current - The current flowing into an input when a specified HIGH voltage is applied.

IL Input LOW current - The current flowing out of an input when a specified LOW voltage is applied.
$\mathrm{IOH} \quad$ Output HIGH current - The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the ${ }^{\mathrm{I}} \mathrm{OH}$ is the current flowing out of an output which is in the HIGH state.

IOL Output LOW current - The current flowing into an output which is in the LOW state.
${ }^{\prime} \mathrm{OS}$
Output short circuit current - The current flowing out of an output which is in the HIGH state when that output is short circuited to ground (or other specified potential).

IOZH Output off current HIGH - The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.

OZL Output off current LOW - The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

VOLTAGES - All voltages are referenced to ground. Negative voltage limits are specified as absolute values (i.e., -10 V is greater than -1.0 V ).
$V_{C C} \quad$ Supply voltage - The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

Input clamp diode voltage - The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal.
$\mathrm{V}_{\mathrm{IH}} \quad$ Input HIGH voltage - The range of input voltages that represents a logic HIGH in the system.
$V_{I H(M I N)} \quad$ Minimum input HIGH voltage - The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.
$V_{\text {IL }} \quad$ Input LOW voltage - The range of input voltages that represents a logic LOW in the system.
$V_{\text {IL (MAX) }} \quad$ Maximum input LOW voltage - The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.
$\mathrm{V}_{\mathrm{OH}(\mathrm{MIN})} \quad$ Output HIGH voltage - The minimum voltage at an output terminal for the specified output current $\mathrm{I}_{\mathrm{OH}}$ and at the minimum value of $\mathrm{V}_{\mathrm{CC}}$.
$V_{\text {OL(MAX) }} \quad$ Output LOW voltage - The maximum voltage at an output terminal sinking the maximum specified load current $\mathrm{I}_{\mathrm{OL}}$.

## DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET (Cont'd)

| $\mathrm{V}_{\mathrm{T}+}$ | Positive-going threshold voltage - The input voltage of a variable threshold device <br> (i.e., Schmitt Trigger) that is interpreted as a $\mathrm{V}_{I H}$ as the input transition rises from below <br> $\mathrm{V}_{\mathrm{T}-(\mathrm{MIN}) .}$ |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{T}-} \quad$Negative-going threshold voltage - The input voltage of a variable threshold device <br> (i.e., Schmitt Trigger) that is interpreted as a $\mathrm{V}_{I L}$ as the input transition falls from above <br> $\mathrm{V}_{\mathrm{T}+(\mathrm{MAX}) .}$ |  |

## AC SWITCHING PARAMETERS

$\mathrm{f}_{\mathrm{MAX}} \quad$ Toggle frequency/operating frequency - The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.
${ }^{t}$ PLH Propagation delay time - The time between the specified reference points, normally 1.3 V on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level.
tPHL Propagation delay time - The time between the specified reference points, normally 1.3 V on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level.
tW Pulse width - The time between 1.3 V amplitude points on the leading and trailing edges of a pulse.
$t_{h} \quad H o l d$ time - The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.

Set-up time - The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
tPHZ Output disable time (of a 3-state output) from HIGH level - The time between the 1.3 V level on the input and a voltage 0.5 V below the steady state output HIGH level with the 3 -state output changing from the defined HIGH level to a high-impedance (off) state.
${ }^{t}$ PLZ $\quad$ Output disable time (of a 3-state output) from LOW level - The time between the 1.3 V level on the input and a voltage 0.5 V above the steady state output LOW level with the 3 -state output changing from the defined LOW level to a high-impedance (off) state.
$t_{\text {PZH }} \quad$ Output enable time (of a 3-state output) to a HIGH level - The time between the 1.3 V levels of the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to a HIGH level.
${ }^{\text {t }}$ PZL $\quad$ Output enable time (of a 3-state output) to a LOW level - The time between the 1.3 V levels of the input and output voltage waveforms with the 3 -state output changing from a high-impedance (off) state to a LOW level.
$t_{r e c} \quad$ Recovery time - The time between the 1.3 V level on the trailing edge of an asynchronous input control pulse and the 1.3 V level on a synchronous input (clock) pulse such that the device will respond to the synchronous input.

## LOW POWER SCHOTTKY



Design Considerations
2

## DESIGN CONSIDERATIONS

## Supply Voltage and Temperature Range

The nominal supply voltage ( $V_{C C}$ ) for all TTL circuits is +5.0 V . Commercial grade parts are guaranteed to perform with a $\pm 5 \%$ supply tolerance ( $\pm 250 \mathrm{mV}$ ) over an ambient temperature range of $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$. MIL-grade parts are guaranteed to perform with a $\pm 10 \%$ supply
tolerance ( $\pm 500 \mathrm{mV}$ ) over an ambient temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

TTL families may be mixed for optimum system design. The following tables specify the worst case noise immunity in mixed systems.

## Worst Case TTL DC Noise Immunity / Noise Margins

Electrical Characteristics

| Item | Symbol | TTL Families | Military (-55 to $\left.+125^{\circ} \mathrm{C}\right)$ Commercial (0 to $\mathbf{7 5}^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | VIL | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {OL }}$ | VOH | VIL | $\mathrm{V}_{\mathrm{IH}}$ | VOL | $\mathrm{V}_{\mathrm{OH}}$ |  |
| 6 | TTL | Standard TTL (54/74) | 0.8 | 2.0 | 0.4 | 2.4 | 0.8 | 2.0 | 0.4 | 2.4 | V |
| 7 | HTLL | High Speed TTL ( $54 \mathrm{H} / 74 \mathrm{H}$ ) | 0.8 | 2.0 | 0.4 | 2.4 | 0.8 | 2.0 | 0.4 | 2.4 | V |
| 8 | LPTTL | Low Power TTL, LOO (MSI) | 0.7 | 2.0 | 0.3 | 2.4 | 0.8 | 2.0 | 0.3 | 2.4 | V |
| 9 | STTL | Schottky TL (54S/74S), 93S00 | 0.8 | 2.0 | 0.5 | 2.5 | 0.8 | 2.0 | 0.5 | 2.7 | V |
| 10 | LSTTL | LowPower Schottky TTL (54LS/74LS) | 0.7 | 2.0 | 0.4 | 2.5 | 0.8 | 2.0 | 0.5 | 2.7 | V |

$\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ are the voltages generated at the output. $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ are the voltage required at the input to generate the appropriate output levels. The numbers given above are guaranteed worst-case values.

LOW Level Noise Margins (Military)

| From | To | TTL | HTTL | LPTTL | STTL | LSTTL | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| TTL | 400 | 400 | 300 | 400 | 300 | mV |  |
| HTTL | 400 | 400 | 300 | 400 | 300 | mV |  |
| LPTTL | 500 | 500 | 400 | 500 | 400 | mV |  |
| STTL | 300 | 300 | 200 | 300 | 200 | mV |  |
| LSTTL | 400 | 400 | 300 | 400 | 300 | mV |  |

HIGH Level Noise Margins (Military)

| From To | TTL | HTTL | LPTTL | STTL | LSTTL | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| TTL | 400 | 400 | 400 | 400 | 400 | mV |
| HTTL | 400 | 400 | 400 | 400 | 400 | mV |
| LPTTL | 400 | 400 | 400 | 400 | 400 | mV |
| STTL | 500 | 500 | 500 | 500 | 500 | mV |
| LSTTL | 500 | 500 | 500 | 500 | 500 | mV |

From " $\mathrm{V}_{\mathrm{OH}}$ " to " $\mathrm{V}_{\mathrm{IH}}$ "

LOW Level Noise Margins (Commercial)

| From | To | TTL | HTTL | LPTTL | STTL | LSTTL | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TTL | 400 | 400 | 400 | 400 | 400 | mV |  |
| HTTL | 400 | 400 | 400 | 400 | 400 | mV |  |
| LPTTL | 500 | 500 | 500 | 500 | 500 | mV |  |
| STTL | 300 | 300 | 300 | 300 | 300 | mV |  |
| LSTTL | 300 | 300 | 300 | 300 | 300 | mV |  |

From "VOL" to " $\mathrm{V}_{\text {IL }}$ "

HIGH Level Noise Margins (Commercial)

| From To | TTL | HTTL | LPTTL | STTL | LSTTL | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TTL | 400 | 400 | 400 | 400 | 400 | mV |
| HTTL | 400 | 400 | 400 | 400 | 400 | mV |
| LPTTL | 400 | 400 | 400 | 400 | 400 | mV |
| STTL | 700 | 700 | 700 | 700 | 700 | mV |
| LSTTL | 700 | 700 | 700 | 700 | 700 | mV |

From " $\mathrm{V}_{\mathrm{OH}}$ " to " $\mathrm{V}_{\mathrm{IH}}$ "

## Fan-in and Fan-out

In order to simplify designing with Motorola TTL devices, the input and output loading parameters of all families are normalized to the following values:

1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ in the HIGH state (logic " 1 ")

1 TTL Unit Load (U.L.) $=1.6 \mathrm{~mA}$ in the LOW state (logic " 0 ")

Input loading and output drive factors of all products described in this handbook are related to these definitions.

## EXAMPLES-INPUT LOAD

1. A 7400 gate, which has a maximum IIL of 1.6 mA and $I_{I H}$ of $40 \mu \mathrm{~A}$ is specified as having an input load factor of 1 U.L. (Also called a fan-in of 1 load.)
2. The 74LS95 which has a value of $I_{I L}=0.8 \mathrm{~mA}$ and $I_{I H}$ of $40 \mu \mathrm{~A}$ on the CP terminal, is specified as having an input LOW load factor of

$$
\frac{0.8 \mathrm{~mA}}{1.6 \mathrm{~mA}} \text { or } 0.5 \mathrm{U} . \mathrm{L} .
$$

and an input HIGH load factor of

$$
\frac{40 \mu \mathrm{~A}}{40 \mu \mathrm{~A}} \text { or } 1 \mathrm{U} . \mathrm{L} .
$$

3. The 74LSOO gate which has an IIL of 0.36 mA and an $I_{1 H}$ of $20 \mu \mathrm{~A}$, has an input LOW load factor of

$$
\frac{0.36 \mathrm{~mA}}{1.6 \mathrm{~mA}} \text { or } 0.225 \mathrm{U} . \mathrm{L}
$$

(normally rounded to 0.25 U.L.) and an input HIGH load factor of

$$
\frac{20 \mu \mathrm{~A}}{40 \mu \mathrm{~A}} \text { or } 0.5 \mathrm{U} . \mathrm{L} .
$$

## EXAMPLES-OUTPUT DRIVE

1. The output of the 7400 will sink 16 mA in the LOW (logic " 0 ") state and source $800 \mu \mathrm{~A}$ in the HIGH (logic " 1 ") state. The normalized output LOW drive factor is therefore

$$
\frac{16 \mathrm{~mA}}{1.6 \mathrm{~mA}}=10 \mathrm{U} . \mathrm{L} .
$$

and the output HIGH drive factor is

$$
\frac{800 \mu \mathrm{~A}}{40 \mu \mathrm{~A}} \text { or } 20 \mathrm{U} . \mathrm{L} .
$$

2. The output of the 74LSOO (Commercial Grade) will sink 8.0 mA in the LOW state and source $400 \mu \mathrm{~A}$ in the HIGH state. The normalized output LOW drive factor is

$$
\frac{8.0 \mathrm{~mA}}{1.6 \mathrm{~mA}} \text { or } 5 \mathrm{U} . \mathrm{L} .
$$

and the output HIGH drive factor is

$$
\frac{400 \mu \mathrm{~A}}{40 \mu \mathrm{~A}} \text { or } 10 \text { U.L. }
$$

Relative load and drive factors for the basic TTL families are given in Table I.

TABLE !

| FAMILY | INPUT LOAD |  | OUTPUT DRIVE |  |
| :--- | :---: | :---: | :---: | :---: |
|  | HIGH | LOW | HIGH | LOW |
| 74 LS00 | 0.5 U.L. | 0.25 U.L. | 10 U.L. | 5 U.L. |
| 7400 | 1 U.L. | 1 U.L. | 20 U.L. | 10 U.L. |
| 9000 | 1 U.L. | 1 U.L. | 20 U.L. | 10 U.L. |
| $74 H 00$ | 1.25 U.L. | 1.25 U.L. | 25 U.L. | 12.5 U.L. |
| 74500 | 1.25 U.L. | 1.25 U.L. | 25 U.L. | 12.5 U.L. |

Values for MSI devices vary significantly from one element to another. Consult the appropriate data sheet for actual characteristics.

## Wired-OR Applications

Certain TTL devices are provided with an "open" collector output to permit the Wired-OR actually WiredAND) function. This is achieved by connecting open collector outputs together and adding an external pullup resistor.

The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between a maximum value (established to maintain the required $\mathrm{V}_{\mathrm{OH}}$ with all the OR tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW).

## MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES

$$
\begin{gathered}
\mathrm{RX}_{\mathrm{X}(\mathrm{MIN})}=\frac{\mathrm{v}_{\mathrm{CC}(\mathrm{MAX})}-\mathrm{V}_{\mathrm{OL}}}{\mathrm{IOL}_{\mathrm{OL}}-\mathrm{N}_{2}(\mathrm{LOW}) \cdot 1.6 \mathrm{~mA}} \\
\mathrm{R}_{\mathrm{X}(\mathrm{MAX})}=\frac{\mathrm{V}_{\mathrm{CC}(\mathrm{MIN})}-\mathrm{V}_{\mathrm{OH}}}{\mathrm{~N}_{1} \cdot \mathrm{IOH}^{+\mathrm{N}_{2}(\mathrm{HIGH}) \cdot 40 \mu \mathrm{~A}}}
\end{gathered}
$$

where:

| $R_{X}$ | $=$ External Pull-up Resistor |
| :--- | :--- |
| $N_{1}$ | $=$ Number of Wired-OR Outputs |
| $N_{2}$ | $=$ Number of Input Unit Loads being Driven |
| $I_{O H}=I_{C E X}$ | $=$ Output HIGH Leakage Current |
| $I_{O L}$ | $=$ LOW Level Fan-out Current of Driving Element |
| $V_{O L}$ | $=$ Output LOW Voltage Level $(0.5 \mathrm{~V})$ |
| $V_{O H}$ | $=$ Output HIGH Voltage Level $(2.4 \mathrm{~V})$ |
| $V_{C C}$ | Power Supply Voltage |

Example: Four 74LSO3 gate outputs driving four other 74LS gates or MSI inputs.

$$
\mathrm{R}_{\mathrm{X}(\mathrm{MIN})}=\frac{5.25 \mathrm{~V}-0.5 \mathrm{~V}}{8 \mathrm{~mA}-1.6 \mathrm{~mA}}=\frac{4.75 \mathrm{~V}}{6.4 \mathrm{~mA}}=742 \Omega
$$

$$
\mathrm{R}_{\mathrm{X}(\mathrm{MAX})}=\frac{4.75 \mathrm{~V}-2.4 \mathrm{~V}}{4 \cdot 100 \mu \mathrm{~A}+2 \cdot 40 \mu \mathrm{~A}}=\frac{2.35 \mathrm{~V}}{0.48 \mathrm{~mA}}=4.9 \mathrm{k} \Omega
$$

where:

| $\mathrm{N}_{1}$ | $=4$ |
| :--- | :--- |
| $\mathrm{~N}_{2}(\mathrm{HIGH})$ | $=4 \cdot 0.5 \mathrm{U} . \mathrm{L}$. |
| $\mathrm{N}_{2}(\mathrm{LOW})$ | $=4 \mathrm{U} . \mathrm{L}$. |
| $\mathrm{I}_{\mathrm{OH}}$ | $=100 \mu \mathrm{~m}$ |
| $\mathrm{I}_{\mathrm{OL}}$ | $=8 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $=0.5 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | $=2.4 \mathrm{~V}$ |

Any value of pull-up resistor between $742 \Omega$ and $4.9 \mathrm{k} \Omega$ can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

## Unused Inputs

For best noise immunity and switching speed, unused TTL inputs should not be left floating, but should be held between 2.4 V and the absolute maximum input voltage.

Two possible ways of handling unused inputs are:

1. Connect unused input to $V_{C C}$. Most 74LS inputs have a breakdown voltage $>15 \mathrm{~V}$ and require, therefore, no series resistor. For all multi-emitter conventional TTL inputs, a 1 to $10 \mathrm{k} \Omega$ current limiting series resistor is recommended, to protect against $\mathrm{V}_{\mathrm{CC}}$ transients that exceed 5.5 V .
2. Connect the unused input to the output of an unused gate that is forced HIGH.

CAUTION: Do not connect an unused LSTTL input to another input of the same NAND or AND function. This method, recommended for normal TTL, increases the input coupling capacitance and thus reduces the ac noise immunity.

## Interconnection Delays

For those parts of a system in which timing is critical, designers should take into account the finite delay along the interconnections. These range from about 0.12 to 0.15 ns /inch for the type of interconnections normally used in TTL systems. Exceptions occur in systems using ground planes with STTL to reduce ground noise during a logic transition; ground planes give higher distributed capacitance and delays of about 0.15 to $0.22 \mathrm{~ns} /$ inch.

Most interconnections on a logic board are short enough that the wiring and load capacitance can be treated as a lumped capacitance for purposes of estimating their effect on the propagation delay of the driving circuit. When an interconnection is long enough that its delay is one-fourth to one-half of the signal transition time, the driver output waveform exhibits noticeable slope changes during a transition. This is evidence that during the initial portion of the output voltage transition the driver sees the characteristic impedance of the interconnection (normally $150 \Omega$ to $200 \Omega$ ), which for transient conditions appears as a resistor returned to the quiescent voltage existing just before the beginning of the transition. This characteristic impedance forms a voltage divider with the driver output impedance, tending to produce a signal transition having the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated signal travels to the far end of the interconnection, which is essentially an unterminated transmission line, whereupon the signal starts doubling. Simultaneously, a reflection voltage is generated which has the same amplitude and polarity as the original signal, e.g., if the driver output signal is positive-going the reflection will be positive-going, and as it travels back toward the driver it adds to the line voltage. At the instant the reflection arrives at the driver it adds algebraically to the still-rising driver output, accelerating the transition rate and producing the noticeable change in slope.

If an interconnection is of such length that its delay is longer than half the signal transition time, the attenuated output of the driver has time to reach substantial completion before the reflection arrives. In the limit, the waveform observed at the driver output is a 2-step signal with a pedestal. In this circumstance the first load circuit to receive a full signal is the one at the far end, because of the doubling effect, while the last one to receive a full signal is the one nearest the driver since it must wait for the reflection to complete the transi-
tion. Thus, in a worst-cast situation, the net contribution to the overall delay is twice the delay of the interconnection because the initial part of the signal must travel to the far end of the line and the reflection must return.

When load circuits are distributed along an interconnection, the input capacitance of each will cause a small reflection having a polarity opposite that of the signal transition, and each capacitance also slows the transition rate of the signal as it passes by. The series of small reflections, arriving back at the driver, is subtractive and has the effect of reducing the apparent amplitude of the signal. The successive slowing of the transition rate of the transmitted signal means that it takes longer for the signal to rise or fall to the threshold level of any particular load circuit. A rough but workable approach is to treat the load capacitances as an increase in the intrinsic distributed capacitance of the interconnection. Increasing the distributed capacitance of a transmission line reduces its impedance and increases its delay. A good approximation for ordinary TTL interconnections is that distributed load capacitance decreases the characteristic impedance by about one-third and increases the delay by one-half.

Another advantage of LSTTL has to do with its output impedance during a positive-going transition. Whereas the low output impedance of STTL and HTTL allows these circuits to force a larger initial swing into a low impedance interconnection, the low output impedance also has a disadvantage. It makes the reflection coefficient negative at the driven end of the interconnection, a circumstance that exists any time a transmission line is terminated by an impedance lower than its characteristic impedance. This means that when the reflection from the (essentially) open end of the interconnection arrives back at the driver it will be re-reflected with the opposite polarity. The result is a sequence of reflected signals which alternate in sign and decrease in magnitude, commonly known as ringing. The lower the driver output impedance, the greater the amplitude of the ringing and the longer it takes to damp out.

The output impedance of LSTTL, on the other hand, is closer to the characteristic impedance of the interconnections commonly used with TTL, and ringing is practically non-existent. Thus no special packaging is required. This advantage, combined with excellent speed, modest edge rates and very low transient currents, are some of the reasons that designers have found LSTTL extremely easy to work with and very cost effective.

LOW POWER SCHOTTKY


## Device Index and Selector Information

## NUMERICAL INDEX OF DEVICES

DEVICE
DESCRIPTION
PAGE
SN54LS00/SN74LS00 Quad 2-Input NAND Gate ..... 4-3
SN54LS02/SN74LS02 Quad 2-Input NOR Gate ..... 4-4
SN54LS03/SN74LS03 Quad 2-Input NAND Gate (Open Collector) ..... 4-5
SN54LS04/SN74LS04 Hex Inverter ..... 4-6
SN54LS05/SN74LS05 Hex Inverter (Open Collector) ..... 4-7
SN54LS08/SN74LS08 Quad 2-Input AND Gate ..... 4-8
SN54LS09/SN74LS09 Quad 2-Input AND Gate (Open Collector) ..... 4-9
SN54LS10/SN74LS10 Triple 3-Input NAND Gate ..... 4-10
SN54LS11/SN74LS11 Triple 3-Input AND Gate ..... 4-11
SN54LS13/SN74LS13 Dual 4-Input Schmitt Trigger ..... 4-12
SN54LS14/SN74LS14 Hex Schmitt Trigger ..... 4-12
SN54LS15/SN74LS15 Triple 3-Input AND Gate (Open Collector) ..... 4-14
SN54LS20/SN74LS20 Dual 4-Input NAND Gate ..... 4-15
SN54LS21/SN74LS21 Dual 4-input AND Gate ..... 4-16
SN54LS22/SN74LS22 Dual 4-Input NAND Gate (Open Collector) ..... 4-17
SN54LS27/SN74LS27 Triple 3-Input NOR Gate ..... 4-18
SN54LS30/SN 74LS30 8-Input NAND Gate ..... 4-19
SN54LS32/SN74LS32 Quad 2-Input OR Gate ..... 4-20
SN54LS37/SN74LS37 Quad 2-Input NAND Buffer ..... 4-21
SN54LS38/SN74LS38 Quad 2-Input NAND Buffer (Open Collector) ..... 4-22
SN54LS40/SN74LS40 Dual 4-Input NAND Buffer ..... 4-23
SN54LS42/SN74LS42 1-of-10 Decoder ..... 5-2
SN54LS51/SN74LS51 Dual AND-OR-Invert Gate ..... 4-24
SN54LS54/SN74LS54 2-3-3-2-Input ..... 4-25
SN54LS55/SN74LS55 2-Wide 4-Input ..... 4-26
SN54LS73/SN74LS73 Dual JK Flip-Flop ..... $4-27$
SN54LS74/SN74LS74 Dual D Flip-Flop ..... 4-29
SN54LS83/SN74LS83 4-Bit Full Adder ..... 5-5
SN54LS85/SN74LS85 4-Bit Magnitude Comparator ..... 5-8
SN54LS86/SN74LS86 Quad Exclusive OR Gate ..... 4-31
SN54LS90/SN74LS90 Decade Counter ..... 5-9
SN54LS92/SN74LS92 Divide-by-12 Counter ..... 5-9
SN54LS93/SN74LS93 4-Bit Binary Counter ..... 5-9
SN54LS95/SN74LS95 4-Bit Shift Register ..... 5-15
SN54LS109/SN74LS109 Dual JK Edge-Triggered Flip-Flop ..... 4-32
SN54LS112/SN74LS112 Dual JK Edge-Triggered Flip-Flop ..... 4.34
SN54LS113/SN74LS113 Dual JK Edge-Triggered Flip-Flop ..... 4-36
SN54LS114/SN74LS114 Dual JK Edge-Triggered Flip-Flop ..... 4-38
SN54LS125/SN74LS125 Quad 3-State Buffer (LOW Enable) ..... 4-40
SN54LS126/SN74LS126 Quad 3-State Buffer (HIGH Enable) ..... 4-40
SN54LS132/SN74LS132 Quad 2-Input Schmitt Trigger ..... 4-42
SN54LS133/SN74LS133 13-Input NAND Gate ..... 4-44
SN54LS136/SN74LS136 Quad Exclusive OR (Open Collector) ..... 4-45
SN54LS138/SN74LS138 1-of-8 Decoder/Demultiplexer ..... 5-19
SN54LS139/SN74LS139 Dual 1-of-4 Decoder/Demultiplexer ..... 5-22
SN54LS151/SN74LS151 8-Input Multiplexer ..... 5-25
SN54LS152/SN74LS152 ..... 5-28
SN54LS153/SN74LS153 Dual 4-Input Multiplexer ..... 5-31
SN54LS155/SN74LS155 Dual 1-of-4 Decoder ..... 5-34

## NUMERICAL INDEX OF DEVICES (Cont'd)

DEVICE DESCRIPTION PAGE
SN54LS156/SN74LS156
SN54LS157/SN74LS157
SN54LS158/SN74LS158
SN54LS160/SN74LS160
SN54LS161/SN74LS161
SN54LS162/SN74LS162
SN54LS163/SN74LS163
SN54LS164/SN74LS164
SN54LS170/SN74LS170
SN54LS174/SN74LS174
SN54LS175/SN74LS175
SN54LS181/SN74LS181
SN54LS190/SN74LS190
SN54LS191/SN74LS191
SN54LS192/SN74LS192
SN54LS193/SN74LS193
SN54LS194/SN74LS194
SN54LS195/SN74LS195
SN54LS196/SN74LS196
SN54LS197/SN74LS197
SN54LS251/SN74LS251
SN54LS253/SN74LS253
SN54LS257/SN74LS257
SN54LS258/SN74LS258
SN54LS259/SN74LS259
SN54LS266/SN74LS266
SN54LS279/SN74LS279
SN54LS283/SN74LS283
SN54LS290/SN74LS290
SN54LS293/SN74LS293
SN54LS295/SN74LS295
SN54LS298/SN74LS298
SN54LS365/SN74LS365
SN54LS366/SN74LS366
SN54LS367/SN74LS367
SN54LS368/SN74LS368
SN54LS670/SN74LS670
Dual 1-of-4 Decoder (Open Collector) ..... 5-34
Quad 2-Input Multiplexer (Non-Inverting) ..... 5-38
Quad 2-Input Multiplexer (Inverting) ..... 5-41
BCD Decade Counter, Asynchronous Reset ..... 5-44
4-Bit Binary Counter, Asynchronous Reset ..... 5.44
BCD Decade Counter, Synchronous Reset ..... 5-44
4-Bit Binary Counter, Synchronous Reset ..... 5-44
8-Bit Shift Register (Serial In-Parallel Out) ..... 5-49
$4 \times 4$ Register File (Open Collector) ..... 5-53
Hex D Flip-Flop w/Clear ..... 5-57
Quad D Flip-Flop w/Clear ..... 5-60
4-Bit ALU ..... 5-63
Up/Down Decade Counter ..... 5-68
Up/Down Binary Counter ..... 5-68
Up/Down Decade Counter ..... 5-75
Up/Down Binary Counter ..... 5-75
4-Bit Right/Left Shift Register ..... 5-81
4-Bit Shift Register ..... 5-85
Decade Counter ..... 5-89
4-Bit Binary Counter ..... 5-89
8-Input Multiplexer (3-State) ..... 5-95
Dual 4-Input Multiplexer (3-State) ..... 5-99
Quad 2-Input Multiplexer (3-State) ..... 5-102
Quad 2-Input Multiplexer (3-State) ..... 5-105
8-Bit Addressable Latch ..... 5-108
Quad Exclusive NOR (Open Collector) ..... 4-46
Quad Set-Reset Latch ..... 4-47
4-Bit Full Adder (Rotated LS83) ..... 5-109
Decade Counter ..... 5-112
4-Bit Binary Counter ..... 5-112
4-Bit Shift Register (3-State) ..... 5-117
Quad 2-Input Multiplexer w/Output Latches ..... 5-121
Hex Buffer w/Common Enable (3-State) ..... 4-48
Hex Inverter w/Common Enable (3-State) ..... 4-48
Hex Buffer, 4-Bit \& 2-Bit (3-State) ..... $4-48$
Hex Inverter, 4-Bit \& 2-Bit (3-State) ..... 4-48
$4 \times 4$ Register File (3-State) ..... 5-124

## DEVICES TO BE INTRODUCED

## DEVICE

SN54LS01/SN74LS01
SN54LS12/SN74LS12
SN54LS28/SN74LS28
SN54LS47/SN74LS47
SN54LS48/SN 74LS48
SN54LS49/SN74LS49
SN54LS76/SN74LS76
SN54LS78/SN74LS78
SN54LS89/SN74LS89
SN54LS122/SN74LS122
SN54LS123/SN74LS123
SN54LS124/SN74LS124
SN54LS165/SN74LS165
SN54LS168/SN74LS168
SN54LS169/SN74LS169
SN54LS173/SN74LS173
SN54LS182/SN74LS182
SN54LS221/SN74LS221
SN54LS240/SN 74LS240
SN54LS241/SN74LS241
SN54LS256/SN74LS256
SN54LS260/SN74LS260
SN54LS273/SN74LS273
SN54LS280/SN74LS280
SN54LS299/SN74LS299
SN54LS324/SN74LS324
SN54LS352/SN74LS352
SN54LS353/SN74LS353
SN54LS373/SN74LS373
SN54LS374/SN74LS374
SN54LS375/SN74LS375
SN54LS377/SN74LS377
SN54LS378/SN74LS378
SN54LS379/SN74LS379
SN54LS386/SN74LS386
SN54LS390/SN74LS390
SN54LS393/SN74LS393
SN54LS395/SN74LS395
SN54LS398/SN74LS398
SN54LS399/SN74LS399
SN54LS490/SN74LS490
SN54LS502/SN74LS502
SN54LS503/SN74LS503
SN54LS504/SN 74LS504
SN54LS540/SN74LS540
SN54LS541/SN74LS541
SN54LS573/SN 74LS573

DESCRIPTION
Quad 2-Input NAND Gate (Open Collector)
Triple 3-Input NAND Gate (Open Collector)
Quad 2-Input NOR Buffer
BCD-to-Seven Segment Decoder/Driver (Open Collector)
BCD-to-Seven Segment Decoder/Driver
BCD-to-Seven Segment Decoder/Driver (Open Collector)
Dual JK Flip-Flop
Dual JK Flip-Flop
$16 \times 4$ RAM
Retriggerable Monostable Multivibrator (Int Res)
Dual Retriggerable Monostable Multivibrator
Dual VCO
8-Bit Parallel In/Serial Out Shift Register
Up/Down Decade Counter
Up/Down Binary Counter
4-Bit Register, 3-State
Carry Look-Ahead Generator
Dual One-Shot (Very Stable)
Octal Inverting Bus/Line Driver
Octal Bus/Line Driver
Dual 4-Bit Addressable Latch
Dual 5-Input NOR Gate
Octal D Flip-Flop w/Master Reset (20-pin)
9-Bit Parity Generator/Checker
8-Bit Universal Shift Register
VCO w/2-Phase Outputs
Dual 4-Input Multiplexer (Inverting LS153)
Dual 4-Input Multiplexer, 3-State
Octal Transparent Latch (20-pin)
Octal D Flip-Flop
Quad Latch
Octal D Flip-Flop w/Enable
Hex D Flip-Flop w/Enable
4-Bit D Flip-Flop w/Enable
Quad Exclusive OR
Dual Decade Counter
Dual 4-Bit Binary Counter
Shift Register, 3-State
Quad 2-Input Multiplexer w/Output Register
LS398 w/Q \& $\overline{\mathrm{Q}}$ Outputs
Dual Decade Counter
8-Bit Successive Approximation Register 8-B it Successive Approximation Register 12-Bit Successive Approximation Register 240 w/Inputs one side, Output on other 241 w/Inputs one side, Output on other 373 w/Inputs one side, Output on other

SSI SELECTOR GUIDE

| Function | Low Power Schottky $5 \mathrm{~ns} / 2 \mathrm{~mW}$ | $\begin{gathered} \text { Std. TTL } \\ 54 / 74 \\ 10 \mathrm{~ns} / 10 \mathrm{~mW} \end{gathered}$ | $\begin{aligned} & \text { High Speed } \\ & 54 / 74 \mathrm{H} \\ & 6 \mathrm{~ns} / 22 \mathrm{~mW} \end{aligned}$ | High Speed Schottky $3 \mathrm{~ns} / 19 \mathrm{~mW}$ | Logic Symbol | LSTTL <br> Data Sheet Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAND Gates |  |  |  |  |  |  |
| Hex Inverters | 54/74LS04 | 54/7404 | 54/74H04 | 54/74S04 | D-1 | 4-6 |
| Hex Inverts (O.C.) | 54/74LS05 | 54/7405 | 54/74H05 | 54/74S05 | D-1 | 4-7 |
| Dual 4-Input Schmitt Hex Schmitt Trigger | $\begin{aligned} & \text { 54/74LS13 } \\ & 54 / 74 \text { LS } 14 \end{aligned}$ | $\begin{aligned} & 54 / 7413 \\ & 54 / 7414 \end{aligned}$ |  |  | $\begin{aligned} & D-4 \\ & D-1 \end{aligned}$ | $\begin{aligned} & 4-12 \\ & 4-12 \end{aligned}$ |
| Quad 2-Input | 54/74LS00 | 54/7400 | 54/74H00 | 54/74S00 | D-2 | 4-3 |
| Quad 2-Input (O.C.) | 54/74LS03 | 54/7403 | 54/74H01 | 54/74S03 | D-2 | 4-5 |
| Quad 2-Input (48 mA) | 54/74LS37 | 54/7437 |  |  | D-2 | 4-21 |
| Quad 2-Input (O.C. $48 \mathrm{~mA})$ | 54/74LS38 | 54/7438 |  |  | D-2 | 4-22 |
| Quad 2-Input Schmitt | 54/74LS 132 | 54/74132 |  | 54/74S132 | D-2 | 4-42 |
| Triple 3-Input | 54/74LS10 | 54/7410 | 54/74H10 | 54/74S10 | D-3 | 4-10 |
| Dual 4-Input | 54/74LS20 | 54/7420 | 54/74H20 | 54/74S20 | D-4 | 4-15 |
| Dual 4-Input (O.C.) | 54/74LS22 | 54/7422 | 54/74H22 | 54/74S22 | D-4 | 4-17 |
| Dual 4-Input Buffer | 54/74LS40 | 54/7440 | 54/74H40 | 54/74S40 | D-4 | 4-23 |
| 8-Input | 54/74LS30 | 54/7430 | 54/74H30 | 54/74S30 | D-5 | 4-19 |
| NOR Gates |  |  |  |  |  |  |
| Quad 2-Input | 54/74LS02 | 54/7402 |  | 54/74S02 | D-6 | 4-4 |

## SSI LOGIC SYMBOLS



## SSI SELECTOR GUIDE

| Function | Low Power Schottky $5 \mathrm{~ns} / 2 \mathrm{~mW}$ | $\begin{array}{\|c} \text { Std. TTL } \\ 54 / 74 \\ 10 \mathrm{~ns} / 10 \mathrm{~mW} \end{array}$ | $\begin{gathered} \text { High Speed } \\ 54 / 74 \mathrm{H} \\ 6 \mathrm{~ns} / 22 \mathrm{~mW} \end{gathered}$ | High Speed Schottky $3 \mathrm{~ns} / 19 \mathrm{~mW}$ | Logic Symbol | LSTTL <br> Data Sheet Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND Gates |  |  |  |  |  |  |
| Quad 2-Input | 54/74LS08 | 54/7408 | 54/74H08 | 54/74S08 | D-7 | 4-8 |
| Quad 2-Input (O.C.) | 54/74L.S09 | 54/7409 | 54/74H09 | 54/74S09 | D-7 | 4-9 |
| Triple 3-Input | 54/74LS11 | 54/7411 | 54/74H11 | 54/74S 11 | D-8 | 4-11 |
| Triple 3-Input (O.C.) | 54/74LS15 |  | 54/74H15 | 54/74S15 | D-8 | 4-14 |
| Dual 4-Input | 54/74LS21 | 54/7421 | $54 / 74 \mathrm{H} 21$ |  | D-9 | 4-16 |
| OR Gates |  |  |  |  |  |  |
| Quad 2-Input | 54/74LS32 | 54/7432 |  | 54/74S32 | D-10 | 4-20 |

Exclusive OR Gate

| Quad 2-Input | $54 / 74$ LS86 | $54 / 7486$ |  | $54 / 74 S 86$ | $D-11$ | $4-31$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Quad 2-Input (O.C) | $54 / 74$ LS136 |  |  |  | $D-11$ | $4-45$ |

Exclusive NOR Gate

| Quad 2-Input (O.C.) | $54 / 74$ LS266 | 8242 |  |  | D-12 | $4-46$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

AND-OR-INVERT Gates

| Dual 2-2 Input | $54 / 74 L S 51$ | $54 / 7451$ | $54 / 74 H 51$ | $54 / 74 S 51$ | $D-13$ | $4-24$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2-2-3-3$ Input | $54 / 74 L S 54$ |  |  |  | $D-14$ | $4-25$ |
| $4-4$ Input | $54 / 74 L S 55$ |  |  |  | $D-15$ | $4-26$ |

## SSI LOGIC SYMBOLS



D10


LS32


LS51


LS11, LS15

D11


LS86, LS136

D14


LS54


LS21

D12


LS266

D15


LS55

SSI SELECTOR GUIDE

| Function | Low Power Schottky $5 \mathrm{~ns} / 2 \mathrm{~mW}$ | $\begin{gathered} \text { Std. TTL } \\ 54 / 74 \\ 10 \mathrm{~ns} / 10 \mathrm{~mW} \end{gathered}$ | $\begin{aligned} & \text { High Speed } \\ & 54 / 74 \mathrm{H} \\ & 6 \mathrm{~ns} / 22 \mathrm{~mW} \end{aligned}$ | High Speed Schottky $3 \mathrm{~ns} / 19 \mathrm{~mW}$ | Logic Symbol | LSTTL <br> Data Sheet Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dual Flip-Flops |  |  |  |  |  |  |
| Dual JK | 54/74LS73 | 54/7473 | $\begin{aligned} & 55 / 74 \mathrm{H} 73, \\ & 54 / 74 \mathrm{H} 103 \end{aligned}$ |  | D-16 | 4-27 |
| Dual D | 54/74LS74 | 54/7474 | 54/74H74 | 54/74S74 | D-17 | 4-29 |
| Dual J $\bar{K}$ | 54/74LS109 | 54/74109 |  | 54/74S109 | D-18 | 4-32 |
| Dual JK | 54/74LS112 |  |  | 54/74S112 | D-19 | 4-34 |
| Dual JK | 54/74LS113 |  |  | 54/74S113 | D-20 | 4-36 |
| Dual JK | 54/74LS114 |  |  | 54/74S114 | D-21 | 4-38 |



## MSI SELECTOR GUIDE BY FUNCTION

Arithmetic Operators
(CLA = Carry Lookahead)

|  | $\begin{aligned} & \dot{0} \\ & \underset{\sim}{u} \\ & \underset{\sim}{U} \\ & \underset{\sim}{u} \end{aligned}$ | 응 0 0.0 0.0 0 0 |  | ¢ $\underbrace{2}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Adder | 74LS83 | Full Binary 4-Bit w/ Carry | 4 | 15 | 95 | 5-6 |
| Adder | 74LS283 | Full Binary 4-Bit w/ Carry | 4 | 15 | 95 | 5-109 |
| Arithmetic Logic Unit | 74LS181 | ALU with External CLA | 4 | 20 | 105 | 5-63 |

## MSI SELECTOR GUIDE BY FUNCTION

| Counters |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}=$ Asynchronous $\mathbf{S}=$ Synchronous |  |  |  |  |  |  |  |  |
| $\begin{aligned} & .0 \\ & 0.0 \\ & 0 \\ & 5 \\ & \hline 14 \end{aligned}$ |  | 을 $\frac{0}{0}$ 0 |  |  |  |  |  |  |
| Asynchronous | 74LS90 | $2 \times 5$ |  | L | 50 | 33 | 45 | 5-9 |
| Asynchronous | 74LS92 | $2 \times 6$ |  | L | 50 | 33 | 45 | 5-9 |
| Asynchronous | 74LS93 | 2x8 |  | L | 50 | 46 | 45 | 5-9 |
| Asynchronous | 74LS 196 | $2 \times 5$ | A | L | 60 | 48 | 60 | 5-89 |
| Asynchronous | 74LS197 | $2 \times 8$ | A | L | 70 | 60 | 60 | 5-89 |
| Synchronous | 74LS160 | $10$ <br> Presettable | S | 5 | 45 | 15 | 95 | 5-44 |
| Synchronous | 74LS161 | $16$ <br> Presettable | S | - | 45 | 15 | 95 | 5-44 |
| Synchronous | 74LS162 | $10$ <br> Presettable | S | 5 | 45 | 15 | 95 | 5.44 |
| Synchronous | 74LS163 | $16$ <br> Presettable | S | - | 45 | 15 | 95 | 5-44 |
| Up / Down | 74LS192 | 10 | A | 5 | 40 | 30 | 85 | 5-75 |
| Up / Down | 74LS193 | 16 | A | $\checkmark$ | 40 | 30 | 85 | 5-75 |
| Up / Down | 74LS190 | 10 | A | $\Gamma$ | 40 | 20 | 90 | 5-68 |
| Up / Down | 74LS191 | 16 | A | 5 | 40 | 20 | 90 | 5-68 |

## MSI SELECTOR GUIDE BY FUNCTION

| Decoders/Demultiplexers <br> Unit Load (UL) $=40 \mu A$ HIGH/1.6 mA LOW |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 든 } \\ & \text { OU } \\ & \text { E14 } \end{aligned}$ | $\begin{aligned} & \dot{0} \\ & \dot{2} \\ & \dot{U} \\ & \dot{Z} \\ & \dot{\sim} \end{aligned}$ |  | elqeus MO7 en!ıフヲ | słndinO MOT en!zov |  |  |  |  |  |  |
| Dual 1-of-4 | 74LS139 | $2+2$ | $1+1$ | 4+4 |  | 22 | 19 | 34 | 5 | 5-22 |
| Dual 1-of-4 | 74LS155 | 2 | $2+2$ | 4+4 |  | 18 | 15 | 30 | 5 | 5-34 |
| Dual 1-of-4 | 74LS156 | 2 | $2+2$ | 4+4 | 5.5 V | 33 | 26 | 31 | 5 | 5-34 |
| 1-Of-8 | 74LS259 | 3 | 1 | 8 |  | 30 | 19 | 60 | 5 | 5-108 |
| 1-of-8 | 74LS42 | 3 | 1 | 8 |  | 17 | 17 | 35 | 5 | 5-3 |
| 1-of-8 | 74LS138 | 3 | 3 | 8 |  | 22 | 21 | 34 | 5 | 5-19 |
| 1-of-10 | 74LS42 | 4 (BCD) |  | 10 |  | 17 |  | 35 | 5 | 5-3 |

3

## MSI SELECTOR GUIDE BY FUNCTION

Latches/Flip-Flops

| $\begin{aligned} & \text { 든 } \\ & \text { E } \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \text { L } \\ & \text { d } \\ & \text { O } \\ & \text { O} \\ & \text { E } \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4-Bit R-S Latch | 74LS279 | 4x(RS) | - | - | - | - | 14 | 19 | 4-47 |
| 4-Bit D Latch | 74LS196 | $4 \times D$ | L | 1(L) | 20 | 28 | 24 | 60 | 5-89 |
| 4-Bit D Latch | 74LS197 | $4 \times D$ | L | 1(L) | 20 | 28 | 24 | 60 | 5-89 |
| 4-Bit D Flip-Flop | 74LS175 | $4 \times D$ | L | 1(」) | 20 | 21 | - | 55 | 5-60 |
| 4-Bit D Flip-Flop | 74LS298 | 4×2 | - | 1(L) | 20 | 20 | - | 65 | 5-121 |
| 6-Bit D Flip-Flop | 74LS 174 | 6 | L | 1 (Г) | 20 | 21 | - | 80 | 5-57 |
| 8-Bit Add. Latch | 74LS259 | 1xD | L | 1(L) <br> 3 add. bits | 11 | 18 | 28 | 70 | 5-108 |
| 4×4 Register File | 74LS170 | 4xD | - | 2 | 25 | - | 26 | 125 | 5-53 |
| $4 \times 4$ Register File (3-state) | 74LS670 | $4 \times \mathrm{D}$ | - | 2 | 25 | - | 24 | 150 | 5-124 |

## MSI SELECTOR GUIDE BY FUNCTION

| Multiplexers <br> Unit Load (UL) $=40 \mu$ A HIGH/1.6 mA LOW |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
| Quad 2-Input | 74LS157 | 1 | x |  | 18 | 14 | 9 | 49 | 5 | 5-38 |
| Quad 2-Input | 74LS 158 | 1 |  | x | 16 | 12 | 7 | 24 | 5 | 5-41 |
| Quad 2-Input | 74LS257 | 1 | 3-State |  | 14 | 16 | 12 | 50 | 5 | 5-102 |
| Quad 2-Input | 74LS258 | 1 |  | 3-State | 12 | 16 | 10 | 35 | 5 | 5-105 |
| Quad 2-Input | 74LS298 | Clocked (edge-trigger) | Latched |  | - | 20 | - | 65 | 5 | 5-121 |
| Dual 4-Input | 74LS 153 | 2 | x |  | 18 | 16 | 10 | 31 | 5 | 5-31 |
| Dual 4-Input | 74LS253 | 2 | 3-State |  | 18 | 16 | 10 | 43 | 5 | 5-99 |
| 8-Input | 74LS151 | 1 | X | X | 28 | 25 | 18 | 30 | 5 | 5-25 |
| 8-Input | 74LS251 | 1 | 3-State | 3-State | 29 | 21 | 18 | 33 | 5 | 5-95 |
| 8 -Input | 74LS152 |  |  | x | 22 | - | 11 | 28 | 5 | 5-28 |

3

## MSI SELECTOR GUIDE BY FUNCTION

| Registers |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}=$ Asynchronous $\quad \mathbf{S}=$ |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \dot{0} \\ & \mathbf{2} \\ & \text { U } \\ & \underset{\sim}{\mathbf{U}} \\ & \text { un } \end{aligned}$ |  |  |  |  |  |  |  |  |
| Parallel-in / Parallel-out Shift Right | 74LS95 | 4 | D | 4S | L | 36 | 20 | 65 | 5-15 |
| Parallel-in / Parallel-out Shift Right | 74LS195 | 4 | J, K | 4S | 」 | 39 | 17 | 70 | 5-85 |
| Parallel-in / Parallel-out Shift Right | 74LS295 | 4 | D | 4S | J | 28 | 40 | 75 | 5-117 |
| Parallel-in / Parallel-out Bi-Directional | 74LS194 | 4 | DR, DL | 4S | J | 36 | 16 | 75 | 5-81 |
| Serial-in / Parallel-out | 74LS164 | 8 | 2D | - | 5 | 18 | 50 | 95 | 5-49 |
| Parallel-in / Parallel-out | 74LS174 | 6 | - | 6 S | 5 | 40 | 21 | 65 | 5-57 |
| Parallel-in / Parallel-out | 74LS175 | 4 | - | 4S | $\checkmark$ | 40 | 21 | 45 | 5-60 |
| Parallel-in / Parallel-out | 74LS298 | 4 | - | $\begin{gathered} \text { 2D } \\ \text { MUX } \end{gathered}$ | L | 30 | 21 | 65 | 5-121 |
| Multiport Registers | 74LS170 | 16 | - | 4A | ㄴ | - | 25 | 125 | 5-53 |
| Multiport Registers | 74LS670 | 16 | - | 4A | ㄴ | - | 30 | 150 | 5-124 |



SSI Data Sheets
4

## SN54LS00/SN74LS00

## QUAD 2-INPUT NAND GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS00X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS00X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for pack ages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | v | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{C C}=\mathrm{MIN}, \mathrm{I}_{\text {N }}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ |
| IL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathbb{I}}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 V$ |
| ${ }^{\mathrm{I} C \mathrm{CH}}$ | Supply Current HIGH |  |  | 0.8 | 1.6 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 2.4 | 4.4 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {tPLH }}$ | Turn Off Delay, Input to Output | 3.0 | 5.0 | 10. | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output | 3.0 | 5.0 | 10 | ns | $C_{L}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## QUAD 2-INPUT NOR GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS02X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LSO2X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $V_{1 H}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{IH}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| los | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\mathrm{I}} \mathrm{CCH}$ | Supply Current HIGH |  |  | 1.6 | 3.2 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 2.4 | 5.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {tPLH }}$ | Turn Off Delay, Input to Output | 3.0 | 5.0 | 10 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0$ |
| ${ }^{\text {tPHL }}$ | Turn On Delay, Input to Output | 3.0 | 5.0 | 10 | ns | $C_{L}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## QUAD 2-INPUT NAND GATE


*OPEN COLLECTOR OUTPUTS
GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LSO3X | 4.5 V | 5.0 V | 5.5 | V |
| SN74LSO3X | 4.75 V | 5.0 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{1 H}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |
| ${ }^{\mathrm{O} \mathrm{OH}}$ | Output HIGH Current |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{v}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| ${ }^{\text {I }} \mathrm{CCH}$ | Supply Current HIGH |  |  | 0.8 | 1.6 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 2.4 | 4.4 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {P/LH }}$ | Turn Off Delay, Input to Output |  | 14 | 22 | ns | $\mathrm{v}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output |  | 10 | 18 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## HEX INVERTER



## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LSO4X | 4.5 V | 5.0 V | 5.5 |  |
| SN74LSO4X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCH }}$ | Supply Current HIGH |  |  | 1.2 | 2.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 3.6 | 6.6 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {PLLH }}$ | Turn Off Delay, Input to Output | 3.0 | 5.0 | 10 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output | 3.0 | 5.0 | 10 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## HEX INVERTER


*OPEN COLLECTOR OUTPUTS
GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MEMPERATURE |  |
| SN54LSO5X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LSO5X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for pack ages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| VIL | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| ${ }^{1} \mathrm{OH}$ | Output HIGH Current |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {OH }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{IH}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1 \mathrm{~N}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | $-0.36$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| ${ }^{\text {I }} \mathrm{CCH}$ | Supply Current HIGH |  |  | 1.2 | 2.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 3.6 | 6.6 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {P PLH }}$ | Turn Off Delay, Input to Output |  | 14 | 22 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output |  | 10 | 18 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## QUAD 2-INPUT AND GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS08X | 4.5 V | 5.0 V | 5.5 V |  |
| SN74LS08X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | v | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}^{\prime} \mathrm{N}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 V$ |
| ${ }^{\mathrm{I} C \mathrm{CH}}$ | Supply Current HIGH |  |  | 2.4 | 4.8 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, Inputs Open |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 4.4 | 8.8 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {PLLH }}$ | Turn Off Delay, Input to Output |  | 8.0 | 13 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output |  | 7.5 | 11 | ns | $C_{L}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## QUAD 2-INPUT AND GATE (WITH OPEN-COLLECTOR OUTPUT)

*Open Collector Outputs


GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LSO9X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LSO9X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $V_{I H}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed input HIGH Voltage |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | Output HIGH Current |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| ${ }^{\mathrm{C} C H}$ | Supply Current HIGH |  |  | 2.4 | 4.8 | mA | $V_{C C}=M A X$, Inputs Open |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 4.4 | 8.8 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {tPLH }}$ | Turn Off Delay, Input to Output |  | 13 | 20 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {tPHL }}$ | Turn On Delay, Input to Output |  | 10 | 15 | ns |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## TRIPLE 3-INPUT NAND GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |  |
| SN54LS10X | 4.5 V | 5.0 V | 5.5 | V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS10X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |  |

$X=$ package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  |  | v | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}^{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{IOL}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{l}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{\text {IIH }}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| ${ }^{\text {I OS }}$ | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\mathrm{I} C C H}$ | Supply Current HIGH |  |  | 0.6 | 1.2 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 1.8 | 3.3 | mA | $V_{C C}=$ MAX, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {t PLH }}$ | Turn Off Delay, Input to Output | 3.0 | 6.0 | 10 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{\text {t PHL }}$ | Turn On Delay, Input to Output | 3.0 | 6.0 | 10 | ns |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## TRIPLE 3-INPUT AND GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS11X | 4.5 V | 5.0 V | 5.5 | V |
| SN74LS11X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 V$ |
| ${ }^{\text {I }} \mathrm{CCH}$ | Supply Current HIGH |  |  | 1.8 | 3.6 | mA | $V_{C C}=M A X$ Inputs Open |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 3.3 | 6.6 | mA | $V_{C C}=M A X, V_{\text {IN }}=0 \mathrm{~V}$ |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {tPLH }}$ | Turn Off Delay, Input to Output | 4.0 | 8.5 | 13 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0$ |
| ${ }^{\text {t PHL }}$ | Turn On Delay, Input to Output | 3.0 | 7.5 | 11 | ns | $C_{L}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \top_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## SCHMITT TRIGGER GATE/INVERTER

DESCRIPTION - The LS13 and LS14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positivegoing and negative-going input thresholds (typically 800 mV ) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.

## LOGIC AND CONNECTION DIAGRAMS



Vin Versus Vout TRANSFER FUNCTION


Fig. 1


Fig. 3

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS14X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS14X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{T}+}$ | Positive-Going Threshold Voltage |  |  | 1.6 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {T- }}$ | Negative-Going Threshold Voltage |  |  | 0.8 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{T}+} \mathrm{V}_{\mathrm{T}-}$ | Hysteresis |  | 0.4 | 0.8 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{\mathbf{T}+}$ | Input Current at Positive-Going Threshold |  |  | -0.14 |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{T}+}$ |
| ${ }^{1}$ - | Input Current at Negative-Going Threshold |  |  | -0.18 |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{T}-}$ |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCH}$ | Supply Current HIGH |  |  | 8.6 | 16 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\text {I }} \mathrm{CCL}$ | Supply Current LOW |  |  | 12 | 21 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ |

AC CHARACTERISTICS: TA $_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAX |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LS 13 | LS14 |  |  |
| ${ }^{\text {t PLH }}$ | Propagation Delay, Input to Output | 27 | 20 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t PHL }}$ | Propagation Delay, Input to Output | 27 | 20 | ns | $C_{L}=15 \mathrm{pF}$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.


## TRIPLE 3-INPUT AND GATE


*OPEN COLLECTOR OUTPUTS

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS15X | 4.5 V | 5.0 V | 5.5 V |  |
| SN74LS15X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{iH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{C C}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| ${ }^{\mathrm{OH}}$ | Output HIGH Current |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| ${ }^{\mathrm{I} C \mathrm{CH}}$ | Supply Current HIGH |  |  | 1.8 | 3.6 | mA | $V_{C C}=M A X$, Inputs Open |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 3.3 | 6.6 | mA | $V_{C C}=M A X, V_{I N}=0 \mathrm{~V}$ |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {t PLH }}$ | Turn Off Delay, Input to Output | 7.0 | 13 | 20 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega \end{aligned}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output | 5.0 | 10 | 15 | ns |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## DUAL 4-INPUT NAND GATE



## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS20X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS20X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS ( Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | v | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | v | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\mathrm{CD}}$ | input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{QL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{O}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{1 \mathrm{~N}}=10 \mathrm{~V}$ |
| ${ }_{\text {IL }}$ | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\mathrm{I}} \mathrm{CCH}$ | Supply Current HIGH |  |  | 0.4 | 0.8 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 1.2 | 2.2 | mA | $V_{C C}=M A X$, Inputs Open |

## AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
|  |  | MIN | TYP | MAX |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Turn Off Delay, Input to Output | 3.0 | 7.0 | 12 | ns | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PHL}}$ | Turn On Delay, Input to Output | 3.0 | 7.0 | 12 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## DUAL 4-INPUT AND GATE



| GUARANTEED OPERATING RANGES |
| :--- |
| PART NUMBERS |
|  |  |
|  |
|  |
| SN74LS21X |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | v | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{1 \times}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voitage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{M} / \mathrm{N}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
| ${ }^{\prime} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ |
| $\underline{\text { IL }}$ | Input LOW Current |  |  |  | -0.36 | mA | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\mathrm{I} C+H}$ | Supply Current HIGH |  |  | 1.2 | 2.4 | mA | $V_{C C}=M A X$, Inputs Open |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 2.2 | 4.4 | mA | $V_{C C}=M A X, V_{\text {IN }}=0 \mathrm{~V}$ |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $t_{\text {PLH }}$ | Turn Off Delay, Input to Output |  | 10 | 15 | ns | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PHL}}$ | Turn On Delay, Input to Output |  | 8.0 | 12 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## DUAL 4-INPUT NAND GATE


*OPEN COLLECTOR OUTPUTS

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS22X | 4.5 V | 5.0 V | 5.5 | V |
| SN74LS22X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, $J$ for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | Output HIGH Current |  |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| ${ }^{\mathrm{ICCH}}$ | Supply Current HIGH |  |  | 0.4 | 0.8 | mA | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\mathrm{I}} \mathrm{CCL}$ | Supply Current LOW |  |  | 1.2 | 2.2 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{PLH}}$ | Turn Off Delay, Input to Output |  | 14 | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |
| $\mathrm{t}_{\mathrm{PHL}}$ | Turn On Delay, Input to Output |  | 10 | 18 |  |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## TRIPLE 3-INPUT NOR GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS27X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS27X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS ( Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $V_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $V_{C C}=$ MAX, $V_{\text {IN }}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I }} \mathrm{CCH}$ | Supply Current HIGH |  |  | 2.0 | 4.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCL}$ | Supply Current LOW |  |  | 3.4 | 6.8 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {t PLH }}$ | Turn Off Delay, Input to Output |  | 8.0 | 13 | ns | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PHL}}$ | Turn On Delay, Input to Output |  | 8.0 | 13 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.


## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS30X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS30X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $V_{C C}=$ MAX, $V_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | 0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCH }}$ | Supply Current HIGH |  |  | 0.35 | 0.5 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 0.6 | 1.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, Inputs Open |

## AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| tPLH | Turn Off Delay, Input to Output |  | 7.0 | 12 | ns | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PHL}}$ | Turn On Delay, Input to Output |  | 13 | 20 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## QUAD 2-INPUT OR GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MiN | TYP | MAX |  |
| SN54LS32X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS32X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | v | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
| ${ }_{1}{ }^{\text {H }}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I }} \mathrm{CCH}$ | Supply Current HIGH |  |  | 3.1 | 6.2 | mA | $V_{C C}=\mathrm{MAX}$, Inputs Open |
| ${ }^{\text {' }} \mathrm{CCL}$ | Supply Current LOW |  |  | 4.9 | 9.8 | mA | $V_{C C}=M A X, V_{\text {IN }}=0 \mathrm{~V}$ |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {t }}$ PLH | Turn Off Delay, Input to Output | 3.0 | 7.0 | 11 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output | 3.0 | 7.0 | - 11 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## QUAD 2-INPUT NAND BUFFER



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS37X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS37X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS ( Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{C C}=\mathbf{M I N}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-1.2 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $V_{C C}=M A X, V^{\prime}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -30 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I }} \mathrm{CCH}$ | Suipply Current HIGH |  |  | 0.9 | 2.0 | mA | $V_{C C}=M A X, V_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 6.0 | 12 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {t PLH }}$ | Turn Off Delay, Input to Output |  | 10 | 15 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=667 \Omega \end{aligned}$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output |  | 10 | 15 | ns |  |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## QUAD 2-INPUT NAND BUFFER


*OPEN COLLECTOR OUTPUTS

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS38X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS38X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, $J$ for Ceramic $D i p, N$ for Plastic Dip. See Packaging Information Section for packages available on this product

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| ${ }^{\mathrm{I} \mathrm{OH}}$ | Output HIGH Current |  |  |  | 250 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\mathrm{IL}}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{IH}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.36 | mA | $V_{C C}=$ MAX, $V_{\text {IN }}=0.4 \mathrm{~V}$ |
| ${ }^{\text {I CCH }}$ | Supply Current HIGH |  |  | 0.9 | 2.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\text {I }} \mathrm{CCL}$ | Supply Current LOW |  |  | 6.0 | 12 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {PLH }}$ | Turn Off Delay, Input to Output |  | 14 | 22 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t PHL }}$ | Turn On Delay, Input to Output |  | 10 | 18 | ns | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=667 \Omega$ |

## NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## DUAL 4-INPUT NAND BUFFER



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS40X | 4.5 V | 5.0 V | 5.5 | V |
| SN74LS40X | 4.75 V | 5.0 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

$X=$ package type; W for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | v | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voitage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-1.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -30 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 V$ |
| ${ }^{\text {I }} \mathrm{CCH}$ | Supply Current HIGH |  |  | 0.45 | 1.0 | mA | $V_{C C}=M A X, V_{I N}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 3.0 | 6.0 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MiN | TYP | MAX |  |  |
| ${ }^{\text {P PLH }}$ | Turn Off Delay, Input to Output |  | 10 | 15 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {tPHL }}$ | Turn On Delay, Input to Output |  | 10 | 15 | ns | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=667 \Omega$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## DUAL 2-WIDE 2-INPUT/3-INPUT AND-OR-INVERT GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  | MIN |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | TYP | TEMPERATURE |  |  |  |
| SN54LS51X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |
| SN74LS51X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |  |

$X=$ package type; W for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{H}}$ | Input HIGH Voltage |  | 2.0 |  |  | v | Guaranteed Input HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathbb{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| ${ }^{\text {Ios }}$ | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\mathrm{I} C \mathrm{CH}}$ | Supply Current HIGH |  |  | 0.8 | 1.6 | mA | $V_{C C}=M A X, V_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 1.4 | 2.8 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$, Inputs Open |

## AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $\mathrm{t}_{\mathrm{PLH}}$ | Turn Off Delay, Input to Output |  | 8.0 | 13 | ns | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PHL}}$ | Turn On Delay, Input to Output |  | 8.0 | 13 | ns |  |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## 3-2-2-3-INPUT AND-OR-INVERT GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: |
|  | MiN | TYP | MAX |  |
| SN54LS54X | 4.5 V | 5.0 V | 5.5 V 楮 | $-5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS54X | 4.75 V | 5.0 V | , 5.25 y \% | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Seetion for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


## AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {PLLH }}$ | Turn Off Delay, Input to Output |  | 10 | 15 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}{ }^{\text {PHL }}$ | Turn On Delay, Input to Output |  | 10 | 15 | ns | $C_{L}=15 \mathrm{pF}$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## 2-WIDE 4-INPUT AND-OR-INVERT GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS55X | 4.5 V | 5.0 V | 5.5 | $V^{2}$ |
| SN74LS55X | 4.75 V | 5.0 V | $-125^{\circ} \mathrm{C}$ |  |

$X=$ package type; $W$ for Flatpak, $J$ for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Seetion for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 4 | 2.0 |  |  | V | Guaranteed Innput HIGH Voltage |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Tnput Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{IOH}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{IH}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| ${ }^{\text {I OS }}$ | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCH }}$ | Supply Current HIGH |  |  | 0.4 | 0.8 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 0.7 | 1.3 | mA | $V_{C C}=M A X$ Inputs Open |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {tPLH }}$ | Turn Off Delay, Input to Output |  | 10 | 15 | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}{ }^{\text {PHL }}$ | Turn On Delay, Input to Output |  | 10 | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## SN54LS73/SN74LS73

## DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION - The SN54LS73/SN74LS73 offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

## LOGIC SYMBOL


$\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 4$
GND $=\operatorname{Pin} 11$

LOGIC DIAGRAM
(Each Flip-Flop)


## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS73X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS73X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

$X=$ package type; W for Flatpak, J/for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\mathrm{CD}}$ | Input Clamp Diode Voitage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
|  |  | 74 | 2.7 | 3.4 |  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ per Truth Table |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $V_{C C}=M I N, V_{I N}=V_{I H} \text { or }$ <br> $V_{\text {IL }}$ per Truth Table |
|  |  | 74 |  | 0.35 | 0.5 | V |  |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current J, K Clear Clock |  |  |  | 20 <br> 60 <br> 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | J, K Clear Clock |  |  |  | 0.1 0.3 0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| IIL | Input LOW Current <br> J, K <br> Clear <br> Clock |  |  |  | $\begin{array}{r} -0.36 \\ -0.8 \\ -0.72 \end{array}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{\text {CC }}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CC }}$ | Power Supply Current |  |  | 4.0 | 8.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{CP}}=0 \mathrm{~V}$ |


| OPERATING MODE | INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{C}_{D}$ | $J$ | $K$ | O | $\overline{\mathbf{Q}}$ |
| Reset (Clear) | L | X | X | L | H |
| Toggle | H | h | h | q | q |
| Load "0' (Reset) | H | 1 | h | L | H |
| Load "1" (Set) | H | h | 1 | H | L |
| Hold | H | 1 | 1 | q | $\overline{\mathrm{a}}$ |

$H, h=$ HIGH Voltage Level
L,I = LOW Voltage Level
$X=$ Don't Care
$I, h(q)=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {f MAX }}$ | Maximum Clock Frequency | 30 | 45 |  | MHz | Fig. 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }^{\mathrm{t}_{\mathrm{PHL}}} \end{aligned}$ | Propagation Delay, Clock to Output |  | $\begin{aligned} & 11 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | ns | Fig. 1 |  |
| $\begin{aligned} & { }^{{ }^{\mathrm{tPLH}}} \\ & { }^{\text {t}} \mathrm{PHL} \\ & \hline \end{aligned}$ | Propagation Delay, Clear to Output |  | $\begin{aligned} & 11 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | ns | Fig. 2 |  |

AC SET-UP REQUIREMENTS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{t} W^{C P}(H)$ | Clock Pulse Width (HIGH) | 18 | 12 |  | ns | Fig. 3 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{1} W^{\text {CPP(L) }}$ | Clock Pulse Width (LOW) | 15 | 10 |  | ns |  |  |
| ${ }^{\text {t }} \mathrm{W}$ | Clear Puise Width | 15 | 10 |  | ns | Fig. 2 |  |
| $\mathrm{t}_{\mathbf{s}}(\mathrm{H})$ | Set-up Time HIGH, J or K to Clock | 20 | 13 |  | ns | Fig. 3 |  |
| $t_{h}(\mathrm{H})$ | Hold Time HIGH, J or K to Clock | 0 | -10 |  | ns |  |  |
| $\mathrm{t}_{5}(\mathrm{~L})$ | Set-up Time LOW, J or K TO Clock | 15 | 10 |  | ns |  |  |
| $\mathrm{t}_{\boldsymbol{h}}(\mathrm{L})$ | Hold Time LOW, J or K to Clock | 0 | -13 |  | ns |  |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.
4. SET-UP TIME ( $\mathrm{t}_{\mathbf{s}}$ ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
5. HOLD TIME ( $\mathrm{t}_{\mathrm{h}}$ ) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

## SN54LS74/SN74LS74

## DUAL D.TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION - The SN54LS74/SN74LS74 dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and $\overline{\mathrm{Q}}$ outputs.

Information at input $D$ is transferred to the $Q$ output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the $D$ input signal has no effect.


GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | 5.0 V |  |
| SN54LS74X | 4.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  |
| SN74LS74X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
|  |  | 74 | 2.7 | 3.4 |  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ per Truth Table |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{1 \mathrm{H}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}$ per Truth Table |
| ${ }_{1}{ }_{H}$ | Input HIGH Current Data Clock, Set Clear |  |  |  | 20 40 60 | $\mu \mathrm{A}$ | $V_{C C}=M A X, V_{i N}=2.7 \mathrm{~V}$ |
|  | Data <br> Clock, Set <br> Clear |  |  |  | 0.1 0.2 0.3 | mA | $V_{C C}=M A X, V_{I N}=10 \mathrm{~V}$ |
| ${ }_{\text {IL }}$ | Input LOW Current Data Clock, Set Clear |  |  |  | $\begin{aligned} & -0.4 \\ & -0.8 \\ & -1.2 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I C C }}$ | Power Supply Current |  |  | 4.0 | 8.0 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{C P}=0 \mathrm{~V}$ |

## MODE SELECT - TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | SD | CD | D | Q | $\overline{\text { Q }}$ |
| Set | L | H | X | $H$ | L |
| Reset (Clear) | $H$ | L | X | L | $H$ |
| *Undetermined | L | L | X | $H$ | $H$ |
| Load "1" (Set) | $H$ | $H$ | $h$ | $H$ | L |
| Load "O" (Reset) | $H$ | $H$ | I | L | $H$ |

*Both outputs will be HIGH while both $\bar{S}_{D}$ and $\bar{C}_{D}$ are LOW, but the output states are unpredictable if $\bar{S}_{D}$ and $\bar{C}_{D}$ go HIGH simultaneously.

H,h = HIGH Voltage Level
L,I = LOW Voltage Level
$\mathrm{X}=$ Don't Care
$1, h(q)=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {f MAX }}$ | Maximum Clock Frequency |  | 30 | 45 |  | MHz | Fig. 1 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{t_{P L H}}$ $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay, Clock to Output |  |  | $\begin{aligned} & 15 \\ & 22 \end{aligned}$ | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | ns | Fig. 1 |  |
| ${ }^{\text {t PLH }}$ | Propagation Delay, <br> Set or Clear to Output |  |  | 10 | 15 | ns | Fig. 2 |  |
| ${ }^{\text {t PHL }}$ |  | $\mathrm{CP}=\mathrm{L}$ |  | 18 | 25 |  |  |  |
| ${ }^{\text {t PHL }}$ |  | $C P=H$ |  | 26 | 35 |  |  |  |

AC SET-UP REQUIREMENTS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }_{\text {t }} \mathrm{CP}(\mathrm{H})$ | Clock Pulse Width (HIGH) | 18 | 12 |  | ns | Fig. 1 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {tw }}$ | Set or Clear Pulse Width | 15 | 10 |  | ns | Fig. 2 |  |
| $\mathrm{t}_{5}(\mathrm{H})$ | Set-up Time HIGH, Data to Clock | 10 | 6 |  | ns | Fig. 1 |  |
| $\mathrm{th}^{(H)}$ | Hold Time HIGH, Data to Clock | 0 | -14 |  | ns |  |  |
| $\mathrm{t}_{5}(L)$ | Set-up Time LOW, Data to Clock | 20 | 14 |  | ns |  |  |
| $t^{\prime}(L)$ | Hold Time LOW, Data to Clock | 0 | -6 |  | ns |  |  |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.
4. SET-UP TIME ( $\mathrm{t}_{\mathrm{s}}$ ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
5. HOLD TIME ( $t_{h}$ ) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

## QUAD 2-INPUT EXCLUSIVE OR GATE



TRUTH TABLE

| IN |  | OUT |
| :---: | :---: | :---: |
| A | B | Z |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | L |

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS86X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS86X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $V_{I H}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed input HIGH voltage for All Inputs |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | v | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | ${ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}$ or $\mathrm{V}_{\mathrm{IL}}$ per Truth Table |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current |  |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.2 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.6 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCH }}$ | Supply Current |  |  | 6.1 | 10 | mA | $\mathrm{v}_{\mathrm{CC}}=\mathrm{MAX}$ |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $\begin{aligned} & { }^{{ }^{t_{P L H}}} \\ & { }^{t_{\mathrm{PHL}}} \end{aligned}$ | Propagation Delay, Other Input LOW |  |  | $\begin{aligned} & 12 \\ & 17 \end{aligned}$ | ns | $V_{C C}=5.0 \mathrm{~V}$ |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }^{\mathrm{t}_{\mathrm{PHL}}} \\ & \hline \end{aligned}$ | Propagation Delay, Other Input HIGH |  |  | $\begin{aligned} & 10 \\ & 12 \end{aligned}$ | ns | $C_{L}=15 \mathrm{pF}$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION - The SN54LS109/SN74LS109 consists of two high speed completely independent transition clocked $J \bar{K}$ flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The $J \bar{K}$ design allows operation as a $D$ flip-flop by simply connecting the $J$ and $\bar{K}$ pins together.

LOGIC SYMBOL

$V_{C C}=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

$$
\text { GND }=\operatorname{Pin} 8
$$

LOGIC DIAGRAM


## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS109X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS109X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voitage | 54 | 2.5 | 3.4 |  | v | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\text {IL }}$ per Truth Table |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current J, K Clock, Set Clear |  |  |  | 20 40 80 | $\mu \mathrm{A}$ | $V_{C C}=M A X, V_{1 N}=2.7 \mathrm{~V}$ |
|  | J, K <br> Clock, Set <br> Clear |  |  |  | 0.1 0.2 0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current J, K Clock, Set Clear |  |  |  | $\begin{aligned} & -0.4 \\ & -0.8 \\ & -1.6 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CC }}$ | Power Supply Current |  |  | 4.0 | 8.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{CP}}=0 \mathrm{~V}$ |


| OPERATING MODE | INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{S}_{D}$ | $\bar{C}_{D}$ | J | $\overline{\mathrm{K}}$ | 0 | $\stackrel{\rightharpoonup}{\mathrm{a}}$ |
| Set | L | H | $x$ | $x$ | H | L |
| Reset (Clear) | H | L | X | X | L | H |
| * Undetermined | L | L | X | $x$ | H | H |
| Load "1" (Set) | H | H | h | h | H | L |
| Hold | H | H | 1 | h | q | $\bar{q}$ |
| Toggle | H | H | h | 1 | $\stackrel{\square}{\mathrm{q}}$ | q |
| Load " 0 " (Reset) | H | H | 1 | 1 | L | H |

*Both outputs will be HIGH while both $\overline{\mathrm{S}}_{\mathrm{D}}$ and $\overline{\mathrm{C}}_{\mathrm{D}}$ are LOW, but the output states are unpredictable if $\bar{S}_{D}$ and $\bar{C}_{D}$ go HIGH simultaneously.
$\mathrm{H}, \mathrm{h}=\mathrm{HIGH}$ Voltage Level
L,I = LOW Voltage Level
$X=$ Don't Care
$\mathrm{I}, \mathrm{h}(\mathrm{q})=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MiN | TYP | MAX |  |  |  |
| ${ }^{\text {f MAX }}$ | Maximum Clock Frequency |  | 30 | 45 |  | MHz | Fig. 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{\text {t PLH }}$ ${ }^{t_{\mathrm{PHL}}}$ | Propagation Delay, Clock to Output |  |  | $\begin{aligned} & 15 \\ & 22 \end{aligned}$ | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ | ns | Fig. 1 |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay, <br> Set or Clear to Output |  |  | 10 | 15 | ns | Fig. 2 |  |
| ${ }^{\text {tPHL }}$ |  | $\mathrm{CP}=\mathrm{L}$ |  | 18 | 25 |  |  |  |
| ${ }^{\text {t }}$ PHL |  | $\mathrm{CP}=\mathrm{H}$ |  | 26 | 35 |  |  |  |

AC SET-UP REQUIREMENTS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{t} W^{C P}(\mathrm{H})$ | Clock Pulse Width (HIGH) | 18 | 12 |  | ns | Fig. 1 | $V_{C C}=5.0 \mathrm{~V}$ |
| ${ }^{t} \mathrm{~W}$ | Set or Clear Pulse Width | 15 | 10 |  | ns | Fig. 2 |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Set-up Time HIGH, Data to Clock | 18 | 12 |  | ns | Fig. 1 |  |
| $t^{\prime}(\mathrm{H})$ | Hold Time HIGH, Data to Clock | 0 | -13 |  | ns |  |  |
| $\mathrm{t}_{\mathbf{s}}(\mathrm{L})$ | Set-up Time LOW, Data to Clock | 20 | 13 |  | ns |  |  |
| $t^{\prime}(\mathrm{L})$ | Hold Time LOW, Data to Clock | 0 | -12 |  | ns |  |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.
4. SET-UP TIME ( $\mathrm{t}_{\mathrm{s}}$ ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
5. HOLD TIME ( $t_{h}$ ) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

## DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION - The SN54LS112/SN74LS112 dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the $J$ and $K$ inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOGIC SYMBOL


LOGIC DIAGRAM
(EACH FLIP-FLOP)


GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS112X | 4.5 V | 5.0 V | 5.5 | V |
| SN74LS112X | 4.75 V | 5.0 V | $55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V |  |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current J, K Set, Clear Clock |  |  |  | 20 60 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | J, K <br> Set, Clear Clock |  |  |  | 0.1 0.3 0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| IIL | input LOW Current J, K <br> Set, Clear Clock |  |  |  | $\begin{array}{r} -0.36 \\ -0.8 \\ -0.72 \end{array}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{\text {CC }}=$ MAX, $V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  |  | 4.0 | 8.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{CP}}=0 \mathrm{~V}$ |

MODE SELECT - TRUTH TABLE

| OPERATING MODE | INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{S}_{\text {D }}$ | $\bar{C}_{D}$ | $J$ | K | 0 | $\overline{\mathrm{a}}$ |
| Set | L | H | x | x | H | L |
| Reset (Clear) | H | L | x | $x$ | L | H |
| * Undetermined | L | L | $x$ | $x$ | H | H |
| Toggle | H | H | h | h | $\overline{\mathrm{a}}$ | 9 |
| Load "0" (Reset) | H | H | 1 | h | L | H |
| Load "1" (Set) | H | H | h | 1 | H | L |
| Hold | H | H | 1 | 1 | 9 | $\bar{q}$ |

*Both outputs will be HIGH while both $\overline{\mathrm{S}}_{\mathrm{D}}$ and $\overline{\mathrm{C}}_{\mathrm{D}}$ are LOW, but the output states are unpredictable if ${\overline{S_{D}}}$ and $\bar{C}_{D}$ go HIGH simultaneously.
$H, h=H I G H$ Voltage Level
L,I = LOW Voltage Level
$X=$ Don't Care
$I, h(q)=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNTITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {f MAX }}$ | Maximum Clock Frequency | 30 | 45 |  | MHz | Fig. 3 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $\overline{t_{P L H}}$ ${ }^{t_{P H L}}$ | Propagation Delay, Clock to Output |  | $\begin{aligned} & 11 \\ & 16 \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | ns | Fig. 3 |  |
| $\begin{aligned} & { }^{{ }^{\mathrm{t} P L H}} \\ & { }^{\mathrm{t}} \mathrm{PHL} \end{aligned}$ | Propagation Delay, Set or Clear to Output |  | $\begin{aligned} & 11 \\ & 16 \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | ns | Fig. 2 |  |

AC SET-UP REQUIREMENTS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{1} W^{\text {CPP}}(\mathrm{H})$ | Clock Pulse Width (HIGH) | 18 | 12 |  | ns | Fig. 3 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{1} W$ CP(L) | Clock Pulse Width (LOW) | 15 | 10 |  | ns |  |  |
| ${ }^{t} W$ | Set or Clear Pulse Width | 15 | 10 |  | ns | Fig. 2 |  |
| $\mathrm{t}_{\mathbf{s}}(\mathrm{H})$ | Set-up Time HIGH, J or K to Clock | 20 | 13 |  | ns | Fig. 3 |  |
| $t^{\prime}(\mathrm{H})$ | Hold Time HIGH, J or K to Clock | 0 | -10 |  | ns |  |  |
| $\mathrm{t}_{s}(\mathrm{~L})$ | Set-up Time LOW, J or K to Clock | 15 | 10 |  | ns |  |  |
| $t^{\prime}(\mathrm{L})$ | Hold Time LOW, J or K to Clock | 0 | -13 |  | ns |  |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.
4. SET-UP TIME ( $\mathrm{t}_{\mathrm{s}}$ ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
5. HOLD TIME ( $t_{h}$ ) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

## DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION - The SN54LS113/SN74LS113 offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the $J$ and $K$ inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

## LOGIC SYMBOL


$\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

LOGIC DIAGRAM
(EACH FLIP-FLOP)


## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS $113 \times$ | 4.5 V | 5.0 V | 5.5 | V |
| SN74LS1 $13 \times$ | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{iH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}$ per Truth Table |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current J, K Set Clock |  |  |  | 20 <br> 60 <br> 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | J, K Set Clock |  |  |  | 0.1 0.3 0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| IL | input LOW Current J, K Set Clock |  |  |  | $\begin{array}{r} -0.36 \\ -0.8 \\ -0.72 \end{array}$ | mA | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {cc }}$ | Power Supply Current |  |  | 4.0 | 8.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{CP}}=0 \mathrm{~V}$ |

MODE SELECT - TRUTH TABLE

| OPERATING MODE | INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{S}_{D}$ | J | $K$ | 0 | $\overline{\mathrm{a}}$ |
| Set | L | $x$ | $x$ | H | L |
| Toggle | H | h | h | $\overline{\mathrm{a}}$ | q |
| Load "0" (Reset) | H | 1 | h | L | H |
| Load "1" (Set) | H | h | 1 | H | L |
| Hold | H | 1 | 1 | q | $\bar{a}$ |

H,h $=$ HIGH Voltage Level
L,I = LOW Voltage Level
X $=$ Don't Care
$\mathrm{I}, \mathrm{h}(\mathrm{q})=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }_{\text {f MAX }}$ | Maximum Clock Frequency | 30 | 45 |  | MHz | Fig. 3 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & { }^{\mathrm{t}_{\mathrm{PLH}}} \\ & { }^{\mathrm{t}_{\mathrm{PHL}}} \\ & \hline \end{aligned}$ | Propagation Delay, Clock to Output |  | $\begin{aligned} & 11 \\ & 16 \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \\ & \hline \end{aligned}$ | ns | Fig. 3 |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay, Set to Output |  | $\begin{aligned} & 11 \\ & 16 \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | ns | Fig. 2 |  |

AC SET-UP REQUIREMENTS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{t} W^{C P}(H)$ | Clock Pulse Width (HIGH) | 18 | 12 |  | ns | Fig. 3 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{1} W^{C P}(L)$ | Clock Pulse Width (LOW) | 15 | 10 |  | ns |  |  |
| ${ }^{\text {W }}$ W | Set Pulse Width | 15 | 10 |  | ns | Fig. 2 |  |
| $\mathrm{t}_{5}(\mathrm{H})$ | Set-up Time HIGH, J or K to Clock | 20 | 13 |  | ns | Fig. 3 |  |
| $\mathrm{t}_{\mathrm{h}}(\mathrm{H})$ | Hold Time HIGH, J or K to Clock | 0 | -10 |  | ns |  |  |
| $\mathrm{t}_{5}(L)$ | Set-up Time LOW, J or K to Clock | 15 | 10 |  | ns |  |  |
| $t_{\text {h }}(\mathrm{L})$ | Hold Time LOW, J or K to Clock | 0 | -13 |  | ns |  |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.
4. SET-UP TIME $\left(\mathrm{t}_{\mathrm{s}}\right)$ is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
5. HOLD TIME ( $\mathrm{t}_{\mathrm{h}}$ ) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

## SN54LS114/SN74LS114

## DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION - The SN54LS114/SN74LS114 offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the $J$ and $K$ inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.


## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS114X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS 114 X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}^{\prime} \mathrm{N}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | v | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{1 \mathrm{H}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}$ per Truth Table |
| 1 H | Input HIGH Current J, K Set Clear Clock |  |  |  | 20 60 120 160 | $\mu \mathrm{A}$ | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | J, K Set Clear Clock |  |  |  | 0.1 0.3 0.6 0.8 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |
| ILI. | Input LOW Current J, K <br> Set <br> Clear <br> Clock |  |  |  | $\begin{array}{r} -0.36 \\ -0.8 \\ -1.6 \\ -1.44 \end{array}$ | mA | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| ${ }^{\text {o }}$ Os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{\text {CC }}=$ MAX, $V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  |  | 4.0 | 8.0 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{CP}}=0 \mathrm{~V}$ |

## MODE SELECT - TRUTH TABLE

| OPERATING MODE | INPUTS |  |  |  | OUTPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bar{S}_{\text {D }}$ | $\bar{C}_{\text {D }}$ | J | K | Q | $\overline{\mathrm{Q}}$ |
| Set | L | H | X | X | H | L |
| Reset (Clear) | H | L | X | X | L | H |
| *Undetermined | L | L | X | X | H | H |
| Toggle | H | H | h | h | $\bar{q}$ | q |
| Load "0" (Reset) | H | H | I | h | L | H |
| Load "1" (Set) | H | H | h | I | H | L |
| Hold | H | H | I | I | q | $\bar{q}$ |

*Both outputs will be HIGH while both $\bar{S}_{D}$ and $\bar{C}_{D}$ are LOW, but the output states are unpredictable if $\overline{\mathrm{S}}_{\mathrm{D}}$ and $\overline{\mathrm{C}}_{\mathrm{D}}$ go HIGH simultaneously.
$\mathrm{H}, \mathrm{h}=\mathrm{HIGH}$ Voltage Level
L,I = LOW Voltage Level
X = Don't Care
$\mathrm{I}, \mathrm{h}(\mathrm{q})=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }_{\text {f MAX }}$ | Maximum Clock Frequency | 30 | 45 |  | MHz | Fig. 3 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |
| $\overline{t_{P L H}}$ ${ }^{\mathrm{t}_{\mathrm{PHL}}}$ | Propagation Delay, Clock to Output |  | $\begin{aligned} & 11 \\ & 16 \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | ns | Fig. 3 |  |
| $\begin{aligned} & { }^{\mathrm{t}_{\mathrm{PLH}}} \\ & { }_{\mathrm{t}}^{\mathrm{PHL}} \end{aligned}$ | Propagation Delay, Set or Clear to Output |  | $\begin{aligned} & 11 \\ & 16 \end{aligned}$ | $\begin{aligned} & 16 \\ & 24 \end{aligned}$ | ns | Fig. 2 |  |

AC SET-UP REQUIREMENTS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-51 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {t }}$ W ${ }^{\text {CP(H) }}$ | Clock Pulse Width (HIGH) | 18 | 12 |  | ns | Fig. 3 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}{ }^{\text {CPP(L) }}$ | Clock Pulse Width (LOW) | 15 | 10 |  | ns |  |  |
| ${ }^{t} \mathrm{~W}$ | Set or Clear Pulse Width. | 15 | 10 |  | ns | Fig. 2 |  |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Set-up Time HIGH, J or K to Clock | 20 | 13 |  | ns | Fig. 3 |  |
| $t^{\text {h }}$ (H) | Hold Time HIGH, J or K to Clock | 0 | -10 |  | ns |  |  |
| $\mathrm{t}_{s}(\mathrm{~L})$ | Set-up Time LOW, J or K to Clock | 15 | 10 |  | ns |  |  |
| $t_{\text {h }}(L)$ | Hold Time LOW, J or K to Clock | 0 | -13 |  | ns |  |  |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.
4. SET-UP TIME $\left(\mathrm{t}_{\mathrm{s}}\right)$ is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
5. HOLD TIME $\left(t_{h}\right)$ is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

## QUAD 3-STATE BUFFERS WITH ACTIVE HIGH ENABLES



GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS125X <br> SN54LS126X | 4.5 V | 5.0 V |  | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS125X SN74LS126X | 4.75 V |  | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |


DC CHARACTERISTICS OVER ORERATHN TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Inpuffigh Vatrage |  | 2.0 |  |  | V | Guaranteed Inp for All Inputs | HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
|  |  | 74 |  |  | 0.8 |  |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voitage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}$ | $-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.4 | 3.4 |  | V | ${ }^{1} \mathrm{OH}=-1.0 \mathrm{~mA}$ | $\mathrm{V}_{C C}=\mathrm{MIN}, \mathrm{V}_{1 N}=\mathrm{V}_{\text {IH }}$ or |
|  |  | 74 | 2.4 | 3.1 |  | V | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ | $V_{\text {IL }}$ per Truth Table |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}^{\mathrm{OL}}=24 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}$ per Truth Table |
| ${ }^{\mathrm{I} \mathrm{OZH}}$ | Output Off Current HIGH |  |  |  | 20 | $\mu \mathrm{A}$ | $V_{C C}=$ MAX, $V_{\text {O }}$ | T $=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=\mathrm{V}_{\mathrm{H}}$ |
| ${ }^{\text {I OZL }}$ | Output Off Current LOW |  |  |  | -20 | $\mu \mathrm{A}$ | $V_{C C}=$ MAX,$V_{O}$ | UT $=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=\mathrm{V}_{\text {IL }}$ |
| ${ }_{1 / H}$ | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}$ | $=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}$ | $=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.4 | mA | $V_{C C}=$ MAX,$V_{1}$ | $=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -30 |  | -100 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}$ | UT $=0 \mathrm{~V}$ |
| ${ }^{\text {'cc }}$ | Power Supply Current, Outputs LOW | LS125 |  |  | 16 | mA | $\mathrm{V}_{\mathrm{CC}}=$ MAX, $\mathrm{V}_{1}$ | $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V}$ |
|  |  | LS126 |  |  | 20 | mA | $V_{C C}=$ MAX, $V_{\text {IN }}$ | $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=4.5 \mathrm{~V}$ |
|  | Power Supply Current, Outputs Off | LS125 |  |  | 20 | mA | $V_{C C}=$ MAX, $V_{\text {I }}$ | $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=4.5 \mathrm{~V}$ |
|  |  | LS126 |  |  | 24 | mA | $\mathrm{V}_{\mathrm{CC}}=$ MAX, $\mathrm{V}_{1}$ | $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V}$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output shouid be shorted at a time.

TRUTH TABLES
LS125

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\bar{E}$ | $D$ |  |
| $L$ | $L$ | $L$ |
| $L$ | $H$ | $H$ |
| $H$ | $X$ | $(Z)$ |

LS126

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $E$ | $D$ |  |
| $H$ | $L$ | $L$ |
| $H$ | $H$ | $H$ |
| $L$ | $X$ | $(Z)$ |

$L=$ LOW Voltage Level
$H=$ HIGH Voltage Level
X = Don't Care
$(Z)=$ High Impedance (off)

AC CHARACTERISTICS: TA $_{\text {A }}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\mathrm{t}} \mathrm{PLH}$ <br> ${ }^{\text {t }}$ PHL | Propagation Delay, Data to Output |  |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ | ns | Fig. 2 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=45 \mathrm{pF} \\ & R_{L}=667 \Omega \end{aligned}$ |
| ${ }^{\text {t P }}$ [H | Output Enable Time to HIGH Level |  |  | 16 | ns | Figs. 4, 5 |  |
| ${ }^{\text {t }}$ PZL | Output Enable Time to LOW Level |  |  | 30 | ns | Figs. 3, 5 |  |
| ${ }^{\text {tPLZ }}$ | Output Disable Time from LOW Level |  |  | 15 | ns | Figs. 3, 5 | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |
| ${ }^{\text {tPHZ }}$ | Output Disable Time from HIGH Level |  |  | 23 | ns | Figs. 4, 5 | $R_{\mathrm{L}}=667 \Omega$ |



Fig. 1


Fig. 2


Fig. 3


Fig. 4


Fig. 5

## QUAD 2-INPUT SCHMITT TRIGGER NAND GATE

DESCRIPTION - The SN54LS132/SN74LS132 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional NAND Gates.

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV ) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than $V_{T+}(M A X)$, the gate will respond to the transitions of the other input as shown in Figure 1.

## LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW)



## THRESHOLD VOLTAGE AND HYSTERESIS

VERSUS
POWER SUPPLY VOLTAGE


Fig. 2


Fig. 1


Fig. 3

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | TEMPERATURE |
| SN54LS 132 X | 4.5 V | 5.0 V | 5.5 | V |
| SN74LS 132 X | 4.75 V | 5.0 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MiN | TYP | MAX |  |  |
| $\mathrm{v}_{\text {T }+}$ | Positive-Going Threshold Voltage |  |  | 1.6 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{T}-}$ | Negative-Going Threshold Voltage |  |  | 0.8 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ | Hysteresis |  | 0.4 | 0.8 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $V_{C C}=M 1 N, I_{\text {I }}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | v | $V_{C C}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=V_{\text {IL }}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| ${ }^{1}+$ | Input Current at Positive-Going Threshold |  |  | -0.14 |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{T}+}$ |
| ${ }^{\prime} \mathrm{T}$ - | Input Current at Negative-Going Threshold |  |  | -0.18 |  | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathbb{N}}=\mathrm{V}_{\mathrm{T}-}$ |
| $I_{1 H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCH }}$ | Supply Current HIGH |  |  | 5.9 | 11 | mA | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| ${ }^{\mathrm{CCL}}$ | Supply Current LOW |  |  | 8.2 | 14 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{t_{\text {PLH }}}$ | Turn Off Delay, Input to Output |  |  | 22 | ns | $V_{C C}=5.0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{PHL}$ | Turn On Delay, Input to Output |  |  | 22 | ns | $C_{L}=15 \mathrm{pF}$ |

## NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.


## 13-INPUT NAND GATE



GUARANTEED OPERATING RANGES

| PART NUMBERS |  | SUPPLY VOLTAGE |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS133X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS133X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $V_{I H}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | v | Guaranteed Input LOW Voltage |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{C C}=\mathrm{MIN}, \mathrm{I}_{1}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | v | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCH }}$ | Supply Current HIGH |  |  | 0.35 | 0.5 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| ${ }^{\text {I CCL }}$ | Supply Current LOW |  |  | 0.6 | 1.1 | mA | $V_{C C}=M A X$, Inputs Open |

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\text {tPLH }}$ | Turn Off Delay, Input to Output |  | 10 | 15 | ns | $V_{C C}=5.0$ |
| ${ }^{\text {t }}$ PHL | Turn On Delay, Input to Output |  | 20 | 30 | ns | $C_{L}=15 \mathrm{pF}$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

## QUAD 2-INPUT EXCLUSIVE OR GATE



TRUTH TABLE

| IN |  | OUT |
| :--- | :--- | :--- |
| A | B | Z |
| L | L | L |
| L | $H$ | $H$ |
| $H$ | L | $H$ |
| $H$ | $H$ | L |

*Open Collector Outputs

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE ( $\mathrm{VCC}^{\text {) }}$ |  |  | TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS136X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS136X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ pack age type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH voltage for All Inputs |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}^{\text {d }}=-18 \mathrm{~mA}$ |
| ${ }^{1} \mathrm{OH}$ | Output HIGH Current |  |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{OH}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ or $\mathrm{V}_{1 \mathrm{~L}}$ per Truth Table |
| $I_{\text {IH }}$ | Input HIGH Current |  |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.2 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |
| IL | Input LOW Current |  |  |  | -0.6 | mA | $V_{C C}=$ MAX, $V_{\text {IN }}=0.4 \mathrm{~V}$ |
| ${ }^{\text {I CC }}$ | Power Supply Current |  |  | 6.1 | 10 | mA | $V_{C C}=M A X$ |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }^{\mathrm{t}_{\mathrm{PHL}}} \end{aligned}$ | Propagation Delay, Other Input LOW |  |  | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | ns | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |
| $\begin{aligned} & { }^{\mathrm{t}_{\mathrm{PLH}}} \\ & { }_{\mathrm{t}}^{\mathrm{PH}} \end{aligned}$ | Propagation Delay, Other Input HIGH |  |  | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | ns | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## QUAD 2-INPUT EXCLUSIVE NOR GATE



TRUTH TABLE

| IN |  | OUT |
| :---: | :---: | :---: |
| A | B | Z |
| L | L | $H$ |
| L | $H$ | L |
| $H$ | L | L |
| H | $H$ | $H$ |

*Open Collector Outputs

GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | MAX |
| :--- | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | 5.5 |
| SN54LS266X | 4.5 V | 5.0 V | $V^{2}$ | TEMPERATURE |
| SN74LS266X | 4.75 V | 5.0 V | $5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

$X=$ package type; W for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Informaton Sembion for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | Cunits |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Nin+ | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH voltage for All Inputs |
| $V_{\text {IL }}$ | Whot Low voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | Output HIGH Current |  |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{OH}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ or $\mathrm{V}_{\mathrm{IL}}$ per Truth Table |
| $I_{I H}$ | Input HIGH Current |  |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.2 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.6 | mA | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| ${ }^{\text {ICC }}$ | Power Supply Current |  |  | 8.0 | 13 | mA | $V_{C C}=M A X$ |

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{\mathrm{t}} \mathrm{PLH}$ <br> ${ }^{t^{\mathrm{PHL}}}$ | Propagation Delay, Other Input LOW |  |  | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | ns | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ PLH <br> ${ }^{\text {t }}{ }^{\text {PHL }}$ | Propagation Delay, Other Input HIGH |  |  | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | ns | $C_{L}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=2.0 \mathrm{k} \Omega$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## QUAD SET-RESET LATCH



TRUTH TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\bar{S}_{1}$ | $\bar{S}_{2}$ | $\bar{R}$ | (Q) |
| L | L | L | h |
| L | X | H | H |
| X | L | H | H |
| H | H | L | L |
| H | H | H | No Change |

L = LOW Voltage Level
$H=H I G H$ Voltage Level
$\mathrm{X}=$ Don't Care
$h=$ The output is HIGH as long as $\mathrm{S}_{1}$ or $\mathrm{S}_{2}$ is LOW. If all inputs go HIGH simultaneously, the output state is indeterminate; otherwise, it follows the Truth Table.

## gUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $V_{C C}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |
| TEMPERATURE |  |  |  |  |
|  | 4.5 V | 5.0 V | 5.5 | V |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $V_{C C}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA}$ or $V_{\text {IL }}$ per Truth Table |
| ${ }_{1 / H}$ | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 3) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CCH}$ | Supply Current |  |  | 3.8 | 7.0 | mA | $V_{C C}=M A X$ |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$ (See Page 4-50 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| $\begin{aligned} & \mathbf{t}_{\mathrm{PLH}} \\ & { }^{\mathrm{t}_{\mathrm{PHL}}} \\ & \hline \end{aligned}$ | Propagation Delay, $\overline{\mathbf{S}}$ to Output |  |  | $\begin{aligned} & 22 \\ & 15 \end{aligned}$ | ns | $V_{C C}=5.0 \mathrm{~V}$ |
| ${ }^{\text {tPHL }}$ | Propagation Delay, $\overline{\mathbf{R}}$ to Output |  |  | 27 | ns | L |

SN54LS365/SN74LS365
HEX 3-STATE BUFFER WITH COMMON 2-INPUT NOR ENABLE


TRUTH TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\bar{E}_{2}$ | $D$ |  |
| $L$ | $L$ | $L$ | $L$ |
| $L$ | $L$ | $H$ | $H$ |
| $H$ | $X$ | $X$ | $(Z)$ |
| $X$ | $H$ | $X$ | $(Z)$ |

SN54LS367/SN74LS367
HEX 3-STATE BUFFER
SEPARATE 2-BIT AND 4-BIT SECTIONS


TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\text { E }}$ | D |  |
| L | L | L |
| L | H | H |
| H | X | (Z) |

SN54LS366/SN74LS366
HEX 3-STATE INVERTER BUFFER WITH COMMON 2-INPUT NOR ENABLE


TRUTH TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\bar{E}_{2}$ | $D$ |  |
| L | $L$ | $L$ | $H$ |
| $L$ | $L$ | $H$ | $L$ |
| $H$ | $X$ | $X$ | $(Z)$ |
| $X$ | $H$ | $X$ | $(Z)$ |

SN54LS368/SN74LS368 HEX 3-STATE INVERTER BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS


TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\bar{E}$ | O |  |
| L | L | H |
| L | H | L |
| $H$ | $X$ | (Z) |

DESCRIPTION - The LS365/366/367/368 are high speed hex buffers with 3 -state outputs. They are organized as single 6 -bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable ( $\bar{E}$ ) is LOW.
When the Output Enable Input ( $\bar{E}$ ) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3 -state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3 -state devices whose outputs are tied together are designed so there is no overlap.

# SN54LS365/SN74LS365 • SN54LS366/SN74LS366 SN54LS367/SN74LS367 • SN54LS368/SN74LS368 

GUARANTEED OPERATING RANGES

| PART NUMBERS |  | SUPPLY VOLTAGE |  |  | TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\begin{aligned} & \text { SN54LS365X } \\ & \text { SN54LS367X } \end{aligned}$ | SN54LS366X SN54LS368X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| SN74LS365X <br> SN74LS367X | SN74LS366X <br> SN74LS368X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for pack ages available on this product.

| SYMBOL | PARAMETER |  |  | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 |  |  | v | Guaranteed Inp for All Inputs | ut HIGH Voltage |
| $V_{\text {IL }}$ | Input LOW Voltage |  | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All inputs |  |
|  |  |  | 74 |  |  | 0.8 |  |  |  |
| $\mathrm{v}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{I}_{\text {I }}$ | -18 mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | 54 | 2.4 | 3.4 |  |  | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | $\mathrm{V}_{C C}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or |
|  |  |  | 74 | 2.4 | 3.1 |  |  | $\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}$ per Truth Table |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage |  | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}^{\prime}=12 \mathrm{~mA}$ | $V_{C C}=M I N, V_{I N}=V_{I H} \text { or }$ <br> $\mathrm{V}_{\mathrm{IL}}$ per Truth Table |
|  |  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  |
| lozh | Output Off Current HIGH |  |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}$ |  |
| lozl | Output Off Current LOW |  |  |  |  | -20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}$ |  |
| ${ }_{1} \mathrm{H}$ | Input HIGH Current |  |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |
|  |  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ |  |
| ILL | Input LOW Current |  |  |  |  | -0.4 | mA | $V_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |
| Ios | Output Short Circuit Current (Note 3) |  |  | -30 |  | -100 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  |
| ${ }^{\prime} \mathrm{Cc}$ | Power Supply Current | LS365/367 |  |  | 13.5 | 24 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=4.5 \mathrm{~V}$ |  |
|  |  | LS36 |  |  | 11.8 | 21 |  |  |  |  |

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Typical limits are at $\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5.0 \mathrm{~V}$ (See Page 4-41 for Waveforms)

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {t }}$ PLH <br> ${ }^{\text {t PHL }}$ | Propagation Delay, Data to Output (LS365 • LS367) |  |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ | ns | Fig. 2 | $C_{L}=45 \mathrm{pF}$ |
| $\begin{aligned} & { }^{t_{\mathrm{PLH}}} \\ & { }_{\mathrm{t}}^{\mathrm{PH} L} \end{aligned}$ | Propagation Delay, Data to Output (LS366 • LS368) |  |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ | ns | Fig. 1 | $C_{L}=45 \mathrm{pF}$ |
| ${ }^{\text {tPZH }}$ | Output Enable Time to HIGH Level |  |  | 16 | ns | Figs. 4, 5 | $C_{L}=45 \mathrm{pF}$ |
|  | Output Enable Time to LOW Level |  |  | 30 | ns | Figs. 3, 5 | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |
| ${ }^{\text {t PLZ }}$ | Output Disable Time from LOW Level |  |  | 15 | ns | Figs. 3, 5 | $\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}$ |
| ${ }^{\text {t }}$ PHZ | Output Disable Time from HIGH Level |  |  | 23 | ns | Figs. 4, 5 | $\mathrm{R}_{\mathrm{L}}=667 \Omega$ |

## AC WAVEFORMS

## AC TEST CIRCUITS AND WAVEFORMS

The following test circuits and conditions represent Motorola's typical AC test procedures. The output loading for standard Low Power Schottky devices is a 15 pF capacitor. Experimental evidence shows that test results using the additional diode-resistor load are within 0.2 ns of the capacitor only load. The capacitor only load also has the advantage of repeatable, easily correlated test results. The input pulse rise and fall times are specified at 6 ns to closely approximate the Low Power Schottky output transitions through the active threshold region. The specified propagation delay limits can be guaranteed with a 15 ns input rise time on all parameters except those requiring narrow pulse widths. Any frequency measurement over 15 MHz or pulse width less than 30 ns must be performed with a 6 ns input rise time.

## Test Circuit for Standard Output Devices


*Includes all probe and jig capacitance

Optional Load (Guaranteed-Not Tested)


Test Circuit for Open Collector Output Devices

*includes all probe and jig capacitance

Pulse Generator Settings (unless otherwise specified)

$$
\begin{aligned}
& \text { Frequency }=1 \mathrm{mHz} \\
& \text { Duty Cycle }=50 \% \\
& \mathrm{t}_{\text {TLH }}\left(\mathrm{t}_{\mathrm{r}}\right)=6 \mathrm{~ns} \\
& \left.\mathrm{t}_{\mathrm{r}}\right) \\
& \text { Amplitude }=0 \mathrm{~ns} \text { to } 3 \mathrm{~V}
\end{aligned}
$$

Waveform for Inverting Outputs


Waveform for Non-inverting Outputs


WAVEFORMS FOR LS73, LS74, LS109, LS112, LS113, AND LS114
Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH


Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS


Fig. 3 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH

*The shaded areas indicate when the input is permitted to change for predicatable output performance.

## LOW POWER SCHOTTKY <br> 

MSI Data Sheets

## SN54LS42/SN74LS42 ONE-OF-TEN DECODER

DESCRIPTION - The LSTTL/MSI SN54LS42/SN74LS42 is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- MULTI-FUNCTION CAPABILITY
- MUTUALLY EXCLUSIVE OUTPUTS
- DEMULTIPLEXING CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


## PIN NAMES

$A_{0}-A_{3}$
$\overline{0}$ to $\overline{9}$
Address Inputs

NOTES:
a. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



FUNCTIONAL DESCRIPTION - The LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with active LOW input enables.

The logic design of the LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input $A_{3}$ produces a useful inhibit function when the LS42 is used as a one-of-eight decoder. The $A_{3}$ input can also be used as the Data input in an 8-output demultiplexer application.

## TRUTH TABLE

| $A_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $A_{3}$ | $\overline{0}$ | $\overline{1}$ | $\overline{2}$ | 3 | $\overline{3}$ | $\overline{4}$ | 5 | $\overline{6}$ |  | $\overline{7}$ | 8 | $\overline{9}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | L | H | H | H | H | H | H | H |  | H | H | H |
| H | L | L | $L$ | H | L | H | H | H | H | H | H |  | H | H | H |
| L | H | L | L | H | H | L | H | H | H | H | H |  | H | H | H |
| H | H | L | $L$ | H | H | H | L | L | H | H | H |  | H | H | H |
| L | $L$ | H | 1 | H | H | H | H | H | L | H | H |  | H | H | H |
| H | L | H | L | H | H | H | H | H | H | L | H |  | H | H | H |
| L | H | H | L | H | H | H | H | H | H | H | H L |  | H | H | H |
| H | H | H | L | H | H | H | H | H | H | H | H |  | L | H | H |
| L | L | L | H | H | H | H | H | H | H | H | H |  | H | L | H |
| H | L | L | H | H | H | H | H | H | H | H | H |  | H | H | L |
| L | H | L | H | H | H | H | H | H | H | H | H |  | H | H | H |
| H | H | L | H | H | H | H | H | H | H | H | H |  | H | H | H |
| L | L | H | H | H | H | H | H | H | H | H | H |  | H | H | H |
| H | L | H | H | H | H | H | H | H | H | H | H |  | H | H | H |
| L | H | H | H |  | H | H | ${ }^{+}$ | H | H | H | H |  | H | H | H |
| H | H | H | H | H |  |  |  |  | H | H | H H |  | H | H | H |

H = HIGH Voltage Level
L = LOW Voitage Level

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground Pin

* Input Voltage (dc)
* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to +15 V -30 mA to +5.0 mA
-0.5 V to +10 V $+50 \mathrm{~mA}$
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS42 $X$ | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS42X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

[^0]| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Threshold Voltage for All inputs |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Threshold Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{v}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbf{I N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{1 \mathrm{H}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}$ per Truth Table |
| $I_{\text {IH }}$ | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| $\underline{1 / 2}$ | Input LOW Current |  |  |  | -0.4 | mA | $V_{C C}=$ MAX, $V_{\text {IN }}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $V_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {CCC }}$ | Power Supply Current |  |  | 7.0 | 12 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}$ |

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {tPLH }}$ ${ }^{\mathrm{t} \mathrm{PHL}}$ | Propagation Delay (2 Levels) |  | $\begin{aligned} & 11 \\ & 18 \end{aligned}$ | $\begin{aligned} & 18 \\ & 25 \end{aligned}$ | ns | Fig. 2 | $\mathrm{V}_{C C}=5.0 \mathrm{~V}$ |
| ${ }^{\mathrm{t}} \mathrm{PLH}$ <br> ${ }^{\mathrm{t}} \mathrm{PHL}$ | Propagation Delay (3 Levels) |  | $\begin{aligned} & 12 \\ & 19 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 27 \\ & \hline \end{aligned}$ | ns | Fig. 1 | $C_{L}=15 \mathrm{pF}$ |

## AC WAVEFORMS



Fig. 1


Fig. 2

# SN54LS83A/SN74LS83A 4-BIT BINARY FULL ADDER WITH FAST CARRY 

DESCRIPTION - The SN54LS83A/SN74LS83A is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words ( $A_{1}-A_{4}$, $B_{1}-B_{4}$ ) and a Carry Input ( $C_{1 N}$ ). It generates the binary Sum outputs ( $\Sigma_{1}-\Sigma_{4}$ ) and the Carry Output (COUT) from the most significant bit. The LS83 operates with either active HIGH or active LOW operands (positive or negative logic). The SN54LS283/SN74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins.

PIN NAMES
$A_{1}-A_{4}$
Operand A Inputs
$B_{1}-B_{4}$ Operand B Inputs
$\mathrm{C}_{\mathrm{IN}}$
$\Sigma_{1}-\Sigma_{4}$
COUT

| LOADING (Note a) |  |
| :--- | ---: |
| HIGH | LOW |
| 1.0 U.L. | $0.5 \mathrm{U} . \mathrm{L}$ |
| 1.0 U.L. | 0.5 UWL |
| $0.5 \mathrm{U} . \mathrm{L}$. | $0.25 \mathrm{U} . \mathrm{L}$. |
| $10 \mathrm{U} . \mathrm{G}$. | $5(2.5)$ U.L. |
| $10 \mathrm{U} . \mathrm{L}$. | $5(2.5)$ U.L. |

NOTES:
a. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{H}$ HGH 1.6 mA LOW.
b. The Output LOW drive foctor F 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


$V_{C C}=\operatorname{Pin} 5$
GND $=\operatorname{Pin} 12$

CONNECTION DIAGRAM DIP (TOP VIEW)


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS83 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ( $\Sigma_{1}-\Sigma_{4}$ ) and outgoing carry (COUT) outputs.

$$
C_{I N}+\left(A_{1}+B_{1}\right)+2\left(A_{2}+B_{2}\right)+4\left(A_{3}+B_{3}\right)+8\left(A_{4}+B_{4}\right)=\Sigma_{1}+2 \Sigma_{2}+4 \Sigma_{3}+8 \Sigma_{4}+16 C_{\text {OUT }}
$$

Where: $(+)=$ plus
Due to the symmetry of the binary add function the LS83 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

Example:

|  |  | $\mathrm{C}_{\text {N }}$ | $\mathrm{A}_{1}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{4}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{4}$ | $\Sigma_{1}$ | $\Sigma_{2}$ | $\Sigma_{3}$ | $\Sigma_{4}$ | COUT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| logic levels | L | L | H | L | H | H | L | L | H | H | H | L | L | H |  |
| Active HIGH | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| Active LOW | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |  |

$(10+9=19)$ (carry $+5+6=12$ )

Interchanging inputs of equal weight does not affect the operation, thus $C_{I N}, A_{1}, B_{1}$, can be arbitrarily assigned to pins 10 , 11,13 , etc.

ABSOLUTE MAXIMUM RATINGS above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS83AX | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS83AX | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

[^1]| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\text {CD }}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | v | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $10 \mathrm{LL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{1 H}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}$ per Truth Table |
| ${ }_{1 / H}$ | Input HIGH Current $\mathrm{C}_{\mathrm{IN}}$ Any A or B |  |  |  | $\begin{aligned} & 20 \\ & 40 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~N}} \\ & \text { Any } \mathrm{A} \text { or } \mathrm{B} \end{aligned}$ |  |  |  | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | mA | $V_{C C}=M A X, V_{I N}=10 \mathrm{~V}$ |
| IIL | Input LOW Current $\mathrm{C}_{\mathrm{IN}}$ Any A or B |  |  |  | $\begin{aligned} & -0.4 \\ & -0.8 \end{aligned}$ | mA | $V_{C C}=M A X, V^{\prime}=0.4 V$ |
| 'os | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC}$ | Power Supply Current |  |  | 22 | 39 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, All Inputs O V |
|  |  |  |  | 19 | 34 | mA | $V_{C C}=\mathrm{MAX}, \mathrm{A}$ Inputs $=4.5 \mathrm{~V}$ |

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA $_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| ${ }^{t} \text { PLH }$ ${ }^{t} \mathrm{PHL}$ | Propagation Delay, $\mathrm{C}_{\mathrm{IN}}$ Input to Any $\Sigma$ Output |  |  | $\begin{aligned} & 24 \\ & 24 \end{aligned}$ | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \text { Figures } 1 \text { and } 2 \end{aligned}$ |
| $\begin{aligned} & { }^{\text {t}}{ }^{\mathrm{PLH}} \\ & { }^{\mathrm{t}} \mathrm{PHL} \end{aligned}$ | Propagation Delay, Any A or B Input to $\Sigma$ Outputs |  |  | $\begin{aligned} & 24 \\ & 24 \end{aligned}$ | ns |  |
| ${ }^{\text {t }}$ PLH <br> ${ }^{\text {tPHL }}$ | Propagation Delay, $\mathrm{C}_{\mathrm{IN}}$ Input to Cout Output |  |  | $\begin{aligned} & 17 \\ & 17 \end{aligned}$ | ns |  |
| $\begin{aligned} & { }^{t} \mathrm{PLH} \\ & { }^{\mathrm{t}} \mathrm{PHL} \end{aligned}$ | Propagation Delay, Any A or B input to COUT Output |  |  | $\begin{aligned} & 17 \\ & 17 \end{aligned}$ | ns |  |

## AC WAVEFORMS



Fig. 1


Fig. 2

## SN54LS85/SN74LS85

## 4-BIT MAGNITUDE COMPARATOR

DESCRIPTION - The SN54LS85/SN74LS85 4-Bit Magnitude Comparator compares two 4-bit words (A and B) and indicates their relative value by a high level on output $A>B, A=B$, or $A<B$. For words greater than 4 bits, units can be cascaded by connecting the outputs to the corresponding inputs of the stage handling the next most significant bit. A high level must be applied to the $A=B$ input of the least significant bit.


FUNCTION TABLES

| DATA INPUTS |  |  |  | CASCADE INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3, B3 | A2, B2 | A1, B1 | AO, B0 | A > B | $A<B$ | $A=B$ | A $>$ B | $A<B$ | $A=B$ |
| A3 > B3 | X | $x$ | X | $X$ | $X$ | $X$ | H | L | L |
| A3< B3 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2>\mathrm{B} 2$ | X | $x$ | $x$ | $x$ | $x$ | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2<\mathrm{B} 2$ | $x$ | $x$ | $x$ | $x$ | $x$ | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | A1>B1 | X | X | $x$ | X | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1<\mathrm{B} 1$ | X | $x$ | $x$ | $x$ | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0>B 0$ | $x$ | X | $x$ | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{AO}<\mathrm{BO}$ | X | X | X | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=B 0$ | H | L | L | H | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $A 2=B 2$ | $A 1=B 1$ | $A 0=B 0$ | L | H | L | L | H | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=B 0$ | L | L | H | L | L | H |
| $\mathrm{A} 3=\mathrm{B} 3$ | $A 2=B 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=B 0$ | X | X | H | L | L | H |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $A 1=B 1$ | $A 0=B 0$ | H | H | L | L | L | L |
| $\mathrm{A} 3=\mathrm{B} 3$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=B 0$ | L | L | L | H | H | L |

$H=$ high level, $L=$ low level, $X=$ irrelevant.

# SN54LS90/SN74LS90 • SN54LS92/SN74LS92 DECADE COUNTER 

## SN54LS93/SN74LS93

## 4-BIT BINARY COUNTER

DESCRIPTION - The SN54LS90/SN74LS90, SN54LS92/SN74LS92 and SN54LS93/SN74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together ( Q to $\overline{\mathrm{CP}}$ ) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2 -input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).

- LOW POWER CONSUMPTION . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . TYPICALLY 50 MHz
- CHOICE OF COUNTING MODES . . . BCD, BI-QUINARY, DIVIDE-BY-TWELVE, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

| PIN NAMES |  | LOADING (Note a) |  |
| :---: | :---: | :---: | :---: |
|  |  | HIGH | LOW |
| $\overline{C P}_{0}$ | Clock (Active LOW going edge) Input to $\div 2$ Section | 3.0 U.L. | 1.5 U.L. |
| $\overline{\mathrm{CP}}{ }_{1}$ | Clock (Active LOW going edge) Input to $\div 5$ Section (LS90), $\div 6$ Section (LS92) | 2.0 U.L. | 2.0 U.L. |
| $\overline{\mathrm{CP}}{ }_{1}$ | Clock (Active LOW going edge) Input to $\div 8$ Section (LS93) | 1.0 U.L. | 1.0 U.L. |
| $\mathrm{MR}_{1}, \mathrm{MR}_{2}$ | Master Reset (Clear) Inputs | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{MS}_{1}, \mathrm{MS}_{2}$ | Master Set (Preset-9, LS90) Inputs | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{O}_{0}$ | Output from $\div 2$ Section (Notes b \& c) | 10 U.L. | 5(2.5) U.L. |
| $\mathrm{a}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ | Outputs from $\div 5$ (LS90), $\div 6$ (LS92), <br> $\div 8$ (LS93) Sections (Note b) | 10 U.L. | 5(2.5) U.L. |

## NOTES:

a. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
b. The Output LoW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
c. The $\mathrm{a}_{0}$ Outputs are guaranteed to drive the full fan-out plus the $\overline{\mathrm{CP}}_{1}$ input of the device.

LOGIC DIAGRAM

FUNCTIONAL DESCRIPTION - The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the $Q$ outputs de not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The $Q_{0}$ output of each device is designed and specified to drive the rated fan-out plus the $\overline{\mathrm{CP}}_{1}$ input of the device.

A gated AND asynchronous Master Reset ( $M R_{1} \cdot\left(M R_{2}\right.$ ) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ( $\mathrm{MS}_{1} \bullet \mathrm{MS}_{2}$ ) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.:

## LS90

A. BCD Decade (8421) Counter - The $\overline{\mathrm{CP}}_{1}$ input must be externally connected to the $\mathrm{Q}_{0}$ output. The $\overline{\mathrm{CP}}_{0}$ input receives the incoming count and a BCD count sequence is produced.
B. Symmetrical Bi-quinary Divide-By-Ten Counter - The $\mathrm{Q}_{3}$ output must be externally connected to the $\overline{\mathrm{CP}}_{0}$ input. The input count is then applied to the $\overline{\mathrm{CP}}_{1}$ input and a divide-by-ten square wave is obtained at output $\mathrm{O}_{0}$.
C. Divide-By-Two and Divide-By-Five Counter - No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ( $\overline{\mathrm{CP}}_{0}$ as the input and $\mathrm{Q}_{0}$ as the output). The $\overline{\mathrm{CP}}_{1}$ input is used to obtain binary divide-by-five operation at the $\mathrm{Q}_{3}$ output.

## LS92

A. Modulo 12, Divide-By-Twelve Counter - The $\overline{C P}_{1}$ input must be externally connected to the $Q_{0}$ output. The $\overline{C P}_{0}$ input receives the incoming count and $\mathrm{Q}_{3}$ produces a symmetrical divide-by-twelve square wave output.
B. Divide-By-Two and Divide-By-Six Counter - No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The $\overline{C P}_{1}$ input is used to obtain divide-by-three operation at the $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ outputs and divide-by-six operation at the $\mathrm{O}_{3}$ output.

## LS93

A. 4-Bit Ripple Counter - The output $\mathrm{Q}_{0}$ must be externally connected to input $\overline{\mathrm{CP}}_{1}$. The input count pulses are applied to input $\overline{\mathrm{CP}}_{0}$. Simultaneous divisions of $2,4,8$, and 16 are performed at the $\mathrm{Q}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}$, and $\mathrm{Q}_{3}$ outputs as shown in the truth table.
B. 3-Bit Ripple Counter - The input count pulses are applied to input $\overline{\mathrm{CP}}_{1}$. Simultaneous frequency divisions of 2, 4, and 8 are available at the $\mathrm{Q}_{1}, \mathrm{Q}_{2}$, and $\mathrm{Q}_{3}$ outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3 -bit ripple-through counter.

| $\begin{gathered} \text { LS90 } \\ \text { MODE SELECTION } \end{gathered}$ |  |  |  |  |  |  |  |  | LS92 AND LS93 MODE SELECTION |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET/SET INPUTS |  |  |  | OUTPUTS |  |  |  |  | RESET INPUTS |  | OUTPUTS |  |  |  |  |
| $\mathrm{MR}_{1}$ | $\mathrm{MR}_{2}$ | $\mathrm{MS}_{1}$ | $\mathrm{MS}_{2}$ | $\mathrm{O}_{0}$ | $\mathrm{O}_{1} \quad \mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |  |  |  |  |  |
| H | H | L | X |  | $L \quad L$ | L |  |  | MR ${ }_{1}$ | $\mathrm{MR}_{2}$ |  |  |  |  | $\mathrm{O}_{0}$ | $Q_{1}$ | $\mathrm{Q}_{2}$ |  |  |
| H | H | X | L |  | $L \quad L$ | L |  |  | $H$$L$$H$$L$ | H | L | $L \quad L \quad L$ |  |  |  |
| X | X | H | H |  | L L | H |  |  |  | H |  | Count |  |  |  |
| $L$ | X | L | X | Count Count |  |  |  |  |  | L |  | Count |  |  |  |
| X | L | $x$ | L |  |  |  |  |  |  | L |  | Count |  |  |  |
| L | X | X | L | Count Count |  |  |  |  | $\begin{aligned} & \mathrm{H}=\text { HIGH Voltage Level } \\ & \mathrm{L}=\text { LOW Voltage Level } \\ & \mathrm{X}=\text { Don't Care } \end{aligned}$ |  |  |  |  |  |  |
| X | L | L | X |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $H=$ HIGH Voltage Level $X=$ Don't Care <br> $L=$ LOW Voltage Level  <br> $X=$ Don't Care  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BCD COUNT SEQUENCE |  |  |  | TRUTH TABLE |  |  |  |  |  | $\begin{gathered} \text { LS93 } \\ \text { TRUTH TABLE } \end{gathered}$ |  |  |  |  |  |
| COUNT | OUTPUT |  |  | COUNT |  | OUTPUT |  |  |  | COUNT |  | OUTPUT |  |  |  |
|  | $\mathrm{Q}_{0} \quad \mathrm{Q}^{2}$ | $1 \mathrm{O}_{2}$ |  |  |  | $\mathrm{O}_{0}$ | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ |  |  | $\mathrm{O}_{0}$ | $\mathrm{Q}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{Q}_{3}$ |
| 0 | L | L L | L |  | 0 | L | L | L | L | 0 |  | L | L | L | L |
| 1 | H L | L | L |  | 1 | H | L |  | L | 1 |  | H | L | L | L |
| 2 | L H | H L | L |  | 2 |  | H | L | L | 2 |  | L | H | L | L |
| 3 | H H | H L |  |  | 3 | H | H | L | L | 3 |  | H | H | L | L |
| 4 | L L | H |  |  | 4 | L | L | H | L | 4 |  | L | L | H | L |
| 5 | H L | H |  |  | 5 | H | L | H | $L$ | 5 |  | H | L | H | L |
| 6 | L H | H H |  |  | 6 | L | $L$ | L | H | 6 |  | L | H | H | L |
| 7 | H | H H |  |  | 7 | H | L | L | H | 7 |  | H | H | H | L |
| 8 | L L | L | H |  | 8 | L | H | L | H | 8 |  | L | L | L | H |
| 9 | $\mathrm{H} \quad \mathrm{L}$ | L | H |  | 9 |  | H |  | H | 9 |  | H | L | L | H |
| NOTE: Outp | t $Q_{0}$ is | nnected | o Input |  | 10 | L | L | H | H | 10 |  | L | H | L | H |
| $C P_{1}$ for BCD | count. |  |  |  | 11 | H | L | H | H | 11 |  | H | H | L | H |
|  |  |  |  |  | Note: Outpu | $\mathrm{O}_{0}$ | nnect | do in | put $\mathrm{CP}_{1}$. | 12 |  | L | L | H | H |
|  |  |  |  |  |  | 0 |  |  | ${ }_{1}$. | 13 |  | H | L | H | H |
|  |  |  |  |  |  |  |  |  |  | 14 |  | L | H | H | H |
|  |  |  |  |  |  |  |  |  |  | 15 |  | H | H | H | H |

Note: Output $\mathrm{Q}_{0}$ connected to input $\mathrm{CP}_{1}$.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground Pin
${ }^{*}$ Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
*Either Input Voltage limit or input Current limit is sufficient to protect the inputs.

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS90X <br> SN54LS92X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN54LS93X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| SN74LS90X <br> SN74LS92X <br> SN74LS93X |  |  |  |  |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed input HIGH Voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathbb{I}_{\mathbb{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ <br> $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ per Truth Table |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\begin{aligned} & V_{C C}=\text { MIN, } V_{I N}=V_{I H} \text { or } \\ & V_{I L} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 |  | 0.35 | 0.5 | V |  |
| ${ }^{1} \mathrm{IH}$ | $\begin{aligned} & \text { Input HIGH Current } \\ & \text { MS, MR } \\ & \overline{C P}_{0} \\ & \overline{C P}_{1} \text { (LS93) } \\ & \overline{C P}_{1} \text { (LS90, LS92) } \end{aligned}$ |  |  |  | $\begin{array}{r} 20 \\ 120 \\ 40 \\ 80 \end{array}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | $\begin{aligned} & \mathrm{MS}, \mathrm{MR} \\ & \overline{\mathrm{CP}}_{\mathrm{O}}, \overline{\mathrm{CP}}_{1} \text { (LS93) } \\ & \overline{\mathrm{CP}}_{1}(\text { LS90, LS92) } \end{aligned}$ |  |  |  | $\begin{aligned} & 0.1 \\ & 0.4 \\ & 0.8 \end{aligned}$ | mA | $\begin{aligned} & V_{C C}=M A X, V_{I N}=10 \mathrm{~V} \\ & V_{C C}=M A X, V_{I N}=5.5 \mathrm{~V} \\ & V_{C C}=M A X, V_{I N}=5.5 \mathrm{~V} \end{aligned}$ |
| ILL | $\begin{aligned} & \text { Input LOW Current } \\ & \qquad \begin{array}{l} \mathrm{MS}, \mathrm{MR} \\ \overline{\mathrm{CP}}_{0} \\ \overline{\mathrm{CP}}_{1} \text { (LS93) } \\ \mathrm{CP}_{1} \text { (LS90, LS92) } \end{array} \end{aligned}$ |  |  |  | $\begin{aligned} & -0.4 \\ & -2.4 \\ & -1.6 \\ & -3.2 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CC }}$ | Power Supply Current |  |  | 9 | 15 | mA | $\mathrm{v}_{C C}=\mathrm{MAX}$ |

NOTES

1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$, and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  | UNITS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LS90 |  | LS92 |  | LS93 |  |  |  |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |  |
| ${ }_{\text {f MAX }}$ | $\overline{\mathrm{CP}}_{\mathrm{O}}$ Input Count Frequency | 32 |  | 32 |  | 32 |  | MHz | Fig. 1 |
| ${ }^{\text {f MAX }}$ | $\overline{\mathrm{CP}}_{1}$ Input Count Frequency | 16 |  | 16 |  | 16 |  | MHz | Fig. 1 |
| $\begin{aligned} & \overline{{ }^{{ }^{\prime}} \mathrm{PLH}} \end{aligned}$ | Propagation Delay, $\overline{C P}_{0}$ input to $\mathrm{a}_{0}$ Output |  | $\begin{array}{r} 16 \\ 18 \\ \hline \end{array}$ |  | $\begin{aligned} & 16 \\ & 18 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 16 \\ & 18 \end{aligned}$ | ns |  |
| $\overline{t_{\mathrm{PLH}}}$ $t_{\mathrm{PHL}}$ | $\overline{C P}_{1}$ Input to $\mathrm{Q}_{1}$ Output |  | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ |  | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ |  | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ | ns |  |
| $\begin{aligned} & \hline{ }^{\mathrm{t}_{\mathrm{PLH}}} \\ & { }_{\mathrm{t}}^{\mathrm{PHL}} \end{aligned}$ | $\overline{C P}_{1}$ Input to $\mathrm{O}_{2}$ Output |  | $\begin{aligned} & 32 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ |  | $\begin{aligned} & 32 \\ & 35 \end{aligned}$ | ns | Fig. 1 |
| ${ }^{t_{P L H}}$ ${ }^{\text {t }} \mathrm{PHL}$ | $\overline{C P}_{1}$ Input to $\mathrm{Q}_{3}$ Output |  | $\begin{aligned} & 32 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & 32 \\ & 35 \end{aligned}$ |  | $\begin{aligned} & 51 \\ & 51 \end{aligned}$ | ns |  |
| $\begin{aligned} & \hline{ }^{{ }^{\mathrm{t}} \mathrm{PLH}} \end{aligned}$ | $\overline{\mathrm{CP}}_{0}$ Input to $\mathrm{O}_{3}$ Output |  | $\begin{aligned} & 48 \\ & 50 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 48 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | ns |  |
| ${ }^{\text {tPLH }}$ | MS Input to $Q_{0}$ and $Q_{3}$ Outputs |  | 30 |  |  |  |  | ns | Fig. 3 |
| ${ }^{\text {t PHL }}$ | MS Input to $\mathrm{Q}_{1}$ and $\mathrm{O}_{2}$ Outputs |  | 40 |  |  |  |  | ns | Fig. 2 |
| ${ }^{\mathrm{t}_{\mathrm{PHL}}}$ | MR Input to Any Output |  | 40 |  | 40 |  | 40 | ns | Fig. 2 |

AC SET-UP REQUIREMENTS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| SYMBOL | PARAMETER | LIMITS |  |  |  |  |  | UNITS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LS90 |  | LS92 |  | LS93 |  |  |  |
|  |  | MiN | MAX | MIN | MAX | MIN | MAX |  |  |
| ${ }^{t}$ W | $\overline{\mathrm{CP}}_{\mathrm{O}}$ Pulse Width | 15 |  | 15 |  | 15 |  | ns | Fig. 1 |
| ${ }^{\text {tw }}$ | $\overline{\mathrm{CP}}_{1}$ Pulse Width | 30 |  | 30 |  | 30 |  | ns |  |
| ${ }^{t} \mathrm{~W}$ | MS Pulse Width | 15 |  |  |  |  |  | ns | Fig. 2, 3 |
| ${ }^{\text {t } W}$ | MR Pulse Width | 15 |  | 15 |  | 15 |  | ns | Fig. 2 |
| ${ }^{\text {trec }}$ | Recovery Time MS to $\overline{\mathrm{CP}}$ | 25 |  |  |  |  |  | ns | Fig. 2, 3 |
| ${ }^{\text {trec }}$ | Recovery Time MR to $\overline{\mathrm{CP}}$ | 25 |  | 25 |  | 25 |  | ns | Fig. 2 |

RECOVERY TIME ( $\mathrm{t}_{\text {rec }}$ ) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-toLOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS

* $\overline{C^{P}}$


Fig. 1
*The number of Clock Pulses required between the $\mathbf{t}_{\text {PHL }}$ and $\mathbf{t}_{\text {PLH }}$ measurements can be determined from the appropriate Truth Tables.


## SN54LS95B/SN74LS95B <br> 4-BIT SHIFT REGISTER

DESCRIPTION - The SN54LS95B/SN74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel $D$ inputs to the $Q$ outputs iynchronous with the HIGH to LOW transition of the appropriate clock input.

The LS95 is fabricated with the Schottky barrier diode process for high speed and s completely compatible with all Motorola TTL families.

- SYNCHRONOUS, EXPANDABLE SHIFT RIGHT
- SYNCHRONOUS SHIFT LEFT CAPABILITY
- SYNCHRONOUS PARALLEL LOAD
- SEPARATE SHIFT AND LOAD CLOCK INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES

vOTES:
3. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH $/ 1.6 \mathrm{~mA}$ LOW.
3. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


## SN54LS95B/SN74LS95B

FUNCTIONAL DESCRIPTION - The LS95 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial ( $D_{S}$ ) and four Parallel ( $P_{0}-P_{3}$ ) Data inputs and four Parallel Data outputs $\left(Q_{0}-Q_{3}\right)$. The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock inputs ( $\overline{\mathrm{CP}}_{1}$ ) and $\left(\overline{\mathrm{CP}}_{2}\right)$. The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.
When the Mode Control input (S) is HIGH, $\overline{\mathrm{CP}}_{2}$ is enabled. A HIGH to LOW transition on enabled $\overline{\mathrm{CP}}_{2}$ transfers parallel data from the $P_{0}-P_{3}$ inputs to the $\mathrm{O}_{0}-\mathrm{O}_{3}$ outputs.
When the Mode Control input (S) is LOW, $\overline{\mathrm{CP}}_{1}$ is enabled. A HIGH to LOW transition on enabled $\overline{\mathrm{CP}}_{1}$ transfers the data from Serial input ( $D_{S}$ ) to $Q_{0}$ and shifts the data in $Q_{0}$ to $Q_{1}, Q_{1}$ to $Q_{2}$, and $Q_{2}$ to $Q_{3}$ respectively (right-shift). A left-shift is accomplished by externally connecting $Q_{3}$ to $P_{2}, Q_{2}$ to $P_{1}$, and $Q_{1}$ to $P_{0}$, and operating the $9 L S 95$ in the parallel mode ( $\mathrm{S}=\mathrm{HIGH}$ ).
For normal operation, $S$ should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while $\overline{\mathrm{CP}}_{2}$ is HIGH, or changing S from HIGH to LOW while $\overline{\mathrm{CP}}_{1}$ is HIGH and $\overline{\mathrm{CP}}_{2}$ is LOW will not cause any changes on the register outputs.

MODE SELECT - TRUTH TABLE

| OPERATING MODE | INPUTS |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S | $\overline{\mathrm{CP}}{ }_{1}$ | $\overline{\mathrm{CP}}_{2}$ | $\mathrm{D}_{\mathrm{S}}$ | $P_{n}$ | $0_{0}$ | $\mathrm{a}_{1}$ | $\mathrm{O}_{2}$ | $0_{3}$ |
| Shift | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $2$ | $x$ | $\begin{aligned} & 1 \\ & h \end{aligned}$ | $\begin{aligned} & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & q_{0} \\ & q_{0} \end{aligned}$ | $\begin{aligned} & \mathrm{q}_{1} \\ & \mathrm{q}_{1} \end{aligned}$ | $\begin{aligned} & q_{2} \\ & q_{2} \end{aligned}$ |
| Parallel Load | H | $\times$ | $\underline{L}$ | x | $p_{n}$ | $p_{0}$ | $\mathrm{p}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ |
| Mode Change | $\begin{aligned} & \text { 2 } \\ & 5 \\ & 2 \end{aligned}$ | $\mathrm{L}$ L H H L $L$ H H | $\begin{gathered} \hline L \\ L \\ L \\ L \\ H \\ H \\ H \\ H \end{gathered}$ | x <br> $x$ <br> x <br> x <br> $x$ <br> $x$ <br> $x$ $x$ | $\begin{gathered} \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \\ \mathrm{x} \end{gathered}$ $x$ |  | No No No Unde Unde No Unde | ange ange ange mined mined ange mined ange |  |

[^2]```
ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
    Storage Temperature
    -65 C to +150 %
    Temperature (Ambient) Under Bias
    -55 ' C to +125 % C
    V
    -0.5V to +7.0 V
    -0.5 V to +15 V
    *Input Voltage (dc)
    *Input Current (dc)
    Voltage Applied to Outputs (Output HIGH)
    Output Current (dc) (Output LOW)
    -30 mA to +5.0 mA
    -0.5 V to +10 V
    +50 mA
```

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS95B $X$ | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS95B $X$ | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Threshold Voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Threshold Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
|  |  | 74 | 2.7 | 3.4 |  |  | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ per Truth Table |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $V_{C C}=M I N, V_{I N}=V_{I H} \text { or }$ <br> $V_{\text {IL }}$ per Truth Table |
|  |  | 74 |  | 0.35 | 0.5 | V |  |
| $I_{1 H}$ | $\begin{aligned} & \begin{array}{l} \text { Input } \mathrm{HIGH} \text { Current } \\ \overline{\mathrm{CP}}_{1}, \overline{\mathrm{CP}}_{2}, \mathrm{D}_{\mathrm{S}}, \mathrm{P}_{\mathrm{O}}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3} \\ \mathrm{~S} \end{array} \end{aligned}$ |  |  |  | $\begin{aligned} & 20 \\ & 40 \end{aligned}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
|  | $\overline{\mathrm{CP}}_{1}, \overline{\mathrm{CP}}_{2}, \mathrm{D}_{\mathrm{S}}, \mathrm{P}_{\mathrm{O}}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3},$ |  |  |  | $\begin{aligned} & 0.1 \\ & 0.2 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}$ |
| IIL | Input LOW Current $\overline{\mathrm{CP}}_{1}, \mathrm{CP}_{2}, \mathrm{D}_{\mathrm{S}}, \mathrm{P}_{\mathrm{O}}$ | $2 \cdot P_{3}$ |  |  | $\begin{aligned} & -0.4 \\ & -0.8 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CC }}$ | Power Supply Current |  |  | 13 | 21 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {f MAX }}$ | Shift Frequency | 30 | 40 |  | MHz | Fig. 1 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & \overline{{ }^{\mathrm{t}} \mathrm{PLH}} \\ & { }^{\mathrm{t}} \mathrm{PHL} \end{aligned}$ | Propagation Delay, Clock to Output |  | $\begin{aligned} & 20 \\ & 18 \end{aligned}$ | $\begin{aligned} & 27 \\ & 27 \end{aligned}$ | ns | Fig. 1 |  |

AC SET-UP REQUIREMENTS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {W }}$ (CP) | Clock Pulse Width | 20 |  |  | ns | Fig. 1 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |
| $\mathrm{t}_{\text {s (Data) }}$ | Set-up Time, Data to Clock | 20 |  |  | ns | Fig. 1 |  |
| $\mathrm{t}_{\mathrm{h}}$ (Data) | Hold Time, Data to Clock | 10 |  |  | ns |  |  |
| ${ }_{\text {s }}$ L | Set-up Time, LOW Mode Control to Clock | 20 |  |  | ns | Fig. 2 |  |
| ${ }^{\text {h }}$ L | Hold Time, LOW Mode Control to Clock | 0 |  |  | ns |  |  |
| ${ }_{\text {t }}^{\text {s }}$ H | Set-up Time, HIGH Mode Control to Clock | 20 |  |  | ns | Fig. 2 |  |
| $t_{h H}$ | Hold Time, HIGH Mode Control to Clock | 0 |  |  | ns |  |  |

## DEFINITIONS OF TERMS:

SET-UP TIME $\left(\mathrm{t}_{\mathrm{s}}\right)$ - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME ( $t_{h}$ ) - is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH tó LOW and still be recognized.

## AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.

*The Data Input is ( $\mathrm{D}_{\mathrm{S}}$ for $\overline{\mathrm{CP}}_{1}$ ) or ( $\mathrm{P}_{\mathrm{n}}$ for $\overline{\mathrm{CP}_{2}}$ ).

Fig. 1


Fig. 2

## SN54LS138/SN74LS138 1-OF-8 DECODER/DEMULTIPLEXER

DESCRIPTION - The LSTTL/MSI SN54LS138/SN74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1 -of- 32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FUlLY TTL AND CMOS COMPATIBLE


## PIN NAMES

$A_{0}-A_{2}$
$\bar{E}_{1}, \bar{E}_{2}$
$\mathrm{E}_{3}$
$\overline{\mathrm{O}}_{0}-\overline{\mathrm{O}}_{7}$

## Address Inputs

Enable (Active LOW) Inputs
Enable (Active HIGH) Input
Active LOW Outputs (Note b)

| LOADING (Note a) |  |
| :---: | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | $5(2.5)$ U.L. |

NOTES:
a. 1 TTL Unit Load $(\mathrm{U} . \mathrm{L})=.40 \mu \mathrm{~A}$ HIGH $/ 1.6 \mathrm{~mA}$ LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



FUNCTIONAL DESCRIPTION - The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs ( $A_{0}, A_{1}, A_{2}$ ) and when enabled provides eight mutually exclusive active LOW outputs ( $\overline{\mathrm{O}}_{0} \bar{O}_{7}$ ). The LS138 features three Enable inputs, two active LOW ( $\bar{E}_{1}, \bar{E}_{2}$ ) and one active HIGH ( $E_{3}$ ). All outputs will be HIGH unless $\bar{E}_{1}$ and $\bar{E}_{2}$ are LOW and $E_{3}$ is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 ( 5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}_{1}$ | $\bar{E}_{2}$ | $E_{3}$ | $A_{0}$ | $A_{1}$ | $A_{2}$ | $\overline{\mathbf{O}}_{\mathbf{0}}$ | $\bar{O}_{1}$ | $\overline{\mathrm{O}}_{2}$ | $\bar{O}_{3}$ | $\bar{O}_{4}$ | $\bar{O}_{5}$ | $\overline{\mathbf{O}}_{6}$ | $\overline{0}_{7}$ |
| H | $x$ | $x$ | $x$ | $x$ | $x$ | H | H | H | H | H | H | H | H |
| X | H | X | $x$ | $x$ | $x$ | H | H | H | H | H | H | H | H |
| X | X | L | X | X | X | H | H | H | H | H | H | H | H |
| L | L | H | L | L | L | L | H | H | H | H | H | H | H |
| L | L | H | H | L | L | H | L | H | H | H | H | H | H |
| L. | L | H | L | H | L | H | H | L | H | H | H | H | H |
| L | L | H | H | H | L | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| L | L | H | H | L | H | H | H | H | H | H | L | H | H |
| $L$ | L | H | L | H | H | H | H | H | H | H | H | L | H |
| L | L | H | H | H | H | H | H | H | H | H | H | H | L |

$H=H$ IGH Voltage Level
$L=$ LOW Voltage Level
$X=$ Don't Care


Fig. a.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)

* Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.


## SN54LS138/SN74LS138

## GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS138X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS138X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

$X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Threshold Voltage for All Inputs |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Threshold Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MiN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V |  |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| 'os | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $\mathrm{V}_{\text {CC }}=$ MAX, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {CCC }}$ | Power Supply Current |  |  | 6.3 | 10 | mA | $V_{C C}=M A X$ |

## NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {tPLH }}$ <br> ${ }^{\text {tPHL }}$ | Propagation Delay Address to Output |  | $\begin{aligned} & 11 \\ & 19 \end{aligned}$ | $\begin{aligned} & 20 \\ & 28 \end{aligned}$ | ns | Fig. 1 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{\text {tpLH }}$ ${ }^{\text {t }} \mathrm{PHL}$. | Propagation Delay, $E_{1}$ or $E_{2}$ to Output |  | $\begin{aligned} & 9.0 \\ & 17 \end{aligned}$ | $\begin{aligned} & 15 \\ & 28 \end{aligned}$ | ns | Fig. 2 |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }^{\mathrm{t}_{\mathrm{PHL}}} \\ & \hline \end{aligned}$ | Propagation Delay, $E_{3}$ to Output |  | $\begin{aligned} & 11 \\ & 20 \end{aligned}$ | $\begin{aligned} & 20 \\ & 28 \end{aligned}$ | ns | Fig. 1 |  |

AC WAVEFORMS


Fig. 1


Fig. 2

## SN54LS139/SN74LS139 <br> DUAL 1-OF-4 DECODER

DESCRIPTION - The LSTTL/MSI SN54LS139/SN74LS139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the LS139 can be used as a function generator providing all four minterms of two variables. The LS139 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


## PIN NAMES

$A_{0}, A_{1}$
$\bar{E}_{0}-\bar{O}_{3}$

## Address Inputs

Enable (Active LOW) Input
Active LOW Outputs (Note b)

| LOADING (Note a) |  |
| :---: | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | $5(2.5)$ U.L. |

## NOTES:

a. 1 TTL Unit Load (U.L.) $=\mathbf{4 0} \mu \mathrm{A}$ HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

## LOGIC DIAGRAM

$$
\begin{aligned}
& V_{C C}=\operatorname{Pin} 16 \\
& G N D=\operatorname{Pin} 8 \\
& O \quad=\operatorname{Pin} \text { Numbers }
\end{aligned}
$$



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs $\left(A_{0}, A_{1}\right)$ and provide four mutually exclusive active LOW outputs $\left(\bar{O}_{0}-\bar{O}_{3}\right)$. Each decoder has an active LOW Enable ( $\bar{E}$ ). When $\vec{E}$ is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4 -output demultiplexer application.

Each half of the LS139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

| INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{E}$ | $A_{0}$ | $A_{1}$ | $\overline{\mathbf{O}}_{\mathbf{0}}$ | $\overline{\mathbf{O}}_{\mathbf{1}}$ | $\overline{\mathbf{O}}_{\mathbf{2}}$ | $\overline{\mathbf{O}}_{\mathbf{3}}$ |
| $H$ | X | X | $H$ | $H$ | $H$ | $H$ |
| L | L | L | L | $H$ | $H$ | $H$ |
| L | $H$ | L | $H$ | L | $H$ | $H$ |
| L | L | $H$ | $H$ | $H$ | L | $H$ |
| L | $H$ | $H$ | $H$ | $H$ | $H$ | L |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
$x=$ Don't Care






Fig. a

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{C C}$ Pin Potential to Ground Pin

* Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
* Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS139X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS139X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

[^3]| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Threshold Voltage for All Inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Threshold Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $V_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |
| $\mathrm{VOH}^{\text {O }}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $1 \mathrm{I}_{\text {OL }}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{IH}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}$ per Truth Table |
| ${ }^{1} \mathrm{H}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{iN}}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IIL | Input LOW Current |  |  |  | -0.36 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {iN }}=0.4 \mathrm{~V}$ |
| los | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $V_{C C}=M A X, V_{\text {OUT }}=0 V$ |
| ${ }^{\text {ICC }}$ | Power Supply Current |  |  | 6.8 | 11 | mA | $\mathrm{v}_{C C}=\mathrm{MAX}$ |

## NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$, and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA $_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {tPLH }}$ <br> ${ }^{\text {tPHL }}$ | Propagation Delay, Address to Output |  | $\begin{aligned} & 11 \\ & 19 \end{aligned}$ | $\begin{aligned} & 18 \\ & 27 \end{aligned}$ | ns | Fig. 1 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |
| ${ }^{\text {PPLH }}$ <br> ${ }^{\mathbf{t}} \mathrm{PHL}$ | Propagation Delay, Enable to Output |  | $\begin{aligned} & 9.0 \\ & 17 \end{aligned}$ | $\begin{aligned} & 15 \\ & 24 \end{aligned}$ | ns | Fig. 2 |  |



Fig. 1


Fig. 2

## SN54LS151/SN74LS151 8-INPUT MULTIPLEXER

JESCRIPTION - The TTL/MSI SN54LS151/SN74LS151 is a high speed 8 -Input jigital Multiplexer. It provides, in one package, the ability to select one bit of data rom up to eight sources. The LS151 can be used as a universal function generator o generate any logic function of four variables. Both assertion and negation oututs are provided.

## SCHOTTKY PROCESS FOR HIGH SPEED <br> MULTIFUNCTION CAPABILITY ON-CHIP SELECT LOGIC DECODING FULLY BUFFERED COMPLEMENTARY OUTPUTS INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS FULLY TTL AND CMOS COMPATIBLE

## IN NAMES

$0-S_{2}$
$j_{0}-I_{7}$

J 17

Select Inputs Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b) Complementary Multiplexer Output (Note b)

| LOADING (Note a) |  |
| :--- | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | $5(2.5)$ U.L. |
| 10 U.L. | $5(2.5)$ U.L. |

IOTES:
. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commerciai (74) Temperature Ranges.

## LOGIC DIAGRAM



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$. Both assertion and negation outputs are provided. The Enable input ( $E$ ) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$
\begin{aligned}
Z= & \bar{E} \cdot\left(I_{0} \cdot \bar{S}_{0} \cdot \bar{S}_{1} \cdot \bar{S}_{2}+I_{1} \cdot S_{0} \cdot \bar{S}_{1} \cdot \bar{S}_{2}+I_{2} \cdot \bar{S}_{0} \cdot S_{1} \cdot \bar{S}_{2}+I_{3} \cdot S_{0} \cdot S_{1} \cdot \bar{S}_{2}+\right. \\
& \left.I_{4} \cdot \bar{S}_{0} \cdot \bar{S}_{1} \cdot S_{2}+I_{5} \cdot S_{0} \cdot \bar{S}_{1} \cdot S_{2}+I_{6} \cdot \bar{S}_{0} \cdot S_{1} \cdot S_{2}+I_{7} \cdot S_{0} \cdot S_{1} \cdot S_{2}\right)
\end{aligned}
$$

The LS151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the LS151 can provide any logic function of four variables and its negation.

TRUTH TABLE

| $\overline{\mathrm{E}}$ | $\mathrm{S}_{2}$ | $S_{1}$ | $\mathrm{S}_{0}$ | 10 | $\mathrm{I}_{1}$ | $l_{2}$ | $I_{3}$ | 14 | $\mathrm{I}_{5}$ | 16 | 17 | $\overline{\mathbf{Z}}$ | Z |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | X | X | X | X | X | X | H | L |
| L | $L$ | L | $L$ | L | X | X | X | $x$ | x | $x$ | $x$ | H | $L$ |
| L | L | L | L | H | X | X | X | X | X | X | X | L | H |
| L | L | L | H | X | L | X | X | $x$ | X | X | $x$ | H | L |
| L | L | L | H | $x$ | H | X | X | $x$ | $x$ | X | X | L | H |
| L | L | H | L | X | X | L | X | X | $x$ | X | X | H | L |
| $L$ | $L$ | H | L | x | X | H | X | X | $x$ | X | X | L | H |
| L | $L$ | H | H | $x$ | X | X | $L$ | $x$ | $x$ | $x$ | $x$ | H | L |
| $L$ | L | H | H | x | X | X | H | X | X | X | X | L | H |
| L | H | L | L | $x$ | X | X | X | L | x | X | X | H | L |
| L | H | L | $L$ | $x$ | X | x | X | H | X | X | X | L | H |
| L | H | L | H | $x$ | X | X | $x$ | X | L | X | X | H | L |
| L | H | L | H | $x$ | X | X | $x$ | $x$ | H | X | X | L | H |
| L | H | H | L | X | X | X | $x$ | X | X | L | $x$ | H | L |
| $L$ | H | H | L | X | X | X | $x$ | $x$ | X | H | X | L | H |
| $L$ | H | H | H | - | X | X | X | X | X | X | L | H | L |
| $L$ | H | H | H | X | X | X | X | X | X | X | H | L | H |

$H=H I G H$ Voltage Level
$L=$ LOW Voltage Level
$X=$ Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$V_{C C}$ Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to +15 V
-30 mA to +5.0 mA
-0.5 V to +10 V
$+50 \mathrm{~mA}$
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(V_{C C}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS151X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS151X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

[^4]| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Threshold Voltage for All inputs |
| $V_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Threshold Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{\mathrm{CD}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 54 | 2.5 | 3.4 |  | v | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ V $\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{1 \mathrm{H}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{l}^{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}$ per Truth Table |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  |  | 1.0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| IL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $V_{C C}=$ MAX, $V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {ICC }}$ | Power Supply Current |  |  | 6.0 | 10 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}$ |

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\text {tpLH }}$ ${ }^{\text {t PHL }}$ | Propagation Delay, Select to $\bar{Z}$ Output |  | $\begin{aligned} & 11 \\ & 23 \end{aligned}$ | $\begin{aligned} & 20 \\ & 32 \end{aligned}$ | ns | Fig. 1 | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & C_{L}=15 \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & { }^{{ }^{\mathrm{t}} \mathrm{PLH}} \\ & { }_{\mathrm{t}}^{\mathrm{PH}} \end{aligned}$ | Propagation Delay, Select to Z Output |  | $\begin{aligned} & 30 \\ & 18 \end{aligned}$ | $\begin{aligned} & 41 \\ & 30 \end{aligned}$ | ns | Fig. 2 |  |
| $\begin{aligned} & { }^{t_{\mathrm{PLH}}} \\ & { }_{\mathrm{t}}^{\mathrm{PHHL}} \end{aligned}$ | Propagation Delay, Enable to $\bar{Z}$ Output |  | $\begin{aligned} & 13 \\ & 17 \end{aligned}$ | $\begin{aligned} & 20 \\ & 26 \end{aligned}$ | ns | Fig. 2 |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & { }_{\mathrm{t}}^{\mathrm{PH}} \mathrm{LL} \end{aligned}$ | Propagation Delay, Enable to Z Output |  | $\begin{aligned} & 22 \\ & 18 \end{aligned}$ | $\begin{aligned} & 33 \\ & 27 \end{aligned}$ | ns | Fig. 1 |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay, Data to $\overline{\mathbf{Z}}$ Output |  | $\begin{aligned} & 7.0 \\ & 10 \end{aligned}$ | $\begin{aligned} & 12 \\ & 15 \end{aligned}$ | ns | Fig. 1 |  |
| $\overline{t_{\mathrm{PLH}}}$ $t_{\mathrm{PHL}}$ | Propagation Delay, Data to $Z$ Output |  | $\begin{aligned} & 18 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 26 \\ & 23 \end{aligned}$ | ns | Fig. 2 |  |

## AC WAVEFORMS



Fig. 1


Fig. 2

## SN54LS152/SN74LS152 8-INPUT MULTIPLEXER

DESCRIPTION - The TTL/MSI SN54LS152/SN74LS152 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS152 can be used as a universal function generator to generate any logic function of four variables. It is supplied in FLATPAK only; for Dual in-line Package application use the LS151.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


## PIN NAMES

$S_{0}-S_{2}$
$I_{0}-I_{7}$
Select Inputs
$\overline{\mathbf{Z}}$

Multiplexer Inputs
Complementary Multiplexer Output (Note b)

| LOADING (Note a) |  |
| :---: | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| O.5 U.L. | 0.25 U.L. |
| 10 U.L. | $5(2.5)$ U.L. |

NOTES:
a. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)

Temperature Ranges.


CONNECTION DIAGRAM FLATPAK (TOP VIEW)


Dot Indicates Pin 1


FUNCTIONAL DESCRIPTION - The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, $S_{0}, S_{1}, S_{2}$. The logic function provided at the output is:

$$
\begin{aligned}
\bar{Z}= & \left(I_{0} \cdot \bar{S}_{0} \cdot \bar{S}_{1} \cdot \bar{S}_{2}+I_{1} \cdot S_{0} \cdot \bar{S}_{1} \cdot \bar{s}_{2}+I_{2} \cdot \bar{S}_{0} \cdot S_{1} \cdot \bar{S}_{2}+I_{3} \cdot S_{0} \cdot S_{1} \cdot \bar{S}_{2}+\right. \\
& \left.I_{4} \cdot \bar{S}_{0} \cdot \bar{S}_{1} \cdot S_{2}+I_{5} \cdot S_{0} \cdot \bar{S}_{1} \cdot S_{2}+I_{6} \cdot \bar{S}_{0} \cdot S_{1} \cdot S_{2}+I_{7} \cdot S_{0} \cdot S_{1} \cdot S_{2}\right)
\end{aligned}
$$

The LS152 provides the ability, in one package, to select from eight sources of data or control information.

## TRUTH TABLE

| $\mathrm{S}_{2}$ | $S_{1}$ | $\mathrm{S}_{0}$ | 10 | 11 | $\mathrm{I}_{2}$ | 13 | 14 | 15 | 16 | 17 | $\overline{\mathbf{Z}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | X | X | X | X | X | $\times$ | H |
| L | L | L | L | X | X | X | X | X | X | X | H |
| L | L | L | H | X | X | X | X | X | X | X | L |
| L | $L$ | H | X | L | $x$ | X | X | x | $x$ | x | H |
| $L$ | $L$ | H | X | H | X | $x$ | X | $x$ | $x$ | x | L |
| $L$ | H | L | X | X | L | $x$ | X | X | $x$ | x | H |
| L | H | L | $x$ | $x$ | H | X | X | $x$ | $x$ | $x$ | L |
| $L$ | H | H | X | X | X | L | X | X | X | X | H |
| L | H | H | X | X | $x$ | H | X | X | X | X | L |
| H | L | L | x | $x$ | $x$ | X | L | $x$ | X | x | H |
| H | L | L | x | x | $x$ | $x$ | H | X | X | $x$ | L |
| H | L | H | X | X | $x$ | X | X | L | X | $X$ | H |
| H | L | H | X | X | $x$ | X | X | H | X | $x$ | L |
| H | H | L | X | X | X | X | X | X | L | X | H |
| H | H | L | X | X | x | X | X | X | H | X | L |
| H | H | H | X | X | X | X | X | X | X | L | H |
| H | H | H | X | X | $x$ | X | X | X | X | H | L |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
$X=$ Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$V_{C C}$ Pin Potential to Ground Pin
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
*Input Voltage (dc)
*Input Current (dc)
-0.5 V to +7.0 V
-0.5 V to +15 V
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES

| PART NUMBERS | SUPPLY VOLTAGE $\left(\mathrm{V}_{\mathrm{CC}}\right)$ |  |  | TEMPERATURE |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SN54LS152X | 4.5 V | 5.0 V | 5.5 V | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN74LS152X | 4.75 V | 5.0 V | 5.25 V | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |

[^5]| SYMBOL | PARAMETER |  | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |  |
| $V_{1 H}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed Input HIGH Threshold Voltage for All Inputs |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Threshold Voltage for All Inputs |
|  |  | 74 |  |  | 0.8 |  |  |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.4 |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table } \end{aligned}$ |
|  |  | 74 | 2.7 | 3.4 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54,74 |  | 0.25 | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ V $\mathrm{V}_{\text {IL }}$ per Truth Table |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |
|  |  |  |  |  | 0.1 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}$ |
| ILL | Input LOW Current |  |  |  | -0.4 | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| Ios | Output Short Circuit Current (Note 4) |  | -15 |  | -100 | mA | $V_{\text {CC }}=$ MAX, $V_{\text {OUT }}=0 \mathrm{~V}$ |
| ${ }^{\text {I CC }}$ | Power Supply Current |  |  | 5.6 | 9.0 | mA | $V_{C C}=$ MAX |

NOTES:

1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at $V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |  |
| ${ }^{\mathrm{t}}{ }^{\mathrm{PLH}}$ <br> ${ }^{t_{\mathrm{PHL}}}$ | Propagation Delay, Select to $\bar{Z}$ Output |  | $\begin{aligned} & 12 \\ & 23 \end{aligned}$ | $\begin{aligned} & 20 \\ & 32 \end{aligned}$ | ns | Fig. 1 | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\mathrm{t}} \mathrm{PLH}$ <br> ${ }^{\text {t }}$ PHL | Propagation Delay, Data to $\bar{Z}$ Output |  | $\begin{aligned} & 8.0 \\ & 10 \end{aligned}$ | $\begin{aligned} & 13 \\ & 15 \end{aligned}$ | ns | Fig. 1 | $C_{L}=15 \mathrm{pF}$ |



Fig. 1

## SN54LS153/SN74LS153 DUAL 4-INPUT MULTIPLEXER

JESCRIPTION - The LSTTL/MSI SN54LS153/SN74LS153 is a very high speed Jual 4-Input Multiplexer with common select inputs and individual enable inputs or each section. It can select two bits of data from four sources. The two buffered utputs present data in the true (non-inverted) form. In addition to multiplexer iperation, the LS153 can generate any two functions of three variables. The LS153 $s$ fabricated with the Schottky barrier diode process for high speed and is comsletely compatible with all Motorola TTL families.

- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- SEPARATE ENABLE FOR EACH MULTIPLEXER
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


## IN NAMES

| $\mathrm{i}_{0}$ | Common Select Input |
| :--- | :--- |
| $\equiv$ | Enable (Active LOW) Input |
| $0, \mathrm{I}_{1}$ | Multiplexer Inputs |
| $\underline{Z}$ | Multiplexer Output (Note b) |


| LOADING (Note a) |  |
| :---: | ---: |
| HIGH | LOW |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 0.5 U.L. | 0.25 U.L. |
| 10 U.L. | 5 (2.5) U.L. |

NOTES:
. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH $/ 1.6 \mathrm{~mA}$ LOW.

1. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

## LOGIC DIAGRAM




FUNCTIONAL DESCRIPTION - The LS153 is a Dual 4-Input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The two 4-input multiplexer circuits have individual active LOW Enables $\left(\bar{E}_{a}, \overline{\mathrm{E}}_{\mathrm{b}}\right)$ which can be used to strobe the outputs independently. When the Enables ( $\left.\bar{E}_{a}, \bar{E}_{b}\right)$ are HIGH, the corresponding outputs $\left(Z_{a}, Z_{b}\right)$ are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$
\begin{aligned}
& z_{a}=\bar{E}_{a} \cdot\left(I_{0 a} \cdot \bar{s}_{1} \cdot \bar{s}_{0}+I_{1 a} \cdot \bar{s}_{1} \cdot S_{0}+I_{2 a} \cdot s_{1} \cdot \bar{s}_{0}+I_{3 a} \cdot s_{1} \cdot s_{0}\right) \\
& z_{b}=\bar{E}_{b} \cdot\left(I_{0 b} \cdot \bar{s}_{1} \cdot \bar{s}_{0}+I_{1 b} \cdot \bar{s}_{1} \cdot s_{0}+I_{2 b} \cdot s_{1} \cdot \bar{s}_{0}+I_{3 b} \cdot s_{1} \cdot s_{0}\right)
\end{aligned}
$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

| SELECT INPUTS |  | INPUTS (a or b) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S $_{\mathbf{0}}$ | S $_{\mathbf{1}}$ | $\overline{\text { E }}$ | $\mathbf{I}_{\mathbf{0}}$ | $\mathbf{I}_{\mathbf{1}}$ | $\mathrm{I}_{\mathbf{2}}$ | $\mathrm{I}_{\mathbf{3}}$ | Z |
| X | X | H | X | X | X | X | L |
| L | L | L | L | X | X | X | L |
| L | L | L | H | X | X | X | H |
| H | L | L | X | L | X | X | L |
| H | L | L | X | H | X | X | H |
| L | H | L | X | X | L | X | L |
| L | H | L | X | X | H | X | H |
| H | H | L | X | X | X | L | L |
| H | H | L | X | X | X | H | H |

$H=$ HIGH Voltage Level
$L=$ LOW Voltage Level
$x=$ Don't Care

```
ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Temperature (Ambient) Under Bias
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(V_{\text {CC }}\) Pin Potential to Ground Pin
*Input Voltage (dc)
-0.5 V to +7.0 V
*Input Current (dc)
-0.5 V to +15 V
Voltage Applied to Outputs (Output HIGH) -30 mA to +5.0 mA
Output Current (dc) (Output LOW)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS153X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS153X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.
}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(V_{1 H}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Threshold Voltage for All Inputs \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Threshold Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=\mathrm{MIN}, \mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\({ }_{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & 1.0 & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline ILL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.36 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) \\
\hline 'os & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(V_{C C}=M A X, V_{\text {OUT }}=0 V\) \\
\hline \({ }^{\text {I CC }}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 6.2 & 10 & mA & \(V_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \[
{ }^{t_{P L H}}
\]
\[
{ }^{\mathrm{t}_{\mathrm{PHL}}}
\] & \begin{tabular}{l}
Propagation Delay \\
Select to Output
\end{tabular} & & \[
\begin{aligned}
& 20 \\
& 16
\end{aligned}
\] & \[
\begin{aligned}
& 29 \\
& 26
\end{aligned}
\] & ns & Fig. 2 & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
\overline{t_{P L H}}
\]
\[
t_{\mathrm{PHL}}
\] & Propagation Delay, Enable to Output & & \[
\begin{aligned}
& \hline 17 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& 24 \\
& 20
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \[
\begin{aligned}
& \hline{ }^{\mathrm{t}_{\mathrm{PLH}}} \\
& { }^{\mathrm{t}} \mathrm{PHL} \\
& \hline
\end{aligned}
\] & Propagation Delay, Data to Output & & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 15
\end{aligned}
\] & ns & Fig. 2 & \\
\hline
\end{tabular}


Fig. 1


Fig. 2

\section*{SN54LS155/SN74LS155 SN54LS156/SN74LS156}

\section*{DUAL 1-OF-4 DECODER/DEMULTIPLEXER (LS156 HAS OPEN COLLECTOR OUTPUTS)}

DESCRIPTION - The LSTTL/MSI SN54LS155/SN74LS155 and SN54LS156/ SN74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder " \(b\) " has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.
The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES
\(A_{0}, A_{1}\)
\(\bar{E}_{a}, \bar{E}_{b}\)
\(\overline{\mathrm{E}}_{\mathrm{a}}-\overline{\mathrm{O}}_{3}\)
Address Inputs
Enable (Active LOW) Inputs
Enable (Active HIGH) Input
Active LOW Outputs (Note b)
\begin{tabular}{l|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline O.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & 5 (2.5) U.L.
\end{tabular}

NOTES:
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.


LOGIC SYMBOL

\[
V_{C C}=\operatorname{Pin} 16
\]
\[
\text { GND }=\operatorname{Pin} 8
\]

CONNECTION DIAGRAM DIP (TOP VIEW)


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs ( \(A_{0}, A_{1}\) ) and provides four mutually exclusive active LOW outputs \(\left(\bar{O}_{0}-\bar{O}_{3}\right)\). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input ( \(E_{a} \bullet \bar{E}_{a}\) ). In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the \(\bar{E}_{a}\) or \(E_{a}\) inputs respectively. The enable gate for Decoder " \(b\) " requires two active LOW inputs \(\left(\bar{E}_{b} \cdot \bar{E}_{b}\right)\). The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying \(E_{a}\) to \(\bar{E}_{b}\) and relabeling the common connection as \(\left(\mathrm{A}_{2}\right)\). The other \(\overline{\mathrm{E}}_{\mathrm{b}}\) and \(\overline{\mathrm{E}}_{\mathrm{a}}\) are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.
\[
\begin{aligned}
& f=\left(E+A_{0}+A_{1}\right) \cdot\left(E+\bar{A}_{0}+A_{1}\right) \cdot\left(E+A_{0}+\bar{A}_{1}\right) \cdot\left(E+\bar{A}_{0}+\bar{A}_{1}\right) \\
& \text { where } E=E_{a}+\bar{E}_{a} ; E=E_{b}+E_{b}
\end{aligned}
\]









Fig. a

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{ADDRESS} & \multicolumn{2}{|l|}{ENABLE " \({ }^{\text {" }}\)} & \multicolumn{4}{|c|}{OUTPUT "a"} & \multicolumn{2}{|l|}{ENABLE " b "} & \multicolumn{4}{|c|}{OUTPUT 'b"} \\
\hline \(\mathrm{A}_{0}\) & \(\mathrm{A}_{1}\) & \(\mathrm{E}_{\mathrm{a}}\) & \(\bar{E}_{a}\) & \(\overline{\mathrm{o}}_{0}\) & \(\bar{o}_{1}\) & \(\overline{\mathrm{O}}_{2}\) & \(\overline{\mathrm{O}}_{3}\) & \(\bar{E}_{\mathrm{b}}\) & \(\bar{E}_{\mathrm{b}}\) & \(\overline{0}\) & \(\overline{\mathrm{o}}_{1}\) & \(\overline{\mathrm{O}}_{2}\) & \(\overline{\mathrm{o}}_{3}\) \\
\hline x & x & L & x & H & H & H & H & H & \(\times\) & H & H & H & H \\
\hline X & x & x & H & H & H & H & H & x & H & H & H & H & H \\
\hline L & L & H & L & L & H & H & H & L & L & L & H & H & H \\
\hline H & L & H & L & H & L & H & H & L. & L & H & L & H & H \\
\hline L & H & H & L & H & H & L & H & L & L & H & H & L & H \\
\hline H & H & H & L & H & H & H & L & L & L & H & H & H & L \\
\hline
\end{tabular}

\footnotetext{
H \(=\) HIGH Voltage Level
\(L=\) LOW Voltage Level
X = Don't Care
}

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

\section*{Storage Temperature}

Temperature (Ambient) Under Bias
\(V_{\text {CC }}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
-0.5 V to +15 V
-30 mA to +5.0 mA
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline \begin{tabular}{l} 
SN54LS155X \\
SN54LS156X
\end{tabular} & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
SN74LS155X \\
SN74LS156X
\end{tabular} & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{1 \mathrm{H}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Threshold Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & XM & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Threshold Voltage for All Inputs} \\
\hline & & XC & & & 0.8 & & \\
\hline \(\mathrm{v}_{C D}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}\) \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output HIGH Voltage & XM & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline OH & LS155 Only & XC & 2.7 & 3.4 & & & \\
\hline \({ }^{\mathrm{O}} \mathrm{OH}\) & \multicolumn{2}{|l|}{Output HIGH Current LS156 Only} & & & 100 & \(\mu \mathrm{A}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MiN}, \mathrm{~V}_{\mathrm{OH}}=5.5 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & XM, XC & & 0.25 & 0.4 & V & \(1 \mathrm{OL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & XC & & 0.35 & 0.5 & V & \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}\) V \(\mathrm{V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline IIL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.36 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) \\
\hline los & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{\text {ICC }}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 6.1 & 10 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

\section*{SN54LS155/SN74LS155 • SN54LS156/SN74LS156}

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{SYMBOL} & \multirow{3}{*}{PARAMETER} & \multicolumn{4}{|c|}{LIMITS} & \multirow{3}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{3}{*}{TEST CONDITIONS}} \\
\hline & & \multicolumn{2}{|c|}{LS155} & \multicolumn{2}{|c|}{LS156} & & & \\
\hline & & TYP & MAX & TYP & MAX & & & \\
\hline \({ }^{\text {tPLH }}\) \({ }^{\text {t }}{ }^{\text {PHL }}\) & Propagation Delay, Address to Output & \[
\begin{aligned}
& 11 \\
& 19
\end{aligned}
\] & \[
\begin{aligned}
& 18 \\
& 27
\end{aligned}
\] & \[
\begin{aligned}
& 18 \\
& 23
\end{aligned}
\] & \[
\begin{aligned}
& 28 \\
& 33
\end{aligned}
\] & ns & Fig. 1 & \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\) \\
\hline \({ }^{\text {tpLH }}\) \({ }^{\text {t }}\) PHL & Propagation Delay, \(\bar{E}_{a}\) or \(\bar{E}_{b}\) to Output & \[
\begin{aligned}
& 9.0 \\
& 17
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 24
\end{aligned}
\] & \[
\begin{aligned}
& 16 \\
& 21
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 30
\end{aligned}
\] & ns & Fig. 2 & \[
\begin{aligned}
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\] \\
\hline \[
\overline{t_{\mathrm{PLH}}}
\]
\[
{ }^{\mathrm{t}_{\mathrm{PHL}}}
\] & Propagation Delay \(E_{a}\) to Output & \[
\begin{aligned}
& 11 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 27 \\
& 27
\end{aligned}
\] & \[
\begin{aligned}
& 18 \\
& 24
\end{aligned}
\] & \[
\begin{aligned}
& 28 \\
& 34
\end{aligned}
\] & ns & Fig. 1 & \\
\hline
\end{tabular}

\section*{AC WAVEFORMS}


Fig. 1


Fig. 2

\title{
SN54LS157/SN74LS157 QUAD 2-INPUT MULTIPLEXER
}

DESCRIPTION - The LSTTL/MSI SN54LS157/SN74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The LS157 can also be used to generate any four of the 16 different functions of two variables. The LS157 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\(\frac{S}{E}\)
\(I_{0 a}-I_{0 d}\)
\(I_{1 a}-I_{1 d}\)
\(Z_{a}-Z_{d}\)

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH \(/ 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

\section*{LOGIC DIAGRAM}


LOGIC SYMBOL

\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 16 \\
& \mathrm{GND}=\operatorname{Pin} 8
\end{aligned}
\]

CONNECTION DIAGRAM DIP (TOP VIEW)


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS157 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input ( \(\bar{E}\) ) is active LOW. When \(\bar{E}\) is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs.

The LS157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:
\[
\begin{array}{ll}
Z_{a}=\bar{E} \cdot\left(I_{1 a} \cdot S+I_{0 a} \cdot \bar{S}\right) & Z_{b}=\bar{E} \cdot\left(I_{1 b} \cdot S+I_{0 b} \cdot \bar{S}\right) \\
Z_{c}=\bar{E} \cdot\left(I_{1 c} \cdot S+I_{0 c} \cdot \bar{S}\right) & Z_{d}=\bar{E} \cdot\left(I_{1 d} \cdot S+I_{0 d} \cdot \bar{S}\right)
\end{array}
\]

A common use of the LS157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

TRUTH TABLE
\begin{tabular}{|c|c|cc|c|}
\hline ENABLE & \begin{tabular}{c} 
SELECT \\
INPUT
\end{tabular} & \multicolumn{2}{|c|}{ INPUTS } & OUTPUT \\
\hline \(\bar{E}\) & S & \(\mathrm{I}_{0}\) & \(\mathrm{I}_{1}\) & Z \\
\hline\(H\) & X & X & X & L \\
L & H & X & L & L \\
L & H & X & H & H \\
L & L & L & X & L \\
L & L & H & X & H \\
\hline
\end{tabular}
\(H=H I G H\) Voltage Level
\(L=\) LOW Voltage Level
\(X=\) Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
* Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
\[
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA} \\
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
+50 \mathrm{~mA}
\end{array}
\]

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS157X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\hline SN74LS157X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product
}

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN},{ }_{1}{ }^{\text {N }}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[t]{2}{*}{\({ }^{\prime} /{ }_{H}\)} & \multicolumn{2}{|l|}{\(\qquad\)} & & & \[
\begin{aligned}
& 20 \\
& 40 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{\begin{tabular}{l}
Input HIGH Current at MAX Input Voltage
\[
l_{2}
\] \\
E, S
\end{tabular}} & & & \[
\begin{aligned}
& 0.1 \\
& 0.2
\end{aligned}
\] & mA & \(V_{C C}=\) MAX, \(V_{\text {IN }}=10 \mathrm{~V}\) \\
\hline 1 IL & Input LOW Current
\[
\begin{aligned}
& l_{0}, i_{1} \\
& E, s
\end{aligned}
\] & & & & \[
\begin{aligned}
& -0.4 \\
& -0.8
\end{aligned}
\] & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline 'os & Output Short Circuit Current (Note 4) & & -15 & & \(-100\) & mA & \(V_{C C}=M A X, V_{\text {OUT }}=0 V\) \\
\hline \({ }^{\text {ICC }}\) & Power Supply Current & & & 9.7 & 16 & mA & \(V_{C C}=\) MAX \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \[
\begin{aligned}
& { }^{{ }^{\mathrm{P} P L H}} \\
& { }^{\mathrm{t}_{\mathrm{PHL}}} \\
& \hline
\end{aligned}
\] & Propagation Delay Select to Output & & & \[
\begin{aligned}
& 26 \\
& 24
\end{aligned}
\] & ns & Fig. 2 & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& { }_{\mathrm{t}}^{\mathrm{PHL}}
\end{aligned}
\] & Propagation Delay, Enable to Output & & & \[
\begin{aligned}
& 25 \\
& 18
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \begin{tabular}{l}
\({ }^{\text {t }}\) PLH \\
\({ }^{\text {t }} \mathrm{PHL}\)
\end{tabular} & Propagation Delay, Data to Output & & & \[
\begin{aligned}
& 14 \\
& 14
\end{aligned}
\] & ns & Fig. 2 & \\
\hline
\end{tabular}

\section*{AC WAVEFORMS}


Fig. 1


Fig. 2

\section*{SN54LS158/SN74LS158 QUAD 2-INPUT MULTIPLEXER}

DESCRIPTION - The LSTTL/MSI SN54LS158/SN74LS158 is a high speed Quad 2-Input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The LS158 can also generate any four of the 16 different functions of two variables. The LS158 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INVERTED OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\begin{tabular}{ll}
\(\frac{S}{E}\) & Common Select Input \\
\(\bar{E}\) & Enable (Active LOW) Input \\
\(I_{0 a}-I_{0 d}\) & Data Inputs from Source 0 \\
\(1_{1 a}-I_{1 d}\) & Data Inputs from Source 1 \\
\(\bar{Z}_{a}-\bar{Z}_{d}\) & Inverted Outputs (Note b)
\end{tabular}
\begin{tabular}{l|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 1.0 U.L. & 0.5 U.L. \\
1.0 U.L. & 0.5 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/ 1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC DIAGRAM



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS158 is a Quad 2-Input Muitiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input \((S)\) and presents the data in inverted form at the four outputs. The Enable Input ( \(\bar{E}\) ) is active LOW. When \(\overline{\mathrm{E}}\) is HIGH, all of the outputs \((\bar{Z})\) are forced HIGH regardless of all other inputs.

The LS158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input.

A common use of the LS158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|}
\hline ENABLE & SELECT INPUT & \multicolumn{2}{|l|}{INPUTS} & OUTPUT \\
\hline \(\overline{\mathrm{E}}\) & S & 10 & \(\mathrm{I}_{1}\) & \(\overline{\mathbf{z}}\) \\
\hline H & X & x & x & H \\
\hline L & L & L & X & H \\
\hline L & L & H & X & 1 \\
\hline L & H & X & L & H \\
\hline L & H & X & H & \(L\) \\
\hline
\end{tabular}

> H \(=\) HIGH Voltage Level
> \(\mathrm{L}=\) LOW Voltage Level
> \(\mathbf{X}=\) Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
* Input Voltage (dc)
* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\[
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA} \\
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
+50 \mathrm{~mA}
\end{array}
\]
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & MAX \\
\cline { 2 - 4 } & TEMPERATURE \\
\hline SN54LS158X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS158X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
\(X=\) package type; \(W\) for Flatpak, \(J\) for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.
}

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) \\
\hline & & 74 & 2.7 & 3.4 & & & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \(\mathrm{V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA} \mathrm{~V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[t]{2}{*}{\({ }^{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{\(\qquad\)} & & & \[
\begin{aligned}
& 20 \\
& 40 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{\begin{tabular}{l}
Input HIGH Current at MAX Input Voltage
\[
l_{0} \cdot I_{1}
\] \\
E, S
\end{tabular}} & & & \[
\begin{aligned}
& 0.1 \\
& 0.2
\end{aligned}
\] & mA & \(V_{C C}=M A X, V_{I N}=10 \mathrm{~V}\) \\
\hline \({ }_{\text {IL }}\) & Input LOW Current
\[
\begin{aligned}
& l_{0}, I_{1} \\
& E, S
\end{aligned}
\] & & & & \[
\begin{aligned}
& -0.4 \\
& -0.8
\end{aligned}
\] & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\text {I OS }}\) & Output Short Circuit Current (Note 4) & & -15 & & -100 & mA & \(V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{1} \mathrm{CC}\) & Power Supply Current & & & 4.8 & 8.0 & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{SYMBOL} & \multirow{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{t}\) PHL
\end{tabular} & Propagation Delay Select to Output & & & \[
\begin{aligned}
& 20 \\
& 24
\end{aligned}
\] & ns & Fig. 1 & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{t} \mathrm{PHL}\)
\end{tabular} & Propagation Delay, Enable to Output & & & \[
\begin{aligned}
& 21 \\
& 25
\end{aligned}
\] & ns & Fig. 2 & \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{t} \mathrm{PHL}\)
\end{tabular} & Propagation Delay, Data to Output & & & \[
\begin{aligned}
& 13 \\
& 13
\end{aligned}
\] & ns & Fig. 1 & \\
\hline
\end{tabular}

AC WAVEFORMS


Fig. 1


Fig. 2

\section*{SN54LS160/SN74LS160 SN54LS161/SN74LS1€ SN54LS162/SN74LS162 SN54LS163/SN74LS1t \\ BCD DECADE COUNTERS \\ 4-BIT BINARY COUNTERS}

DESCRIPTION - The LS160/161/162/163 are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160 and LS162 count modulo 10 (BCD). The LS161 and LS163 count modulo 16 (binary.)
The LS160 and LS161 have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162 and LS163 have a Synchronous Reset (Clear) input that overrides ail other control inputs, but is active only during the rising clock edge.
\begin{tabular}{l|c|c} 
& BCD (Modulo 10) & Binary (Modulo 16) \\
\hline Asynchronous Reset & LS160 & LS161 \\
\hline Synchronous Reset & LS162 & LS163 \\
\hline
\end{tabular}

\section*{- SYNCHRONOUS COUNTING AND LOADING}
- TWO COUNT ENABLE INPUTS FOR HIGH SPEED SYNCHRONOUS EXPANSION
- TERMINAL COUNT FULLY DECODED
- EDGE-TRIGGERED OPERATION
- TYPICAL COUNT RATE OF 35 MHz
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES
\begin{tabular}{ll}
\(\overline{P E}\) & Parallel Enable (Active LOW) Input \\
\(\mathrm{PO}_{0}^{-} \mathrm{P}_{3}\) & Parallel Inputs \\
CEP & Count Enable Parallel Input \\
CET & Count. Enable Trickle Input \\
CP & Clock (Active HIGH Going Edge) Input \\
\(\overline{M R}\) & Master Reset (Active LOW) Input \\
\(\overline{S R}\) & Synchronous Reset (Active LOW) Input \\
\(\mathrm{Q}_{0-} \mathrm{Q}_{3}\) & Parallel Outputs (Note b) \\
TC & Terminal Count Output (Note b)
\end{tabular}
\begin{tabular}{l|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.6 U.L. & 0.3 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.6 U.L. & 0.3 U.L. \\
1.0 U.L. & 0.5 U.L. \\
0.6 U.L. & 0.3 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & 5 (2.5) U.L. \\
10 U.L. & 5 (2.5) U.L.
\end{tabular}

NOTES:
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A} \mathrm{HIGH} / 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commerical (74) Temperature Ranges.

\section*{STATE DIAGRAM}


\section*{LOGIC EQUATIONS}

Count Enable \(=\) CEP \(\bullet\) CET \(\cdot\) PE
TC for LS160\& LS162 \(=\) CET \(\bullet \mathrm{Q}_{0} \cdot \overline{\mathrm{Q}_{1}} \cdot \overline{\mathrm{Q}_{2}} \cdot \mathrm{Q}_{3}\)
TC for \(L S 161 \& L S 163=C E T \cdot Q_{0} \cdot Q_{1} \cdot Q_{2} \cdot Q_{3}\)
Preset \(=\overline{\mathrm{PE}} \bullet C P+\) (rising clock edge)
Reset \(=\overrightarrow{M R}\) (LS160 \& LS161)
Reset \(=\overline{S R} \bullet C P+(\) rising clock edge \()\)
(LS162 \& LS163)

\section*{NOTE:}

The LS160 and LS162 can be preset to any state, but will not count beyond 9. If preset to state \(10,11,12,13,14\), or 15 , it will return to its normal sequence within two clock pulses.


FUNCTIONAL DESCRIPTION - The LS160/161/162/163 are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the \(D\) inputs. All changes of the \(Q\) outputs (except due to the asynchronous Master Reset in the LS160 and LS161) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs - Parallel Enable ( \(\overline{\mathrm{PE}}\) ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and \(\overline{\mathrm{PE}}\) inputs are HIGH. When the \(\overline{\mathrm{PE}}\) is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the \(\overline{\text { PE }}\) held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET•CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160 and LS162 count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do not generate a TC output.

The LS161 and LS163 count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).
 conditions and sets the outputs LOW. The \(\overline{M R}\) pin should never be left open. If not used, the \(\overline{M R}\) pin should be tied through a resistor to \(\mathrm{V}_{\mathrm{CC}}\), or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset ( \(\overline{\mathrm{SR})}\) input of the LS162 and LS163 acts as an edge-triggered control input, overriding CET, CEP, and \(\overline{P E}\), and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|}
\hline * \(\overline{S R}\) & \(\overline{P E}\) & CET & CEP & Action on the Rising Clock Edge (Г) \\
\hline L. & X & \(x\) & \(x\) & RESET (Clear) \\
\hline H & L & \(X\) & X & LOAD ( \(\mathrm{P}_{\mathbf{n}} \rightarrow \mathrm{Q}_{\mathbf{n}}\) ) \\
\hline H & H & H & H & COUNT (Increment) \\
\hline H & H & \(L\) & X & NO CHANGE (Hold) \\
\hline H & H & X & L & NO CHANGE (Hold) \\
\hline
\end{tabular}

> *For the LS162 and LS163 only.
> H \(=\) HIGH Voltage Level
> L \(=\) LOW Voltage Level
> X \(=\) Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
* Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
-0.5 V to +15 V
-30 mA to +5.0 mA
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
*Enter Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PART NUMBERS} & & \multicolumn{3}{|c|}{SUPPLY VOLTAGE(V \({ }_{\text {CC }}\) )} & \multirow[t]{2}{*}{TEMPERATURE} \\
\hline & & MIN & TYP & MAX & \\
\hline SN54LS160X SN54LS162X & \[
\begin{aligned}
& \text { SN54LS161X } \\
& \text { SN54LS } 163 X
\end{aligned}
\] & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS160X SN74LS162X & \[
\begin{aligned}
& \text { SN74LS161X } \\
& \text { SN74LS163X }
\end{aligned}
\] & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow{2}{*}{UNITS} & \multirow{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}\), \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[t]{2}{*}{\({ }^{\prime} \mathrm{IH}\)} & \multicolumn{2}{|l|}{Input HIGH Current \(P_{0}-P_{3}, \overline{M R}, \overline{S R}\) \(\overline{\mathrm{PE}}, \mathrm{CEP}, \mathrm{CP}\) CET} & & & \[
\begin{aligned}
& 20 \\
& 24 \\
& 40 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) & \(V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \[
\begin{aligned}
& P_{0}-P_{3}, M R, S R, \\
& \text { CET }
\end{aligned}
\] & CEP CP & & & \[
\begin{aligned}
& 0.1 \\
& 0.2
\end{aligned}
\] & mA & \(V_{C C}=M A X, V_{I N}=10 \mathrm{~V}\) \\
\hline ILL & Input LOW Current \(\mathrm{P}_{\mathrm{O}}-\mathrm{P}_{3}, \overline{\mathrm{MR}}, \overline{\mathrm{SR}}\) \(\overline{P E}, \mathrm{CEP}, \mathrm{CP}\) CET & & & & \[
\begin{array}{r}
-0.40 \\
-0.48 \\
-0.80
\end{array}
\] & mA & \(V_{C C}=\operatorname{MAX}, V_{I N}=0.4 \mathrm{~V}\) \\
\hline 'os & Output Short Circuit Current (Note 4) & & -15 & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \[
\begin{aligned}
& \mathrm{I} \mathrm{CCH} \\
& \mathrm{I} \mathrm{CLL} \\
& \hline
\end{aligned}
\] & Power Supply Current & & & \[
\begin{aligned}
& 18 \\
& 19
\end{aligned}
\] & \[
\begin{aligned}
& 31 \\
& 32 \\
& \hline
\end{aligned}
\] & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5: 0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(T_{A}=25^{\circ} \mathrm{C}\) (These parameters apply to all four devices unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \[
\begin{aligned}
& { }^{\mathrm{t}_{\mathrm{PLH}}} \\
& { }_{\mathrm{t}}^{\mathrm{PH}}
\end{aligned}
\] & Turn Off Delay CP to Q Turn On Delay CP to Q & & \[
\begin{aligned}
& 13 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 27
\end{aligned}
\] & ns & Fig. 1 & \multirow{5}{*}{\[
\begin{aligned}
& \mathrm{v}_{\mathrm{CC}}=5.0 \mathrm{~V} \\
& C_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
\begin{aligned}
& { }^{{ }^{\mathrm{P} P L H}} \\
& { }^{\mathrm{t}_{\mathrm{PHL}}} \\
& \hline
\end{aligned}
\] & Turn Off Delay CP to TC Turn On Delay CP to TC & & \[
\begin{aligned}
& 15 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& 22 \\
& 21
\end{aligned}
\] & ns & Fig. 4 & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& { }_{\mathrm{t}}^{\mathrm{PHHL}}
\end{aligned}
\] & Turn Off Delay CET to TC Turn On Delay CET to TC & & \[
\begin{aligned}
& 9.0 \\
& 16
\end{aligned}
\] & \[
\begin{aligned}
& 14 \\
& 24
\end{aligned}
\] & ns & Fig. 3 & \\
\hline \({ }^{\text {tPHL }}\) & Turn On Delay \(\overline{\mathrm{MR}}\) to \(\mathbf{Q}\) (LS160 and LS161 Only) & & 18 & 28 & ns & Fig. 2 & \\
\hline \({ }^{\text {count }}\) & Input Count Frequency & 25 & 35 & & MHz & Fig. 1 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {trec }}\) & Recovery Time for \(\overline{M R}\) (LS160 and LS161 Only) & 20 & & & ns & Fig. 2 & \\
\hline \({ }^{t} W^{\overline{M R}(L)}\) & Master Reset Pulse Width (LS160 and LS161 Only) & 15 & 8.0 & & ns & Fig. 2 & \\
\hline \[
\begin{aligned}
& { }^{t} W^{C P}(H) \\
& { }^{t} W^{C P}(\mathrm{~L})
\end{aligned}
\] & \begin{tabular}{l}
Clock Pulse Width (HIGH) \\
Clock Pulse Width (LOW)
\end{tabular} & \[
\begin{aligned}
& 15 \\
& 25
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 18
\end{aligned}
\] & & ns & Fig. 1 & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\
& \mathrm{t}_{\mathrm{s}}(\mathrm{~L})
\end{aligned}
\] & Set-Up Time (HIGH), Data to Clock Set-Up Time (LOW), Data to Clock & \[
\begin{aligned}
& 20 \\
& 20
\end{aligned}
\] & & & ns & Fig. 5 & Cc \(=5.0 \mathrm{~V}\) \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{h}}(H) \\
& \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \\
& \hline
\end{aligned}
\] & Hold Time (HIGH), Data to Clock Hold Time (LOW), Data to Clock & \[
\begin{aligned}
& 3.0 \\
& 3.0
\end{aligned}
\] & & & & & 5. \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\
& \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\
& \hline
\end{aligned}
\] & Set-Up Time (HIGH), \(\overline{\mathrm{PE}}\) or \(\overline{\mathrm{SR}}\) to Clock Set-Up Time (LOW), \(\overline{P E}\) or \(\overline{S R}\) to Clock & \[
\begin{aligned}
& 20 \\
& 20
\end{aligned}
\] & & & ns & Fig. 6 & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\
& \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \\
& \hline
\end{aligned}
\] & Hold Time (HIGH), \(\overline{\mathrm{PE}}\) or \(\overline{\mathrm{SR}}\) to Clock Hold Time (LOW), \(\overline{P E}\) OR \(\overline{S R}\) to Clock & \[
\begin{aligned}
& 0 \\
& 0
\end{aligned}
\] & & & & & \\
\hline \[
\begin{aligned}
& \mathbf{t}_{\mathbf{s}}(\mathrm{H}) \\
& \mathbf{t}_{\mathbf{s}}(\mathrm{L})
\end{aligned}
\] & Set-Up Time (HIGH), CE to Clock Set-Up Time (LOW), CE to Clock & \[
\begin{aligned}
& 20 \\
& 20
\end{aligned}
\] & & & ns & Fig. 7 & \\
\hline \[
\begin{aligned}
& t_{h}(H) \\
& t_{h}(L)
\end{aligned}
\] & Hold Time (HIGH), CE to Clock Hold Time (LOW), CE to Clock & 0
0 & & & & & \\
\hline
\end{tabular}

\section*{DEFINITION OF TERMS:}

SET-UP TIME ( \(\mathrm{t}_{\mathrm{s}}\) ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME ( \(\mathrm{t}_{\mathrm{h}}\) ) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME ( \(\mathrm{t}_{\mathrm{rec}}\) ) - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

\section*{AC WAVEFORMS}

CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.


MASTER RESET TO OUTPUT DELAY MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME.


Fig. 2

\section*{AC WAVEFORMS (Cont'd)}

\section*{COUNT ENABLE TRICKLE INPUT}

TO TERMINAL COUNT OUTPUT DELAYS

The positive TC pulse occurs when the outputs are in the \(\left(Q_{0} \bullet \overline{\alpha_{1}} \bullet\right.\) \(\left.\overline{\mathrm{O}_{2}} \bullet \mathrm{Q}_{3}\right)\) state for the LS160 and LS162 and the \(\left(\mathrm{O}_{0} \bullet \mathrm{O}_{1} \bullet \mathrm{O}_{2} \bullet \mathrm{O}_{3}\right)\) state for the LS161 and LS163.

Fig. 3

CLOCK TO TERMINAL COUNT DELAYS.

The positive TC pulse is coincident with the output state \(\left(\mathrm{Q}_{0} \cdot \overline{\mathrm{Q}_{1}} \cdot\right.\) \(\left.\overline{\mathrm{Q}_{2}} \bullet \mathrm{Q}_{3}\right)\) for the LS161 and LS163 and \(\left(\mathrm{Q}_{0} \bullet \mathrm{Q}_{1} \cdot \mathrm{Q}_{2} \bullet \mathrm{Q}_{3}\right)\) for the LS161 and LS163.

Fig. 4

SET-UP TIME ( \(t_{s}\) ) AND HOLD TIME ( \(t_{h}\) )
FOR PARALLEL DATA INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

\(\alpha_{0}, o_{1}, o_{2}, a_{3}\)


Other Conditions: \(\overline{\mathrm{PE}}=\mathrm{L}, \overline{\mathrm{MR}}=\mathrm{H}\)

\section*{SET-UP TIME \(\left(t_{s}\right)\) AND HOLD TIME ( \(t_{h}\) )}

FOR COUNT ENABLE (CEP) AND (CET) AND PARALLEL ENABLE ( \(\overrightarrow{P E}\) ) INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 6


Fig. 7

\section*{SN54LS164/SN74LS164}

\section*{SERIAL-IN PARALLEL-OUT SHIFT REGISTER}

DESCRIPTION - The SN54LS164/SN74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.
- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- FULLY SYNCHRONOUS DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES
\begin{tabular}{ll} 
A, B & Data Inputs \\
CP & Clock (Active HIGH Going \\
\(\overline{\mathrm{MR}}\) & Edge) Input \\
\(\mathrm{Q}_{0}-\mathrm{O}_{7}\) & Master Reset (Active LOW) Input \\
\end{tabular}
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
& \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L. \()=40 \mu \mathrm{~A} \mathrm{HIGH} / 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


LOGIC DIAGRAM

\(V_{C C}=\operatorname{Pin} 14\)
GND \(=\operatorname{Pin} 7\)
O = Pin Numbers

FUNCTIONAL DESCRIPTION - The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs ( \(A\) or \(B\) ); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into \(\mathrm{O}_{0}\) the logical AND of the two data inputs \((A \cdot B)\) that existed before the rising clock edge. A LOW level on the Master Reset ( \(\overline{\mathrm{MR}}\) ) input overrides all other inputs and clears the register asynchronously, forcing all \(Q\) outputs LOW.

MODE SELECT - TRUTH TABLE
\begin{tabular}{|c|c|cc|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
OPERATING \\
MODE
\end{tabular}} & \multicolumn{3}{|c|}{ INPUTS } & \multicolumn{2}{c|}{ OUTPUTS } \\
\cline { 2 - 6 } & \(\overline{\mathrm{MR}}\) & A & B & \(\mathrm{Q}_{0}\) & \(\mathrm{Q}_{1}-\mathrm{Q}_{7}\) \\
\hline Reset (Clear) & L & X & X & L & \(\mathrm{L}-\mathrm{L}\) \\
\hline & H & I & I & L & \(\mathrm{q}_{0}-\mathrm{q}_{6}\) \\
Shift & H & I & h & L & \(\mathrm{q}_{0}-\mathrm{q}_{6}\) \\
& H & h & I & L & \(\mathrm{q}_{0}-\mathrm{q}_{6}\) \\
& H & h & h & H & \(\mathrm{q}_{0}-\mathrm{q}_{6}\) \\
\hline
\end{tabular}
\(L(1)=\) LOW Voltage Levels
\(H(h)=\) HIGH Voltage Levels
X = Don't Care
\(\mathrm{q}_{\mathrm{n}}=\) Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
-0.5 V to +15 V -30 mA to +5.0 mA
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(\mathrm{V}_{\mathrm{CC}}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS164X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS164X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
\(X=\) package type; W for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product
}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|l|}{DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)} \\
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{2}{*}{TEST CONDITIONS}} \\
\hline & & & MIN & TYP & MAX & & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed In for All inputs & ut HIGH Voltage \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs}} \\
\hline & & 74 & & & 0.8 & & & \\
\hline \(\mathrm{V}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=\mathrm{MIN}, \mathrm{I}_{1 N}\) & \(=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]}} \\
\hline & & 74 & 2.7 & 3.4 & & & & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(1 \mathrm{OL}=4.0 \mathrm{~mA}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=M I N, V_{I N}=V_{I H} \text { or }
\] \\
\(\mathrm{V}_{\mathrm{IL}}\) per Truth Table
\end{tabular}} \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{l}_{\mathrm{OL}}=8.0 \mathrm{~mA}\) & \\
\hline \multirow[b]{2}{*}{\({ }^{\prime} \mathrm{IH}^{\prime}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(V_{C C}=\) MAX, \(V^{\prime}\) & \(\mathrm{IN}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(V_{C C}=\) MAX, \(V^{\prime}\) & IN \(=10 \mathrm{~V}\) \\
\hline IL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.4 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}^{\prime}\) & \(\mathrm{IN}=0.4 \mathrm{~V}\) \\
\hline Ios & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(V_{C C}=\) MAX, \(V^{\prime}\) & OUT \(=0 \mathrm{~V}\) \\
\hline \({ }^{\mathrm{I} C C}\) & \multicolumn{2}{|l|}{Power Supply Current (Note 5)} & & 16 & 27 & mA & \(V_{C C}=\) MAX & \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.
5. \({ }^{\mathrm{I}} \mathrm{CC}\) is measured with outputs open, serial inputs grounded, the clock input at 2.4 V , and a momentary ground, then 4.5 V applied to clear.

AC CHARACTERISTICS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \(f_{\text {MAX }}\) & Maximum Clock Frequency & 25 & 35 & & MHz & Fig. 1 & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=5 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
{ }^{t_{P L H}}
\]
\[
{ }^{t^{\prime}}{ }^{2}
\] & Propagation Delay, PositiveGoing Clock to Outputs & & \[
\begin{aligned}
& 17 \\
& 21
\end{aligned}
\] & \[
\begin{aligned}
& 27 \\
& 32
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \({ }_{\text {t }}{ }_{\text {PHL }}\) & Propagation Delay, NegativeGoing \(\overline{M R}\) to Outputs & & 24 & 36 & ns & Fig. 2 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \(\mathrm{t}_{\text {s }}\) & Set-Up Time, A or B Input to Positive-Going CP & 15 & & & ns & Fig. 3 & \multirow{6}{*}{\[
\begin{aligned}
& V_{C C}=5 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \(t_{h}\) & Hold Time, A or B Input to Positive-Going CP & 5 & & & ns & Fig. 3 & \\
\hline \({ }^{t} W^{C P}(H)\) & CP Pulse Width (HIGH) & 20 & & & ns & Fig. 1 & \\
\hline \({ }^{\text {t }}{ }^{\text {C }}\) CP(L) & CP Pulse Width (LOW) & 20 & & & ns & Fig. 1 & \\
\hline \({ }^{t} w^{\overline{M R}(L)}\) & \(\overline{\text { MR Pulse Width (LOW) }}\) & 20 & & & ns & Fig. 2 & \\
\hline \(\mathrm{t}_{\text {rec }}\) & Recovery Time, Positive-Going \(\overline{M R}\) to Positive-Going \(C P\) & 20 & & & ns & Fig. 2 & \\
\hline
\end{tabular}

\section*{AC WAVEFORMS}

The shaded areas indicate when the input is permitted to change for predictable output performance.



Fig. 3

\section*{SN54LS170/SN74LS170}

\section*{\(4 \times 4\) REGISTER FILE (O/C)}

DESCRIPTION - The TTL/MSI SN54LS170/SN74LS170 is a high-speed, lowpower \(4 \times 4\) Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open collector outputs make it possible to connect up to 128 outputs in a wiredAND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an \(n\)-bit length.

The SN54LS670/SN74LS670 provides a similar function to this device but it features 3 -state outputs.

\section*{- SIMULTANEOUS READ/WRITE OPERATION}
- EXPANDABLE TO 512 WORDS OF n-BITS
- TYPICAL ACCESS TIME OF 20 ns
- LOW LEAKAGE OPEN-COLLECTOR OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW

\section*{PIN NAMES}
\(D_{1}-D_{4}\)
\(W_{A}, W_{B}\)
\(\bar{E}_{W}\)
\(R_{A}, R_{B}\)
\(\bar{E}_{R}\)
\(\mathrm{Q}_{1}-\mathrm{Q}_{4}\)

Data Inputs
Write Address Inputs
Write Enable (Active LOW) Input
Read Address Inputs
Read Enable (Active LOW) Input
Outputs (Note b)

LOADING (Note a)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
1.0 U.L. & 0.5 U.L. \\
0.5 U.L. & 0.25 U.L. \\
1.0 U.L. & 0.5 U.L. \\
Collector & \(5(2.5)\) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{AHIGH} / 1.6 \mathrm{~mA}\) LOW
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to \(\mathrm{V}_{\mathrm{C}}\).

\footnotetext{
ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

\section*{Storage Temperature}

Temperature (Ambient) Under Bias
\(V_{\mathrm{CC}}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
\[
-0.5 \mathrm{~V} \text { to }+15 \mathrm{~V}
\]
\[
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA}
\]
\[
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V}
\]
\[
+50 \mathrm{~mA}
\]
}

\footnotetext{
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
}


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{WRITE INPUTS} & \multicolumn{4}{|c|}{WORD} \\
\hline \(W_{B}\) & \(W_{\text {A }}\) & \(\bar{E}_{W}\) & 0 & 1 & 2 & 3 \\
\hline L & L & L & \(\mathrm{Q}=\mathrm{D}\) & \(\mathrm{Q}_{0}\) & \(\mathrm{Q}_{0}\) & \(\mathrm{Q}_{0}\) \\
\hline L & H & L & \(\mathrm{Q}_{0}\) & Q \(=0\) & \(Q_{0}\) & \(\mathrm{O}_{0}\) \\
\hline H & L & L & \(\mathrm{O}_{0}\) & \(Q_{0}\) & Q \(=\mathrm{D}\) & \(\mathrm{O}_{0}\) \\
\hline H & H & L & \(\mathrm{O}_{0}\) & \(\mathrm{Q}_{0}\) & \(\mathrm{a}_{0}\) & \(\mathrm{a}=\mathrm{D}\) \\
\hline \(\times\) & \(\times\) & H & \(\mathrm{O}_{0}\) & \(\mathrm{O}_{0}\) & \(\mathrm{a}_{0}\) & \(\mathrm{Q}_{0}\) \\
\hline
\end{tabular}

READ FUNCTION TABLE (SEE NOTES A AND D)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{READ INPUTS} & \multicolumn{4}{|c|}{OUTPUTS} \\
\hline \(\mathbf{R}_{\text {B }}\) & \(\mathrm{R}_{\mathbf{A}}\) & \(\bar{E}_{\mathbf{R}}\) & 01 & 02 & Q3 & Q4 \\
\hline L & L & L & W081 & WOB2 & W0B3 & WOB4 \\
\hline L & H & \(L\) & W1B1 & W182 & W183 & W1B4 \\
\hline H & L & \(L\) & W281 & W2B2 & W2B3 & W2B4 \\
\hline H & H & L & W381 & W382 & W3B3 & W384 \\
\hline X & X & H & H & H & H & H \\
\hline
\end{tabular}

NOTES: \(A\). \(H=\) high level. \(L=\) low level. \(X=\) irrelevant.
B. \((Q=D)=\) The four selected internal flip.flop outputs will assume the states applied to the four external data inputs.
C. \(Q_{O}=\) the level of \(Q\) before the indicated input conditions were established.
D. WOB1 \(=\) The first bit of word O, etc

GUARANTEED OPERATING RANGES
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(\mathrm{V}_{\mathrm{CC}}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS170X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS170X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages avallable on this product.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{iH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & (54) & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & (74) & & & 0.8 & & \\
\hline \(\mathrm{v}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}\) \\
\hline \({ }^{\mathrm{O}} \mathrm{OH}\) & \multicolumn{2}{|l|}{Output HIGH Current} & & & 20 & \(\mu \mathrm{A}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\] \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \\
\hline & & 74 & & 0.35 & 0.5 & \(v\) & \(\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{Input HIGH Current Any D, R, or W \(\bar{E}_{\mathrm{R}}\) or \(\bar{E}_{W}\)} & & & \[
\begin{aligned}
& 20 \\
& 40 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & Any D, R, or W \(\bar{E}_{R}\) or \(\bar{E}_{W}\) & & & & \[
\begin{aligned}
& 0.1 \\
& 0.2
\end{aligned}
\] & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline IL & Input LOW Current Any D, R or W \(\bar{E}_{R}\) or \(\bar{E}_{W}\) & & & & \[
\begin{aligned}
& -0.4 \\
& -0.8
\end{aligned}
\] & mA & \(V_{C C}=M A X, V_{I N}=0.4 \mathrm{~V}\) \\
\hline \({ }^{1} \mathrm{CC}\) & Power Supply Current (Note 4) & & & 25 & 40 & mA & \(V_{C C}=M A X\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), and maximum loading.
4. \({ }^{\mathrm{I}} \mathrm{C}\). is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{SYMBOL} & \multirow[t]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{\text {t }}{ }^{\text {PHL }}\)
\end{tabular} & Propagation Delay, NegativeGoing \(E_{R}\) to \(Q\) Outputs & & & \[
\begin{aligned}
& 30 \\
& 30
\end{aligned}
\] & ns & Fig. 1 & \multirow{4}{*}{\[
\begin{aligned}
& V_{C C}=5 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF} \\
& R_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\]} \\
\hline \({ }^{t}\) PLH \({ }^{\text {t }}\) PHL & Propagation Delay, \(\mathrm{R}_{\mathrm{A}}\) or \(\mathrm{R}_{\mathrm{B}}\) to Q Outputs & & & \[
\begin{aligned}
& 40 \\
& 40
\end{aligned}
\] & ns & Fig. 2 & \\
\hline \[
\begin{aligned}
& { }^{\mathrm{t} \mathrm{PLH}} \\
& { }^{\mathrm{t}} \mathrm{PHL} \\
& \hline
\end{aligned}
\] & Propagation Delay, NegativeGoing \(\bar{E}_{W}\) to Q Outputs & & & \[
\begin{aligned}
& 45 \\
& 40
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \begin{tabular}{l}
\({ }^{\text {tpLH }}\) \\
\({ }^{t} \mathrm{PHL}\)
\end{tabular} & Propagation Delay, Data Inputs to Q Outputs & & & \[
\begin{aligned}
& 45 \\
& 35
\end{aligned}
\] & ns & Fig. 1 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & MIN & TYP & MAX & & \\
\hline \({ }^{t} W\) & Pulse Width (LOW) for \(\bar{E}_{\text {W }}\) & 25 & & & ns & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{s} \mathrm{D} \\
& (\text { Note } 5) \\
& \hline
\end{aligned}
\] & Set-Up Time, Data Inputs with Respect to Positive-Going \(\bar{E}_{W}\) & 10 & & & ns & \\
\hline \(\mathrm{t}_{\mathrm{h}} \mathrm{D}\) & Hold Time, Data Inputs with Respect to Positive-Going \(\mathrm{E}_{\mathrm{W}}\) & 15 & & & ns & \(V_{C C}=5 \mathrm{~V}\) \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{s}} W \\
& \text { (Note 7) }
\end{aligned}
\] & Set-Up Time, Write Select Inputs \(\mathrm{W}_{\mathrm{A}}\) and \(\mathrm{W}_{\mathrm{B}}\) with Respect to NegativeGoing \(\bar{E}_{W}\) & 15 & & & ns & \\
\hline \(t_{\text {h }} \mathrm{W}\) & Hold Time, Write Select Inputs \(W_{A}\) and \(W_{B}\) with Respect to PositiveGoing \(\bar{E}_{W}\) & 5 & & & ns & Fig. 3 \\
\hline
\end{tabular}

\section*{NOTES:}
5. The Data to Enable Set-up Time is defined as the time required for the logic level to be present at the Data input prior to the enable transition from LOW to HIGH in order for the latch to recognize and store the new data.
6. The Hold Time \(\left(t_{h}\right)\) is defined as the minimum time following the enable transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.
7. The Address to Enable Set-up Time is the time before the HIGH to LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
8. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

AC WAVEFORMS


Fig. 3

\title{
SN54LS174/SN74LS174 \\ HEX D FLIP-FLOP
}

DESCRIPTION - The LSTTL/MSI SN54LS174/SN74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- CLOCK TO OUTPUT DELAYS OF 14 ns
- ASYNCHRONOUS COMMON RESET
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERNATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\(D_{0}-D_{5}\)
\(\frac{C P}{M R}\)
\(\mathrm{O}_{0}-\mathrm{O}_{5}\)

\section*{Data Inputs}

Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input Outputs (Note b)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & 5 (2.5) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH \(/ 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

\(\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 16\)
GND \(=\operatorname{Pin} 8\)
O = Pin Numbers


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset ( \(\overline{\mathrm{MR}}\) ) are common to all flip-flops.

Each D input's state is transferred to the corresponding flip-flop's output following the LOW to HIGH Clock (CP) transition.

A LOW input to the Master Reset ( \(\overline{\mathrm{MR}}\) ) will force all outputs LOW independent of Clock or Data inputs. The LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

TRUTH TABLE
\begin{tabular}{|c|c|}
\hline Inputs \((\mathbf{t}=\mathrm{n}, \overline{\mathrm{MR}}=\mathrm{H})\) & Outputs \((\mathrm{t}=\mathrm{n}+\mathbf{1})\) Note \(\mathbf{1}\) \\
\hline D & Q \\
\hline\(H\) & H \\
L & L \\
\hline
\end{tabular}

Note 1: \(\mathrm{t}=\mathrm{n}+1\) indicates conditions after next clock.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
* Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\[
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA} \\
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
+50 \mathrm{~mA}
\end{array}
\]
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS174X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS174X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & Min & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Threshold Voltage for All Inputs \\
\hline \multirow{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Threshold Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{v}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[t]{2}{*}{\({ }_{1 / H}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline ILL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.36 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\text {ISC }}\) & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{\text {I CC }}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 16 & 26 & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

\section*{SN54LS174/SN74LS174}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & MIN & TYP & MAX & & \\
\hline \[
\begin{aligned}
& { }^{{ }^{P} \mathrm{PLH}}
\end{aligned}
\] & Propagation Delay, Clock to Output & & \[
\begin{aligned}
& 12 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 22
\end{aligned}
\] & ns & Fig. 1 \\
\hline \({ }^{\text {tPHL }}\) & Propagation Delay, \(\overline{\mathrm{MR}}\) to Output & & 20 & 28 & ns & Fig. 2 \\
\hline \({ }^{\text {f MAX }}\) & Maximum Input Clock Frequency & 40 & 55 & & MHz & Fig. 1 \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & MIN & TYP & MAX & & \\
\hline \({ }^{W} W^{C P}\) & Minimum Clock Pulse Width & 15 & 10 & & ns & Fig. 1 \\
\hline \(\mathrm{t}_{s}\) & Set-up Time, Data to Clock (HIGH or LOW) & 10 & & & ns & Fig. 1 \\
\hline \(t_{h}\) & Hold Time, Data to Clock (HIGH or LOW) & 0 & & & ns & Fig. 1 \\
\hline \(\mathrm{t}_{\text {rec }}\) & Recovery Time for \(\overline{\mathrm{MR}}\) & 12 & 8.0 & & ns & Fig. 2 \\
\hline \({ }^{t} W^{\text {MR }}\) & Minimum \(\bar{M} \bar{R}\) Pulse Width & 12 & 8.0 & & ns & Fig. 2 \\
\hline
\end{tabular}

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS,
CLOCK PULSE WIDTH, FREQUENCY,
SET-UP AND HOLD TIMES DATA TO CLOCK

*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

\section*{MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME}


Fig. 2

\section*{DEFINITIONS OF TERMS:}

SET-UP TIME ( \(\mathrm{t}_{\mathrm{s}}\) ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
HOLD TIME ( \(\mathrm{t}_{\mathrm{h}}\) ) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
RECOVERY TIME ( \(\mathrm{t}_{\mathrm{rec}}\) ) - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

\section*{SN54LS175/SN74LS175 QUAD D FLIP-FLOP}

DESCRIPTION - The LSTTL/MSI SN54LS175/SN74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the \(D\) inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- CLOCK TO OUTPUT DELAYS OF 14 ns
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES
\(D_{0}-D_{3}\)
\(\frac{\mathrm{CP}}{\mathrm{MR}}\)

\section*{Data Inputs}

Clock (Active HIGH Going Edge) Input
Master Reset (Active LOW) Input
\(\mathrm{Q}_{0}-\mathrm{Q}_{3}\)
True Outputs (Note b)
\(\overline{\mathrm{o}}_{0}-\overline{\mathrm{O}}_{3}\)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

LOGIC DIAGRAM

\(\mathrm{V}_{\mathrm{CC}}=\operatorname{Pin} 16\)
GND \(=\operatorname{Pin} 8\)
O = Pin Numbers


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \(\overline{\mathbf{Q}}\) outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual \(D\) inputs on the LOW to HIGH Clock (CP) transition, causing individual \(Q\) and \(\bar{Q}\) outputs to follow. A LOW input on the Master Reset \((\overline{M R})\) will force all \(Q\) outputs LOW and \(\bar{Q}\) outputs HIGH independent of Clock or Data inputs.

The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE
\begin{tabular}{|c|cc|}
\hline Inputs \((\mathrm{t}=\mathrm{n}, \overline{\mathrm{MR}}=\mathrm{H})\) & \multicolumn{2}{|c|}{ Outputs \((\mathrm{t}=\mathrm{n}+1)\) Note 1} \\
\hline D & Q & \(\overline{\mathrm{Q}}\) \\
\hline L & L & H \\
H & H & L \\
\hline
\end{tabular}

Note 1: \(\mathrm{t}=\mathrm{n}+1\) indicates conditions after next clock.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\[
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA} \\
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
+50 \mathrm{~mA}
\end{array}
\]
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS175X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS175X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Threshold Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Threshold Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{C D}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=M I N, I_{\mathbb{N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) \\
\hline & & 74 & 2.7 & 3.4 & & & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \(\mathrm{V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{IOL}^{\prime}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}\) V \(\mathrm{V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{IIH}^{\text {H }}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline \({ }^{\text {ILL }}\) & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.36 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline ISC & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(V_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{\text {I CC }}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 11 & 18 & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & MIN & TYP & MAX & & \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{\text {t }}\) PHL
\end{tabular} & Propagation Delay, Clock to Output & & \[
\begin{aligned}
& 12 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 22
\end{aligned}
\] & ns & Fig. 1 \\
\hline \({ }^{\text {t }}\) PHL & Propagation Delay, \(\overline{\mathrm{MR}}\) to Q Output & & 20 & 28 & ns & Fig. 2 \\
\hline \({ }^{\text {tPLH }}\) & Propagation Delay, \(\overline{\mathrm{MR}}\) to \(\overline{\mathrm{Q}}\) Output & & 16 & 24 & ns & Fig. 2 \\
\hline \({ }^{\text {f MAX }}\) & Maximum Input Clock Frequency & 40 & 55 & & MHz & Fig. 1 \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & MIN & TYP & MAX & & \\
\hline \({ }_{\text {tw }}{ }^{\text {CP }}\) & Minimum Clock Pulse Width & 15 & 10 & & ns & Fig. 1 \\
\hline \({ }_{\text {t }}\) & Set-up Time, Data to Clock (HIGH or LOW) & 10 & & & ns & Fig. 1 \\
\hline \(t_{h}\) & Hold Time, Data to Clock (HIGH or LOW) & 0 & & & ns & Fig. 1 \\
\hline \({ }_{\text {trec }}\) & Recovery Time for \(\overline{\mathrm{MR}}\) & 12 & 8.0 & & ns & Fig. 2 \\
\hline \({ }^{t} W^{\overline{M R}}\) & Minimum \(\overline{M R}\) Pulse Width & 12 & 8.0 & & ns & Fig. 2 \\
\hline
\end{tabular}

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SET-UP AND HOLD TIMES DATA TO CLOCK

*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME


Fig. 2

\section*{DEFINITIONS OF TERMS:}

SET-UP TIME \(\left(\mathrm{t}_{\mathrm{s}}\right)\) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
HOLD TIME ( \(t_{h}\) ) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
RECOVERY TIME ( \(\mathrm{t}_{\mathrm{rec}}\) ) - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

\section*{SN54LS181/SN74LS181}

\section*{4-BIT ARITHMETIC LOGIC UNIT}

DESCRIPTION - The SN54LS181/SN74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two variables and a variety of arithmetic operations.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
- PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS \\
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE-OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS \\
- FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC OPERATION ON LONG WORDS \\
- INPUT CLAMP DIODES
\end{tabular}} & \multicolumn{2}{|l|}{LOADING (Note a)} \\
\hline IN NAMES & & HIGH & LOW \\
\hline \(\bar{f}_{0}-\bar{A}_{3}, \bar{B}_{0}-\bar{B}_{3}\) & Operand (Active LOW) Inputs & 1.5 U.L & 0.75 U.L. \\
\hline \(\mathrm{i}_{0}-\mathrm{S}_{3}\) & Function - Select Inputs & 2.0 U.L. & 1.0 U.L. \\
\hline \(\wedge\) & Mode Control Input & 0.5 U.L. & 0.25 U.L. \\
\hline 'n & Carry Input & 2.5 U.L. & 1.25 U.L. \\
\hline \(\bar{E}_{0}-\bar{F}_{3}\) & Function (Active LOW) Outputs & 10 U.L. & 5 (2.5) U.L. \\
\hline \(t=B\) & Comparator Output O & Open Collector & 5 (2.5) U.L. \\
\hline 5 & Carry Generator (Active LOW) Output & 10 U.L. & 10 U.L. \\
\hline 5 & Carry Propagate (Active LOW) Output & 10 U.L. & 5 U.L. \\
\hline \(i_{n+4}\) & Carry Output & 10 U.L. & 5 (2.5) U.L. \\
\hline
\end{tabular}

JOTES:
. 1 TTL. Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW
1. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
LOGIC DIAGRAM



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

FUNCTIONAL DESCRIPTION - The SN54LS181/SN74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs ( \(S_{0} \ldots S_{3}\) ) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control Input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the \(C_{n}+4\) output, or for carry lookahead between packages using the signals \(\bar{P}\) (Carry Propagate) and \(\bar{G}\) (Carry Generate). \(\overline{\mathrm{P}}\) and \(\overline{\mathrm{G}}\) are not affected by carry in. When speed requirements are not stringent, the LS181 can be used in a simple ripple carry mode by connecting the Carry Output ( \(\mathrm{C}_{\mathrm{n}}+4\) ) signal to the Carry Input \(\left(C_{n}\right)\) of the next unit. For high speed operation the LS181 is used in conjunction with the 9342 or \(93 S 42\) carry lookahead circuit. One carry lookahead package is required for each group of four LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.
The \(A=B\) output from the LS181 goes HIGH when all four \(\bar{F}\) outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The \(A=B\) output is open collector and can be wired-AND with other \(A=B\) outputs to give a comparison for more than four bits. The \(A=B\) signal can also be used with the \(C_{n+4}\) signal to indicate \(A>B\) and \(A<B\).

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 ( 2 s complement notation) without a carry in and generates A minus \(B\) when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, the LS181 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

\(L=\) LOW Voltage Level
\(H=H I G H\) Voltage Level

\footnotetext{
*Each bit is shifted to the next more significant position
**Arithmetic operations expressed in 2s complement notation
}

\section*{LOGIC SYMBOLS}

\section*{ACTIVE LOW OPERANDS}


ACTIVE HIGH OPERANDS


ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

\section*{Storage Temperature}
\[
\begin{array}{r}
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
-0.5 \mathrm{~V} \text { to }+15 \mathrm{~V} \\
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA} \\
-0.5 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
+50 \mathrm{~mA}
\end{array}
\]

Temperature (Ambient) Under Bias
\(\mathrm{V}_{\mathrm{CC}}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
*Either Input Voitage limit or Input Current limit is sufficient to protect the inputs.
GUARANTEED OPERATING RANGES
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{} \\
\cline { 2 - 5 } & MIN & TYP & MAX & TEMPERATURE \\
\hline SN54LS181X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS181X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Pack aging information Section for packages available on this product.
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{v}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output HIGH Voltage \\
Any Output except \(A=B\)
\end{tabular}} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \({ }^{\mathrm{O}} \mathrm{OH}\) & \multicolumn{2}{|l|}{Output HIGH Current A=B Output Only} & & & 100 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}\) \\
\hline \multirow{5}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage Except \(\overline{\mathbf{G}}\) and \(\overline{\mathbf{P}}\)} & 54,74 & & 0.25 & 0.4 & V & \multirow{5}{*}{\(V_{\text {IL }}\) per Truth Table} \\
\hline & & 74 & & 0.35 & 0.5 & V & \\
\hline & \multicolumn{2}{|l|}{Output LOW Voltage Output \(\overline{\mathrm{G}}\)} & & 0.47 & 0.7 & V & \\
\hline & \multirow[t]{2}{*}{Output LOW Voltage Output \(\bar{P}\)} & 54 & & 0.35 & 0.6 & \multirow[b]{2}{*}{V} & \\
\hline & & 74 & & 0.35 & 0.7 & & \\
\hline \multirow{2}{*}{\({ }_{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Input HIGH Current \\
Mode Input \\
\(\bar{A}\) and \(\bar{B}\) Inputs \\
\(S\) Inputs \\
Carry Inputs
\end{tabular}} & & & 20
60
80
100 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{\begin{tabular}{l}
Mode Input \\
\(\bar{A}\) and \(\bar{B}\) Inputs \\
\(S\) Inputs \\
Carry Inputs
\end{tabular}} & & & 0.1
0.3
0.4
0.5 & mA & \(V_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline ILL & \multicolumn{2}{|l|}{Input LOW Current Mode Input \(\bar{A}\) and \(\bar{B}\) Inputs S Inputs Carry Inputs} & & & \[
\begin{aligned}
& -0.36 \\
& -1.08 \\
& -1.44 \\
& -2.0
\end{aligned}
\] & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline Ios & \multicolumn{2}{|l|}{\begin{tabular}{l}
Output Short Circuit \\
Current (Note 4)
\end{tabular}} & -15 & & -100 & mA & \(V_{\text {CC }}=\) MAX, \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \multirow{4}{*}{\({ }^{1} \mathrm{Cc}\)} & \multirow[t]{2}{*}{Power Supply Current Condition A (Note 5)} & 54 & & 20 & 32 & \multirow{4}{*}{mA} & \multirow{4}{*}{\(V_{C C}=M A X\)} \\
\hline & & 74 & & 20 & 34 & & \\
\hline & \multirow[t]{2}{*}{Power Supply Current Condition B (Note 5)} & 54 & & 21 & 35 & & \\
\hline & & 74 & & 21 & 37 & & \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.
5. With outputs open, \(l_{\mathrm{CC}}\) is measured for the following conditions:
A. S0 through S3, M , and A inputs are at 4.5 V , all other inputs are grounded.
B. SO through S 3 and M are at 4.5 V , all other inputs are grounded.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \operatorname{Pin} 12=\mathrm{GND}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{CONDITIONS} \\
\hline & & TYP & MAX & & \\
\hline \begin{tabular}{l}
\({ }^{t_{\text {PLH }}}\) \\
\({ }^{t^{\mathrm{PLHL}}}\)
\end{tabular} & Propagation Delay, ( \(C_{n}\) to \(C_{n+4}\) ) & & \[
\begin{aligned}
& 27 \\
& 20
\end{aligned}
\] & ns & \(\mathbf{M}=0 \mathrm{~V}\), (Sum or Diff Mode) See Fig. 4 and Tables I and II \\
\hline \[
\overline{t_{P L H}}
\]
\[
{ }^{\mathrm{t}} \mathrm{PHL}
\] & ( \(C_{n}\) to \(\bar{F}\) Outputs) & & \[
\begin{aligned}
& 26 \\
& 20
\end{aligned}
\] & ns & \begin{tabular}{l}
M = O V, (Sum Mode) \\
See Fig. 4 and Table I
\end{tabular} \\
\hline \begin{tabular}{l}
\({ }^{\text {t }}\) PLH \\
\({ }^{t_{P H L}}\)
\end{tabular} & ( \(\overline{\mathbf{A}}\) or \(\overline{\mathrm{B}}\) Inputs to \(\overline{\mathrm{G}}\) Output) & & \[
\begin{aligned}
& 29 \\
& 23
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
M=S_{1}=S_{2}=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V}
\] \\
(Sum Mode) See Fig. 4 and Table।
\end{tabular} \\
\hline \[
\begin{aligned}
& { }^{t_{\mathrm{PLH}}} \\
& { }^{\mathrm{t}_{\mathrm{PHL}}}
\end{aligned}
\] & ( \(\overline{\mathbf{A}}\) or \(\overline{\mathrm{B}}\) Inputs to \(\overline{\mathrm{G}}\) Output) & & \[
\begin{aligned}
& 32 \\
& 26
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
M=S_{0}=S_{3}=0 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V}
\] \\
(Diff Mode) See Fig. 5 and Table II
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& \mathrm{t}_{\mathrm{PHL}} \\
& \hline
\end{aligned}
\] & ( \(\bar{A}\) or \(\bar{B}\) Inputs to \(\bar{P}\) Output) & & \[
\begin{aligned}
& 30 \\
& 30
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
\mathrm{M}=\mathrm{S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}
\] \\
(Sum Mode) See Fig. 4 and Table I
\end{tabular} \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{\text {t }}{ }^{\text {PHL }}\)
\end{tabular} & ( \(\overline{\mathbf{A}}\) or \(\overline{\mathbf{B}}\) Inputs to \(\overline{\mathrm{P}}\) Output) & & \[
\begin{aligned}
& 30 \\
& 33
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
M=S_{0}=S_{3}=0 \mathrm{~V}, S_{1}=S_{2}=4.5 \mathrm{~V}
\] \\
(Diff Mode) See Fig. 5 and Table II
\end{tabular} \\
\hline \begin{tabular}{l}
\({ }^{t_{\text {PLH }}}\) \\
\({ }^{t_{\text {PHL }}}\)
\end{tabular} & ( \(\bar{A}\) or \(\bar{B}\) Inputs to any \(\bar{F}\) Output) & & \[
\begin{aligned}
& 32 \\
& 20
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
M=S_{1}=S_{2}=0 \mathrm{~V}, S_{0}=S_{3}=4.5 \mathrm{~V}
\] \\
(Sum Mode) See Fig. 4 and Table I
\end{tabular} \\
\hline \begin{tabular}{l}
\({ }^{t_{P L H}}\) \\
\({ }^{t_{P H L}}\)
\end{tabular} & ( \(\bar{A}\) or \(\bar{B}\) Inputs to any \(\overline{\mathrm{F}}\) Output) & & \[
\begin{aligned}
& 32 \\
& 23
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
M=S_{0}=S_{3}=0 \mathrm{~V}, S_{1}=S_{2}=4.5 \mathrm{~V}
\] \\
(Diff Mode) See Fig. 5 and Table II
\end{tabular} \\
\hline \begin{tabular}{l}
\({ }^{\mathrm{t}} \mathrm{PLH}\) \\
\({ }^{t} \mathrm{PHL}\)
\end{tabular} & ( \(\bar{A}\) or \(\bar{B}\) Inputs to \(\bar{F}\) Outputs) & & \[
\begin{aligned}
& 33 \\
& 29
\end{aligned}
\] & ns & \begin{tabular}{l}
\(\mathrm{M}=4.5 \mathrm{~V}\) (Logic Mode) \\
See Fig. 4 and Table III
\end{tabular} \\
\hline \[
\begin{aligned}
& { }^{{ }^{\mathrm{t}} \mathrm{PLH}}
\end{aligned}
\] & ( \(\bar{A}\) or \(\bar{B}\) Inputs to \(C_{n+4}\) Output) & & \[
\begin{aligned}
& 38 \\
& 38
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=4.5 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=0 \mathrm{~V}
\] \\
(Sum Mode) See Fig. 6 and Table I
\end{tabular} \\
\hline \begin{tabular}{l}
\({ }^{\text {t }}\) PLH \\
\({ }^{\text {t PHL }}\)
\end{tabular} & ( \(\bar{A}\) or \(\bar{B}\) Inputs to \(C_{n+4}\) Output) & & \[
\begin{aligned}
& 41 \\
& 41
\end{aligned}
\] & ns & \begin{tabular}{l}
\[
M=0 \mathrm{~V}, \mathrm{~S}_{0}=\mathrm{S}_{3}=0 \mathrm{~V}, \mathrm{~S}_{1}=\mathrm{S}_{2}=4.5 \mathrm{~V}
\] \\
(Diff Mode)
\end{tabular} \\
\hline \({ }^{t_{\text {PLH }}}\) \({ }^{t_{\text {PHL }}}\) & ( \(\bar{A}\) or \(\bar{B}\) Inputs to \(\mathrm{A}=\mathrm{B}\) Output) & & \[
\begin{aligned}
& 50 \\
& 62
\end{aligned}
\] & ns & \[
\begin{aligned}
& M=S_{0}=S_{3}=0 \mathrm{~V}, S_{1}=S_{2}=4.5 \mathrm{~V}, \\
& R_{L}=2 \mathrm{k} \Omega \\
& \text { (Diff Mode) See Fig. } 5 \text { and Table II }
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{AC WAVEFORMS}


Fig. 4


Fig. 5


Fig. 6

SUM MODE TEST TABLE I
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{INPUT UNDER TEST} & \multicolumn{2}{|c|}{OTHER INPUT SAME BIT} \\
\hline & & APPLY
\[
4.5 \mathrm{~V}
\] & \begin{tabular}{l}
APPLY \\
GND
\end{tabular} \\
\hline \[
\begin{aligned}
& \mathrm{t}^{\mathrm{P} L H} \\
& t^{\mathrm{t} P \mathrm{H}}
\end{aligned}
\] & \(\bar{A}_{i}\) & \(\bar{B}_{i}\) & None \\
\hline \[
\begin{aligned}
& { }^{\text {P PLH }} \\
& \\
& \text { t } \mathrm{PH}
\end{aligned}
\] & \(\bar{B}_{i}\) & \(\bar{A}_{i}\) & None \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}_{i}\) & \(\bar{B}_{i}\) & None \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{B}_{i}\) & \(\bar{A}_{i}\) & None \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}\) & \(\bar{B}\) & None \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{B}\) & \(\bar{A}\) & None \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}\) & None & \(\bar{B}\) \\
\hline \[
\begin{aligned}
& { }^{\text {PPLH }} \\
& \text { t }
\end{aligned}
\] & \(\bar{B}\) & None & \(\bar{A}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}\) & None & \(\bar{B}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tpHL }
\end{aligned}
\] & \(\bar{B}\) & None & \(\bar{A}\) \\
\hline \begin{tabular}{l}
\({ }^{\text {tPLH }}\) \\
\({ }^{\text {tPHL }}\)
\end{tabular} & \(\mathrm{C}_{n}\) & None & None \\
\hline
\end{tabular}

\section*{DIFF MODE TEST TABLE II}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{INPUT UNDER TEST} & \multicolumn{2}{|c|}{OTHER INPUT SAME BIT} & \multicolumn{2}{|r|}{OTHER DATA INPUTS} & \multirow[t]{2}{*}{\begin{tabular}{l}
OUTPUT \\
UNDER TEST
\end{tabular}} \\
\hline & & APPLY
\[
4.5 \mathrm{~V}
\] & APPLY GND & APPLY
\[
4.5 \mathrm{~V}
\] & APPLY GND & \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\overline{\mathrm{A}}\) & None & B & \[
\frac{\text { Remaining }}{\mathrm{A}}
\] & Remaining \(\bar{B}, C_{n}\) & \(\bar{F}_{i}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{B}\) & \(\bar{A}\) & None & \[
\begin{gathered}
\text { Remaining } \\
\bar{A} \\
\hline
\end{gathered}
\] & Remaining \(\bar{B}, C_{n}\) & \(\bar{F}_{i}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}_{i}\) & None & \(\mathrm{B}_{i}\) & \[
\begin{gathered}
\text { Remaining } \\
\bar{B}, C_{n} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\text { Remaining } \\
\bar{A} \\
\hline
\end{gathered}
\] & \(\bar{F}_{i}+1\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{B}_{i}\) & \(\overline{\mathrm{A}_{i}}\) & None & \[
\begin{gathered}
\text { Remaining } \\
\bar{B}, \mathrm{C}_{\mathrm{n}}
\end{gathered}
\] & \[
\begin{gathered}
\text { Remaining } \\
\bar{A} \\
\hline
\end{gathered}
\] & \(\bar{F}_{i}+1\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}\) & None & \(\bar{B}\) & None & Remaining \(\bar{A}\) and \(\bar{B}, C_{n}\) & \(\overline{\mathrm{P}}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{B}\) & A & None & None & \[
\begin{aligned}
& \text { Remaining } \\
& \bar{A} \text { and } \bar{B}, C_{n}
\end{aligned}
\] & \(\bar{p}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}\) & \(\bar{B}\) & None & None & \[
\begin{aligned}
& \text { Remaining } \\
& \bar{A} \text { and } \bar{B}, C_{n}
\end{aligned}
\] & \(\overline{\mathrm{G}}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & B & None & \(\vec{A}\) & None & Remaining \(\bar{A}\) and \(\bar{B}, C_{n}\) & \(\overline{\mathrm{G}}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{A}\) & None & B & \[
\begin{gathered}
\text { Remaining } \\
\bar{A} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { Remaining } \\
& \bar{B}, C_{n}
\end{aligned}
\] & \(A=B\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{B}\) & \(\overline{\mathrm{A}}\) & None & \[
\frac{R}{A}
\] & Remaining \(\bar{B}, C_{n}\) & \(A=B\) \\
\hline \[
\begin{aligned}
& \hline \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & A & \(\bar{B}\) & None & None & Remaining \(\bar{A}\) and \(\bar{B}, C_{n}\) & \(C_{n+4}\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\bar{B}\) & None & \(\bar{A}\) & None & Remaining \(\bar{A}\) and \(\bar{B}, C_{n}\) & \(C_{n}+4\) \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& \text { tPHL }
\end{aligned}
\] & \(\mathrm{C}_{n}\) & None & None & \[
\overline{\mathrm{A}} \mathrm{All} \overline{\mathrm{~A} \mathrm{~B}^{\prime}}
\] & None & \(C_{n}+4\) \\
\hline
\end{tabular}

LOGIC MODE TEST TABLE III
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{INPUT UNDER TEST} & \multicolumn{2}{|l|}{OTHER INPUT SAME BIT} & \multicolumn{2}{|l|}{OTHER DATA INPUTS} & \multirow[t]{2}{*}{OUTPUT UNDER TEST} & \multirow[b]{2}{*}{FUNCTION INPUTS} \\
\hline & & \[
\begin{aligned}
& \text { APPLY } \\
& 4.5 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \text { APPLY } \\
& \text { GND }
\end{aligned}
\] & \[
\begin{aligned}
& \text { APPLY } \\
& 4.5 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \text { APPLY } \\
& \text { GND }
\end{aligned}
\] & & \\
\hline \[
\begin{aligned}
& \text { tPLH } \\
& { }^{\text {tPHL }} \\
& \hline
\end{aligned}
\] & \(\overline{\text { A }}\) & None & \(\bar{B}\) & None & Remaining \(\bar{A}\) and \(\bar{B}, C_{n}\) & Any F & \[
\begin{gathered}
S_{1}=S_{2}=M=4.5 \mathrm{~V} \\
S_{0}=S_{3}=0 \mathrm{~V}
\end{gathered}
\] \\
\hline \({ }^{\text {tpLH }}\) \({ }^{\text {tPHL }}\) & \(\bar{B}\) & None & \(\bar{A}\) & None & \[
\begin{aligned}
& \text { Remaining } \\
& \bar{A} \text { and } \bar{B}, C_{n}
\end{aligned}
\] & Any F & \[
\begin{gathered}
S_{1}=S_{2}=M=4.5 \mathrm{~V} \\
S_{0}=S_{3}=0 \mathrm{~V}
\end{gathered}
\] \\
\hline
\end{tabular}

\title{
SN54LS190/ SN74LS190 PRESETTABLE BCD/DECADE UP/DOWN COUNTERS
}

\author{
SN54LS191/ \\ SN74LS191 \\ PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS
}

DESCRIPTION - The SN54LS190/SN74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54LS191/SN74LS191 is a synchronous UP/ DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.
An asynchronous Parallel Load ( \(\overline{\mathrm{PL}}\) ) input overrides counting and loads the data present on the \(P_{n}\) inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable ( \(\overline{\mathrm{CE}}\) ) input serves as the carry/ borrow input in multi-stage counters. An Up/Down Count Control (U/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock ( \(\overline{\mathrm{RC}}\) ) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.
- LOW POWER . . 90 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 35 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- COUNT ENABLE AND UP/DOWN CONTROL INPUTS
- CASCADABLE
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}

LOGIC SYMBOL

\(V_{C C}=\operatorname{Pin} 16\)
GND \(=\operatorname{Pin} 8\)

CONNECTION DIAGRAM DIP (TOP VIEW)


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 1.5 U.L. & 0.7 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L. \\
10 U.L. & \(5(2.5)\) U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{STATE DIAGRAMS}


LS190
UP: \(\quad T C=a_{0} \cdot Q_{3} \cdot(\overline{U / D})\)
DOWN: TC \(=\overline{\alpha_{0}} \cdot \overline{\alpha_{1}} \cdot \overline{Q_{2}} \cdot \overline{\alpha_{3}} \cdot \overline{(U / D)}\)
LS191
UP: \(\quad T C=Q_{0} \cdot Q_{1} \cdot Q_{2} \cdot Q_{3} \cdot(\overline{U / D})\)
DOWN: TC \(=\overline{Q_{0}} \cdot \overline{\alpha_{1}} \cdot \overline{Q_{2}} \cdot \overline{Q_{3}} \cdot(\overline{U / D)}\)

Count Up
Count Down ------


191

\section*{LOGIC DIAGRAMS}


\section*{BINARY COUNTER}

LS191
\(V_{C C}=\operatorname{Pin} 16\)
GND \(=\operatorname{Pin} 8\)
\(\bigcirc=\operatorname{Pin}\) Numbers

FUNCTIONAL DESCRIPTION - The LS190 is a synchronous Up/Down BCD Decade Counter and the LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.
Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( \(\overline{P L}\) ) input is LOW, information present on the Paraliel Data inputs ( \(P_{0}-P_{3}\) ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.
A HIGH signal on the \(\overline{C E}\) input inhibits counting. When \(\overline{C E}\) is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the \(\overline{\mathrm{U}} / \mathrm{D}\) input signal, as indicated in the Mode Select Table. When counting is to be enabled, the \(\overline{\mathrm{CE}}\) signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH \(\overline{\mathrm{CE}}\) transition must occur only while the clock is HIGH. Similarly, the \(\bar{U} / D\) signal should only be changed when either \(\overline{\mathrm{CE}}\) or the clock is HIGH.
Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum ( 9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \(\bar{U} / D\) is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.
The TC signal is also used internally to enable the Ripple Clock ( \(\overline{\mathrm{RC}}\) ) output. The \(\overline{\mathrm{RC}}\) output is normally HIGH. When \(\overline{\mathrm{CE}}\) is LOW and TC is HIGH, the \(\overline{\mathrm{RC}}\) output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on \(\overline{C E}\) inhibits the \(\overline{R C}\) output pulse, as indicated in the \(\overline{R C}\) Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.
A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the \(\overline{\mathrm{RC}}\) outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the \(\overline{\mathrm{RC}}\) output of any package goes HIGH shortly after its CP input goes HIGH.
The configuration shown in Figure c avoids ripple delays and their associated restrictions. The \(\overline{\mathrm{CE}}\) input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and. b doesn't apply, because the TC output of a given stage is not affected by its own \(\overline{\mathrm{CE}}\).

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{INPUTS} & \multirow[b]{2}{*}{MODE} \\
\hline \(\overline{P L}\) & \(\overline{\mathrm{CE}}\) & \(\bar{U} / \mathrm{D}\) & CP & \\
\hline H & L & L & 5 & Count Up \\
\hline H & L & H & 5 & Count Down \\
\hline L & X & X & X & Preset (Asyn.) \\
\hline H & H & X & X & No Change (Hold) \\
\hline
\end{tabular}

RC TRUTH TABLE
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{INPUTS} & \multirow[t]{2}{*}{\[
\overline{\mathrm{RC}}
\] OUTPUT} \\
\hline \(\overline{\mathrm{CE}}\) & TC* & CP & \\
\hline L & H & 7 & Ј \\
\hline H & X & X & H \\
\hline X & L & X & H \\
\hline
\end{tabular}
*TC is generated internally

> L \(=\) LOW Voltage Level
> \(H=\) HIGH Voltage Level
> \(X=\) Don't Care
> \(I=\) LOW-to-HIGH Clock Transition
> \(I=\) LOW Pulse


Fig. a) n-stage counter using ripple clock.


Fig. b) Synchronous \(n\)-stage counter using ripple carry/borrow.


Fig. c) Synchronous n-stage counter with parallel gated carry/borrow.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Temperature (Ambient) Under Bias
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(V_{\mathrm{CC}}\) Pin Potential to Ground Pin
-0.5 V to +7.0 V
*Input Voltage (dc)
-0.5 V to +15 V
*Input Current (dc)
-30 mA to +5.0 mA
Voltage Applied to Outputs (Output HIGH)
-0.5 V to +10 V
Output Current (dc) (Output LOW)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(\mathrm{V}_{\mathrm{CC}}\right)\)} & MAX \\
\cline { 2 - 5 } & MIN & TYP & 5.0 V & 5 V \\
\hline \begin{tabular}{l} 
SN54LS 190X \\
SN54LS 191X
\end{tabular} & 4.5 V & 5.0 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
SN74LS 190X \\
SN74LS 191X
\end{tabular} & 4.75 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voitage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=M I N, I_{O H}=-400 \mu \mathrm{~A} \\
& V_{I N}=V_{I H} \text { or } V_{I L} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(1 \mathrm{OL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{1 \mathrm{H}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{H}}\)} & \multicolumn{2}{|l|}{Input HIGH Current \(\frac{P_{n}}{} \overline{\text { CE }}, C P, \bar{U} / D\)} & & & \[
\begin{array}{r}
20 \\
60 \\
\hline
\end{array}
\] & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \[
\frac{\mathrm{P}_{\mathrm{n}}, \overline{\mathrm{PL}}, \mathrm{CP}, \overline{\mathrm{U}} / \mathrm{D}}{}
\] & & & & \[
\begin{aligned}
& 0.1 \\
& 0.3
\end{aligned}
\] & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline IIL & \[
\begin{aligned}
& \text { Input LOW Current } \\
& P_{n}, \overline{\mathrm{PL}}, \mathrm{CP}, \overline{\mathrm{U}} / \mathrm{D}
\end{aligned}
\] & & & & \[
\begin{array}{r}
-0.4 \\
-1.08
\end{array}
\] & mA & \(V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\prime} \mathrm{OS}\) & Output Short Circuit Current (Note 4) & & -15 & & -100 & mA & \(V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{\text {I C }}\) & Power Supply Current & & & 20 & 35 & mA & \(V_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case"' values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.
5. The Set-Up Time " \(\mathrm{t}_{\mathrm{s}}\left(\mathrm{H}\right.\) )" and Hold Time " \(\mathrm{t}_{\mathrm{h}}(\mathrm{L})\) " between the Count Enable ( \(\overline{\mathrm{CE}}\) ) and the Clock (CP) indicate that the LOW-to-HIGH transition of the \(\overline{\mathrm{CE}}\) must occur only while the Clock is HIGH for conventional operation.

\section*{AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \(f_{\text {MAX }}\) & Max. Input Count Frequency & 25 & 35 & & MHz & Fig. 1 & \multirow{9}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
\begin{aligned}
& \hline \mathrm{t}_{\mathrm{PLH}} \\
& \mathrm{t}_{\mathrm{PHL}} \\
& \hline
\end{aligned}
\] & Propagation Delay, CP Input to O Outputs & & & \[
\begin{array}{r}
24 \\
36 \\
\hline
\end{array}
\] & ns & Fig. 1 & \\
\hline \[
\begin{aligned}
& { }^{\mathrm{t}_{\mathrm{PLH}}} \\
& { }_{\mathrm{t}}^{\mathrm{PHL}}
\end{aligned}
\] & CP Input to \(\overline{\mathrm{RC}}\) Output & & & \[
\begin{aligned}
& 20 \\
& 24
\end{aligned}
\] & ns & Fig. 2 & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& \mathrm{t}_{\mathrm{PHL}} \\
& \hline
\end{aligned}
\] & CP Input to TC Output & & & \[
\begin{aligned}
& 42 \\
& 52
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \[
\begin{aligned}
& { }^{{ }^{\mathrm{t}} \mathrm{PLH}}{ }^{*} \\
& { }^{\mathrm{P} P H{ }^{*}}
\end{aligned}
\] & \(\bar{U} / \mathrm{D}\) Input to \(\overline{\mathrm{RC}}\) Output & & & \[
\begin{aligned}
& 45 \\
& 45
\end{aligned}
\] & ns & \multirow[b]{2}{*}{Fig. 7} & \\
\hline \({ }^{\text {t }}{ }^{\text {PLH }}\) \({ }^{\text {tpHL }}\) & \(\bar{U} / \mathrm{D}\) Input to TC Output & & & \[
\begin{aligned}
& 33 \\
& 33
\end{aligned}
\] & ns & & \\
\hline \[
\begin{aligned}
& { }^{{ }^{\mathrm{t}} \mathrm{PLH}} \\
& { }^{\mathrm{t}} \mathrm{PHL}
\end{aligned}
\] & \(P_{0}-P_{3}\) Inputs to \(O_{0}-O_{3}\) Outputs & & & \[
\begin{aligned}
& 22 \\
& 50
\end{aligned}
\] & ns & Fig. 3 & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& \mathrm{t}_{\mathrm{PHL}} \\
& \hline
\end{aligned}
\] & \(\overline{\mathrm{PL}}\) Input to Any Output & & & \[
\begin{array}{r}
33 \\
50 \\
\hline
\end{array}
\] & ns & Fig. 4 & \\
\hline \[
\begin{aligned}
& { }^{\mathrm{t}_{\mathrm{PLH}}{ }^{*}} \\
& { }^{\mathrm{t} \mathrm{PHH}}
\end{aligned}
\] & \(\overline{C E}\) Input to \(\overline{\mathrm{RC}}\) Output & & & \[
\begin{aligned}
& 33 \\
& 33
\end{aligned}
\] & ns & Fig. 2 & \\
\hline
\end{tabular}
*It is possible to get these timing relationships, but they should not occur during normal operation since the CP would be HIGH.

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {t }}\) W & CP Pulse Width & 20 & & & ns & Fig. 1 & \multirow{9}{*}{\(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\)} \\
\hline \({ }^{\text {t }}\) W & \(\overline{\text { PL Pulse Width }}\) & 35 & & & ns & Fig. 4 & \\
\hline \(\mathrm{t}_{\mathrm{s}} \mathrm{L}\) & Set-Up Time LOW, Data to \(\overline{\mathrm{PL}}\) & 20 & & & ns & \multirow{4}{*}{Fig. 6} & \\
\hline \({ }_{\text {th }}\) & Hold Time LOW, Data to \(\overline{\mathrm{PL}}\) & 0 & & & ns & & \\
\hline \({ }_{\text {t }}^{\text {s }}\) H & Set-Up Time HIGH, Data to PL & 20 & & & ns & & \\
\hline \({ }_{t}{ }_{\text {h }}\) & Hold Time HIGH, Data to \(\overline{\mathrm{PL}}\) & 0 & & & ns & & \\
\hline \({ }^{\text {reec }}\) & Recovery Time, \(\overline{\mathrm{PL}}\) to CP & 20 & & & ns & Fig. 5 & \\
\hline \(\mathrm{t}_{5} \mathrm{~L}\) & Set-Up Time LOW, \(\overline{\mathrm{CE}}\) to Clock & 20 & & & ns & \multirow[t]{2}{*}{Fig. 8} & \\
\hline \(t^{t} L\) & Hold Time LOW, \(\overline{\mathrm{CE}}\) to Clock & 0 & & & ns & & \\
\hline
\end{tabular}

\section*{DEFINITIONS OF TERMS:}

SET-UP TIME \(\left(\mathrm{t}_{\mathrm{s}}\right)\) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME ( \(t_{h}\) ) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( \(\mathrm{t}_{\mathrm{rec}}\) ) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.


Fig. 1


NOTE: \(\overline{\mathrm{PL}}=\) LOW

Fig. 3


Fig. 5


Fig. 7


Fig. 2


Fig. 4

*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6


Fig. 8

\title{
SN54LS192/ SN74LS192 \\ PRESETTABLE BCD/DECADE UP/DOWN COUNTER
}

\section*{SN54LS193/ SN74LS193}

\section*{PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER}

\begin{abstract}
DESCRIPTION - The SN54LS192/SN74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54LS193/SN74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load ( \(\overline{\mathrm{PL}}\) ) and the Master Reset (MR) inputs asynchronously override the clocks.
- LOW POWER . . . . 95 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 40 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- CASCADING CIRCUITRY INTERNALLY PROVIDED
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE
\end{abstract}

\section*{PIN NAMES}
\(\mathrm{CP}_{\mathrm{U}} \quad\) Count Up Clock Pulse Input
CPD Count Down Clock Pulse Input
MR Asynchronous Master Reset (Clear) Input
\(\overline{\text { PL }} \quad\) Asynchronous Parallel Load (Active LOW) Input
\(P_{n} \quad\) Parallel Data Inputs
\(\mathrm{O}_{\mathrm{n}} \quad\) Flip-Flop Outputs (Note b)
\(\overline{T C}_{D}\) Terminal Count Down (Borrow) Output (Note b)
\(\overline{\mathrm{TC}}_{\mathrm{U}} \quad\) Terminal Count Up (Carry) Output (Note b)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L. \\
10 U.L. & \(5(2.5)\) U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

NOTES:
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{AHIGH} / 1.6 \mathrm{~mA}\) LOW
b. The Output LOW drive factor is 2.5 U.L. for MILITARY (54) and 5 U.L. for COMMERCIAL (74) Temperature Ranges.



LS192 LOGIC EQUATIONS FOR TERMINAL COUNT
\(\overline{T C}_{U}=Q_{0} \cdot Q_{3} \cdot \overline{C_{P}}\)
\(\overline{\mathrm{TC}}_{\mathrm{D}}=\overline{\mathrm{Q}_{0}} \cdot \overline{\mathrm{O}_{1}} \cdot \overline{\mathrm{O}_{2}} \cdot \overline{\mathrm{O}_{3}} \cdot \overline{\mathrm{CP}_{\mathrm{D}}}\)
LS193 LOGIC EQUATIONS FOR TERMINAL COUNT
\(\overline{\mathrm{TC}_{U}}=\mathrm{a}_{0} \cdot \mathrm{a}_{1} \cdot \mathrm{a}_{2} \cdot \mathrm{a}_{3} \cdot \overline{\mathrm{CP}_{U}}\)
\(\overline{\mathrm{TC}}_{\mathrm{D}}=\overline{\mathrm{Q}_{0}} \cdot{\overline{\mathrm{Q}_{1}}}_{1} \cdot \overline{\mathrm{Q}_{2}} \cdot \overline{\mathrm{Q}_{3}} \cdot \overline{\mathrm{CP}_{\mathrm{D}}}\)
COUNT UP
COUNT DOWN ------


\section*{LOGIC DIAGRAMS}

\(V_{C C}=\operatorname{Pin} 16\)
GND \(=\operatorname{Pin} 8\)
\(O=\operatorname{Pin}\) Number

FUNCTIONAL DESCRIPTION - The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversable) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up ( \(\overline{T C}_{U}\) ) and Terminal Count Down ( \(\overline{T C}_{D}\) ) outputs are normally HIGH. When a circuit has reached the maximum count state ( 9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause \(\overline{T C}_{U}\) to go LOW. \(\overline{\mathrm{TC}}_{U}\) will stay LOW until \(\mathrm{CP}_{\cup}\) goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \(\overline{T C}_{D}\) output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load ( \(\overline{\mathrm{PL}}\) ) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs ( \(P_{0}, P_{3}\) ) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|c|}
\hline MR & \(\overline{P L}\) & \(\mathrm{CP}_{U}\) & \(\mathrm{CP}_{\mathrm{D}}\) & MODE \\
\hline H & X & \(x\) & X & Reset (Asyn.) \\
\hline L & L & X & X & Preset (Asnyn.) \\
\hline L & H & H & H & No Change \\
\hline L & H & 5 & H & Count Up \\
\hline L & H & H & 5 & Count Down \\
\hline
\end{tabular}

> L \(=\) LOW Voltage Level
> H \(=\) HIGH Voltage Level
> X \(=\) Don't Care
> J \(=\) LOW-to-HIGH Clock Transition

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
* Input Voltage (dc)
* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\[
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\]
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
-0.5 V to 15 V
-30 mA to +5.0 mA
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
* Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline \begin{tabular}{l} 
SN54LS192X \\
SN54LS193X
\end{tabular} & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
SN74LS192X \\
SN74LS193X
\end{tabular} & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voitage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \cdot \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}^{\mathrm{OL}}=4.0 \mathrm{~mA}\), \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{1 \mathrm{~N}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{I}^{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline IIL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.4 & mA & \(V_{C C}=M A X, V_{\text {IN }}=0.4 \mathrm{~V}\) \\
\hline los & \multicolumn{2}{|l|}{\begin{tabular}{l}
Output Short Circuit \\
Current (Note 4)
\end{tabular}} & -15 & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\) MAX, \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{1} \mathrm{CC}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 19 & 34 & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, now shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{SYMBOL} & \multirow{3}{*}{PARAMETER} & \multicolumn{6}{|c|}{LIMITS} & \multirow{3}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & \multicolumn{3}{|c|}{LS192} & \multicolumn{3}{|c|}{LS193} & & & \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {f MAX }}\) & Max Input Count Frequency & 30 & 40 & & 30 & 40 & & MHz & Fig. 1 & \multirow{7}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \begin{tabular}{l}
\({ }^{\mathrm{t}} \mathrm{PLH}\) \\
\({ }^{\text {t }}\) PHL
\end{tabular} & CP \({ }^{\text {I Input to }}\) \({ }^{T C} C_{U}\) Output & & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 16 \\
& 21
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 14
\end{aligned}
\] & \[
\begin{aligned}
& 16 \\
& 21
\end{aligned}
\] & ns & \multirow{3}{*}{Fig. 2} & \\
\hline \begin{tabular}{l}
\({ }^{t} \mathrm{PLH}\) \\
\({ }^{\text {t }} \mathrm{PHL}\)
\end{tabular} & CPD Input to \(\overline{T C}_{D}\) Output & & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 16 \\
& 22
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 16 \\
& 22
\end{aligned}
\] & ns & & \\
\hline \begin{tabular}{l}
\({ }^{1} \mathrm{PLH}\) \\
\({ }^{\text {t PHL }}\)
\end{tabular} & \[
\begin{aligned}
& C P_{U} \text { or } C P_{D} \text { to } \\
& Q_{n} \text { Outputs }
\end{aligned}
\] & & \[
\begin{aligned}
& 22 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& 31 \\
& 28
\end{aligned}
\] & & \[
\begin{aligned}
& 22 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& 31 \\
& 28
\end{aligned}
\] & ns & & \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{\text {t PHL }}\)
\end{tabular} & \[
\begin{aligned}
& P_{0}-P_{3} \text { Inputs } \\
& O_{0}-O_{3} \text { Outputs }
\end{aligned}
\] & & & & & & & ns & Fig. 3 & \\
\hline \[
\begin{aligned}
& { }^{\mathrm{t}_{\mathrm{t}} \mathrm{PH}}
\end{aligned}
\] & \(\overline{\text { PL Input to }}\) Any Output & & \[
\begin{aligned}
& 23 \\
& 17
\end{aligned}
\] & \[
\begin{aligned}
& 32 \\
& 25
\end{aligned}
\] & & \[
\begin{aligned}
& 23 \\
& 17
\end{aligned}
\] & \[
\begin{aligned}
& 32 \\
& 25 \\
& \hline
\end{aligned}
\] & ns & Fig. 4 & \\
\hline \({ }^{\text {t }}\) PHL & MR Input to Any Output & & 17 & 25 & & 17 & 25 & ns & Fig. 7 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{SYMBOL} & \multirow{3}{*}{PARAMETER} & \multicolumn{6}{|c|}{LIMITS} & \multirow{3}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{3}{*}{TEST CONDITIONS}} \\
\hline & & \multicolumn{3}{|c|}{LS192} & \multicolumn{3}{|c|}{LS193} & & & \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {t }}\) W & \(C P_{U}\) Pulse Width & 17 & & & 17 & & & ns & Fig. 1 & \\
\hline tw & CP \({ }_{\text {D }}\) Pulse Width & 17 & & & 17 & & & ns & & \\
\hline \({ }^{t} \mathrm{~W}\) & \(\overline{\text { PL Pulse Width }}\) & 15 & & & 15 & & & ns & Fig. 4 & \\
\hline \({ }_{W} \mathrm{~W}\) & MR Pulse Width & 15 & & & 15 & & & ns & Fig. 7 & \\
\hline \({ }^{\text {s }}\) L & Set-up Time LOW, Data to \(\overline{\mathrm{PL}}\) & 10 & & & 10 & & & ns & & \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\) \\
\hline \({ }^{\text {h }}\) L & Hold Time LOW, Data to \(\overline{\mathrm{P}} \mathrm{L}\) & 0 & & & 0 & & & ns & Fig. 6 & \\
\hline \(\mathrm{t}_{\mathbf{s}} \mathrm{H}\) & Set-up Time HIGH, Data to \(\overline{\mathrm{PL}}\) & 10 & & & 10 & & & ns & & \\
\hline \(t_{h} \mathrm{H}\) & Hold Time HIGH, Data to \(\overline{\mathrm{PL}}\) & 0 & & & 0 & & & ns & & \\
\hline \({ }^{\text {rec }}\) & Recovery Time, \(\overline{\mathrm{PL}}\) to CP & & & & & & & ns & Fig. 5 & \\
\hline \(\mathrm{t}_{\text {rec }}\) & Recovery Time, MR to CP & & & & & & & ns & & \\
\hline
\end{tabular}

\section*{DEFINITIONS OF TERMS:}

SET-UP TIME \(\left(\mathrm{t}_{\mathrm{s}}\right)\) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the \(\overline{P L}\) transistion from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME ( \(t_{h}\) ) is defined as the minimum time following the \(\overline{\text { PL }}\) transistion from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the \(\overline{P L}\) transistion from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( \(\mathrm{t}_{\mathrm{rec}}\) ) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

\section*{AC WAVEFORMS}


Fig. 1


Fig. 2


*The shaded areas indicate when the input is permitted to change for predictable output performance.


NOTE: \(\overline{\mathrm{PL}}=\mathrm{LOW}\)

Fig. 3


Fig. 5


Fig. 7

\section*{SN54LS194A/SN74LS194A 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER}

DESCRIPTION - The SN54LS194A/SN74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194 is similar in operation to the LS195 Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL families.
- TYPICAL SHIFT FREQUENCY OF \(40 \mathbf{~ M H z}\)
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES
\(S_{0}, S_{1}\)
\(\mathrm{P}_{0}-\mathrm{P}_{3}\)
\(\mathrm{D}_{\mathrm{SR}}\)
\({ }^{\mathrm{D}} \mathrm{SL}\)
CP
\(\overline{M R}\)
\(Q_{0}-Q_{3}\)
Mode Control Inputs
Parallel Data Inputs
Serial (Shift Right) Data Input
Serial (Shift Left) Data Input
Clock (Active HIGH Going Edge) Input
Master Reset (Active LOW) Input
Parallel Outputs (Note b)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{notes:}
a. \(\mathbf{1}\) TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


FUNCTIONAL DESCRIPTION - The Logic Diagram and Truth Table indicate the functional characteristics of the LS194 4-Bit Bidirectional Shift Register. The LS194 is similar in operation to the Motorola LS195 Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:
1. All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.
2. The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.
3. The four parallel data inputs ( \(\mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}\) ) are D-type inputs. When both \(\mathrm{S}_{0}\) and \(\mathrm{S}_{1}\) are HIGH, the data appearing on \(P_{0}, P_{1}, P_{2}\), and \(P_{3}\) inputs is transferred to the \(Q_{0}, Q_{1}^{-}, Q_{2}\), and \(Q_{3}\) outputs respectively following the next LOW to HIGH transition of the clock.
4. The asynchronous Master Reset ( \(\overline{\mathrm{MR}}\) ), when LOW, overrides all other input conditions and forces the \(\mathbf{Q}\) outputs LOW.

Special logic features of the LS194 design which increase the range of application are described below:
1. Two mode control inputs \(\left(\mathrm{S}_{0}, \mathrm{~S}_{1}\right)\) determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right, \(\mathrm{O}_{0} \rightarrow \mathrm{Q}_{1}\), etc.) or right to left (shift left, \(\mathrm{Q}_{3} \rightarrow \mathrm{O}_{2}\), etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both \(\mathrm{S}_{0}\) and \(\mathrm{S}_{1}\) are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.
2. D-type serial data inputs ( \(\mathrm{D}_{S R}, \mathrm{D}_{S L}\) ) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

MODE SELECT - TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{OPERATING MODE} & \multicolumn{6}{|c|}{INPUTS} & \multicolumn{4}{|c|}{OUTPUTS} \\
\hline & \(\overline{M R}\) & \(\mathrm{S}_{1}\) & \(\mathrm{S}_{0}\) & \(\mathrm{D}_{\text {SR }}\) & DSL & \(\mathrm{P}_{\mathrm{n}}\) & \(\mathrm{O}_{0}\) & \(\mathrm{Q}_{1}\) & \(\mathrm{Q}_{2}\) & \(\mathrm{O}_{3}\) \\
\hline Reset & L & X & x & \(x\) & \(\times\) & x & L & L & L & L \\
\hline Hold & H & 1 & 1 & x & X & x & \(\mathrm{q}_{0}\) & \(\mathrm{q}_{1}\) & \(\mathrm{a}_{2}\) & \(\mathrm{q}_{3}\) \\
\hline Shift Left & \[
\begin{aligned}
& \mathrm{H} \\
& \mathrm{H}
\end{aligned}
\] & h & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
x
\] & h & \[
\begin{aligned}
& x \\
& x
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{q}_{1} \\
& \mathrm{q}_{1}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{q}_{2} \\
& \mathrm{q}_{2}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{q}_{3} \\
& \mathrm{q}_{3}
\end{aligned}
\] & \[
\begin{aligned}
& L \\
& H
\end{aligned}
\] \\
\hline Shift Right & \[
\begin{aligned}
& \mathrm{H} \\
& \mathrm{H}
\end{aligned}
\] & 1 & \[
h
\] & h & & \[
\begin{aligned}
& x \\
& x
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{q}_{0} \\
& \mathrm{q}_{0}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{q}_{1} \\
& \mathrm{q}_{1}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{a}_{2} \\
& \mathrm{q}_{2}
\end{aligned}
\] \\
\hline Parallel Load & H & h & h & x & x & \(p_{n}\) & \(\mathrm{p}_{0}\) & \(\mathrm{p}_{1}\) & \({ }^{1}\) & \(\mathrm{p}_{3}\) \\
\hline
\end{tabular}

\section*{L = LOW Voltage Level}

H= HIGH Voltage Level
\(X=\) Don't Care
I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition
\(h=\) HIGH voltage level one set-up time prior to the LOW to HIGH clock transition
\(\mathrm{p}_{\mathrm{n}}\left(\mathrm{a}_{\mathrm{n}}\right)=\) Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
\begin{tabular}{lr} 
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Temperature (Ambient) Under Bias & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
V CC Pin Potential to Ground Pin \(^{*}\) Input Voltage (dc) & -0.5 V to +7.0 V \\
*Input Current (dc) & -0.5 V to +15 V \\
Voltage Applied to Outputs (Output HIGH) & -30 mA to +5.0 mA \\
Output Current (dc) (Output LOW) & -0.5 V to +10 V \\
& +50 mA
\end{tabular}

\footnotetext{
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.
}

GUARANTEED OPERATING RANGES
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(\mathrm{V}_{\mathrm{CC}}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS194AX & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS194AX & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & v & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[b]{2}{*}{V} & \multirow[t]{2}{*}{\begin{tabular}{l}
Guaranteed Input LOW \\
Voltage for All Inputs
\end{tabular}} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\overline{V_{C D}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=M I N, I_{\mathbb{N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[b]{2}{*}{V} & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) \\
\hline & & 74 & 2.7 & 3.4 & & & \(V_{I N}=V_{1 H}\) or \(V_{I L}\) per Truth Table \\
\hline \multirow[b]{2}{*}{VOL} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{IOL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74. & & 0.35 & 0.5 & V & \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \quad \mathrm{~V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{IIH}^{\text {H }}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline ILL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.4 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\text {IOS }}\) & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{\text {ICC }}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 15 & 23 & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MiN & TYP & MAX & & & \\
\hline \(\mathrm{f}_{\text {MAX }}\) & Shift Frequency & 30 & 40 & & MHz & Fig. 1 & \multirow{3}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
\begin{aligned}
& { }^{{ }^{\mathrm{t} P L H}} \\
& { }^{\mathrm{t}} \mathrm{PHL}
\end{aligned}
\] & Propagation Delay, Clock to Output & & & \[
\begin{aligned}
& 22 \\
& 15
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \({ }^{\text {t }}\) PHL & Propagation Delay, \(\overline{\mathrm{MR}}\) to Output & & & 18 & ns & Fig. 2 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{t}{ }_{W}(C P)\) & Clock Pulse Width & 18 & 12 & & ns & Fig. 1 & \\
\hline \(\mathrm{t}_{s}\) (Data) & Set-up Time, Data to Clock & 16 & & & ns & Fig. 3 & \\
\hline \(\mathrm{t}^{\text {(Data) }}\) & Hold Time, Data to Clock & 0 & & & ns & & \\
\hline \(\mathrm{t}_{5}(\mathrm{~S})\) & Set-up Time, Mode Control to Clock & 20 & & & ns & Fig. 4 & \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\) \\
\hline \(t^{\text {h }}\) (S) & Hold Time, Mode Control to Clock & 0 & & & ns & & \\
\hline \({ }^{\text {t }} \mathrm{W}(\mathrm{MR})\) & Master Reset Pulse Width & 12 & & & ns & Fig. 2 & \\
\hline \({ }^{\text {trec }}\) (MR) & Recovery Time Master Reset to Clock & 18 & 12 & & ns & & \\
\hline
\end{tabular}

\section*{DEFINITIONS OF TERMS:}

SET-UP TIME ( \(\mathrm{t}_{\mathbf{s}}\) ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
HOLD TIME ( \(t_{h}\) ) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
RECOVERY TIME ( \(\mathrm{t}_{\mathrm{rec}}\) ) - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

\section*{AC WAVEFORMS}

The shaded areas indicate when the input is permitted to change for predictable output performance.

\section*{CLOCK TO OUTPUT DELAYS} CLOCK PULSE WIDTH AND \(f_{\max }\)


OTHER CONDITIONS: \(\quad S_{1}=L, \overline{M R}=H, S_{0}=H\)
Fig. 1

\section*{MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME}


OTHER CONDITIONS
\[
\begin{aligned}
& S_{0}, S_{1}=H \\
& P_{0}=P_{1}=P_{2}=P_{3}=H
\end{aligned}
\]

Fig. 2

SET-UP ( \(\mathrm{t}_{\mathbf{s}}\) ) AND HOLD ( \(\mathrm{t}_{\mathrm{h}}\) ) TIME FOR SERIAL DATA ( \(\mathrm{D}_{\mathbf{S R}}, \mathrm{D}_{\mathrm{SL}}\) ) AND PARALLEL DATA ( \(\mathrm{P}_{\mathbf{0}}, \mathrm{P}_{1}, \mathrm{P}_{\mathbf{2}}, \mathrm{P}_{3}\) )


Fig. 3

SET-UP ( \(\mathrm{t}_{\mathbf{s}}\) ) AND HOLD ( \(\mathrm{t}_{\mathrm{h}}\) ) TIME FOR S INPUT


OTHER CONDITIONS: \(\quad \overline{\mathrm{MR}}=\mathrm{H}\)
Fig. 4

\section*{SN54LS195A/SN74LS195A UNIVERSAL 4-BIT SHIFT REGISTER}

DESCRIPTION - The SN54LS195A/SN74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 50 MHz . It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.
- TYPICAL SHIFT RIGHT FREQUENCY OF 50 MHz
- ASYNCHRONOUS MASTER RESET
- J, \(\bar{K}\) INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\(\overline{P E}\)
\(P_{0}-P_{3}\)
\(\bar{J}\)
\(\bar{K}\)
\(\overline{C P}\)
\(\overline{M R}\)
\(Q_{0}-Q_{3}\)
\(\bar{Q}_{3}\)
\begin{tabular}{c|c}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

Complementary Last Stage Output (Note b)

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


\section*{LOGIC DIAGRAM}


FUNCTIONAL DESCRIPTION - The Logic Diagram and Truth Table indicate the functional characteristics of the LS195 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195 has two primary modes of operation, shift right \(\left(\mathrm{O}_{0} \rightarrow \mathrm{Q}_{1}\right)\) and parallel load which are controlled by the state of the Parallel Enable ( \(\overline{P E}\) ) input. When the PE input is HIGH, serial data enters the first flip-flop \(Q_{0}\) via the \(J\) and \(\bar{K}\) inputs and is shifted one bit in the direction \(\mathrm{Q}_{0} \rightarrow \mathrm{Q}_{1} \rightarrow \mathrm{Q}_{2} \rightarrow \mathrm{Q}_{3}\) following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple \(D\) type input for general applications by tying the two pins togethers. When the \(\overline{\mathrm{PE}}\) input is LOW, the LS195 appears as four common clocked D flip-flops. The data on the parallel inputs \(P_{0}, P_{1}, P_{2}, P_{3}\) is transferred to the respective \(Q_{0}, Q_{1}, Q_{2}, Q_{3}\) outputs following the LOW to HIGH clock transition. Shift left operation ( \(\mathrm{O}_{3} \rightarrow \mathrm{Q}_{2}\) ) can be achieved by tying the \(\mathrm{Q}_{\mathrm{n}}\) outputs to the \(\mathrm{P}_{\mathrm{n}-1}\) inputs and holding the \(\overline{P E}\) input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW to HIGH clock transition. Since the LS195 utilizes edge-triggering, there is no restriction on the activity of the \(J, \bar{K}, P_{n}\) and \(\overline{\mathrm{PE}}\) inputs for logic operation - except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset ( \(\overline{\mathrm{MR}}\) ) input sets all Q outputs LOW, independent of any other input condition.

MODE SELECT - TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{OPERATING MODES} & \multicolumn{5}{|c|}{INPUTS} & \multicolumn{5}{|c|}{OUTPUTS} \\
\hline & \(\overline{M R}\) & \(\overline{P E}\) & J & \(\overline{\mathrm{K}}\) & \(\mathrm{P}_{\mathrm{n}}\) & \(\mathrm{O}_{0}\) & \(\mathrm{O}_{1}\) & \(\mathrm{O}_{2}\) & \(\mathrm{O}_{3}\) & \(\overline{\mathrm{Q}}_{3}\) \\
\hline Asynchronous Reset & L & x & \(\times\) & x & \(x\) & L & L & L & L & H \\
\hline Shift, Set First Stage & H & h & h & h & x & H & \({ }^{9} 0\) & \(\mathrm{a}_{1}\) & \(\mathrm{q}_{2}\) & \(\bar{q}_{2}\) \\
\hline Shift, Reset First Stage & H & h & 1 & 1 & x & L & 90 & \(\mathrm{a}_{1}\) & \(\mathrm{a}_{2}\) & \(\overline{\mathrm{a}}_{2}\) \\
\hline Shift, Toggle First Stage & H & h & h & 1 & \(x\) & \(\overline{\mathrm{a}}_{0}\) & \(\mathrm{q}_{0}\) & \(\mathrm{a}_{1}\) & \(\mathrm{q}_{2}\) & \(\bar{q}_{2}\) \\
\hline Shift, Retain First Stage & H & h & 1 & h & X & \(\mathrm{q}_{0}\) & \(\mathrm{a}_{0}\) & \(\mathrm{a}_{1}\) & \(\mathrm{q}_{2}\) & \(\bar{q}_{2}\) \\
\hline Parallel Load & H & 1 & X & X & \(p_{n}\) & \(\mathrm{p}_{0}\) & \(\rho_{1}\) & \(\mathrm{p}_{2}\) & \(\mathrm{p}_{3}\) & \(\bar{p}_{3}\) \\
\hline
\end{tabular}
\(L=\) LOW voltage levels
\(H=H I G H\) voltage levels
X = Don't Care
\(I=\) LOW voltage level one set-up time prior to the LOW to HIGH clock transition.
\(h=\) HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.
\(p_{n}\left(q_{n}\right)=\) Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
\[
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\]
\(\mathrm{V}_{\mathrm{CC}}\) Pin Potential to Ground Pin
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
*Input Voltage (dc)
*Input Current (dc)
-0.5 V to +7.0 V
-0.5 V to +15 V

Voltage Applied to Outputs (Output HIGH)
-30 mA to +5.0 mA

Output Current (dc) (Output LOW)
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS195AX & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS195AX & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip; \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.
}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=M I N, I_{\mathbb{N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{IOL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\text {CC }}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}\) V \(\mathrm{V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}\) \\
\hline IIL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.4 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\text {I OS }}\) & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{\text {l }}\) C & \multicolumn{2}{|l|}{Power Supply Current} & & 14 & 21 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA \(_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }_{\text {f MAX }}\) & Shift Frequency & 30 & 40 & & MHz & Fig. 1 & \multirow{3}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
{ }^{\mathrm{t}} \mathrm{PLH}
\]
\[
{ }^{t_{\mathrm{PHL}}}
\] & Propagation Delay, Clock to Output & & \[
\begin{aligned}
& 14 \\
& 13
\end{aligned}
\] & \[
\begin{aligned}
& 21 \\
& 20
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \({ }^{\text {P PHL }}\) & Propagation Delay, MR to Output & & 13 & 20 & ns & Fig. 3 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{t_{W}(C P)}\) & Clock Pulse Width & 16 & & & ns & Fig. 1 & \multirow{7}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \(\mathrm{t}_{\text {s }}\) (Data) & Set-up Time, Data to Clock & 15 & 8 & & ns & \multirow[t]{2}{*}{Fig. 2} & \\
\hline \(\mathrm{t}_{\mathrm{h}}\) (Data) & Hold Time, Data to Clock & 0 & -7 & & ns & & \\
\hline \(\mathrm{t}_{s}(\overline{\mathrm{PE}})\) & Set-up Time, \(\overline{P E}\) Control to Clock & 25 & 18 & & ns & \multirow[t]{2}{*}{Fig. 4} & \\
\hline \(\mathrm{t}_{\mathrm{h}}(\overline{\mathrm{PE}})\) & Hold Time, \(\overline{\text { PE }}\) Control to Clock & -10 & -17 & & ns & & \\
\hline \({ }^{\text {t }}(\underline{\overline{M R}})\) & Master Reset Pulse Width & 12 & & & ns & \multirow[t]{2}{*}{Fig. 3} & \\
\hline \({ }^{\text {trec }}\) ( \(\left.\overline{\mathrm{MR}}\right)\) & Recovery Time Master Reset to Clock & 25 & & & ns & & \\
\hline
\end{tabular}

SET-UP TIME \(\left(\mathrm{t}_{\mathrm{s}}\right)\) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
HOLD TIME ( \(t_{h}\) ) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.
RECOVERY TIME ( \(t_{r e c}\) ) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH data to the Q outputs.

\section*{AC WAVEFORMS}

The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 1

MASTER RESET PULSE WIDTH
MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME


CONDITIONS: \(\overline{\mathrm{PE}}=\mathrm{L}\)
\[
P_{0}=P_{1}=P_{2}=P_{3}=H
\]

Fig. 3

Fig. 2
\(\operatorname{SET}-U P\left(t_{s}\right)\) AND HOLD ( \(t_{h}\) ) TIME FOR \(\overline{\text { PE }}\) INPUT


CONDITIONS: \(\overline{M R}=H\)
\({ }^{*} \mathrm{O}_{0}\) state will be determined by J and \(\overline{\mathrm{K}}\) inputs
Fig. 4

\title{
SN54LS196/SN74LS196 SN54LS197/SN74LS197 4-STAGE PRESETTABLE RIPPLE COUNTERS
}

DESCRIPTION - The SN54LS196/SN74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in \(\operatorname{BCD}(8,4,2,1)\) sequence or in a bi-quinary mode producing a \(50 \%\) duty cycle output. The SN54LS197/SN74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW .

Both circuit types have a Master Reset ( \(\overline{\mathrm{MR}}\) ) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input ( \(\overline{\mathrm{PL}}\) ) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs ( \(P_{n}\) ) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when \(\overline{P L}\) is LOW and storing the data when \(\overline{P L}\) is HIGH.
- LOW POWER CONSUMPTION - TYPICALLY 80 mW
- HIGH COUNTING RATES - TYPICALLY 70 MHz
- CHOICE OF COUNTING MODES - BCD, BI-QUINARY, BINARY
- ASYNCHRONOUS PRESETTABLE
- ASYNCHRONOUS MASTER RESET
- EASY MULTISTAGE CASCADING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\begin{tabular}{|c|c|c|c|}
\hline \multirow{3}{*}{\(\overline{\mathrm{CP}}_{0}\)} & & HIGH & Low \\
\hline & Clock (Active LOW Going Edge) & \multirow[t]{2}{*}{1.0 U.L.} & \multirow[t]{2}{*}{1.5 U.L.} \\
\hline & Input to Divide-by-Two Section & & \\
\hline \multirow[t]{2}{*}{\(\overline{\mathrm{CP}}_{1}\)} & Clock (Active LOW Going Edge ) & \multirow[t]{2}{*}{2.0 U.L.} & \multirow[t]{2}{*}{1.75 U.L.} \\
\hline & Input to Divide-by-Five Section & & \\
\hline \multirow[t]{2}{*}{\(\overline{\mathrm{CP}}_{1}\)} & Clock (Active LOW Going Edge) & \multirow[t]{2}{*}{1.0 U.L.} & \multirow[t]{2}{*}{1.0 U.L.} \\
\hline & Input to Divide-by-Eight Section & & \\
\hline \(\overline{\mathrm{MR}}\) & Master Reset (Active LOW) Input & 1.0 U.L. & 0.5 U.L. \\
\hline \(\overline{P L}\) & Parallel Load (Active LOW) Input & 0.5 U.L. & 0.25 U.L. \\
\hline \(\mathrm{P}_{0}-\mathrm{P}_{3}\) & Data Inputs & 0.5 U.L. & 0.25 U.L. \\
\hline \(\mathrm{Q}_{0}-\mathrm{Q}_{3}\) & Outputs (Notes b, c) & 10 U.L. & 5(2.5) U.L. \\
\hline
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
c. In addition to loading shown, \(\mathrm{O}_{0}\) can also drive \(\overline{\mathrm{CP}}_{1}\).



LS196


LS197
\(V_{C C}=\operatorname{Pin} 14\)
GND \(=\operatorname{Pin} 7\)
O \(=\) Pin Numbers

FUNCTIONAL DESCRIPTION - The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the \(Q\) outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The \(\overline{\mathrm{CP}}{ }_{0}\) input serves the \(\mathrm{Q}_{0}\) flip-flop in both circuit types while the \(\overline{C P_{1}}\) input serves the divide-by-five or divide-by-eight section. The \(Q_{0}\) output is designed and specified to drive the rated fan-out plus the \(\overline{\mathrm{CP}_{1}}\) input. With the input frequency connected to \(\overline{\mathrm{CP}} \mathrm{P}_{0}\) and \(\mathrm{Q}_{0}\) driving \(\overline{\mathrm{CP}} \mathbf{1}_{1}\), the LS197 forms a straightforward module-16 counter, with \(\mathrm{Q}_{0}\) the least significant output and 03 the most significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to \(\overline{\mathrm{CP}_{0}}\) and with \(\mathrm{Q}_{0}\) driving \(\overline{\mathrm{CP}_{1}}\), the circuit counts in the \(B C D(8,4,2,1)\) sequence. With the input frequency connected to \(\overline{C P} 1\) and \(Q_{3}\) driving \(\overline{C P_{0}}, Q_{0}\) becomes the low frequency output and has a \(50 \%\) duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input ( PL ) overrides the clock inputs and loads the data from Parallel Data ( \(\mathrm{P}_{0}-\mathrm{P}_{3}\) ) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the \(P_{n}\) inputs will be reflected in the outputs.

Figure 2: LS196 COUNT SEQUENCES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{DECADE (NOTE 1)} & \multicolumn{5}{|c|}{BI-QUINARY (NOTE 2)} \\
\hline COUNT & \(\mathrm{O}_{3}\) & \(\mathrm{O}_{2}\) & \(\mathrm{Q}_{1}\) & \(\mathrm{O}_{0}\) & COUNT & \(\mathrm{O}_{0}\) & \(\mathrm{O}_{3}\) & \(\mathrm{O}_{2}\) & \(\mathrm{O}_{1}\) \\
\hline 0 & L & L & L & L & 0 & L & L & L & L \\
\hline 1 & L & L & L & H & 1 & L & L & L & H \\
\hline 2 & L & L & H & L & 2 & L & L & H & L \\
\hline 3 & L & L & H & H & 3 & L & L & H & H \\
\hline 4 & L & H & L & L & 4 & L & H & L & L \\
\hline 5 & L & H & L & H & 5 & H & L & L & \(L\) \\
\hline 6 & \(L\) & H & H & L & 6 & H & L & L & H \\
\hline 7 & \(L\) & H & H & H & 7 & H & L & H & L \\
\hline 8 & H & L & L & L & 8 & H & L & H & H \\
\hline 9 & H & L & L & H & 9 & H & H & L & L \\
\hline
\end{tabular}

NOTES:
1. Signal applied to \(C P_{0}, \mathrm{Q}_{0}\) connected to CP 1 .
2. Signal applied to \(C P_{1}, \mathrm{Q}_{3}\) connected to CP 0 .

MODE SELECT TABLE
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ INPUTS } & \multirow{2}{*}{ RESPONSE } \\
\hline\(\overline{\mathrm{MR}}\) & \(\overline{\mathrm{PL}}\) & \(\overline{\mathrm{CP}}\) & \\
\hline L & X & X & Reset (Clear) \\
H & L & X & Parallel Load \\
H & H & Z & Count \\
\hline
\end{tabular}

\footnotetext{
\(H=H I G H\) Voltage Level
L = LOW Voltage Level
\(X=\) Don't Care
L \(=\) HIGH to Low Clock Transition
}

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
-0.5 V to +15 V
-30 mA to +5.0 mA
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PART NUMBERS} & \multicolumn{3}{|c|}{SUPPLY VOLTAGE ( \(\mathrm{V}_{\text {CC }}\) )} & \multirow[t]{2}{*}{TEMPERATURE} \\
\hline & MIN & TYP & MAX & \\
\hline SN54LS196X SN54LS197X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \[
\begin{aligned}
& \text { SN74LS 196X } \\
& \text { SN74LS197X }
\end{aligned}
\] & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, \(J\) for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voitage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{v}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{1 \mathrm{~N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & IOL \(=4.0 \mathrm{~mA}\) V \(\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA} \mathrm{~V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[t]{2}{*}{\({ }^{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Input HIGH Current } \\
& \qquad \begin{array}{l}
\overline{\mathrm{PL}}, \mathrm{P}_{\mathrm{O}}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3} \\
\overline{\mathrm{MR}}, \mathrm{CP}_{0}, \mathrm{CP}_{1}(\mathrm{LS} 197) \\
\overline{\mathrm{CP}}_{1}(\mathrm{LS} 196)
\end{array}
\end{aligned}
\]} & & & 20
40
80 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \[
\begin{aligned}
& \overline{\mathrm{PL}, \mathrm{P}_{\mathrm{O}^{\prime}} \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3}} \\
& \overline{\mathrm{MR}}, \overline{\mathrm{CP}} \mathrm{P}_{\mathrm{O}} \overline{\mathrm{CP}}{ }_{1}(\mathrm{LS} 1 \\
& \overline{\mathrm{CP}}{ }_{1}(\mathrm{LS} 196)
\end{aligned}
\] & & & & \[
\begin{aligned}
& 0.1 \\
& 0.2 \\
& 0.4
\end{aligned}
\] & mA & \[
\begin{aligned}
& V_{C C}=M A X, V_{I N}=10 \mathrm{~V} \\
& V_{C C}=M A X, V_{I N}=5.5 \mathrm{~V} \\
& V_{C C}=M A X, V_{I N}=5.5 \mathrm{~V}
\end{aligned}
\] \\
\hline IIL & \[
\begin{aligned}
& \text { Input LOW Current } \\
& \qquad \begin{array}{l}
\overline{\mathrm{PL}}, \mathrm{P}_{0}, \mathrm{P}_{1}, \mathrm{P}_{2}, \mathrm{P}_{3} \\
\overline{\mathrm{MR}} \\
\overline{\overline{C P}_{0}} \\
\overline{\mathrm{CP}}_{1} \text { (LS196) } \\
\overline{\mathrm{CP}}_{1} \text { (LS197) } \\
\hline
\end{array}
\end{aligned}
\] & & & & \[
\begin{array}{r}
-0.36 \\
-0.72 \\
-2.4 \\
-2.8 \\
-1.3
\end{array}
\] & mA & \(V_{C C}=M A X, V_{I N}=0.4 \mathrm{~V}\) \\
\hline los & Output Short Circuit Current (Note 4) & & -15 & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline ICC & Power Supply Current & & & 12 & 20 & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

SN54LS196/SN74LS196 • SN54LS197/SN74LS197

AC CHARACTERISTICS: TA \(_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{SYMBOL} & \multirow{3}{*}{PARAMETER} & \multicolumn{6}{|c|}{LIMITS} & \multirow{3}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{3}{*}{TEST CONDITIONS}} \\
\hline & & \multicolumn{3}{|c|}{LS196} & \multicolumn{3}{|c|}{LS197} & & & \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & & & \\
\hline \({ }_{\text {max }}\) & Input Count Frequency & 45 & 60 & & 50 & 75 & & MHz & Fig. 1 & \multirow{8}{*}{\[
\begin{aligned}
& v_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \begin{tabular}{l}
\({ }^{\text {tPLH }}\) \\
\({ }^{\text {t }} \mathrm{PHL}\)
\end{tabular} & \(\overline{\mathrm{CP}}_{\mathrm{O}}\) input to \(\mathrm{Q}_{0}\) Output & & \[
\begin{aligned}
& \hline 8.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 15
\end{aligned}
\] & & \[
\begin{aligned}
& 8.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 15
\end{aligned}
\] & ns & \multirow{4}{*}{Fig. 1} & \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{\text {t }}\) PHL
\end{tabular} & \(\overline{\mathrm{CP}}_{1}\) Input to \(\mathrm{Q}_{1}\) Output & & \[
\begin{aligned}
& 9.0 \\
& 9.0
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 15
\end{aligned}
\] & & \[
\begin{aligned}
& 9.0 \\
& 9.0
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 17
\end{aligned}
\] & ns & & \\
\hline \begin{tabular}{l}
\(t_{\text {PLH }}\) \\
\({ }^{t_{P H L}}\)
\end{tabular} & \(\overline{\mathrm{CP}}_{1}\) Input to \(\mathrm{O}_{2}\) Output & & \[
\begin{aligned}
& 23 \\
& 21
\end{aligned}
\] & \[
\begin{aligned}
& 34 \\
& 34
\end{aligned}
\] & & \[
\begin{aligned}
& 26 \\
& 23
\end{aligned}
\] & \[
\begin{aligned}
& 34 \\
& 34
\end{aligned}
\] & ns & & \\
\hline \({ }^{\text {tPLH }}\) \({ }^{t_{\text {PHL }}}\) & \(\overline{\mathrm{CP}}_{1}\) input to \(\mathrm{O}_{3}\) Output & & \[
\begin{aligned}
& 12 \\
& 12
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 21
\end{aligned}
\] & & \[
\begin{aligned}
& 35 \\
& 38
\end{aligned}
\] & \[
\begin{aligned}
& 55 \\
& 63
\end{aligned}
\] & ns & & \\
\hline \begin{tabular}{l}
\({ }^{\text {t }}\) PLH \\
\({ }^{t_{P H L}}\)
\end{tabular} & \(P_{0}, P_{1}, P_{2}, P_{3}\) inputs \(\mathrm{O}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}\) Outputs & & \[
\begin{aligned}
& \hline 10 \\
& 24
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 35
\end{aligned}
\] & & \[
\begin{aligned}
& 10 \\
& 24
\end{aligned}
\] & \[
\begin{aligned}
& 27 \\
& 44
\end{aligned}
\] & ns & Fig. 2 & \\
\hline \begin{tabular}{l}
\({ }^{\text {tPLH }}\) \\
\({ }^{t_{\text {PHL }}}\)
\end{tabular} & PL Input to Any Output & & \[
\begin{aligned}
& 15 \\
& 24
\end{aligned}
\] & \[
\begin{aligned}
& 31 \\
& 37
\end{aligned}
\] & & \[
\begin{aligned}
& 15 \\
& 24
\end{aligned}
\] & \[
\begin{aligned}
& 39 \\
& 45
\end{aligned}
\] & ns & Fig. 3 & \\
\hline \({ }^{\text {t }}\) PHL & \(\overline{\mathrm{MR}}\) Input to Any Output & & 26 & 42 & & 26 & 42 & ns & Fig. 4 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{SYMBOL} & \multirow{3}{*}{PARAMETER} & \multicolumn{6}{|c|}{LIMITS} & \multirow{3}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{3}{*}{TEST CONDITIONS}} \\
\hline & & \multicolumn{3}{|c|}{LS196} & \multicolumn{3}{|c|}{LS197} & & & \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & & & \\
\hline \({ }^{t}\) W & \(\overline{C P}_{O}\) Pulse Width & 12 & & & 10 & & & ns & Fig. 1 & \\
\hline \({ }^{t} W\) & \(\overline{\mathrm{CP}}_{1}\) Pulse Width & 24 & & & 20 & & & ns & & \\
\hline \({ }^{t}\) W & \(\overline{\text { PL Pulse Width }}\) & 18 & & & 18 & & & ns & Fig. 3 & \\
\hline \({ }^{t}\) W & \(\overline{M R}\) Pulse Width & 12 & & & 12 & & & ns & Fig. 4 & \\
\hline \(\mathrm{t}_{\mathrm{s}} \mathrm{L}\) & Set-up Time LOW Data to \(\overline{\text { PL }}\) & 12 & & & 12 & & & ns & & \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\) \\
\hline \({ }^{t}{ }^{\text {L }}\) & Hold Time LOW Data to PL & 6.0 & & & 6.0 & & & ns & Fig. 5 & \\
\hline \({ }_{\text {t }} \mathrm{H}\) & Set-up Time HIGH Data to \(\overline{\text { PL }}\) & 8.0 & & & 8.0 & & & ns & & \\
\hline \(\mathrm{th}_{\mathrm{h}} \mathrm{H}\) & Hold Time HIGH Data to \(\overline{\mathrm{PL}}\) & 0 & & & 0 & & & ns & & \\
\hline \(\mathrm{t}_{\text {rec }}\) & Recovery Time \(\overline{\mathrm{PL}}\) to \(\overline{\mathrm{CP}}\) & 16 & & & 16 & & & ns & Fig. 4 & \\
\hline \({ }^{\text {r rec }}\) & Recovery Time \(\overline{\mathrm{MR}}\) to \(\overline{\mathrm{CP}}\) & 18 & & & 18 & & & ns & & \\
\hline
\end{tabular}

\section*{DEFINITIONS OF TERMS:}

SET-UP TIME ( \(\mathrm{t}_{\mathrm{s}}\) ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME \(\left(t_{h}\right)\) - is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME ( \(t_{\text {rec }}\) ) - is defined as the minimum time required between the end of the reset pulse and the clock
transition from HIGH to LOW in order to recognize and transfer LOW Data to the \(Q\) outputs.

\section*{AC WAVEFORMS}


Fig. 1


NOTE: \(\overline{\text { PL }}=\) LOW

Fig. 2

\section*{5}


Fig. 4


Fig. 3

*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

\title{
SN54LS251/SN74LS251 8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS
}

JESCRIPTION - The TTL/MSI SN54LS251/SN74LS251 is a high speed 8-Input Jigital Multiplexer. It provides, in one package, the ability to select one bit of data rom up to eight sources. The LS251 can be used as a universal function generator o generate any logic function of four variables. Both assertion and negation oututs are provided.

\section*{, SCHOTTKY PROCESS FOR HIGH SPEED}
, MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
, INVERTING AND NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS - FULLY TTL AND CMOS COMPATIBLE

\section*{IN NAMES}
\begin{tabular}{|c|}
\hline \multirow[t]{4}{*}{\[
\begin{aligned}
& s_{0}-S_{2} \\
& \underline{E}_{0} \\
& 0-I_{7} \\
& \vdots \\
& \vdots
\end{aligned}
\]} \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}
Select Inputs
Output Enable (Active LOW) Input
Multiplexer Inputs
Multiplexer Output (Note b)
Complementary Multipléxer Output
(Note b)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
65 (25) U.L. & 5 (2.5) U.L. \\
65 (25) U.L. & \(5(2.5)\) U.L.
\end{tabular}

SOTES:
1. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH \(/ 1.6 \mathrm{~mA}\) LOW.
1. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial ( 74 ) 'Temperature Ranges.

\[
\begin{aligned}
V_{C C} & =\operatorname{Pin} 16 \\
\text { GND } & =\operatorname{Pin} 8 \\
O & =\operatorname{Pin} \text { Numbers }
\end{aligned}
\]

FUNCTIONAL DESCRIPTION - The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, \(\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}\). Both assertion and negation outputs are provided. The Output Enable input ( \(\mathrm{E}_{\mathrm{O}}\) ) is active LOW. When it is activated, the logic function provided at the output is:
\[
\begin{array}{r}
Z=\bar{E}_{0} \cdot\left(I_{0} \cdot \bar{S}_{0} \cdot \bar{S}_{1} \cdot \bar{S}_{2}+I_{1} \cdot S_{0} \cdot \bar{S}_{1} \cdot \bar{S}_{2}+I_{2} \cdot \bar{s}_{0} \cdot S_{1} \cdot \bar{S}_{2}+I_{3} \cdot S_{0} \cdot S_{1} \cdot \bar{S}_{2}+\right. \\
\left.I_{4} \cdot \bar{S}_{0} \cdot \bar{S}_{1} \cdot S_{2}+I_{5} \cdot S_{0} \cdot \bar{S}_{1} \cdot S_{2}+I_{6} \cdot \bar{S}_{0} \cdot S_{1} \cdot S_{2}+I_{7} \cdot S_{0} \cdot S_{1} \cdot S_{2}\right)
\end{array}
\]

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3 -state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overiap in the active LOW portion of the enable voltages.

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \(\bar{E}_{0}\) & \(\mathrm{S}_{2}\) & \(\mathrm{S}_{1}\) & \(\mathrm{S}_{0}\) & 10 & \(\mathrm{I}_{1}\) & \(\mathrm{I}_{2}\) & 13 & 14 & 15 & 16 & 17 & \(\overline{\mathbf{Z}}\) & Z \\
\hline H & X & X & X & X & X & X & X & X & X & X & X & (Z) & (Z) \\
\hline L & L & L & L & L & X & X & X & X & X & X & X & H & L \\
\hline L & L & L & L & H & X & X & X & X & X & X & X & L & H \\
\hline L & L & L & H & X & L & X & X & X & X & X & X & H. & L \\
\hline L & L & L & H & X & H & X & X & X & X & X & x & L & H \\
\hline L & L & H & \(L\) & X & X & L & X & X & X & X & X & H & L \\
\hline L & \(L\) & H & L & X & X & H & X & X & X & X & X & L & H \\
\hline L & L & H & H & X & X & X & L & X & X & X & X & H & L \\
\hline \(L\) & L & H & H & x & \(x\) & X & H & X & x & x & x & L & H \\
\hline \(L\) & H & L & L & X & X & X & X & L & \(x\) & X & X & H & L \\
\hline \(L\) & H & L & L & \(x\) & X & X & X & H & X & \(X\) & \(x\) & L & H \\
\hline L & H & \(L\) & H & X & X & X & X & X & L & X & X & H & L \\
\hline \(L\) & H & L & H & X & X & X & X & X & H & X & X & \(L\) & H \\
\hline L & H & H & L & X & X & X & X & \(x\) & \(\times\) & L & X & H & L \\
\hline \(L\) & H & H & L & X & X & X & X & X & X & H & X & L & H \\
\hline L & H & H & H & \(\times\) & \(\times\) & X & \(\times\) & X & X & X & L & H & L \\
\hline \(L\) & H & H & H & X & X & X & X & X & X & X & H & L & H \\
\hline
\end{tabular}
\(H=\) HIGH Voltage Level
L = LOW Voltage Level
\(X=\) Don't Care
\((Z)=\) High Impedance (Off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\[
\begin{aligned}
& -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V} \\
& -0.5 \mathrm{~V} \text { to }+15 \mathrm{~V}
\end{aligned}
\]
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS251X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS251X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.
}

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[b]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\text {CD }}\) & \multicolumn{2}{|l|}{input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=M I N, I_{1 N}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.4 & 3.4 & & V & \(\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{1 \mathrm{H}}\) or \\
\hline & & 74 & 2.4 & 3.1 & & V & \(\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{iL}}\) per Truth Table \\
\hline \({ }^{\text {I OZH }}\) & \multicolumn{2}{|l|}{Output Off Current HIGH} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\) \\
\hline IOZL & \multicolumn{2}{|l|}{Output Off Current LOW} & & & -20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\) \\
\hline \multirow[t]{2}{*}{\(\mathrm{IIH}^{\text {H }}\)} & \multirow[t]{2}{*}{Input HIGH Current} & & & 1.0 & 20 & \(\mu \mathrm{A}\) & \(V_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline IL & Input LOW Current & & & & -0.4 & mA & \(V_{C C}=M A X, V_{\text {IN }}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\prime} \mathrm{Sc}\) & \begin{tabular}{l}
Output Short Circuit \\
Current (Note 4)
\end{tabular} & & -15 & & -100 & mA & \(V_{C C}=M A X, V_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \multirow[b]{2}{*}{ICC} & \multicolumn{2}{|l|}{Power Supply Current, Outputs LOW} & & 6.1 & 10 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{Power Supply Current, Outputs Off} & & 7.1 & 12 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=4.5 \mathrm{~V}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& { }^{\mathrm{t}_{\mathrm{PHL}}}
\end{aligned}
\] & Propagation Delay, Select to \(\bar{Z}\) Output & & \[
\begin{aligned}
& 11 \\
& 23
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 33
\end{aligned}
\] & ns & Fig. 1 & \multirow{4}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \[
\begin{aligned}
& { }^{t_{\mathrm{PLH}}} \\
& { }_{\mathrm{t}}^{\mathrm{PHL}}
\end{aligned}
\] & Propagation Delay, Select to Z Output & & \[
\begin{aligned}
& 30 \\
& 18
\end{aligned}
\] & \[
\begin{aligned}
& 45 \\
& 30
\end{aligned}
\] & ns & Fig. 2 & \\
\hline \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}} \\
& \mathrm{t}_{\mathrm{PHL}}
\end{aligned}
\] & Propagation Delay, Data to Z Output & & \[
\begin{aligned}
& 7.0 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 12 \\
& 15
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \[
\overline{t_{\text {PLH }}}
\]
\[
\mathrm{t}_{\mathrm{PHL}}
\] & Propagation Delay, Data to Z Output & & \[
\begin{aligned}
& 18 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 27 \\
& 23
\end{aligned}
\] & ns & Fig. 2 & \\
\hline \({ }^{\text {tPZH }}\) & Output Enable Time to HIGH Level & & 12 & 20 & ns & Figs. 4, 5 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {t P PLL }}\) & Output Enable Time to LOW Level & & 17 & 25 & ns & Figs. 3, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline \({ }^{\text {t PLZ }}\) & Output Disable Time from LOW Level & & 12 & 20 & ns & Figs. 3, 5 & \\
\hline \({ }^{\text {t }}\) PHZ & Output Disable Time from HIGH Level & & 17 & 25 & ns & Figs. 4, 5 & \(R_{L}=2 \mathrm{k} \Omega\) \\
\hline
\end{tabular}

\section*{3-STATE AC WAVEFORMS}


Fig. 1


Fig. 3


Fig. 2


Fig. 4

\section*{AC LOAD CIRCUIT}

\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{ SWITCH POSITIONS } \\
\hline SYMBOL & SW1 & SW2 \\
\hline\({ }^{\text {tPZH }}\) & Open & Closed \\
\hline\({ }^{\text {tPZL }}\) & Closed & Open \\
\hline\({ }^{\text {tPLZ }}\) & Closed & Closed \\
\hline tPHZ & Closed & Closed \\
\hline
\end{tabular}

Fig. 5

\title{
SN54LS253/SN74LS253 \\ DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS
}

DESCRIPTION - The LSTTL/MSI SN54LS253/SN74LS253 is a Dual 4-Input Multiplexer with 3 -state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable ( \(E_{O}\) ) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\[
S_{0}, S_{1}
\]

\section*{Multiplexer A}
\(\bar{E}_{0 a}\)
\(I_{0 a}-I_{3 a}\)
\(Z_{a}\)

Multiplexer B
\(\bar{E}_{0 b}\)
\(1_{0 b}-I_{3 b}\)
\(Z_{b}\)

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.



5

\section*{SN54LS253/SN74LS253}

FUNCTIONAL DESCRIPTION - The LS253 contains two identical 4-Input Multiplexers with 3 -state outputs. They select two bits from four sources selected by common select inputs ( \(S_{0}, S_{1}\) ). The 4 -input multiplexers have individual Output Enable ( \(\bar{E}_{0 a}, \bar{E}_{0 b}\) ) inputs which when HIGH, forces the outputs to a high impedance (high \(Z\) ) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:
\[
\begin{aligned}
& Z_{a}=\bar{E}_{0 a} \cdot\left(I_{0 a} \cdot \bar{S}_{1} \cdot \bar{S}_{0}+I_{1 a} \cdot \bar{S}_{1} \cdot S_{0}+I_{2 a} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 a} \cdot S_{1} \cdot S_{0}\right) \\
& Z_{b}=\bar{E}_{0 b} \cdot\left(I_{0 b} \cdot \bar{S}_{1} \cdot \bar{S}_{0}+I_{1 b} \cdot \bar{S}_{1} \cdot S_{0}+I_{2 b} \cdot S_{1} \cdot \bar{S}_{0}+I_{3 b} \cdot S_{1} \cdot S_{0}\right)
\end{aligned}
\]

If the outputs of 3 -state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3 -state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE
\begin{tabular}{|ll|cccc|c|c|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{c} 
SELECT \\
INPUTS
\end{tabular}} & & DATA INPUTS & & \begin{tabular}{c} 
OUTPUT \\
ENABLE
\end{tabular} & OUTPUT \\
\hline \(\mathrm{S}_{\mathbf{0}}\) & \(\mathrm{S}_{\mathbf{1}}\) & \(\mathrm{I}_{0}\) & \(\mathrm{I}_{\mathbf{1}}\) & \(\mathrm{I}_{2}\) & \(\mathrm{I}_{3}\) & \(\mathrm{E}_{\mathbf{0}}\) & Z \\
\hline X & X & X & X & X & X & H & C \\
L & L & L & X & X & X & L & L \\
L & L & H & X & X & X & L & H \\
H & L & X & L & X & X & L & L \\
H & L & X & H & X & X & L & H \\
L & H & X & X & L & X & L & L \\
L & H & X & X & H & X & L & H \\
H & H & X & X & X & L & L & L \\
H & H & X & X & X & H & L & H \\
\hline
\end{tabular}
\(H=\) HIGH Level
\(L=\) LOW Level
\(X=\) Irrelevant
\((Z)=\) High Impedance (off)
Address inputs \(S_{0}\) and \(S_{1}\) are common to both sections.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(\mathrm{V}_{\mathrm{CC}}\) Pin Potential to Ground Pin
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
* Input Voltage (dc)
*Input Current (dc)
-0.5 V to +15 V
Voltage Applied to Outputs (Output HIGH)
-30 mA to +5.0 mA
-0.5 V to +10 V
Output Current (dc) (Output LOW)
+50 mA
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(\mathrm{V}_{\mathrm{CC}}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS253X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS253X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[b]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(V_{C C}=M \mathbb{N}, I_{\text {IN }}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.4 & 3.4 & & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{\[
V_{C C}=M I N, V_{I N}=V_{I H} \text { or }
\]
\[
V_{\mathrm{IL}} \text { per Truth Table }
\]} \\
\hline & & 74 & 2.4 & 3.1 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=M I N, V_{I N}=V_{I H} \text { or }
\] \\
\(\mathrm{V}_{\mathrm{IL}}\) per Truth Table
\end{tabular}} \\
\hline & & 74 & & 0.35 & 0.5 & V & \\
\hline \({ }^{\mathrm{I} \mathrm{OZH}}\) & \multicolumn{2}{|l|}{Output Off Current HIGH} & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\) \\
\hline IozL & \multicolumn{2}{|l|}{Output Off Current LOW} & & & -20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\) \\
\hline \multirow[b]{2}{*}{\(I_{1 H}\)} & \multirow[t]{2}{*}{Input HIGH Current} & & & & 20 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{iN}}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline ILL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.36 & mA & \(V_{C C}=M A X, V_{1 N}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\text {SC }}\) & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(V_{C C}=\) MAX, \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{CC}\)} & \multicolumn{2}{|l|}{Power Supply Current, Outputs LOW} & & 7.0 & 12 & \multirow[t]{2}{*}{mA} & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{Power Supply Current, Outputs Off} & & 8.5 & 14 & & \(\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\bar{E}}=4.5 \mathrm{~V}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) (See Page 5-98 for Waveforms)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \begin{tabular}{l}
\({ }^{\text {t PLH }}\) \\
\({ }^{\text {t }}\) PHL
\end{tabular} & Propagation Delay, Data to Output & & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 15
\end{aligned}
\] & ns & Fig. 1 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \[
{ }^{t} \text { PLH }
\]
\[
{ }^{\mathrm{P}_{\mathrm{PHL}}}
\] & Propagation Delay, Select to Output & & \[
\begin{aligned}
& 20 \\
& 16
\end{aligned}
\] & \[
\begin{aligned}
& 29 \\
& 24
\end{aligned}
\] & ns & Fig. 1 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {P PRH }}\) & Output Enable Time to HIGH Level & & 12 & 18 & ns & Figs. 4, 5 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {t PZL }}\) & Output Enable Time to LOW Level & & 11 & 18 & ns & Figs. 3, 5 & 行 \\
\hline \({ }^{\text {tPLZ }}\) & Output Disable Time from LOW Level & & 22 & 32 & ns & Figs. 3, 5 & \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\) \\
\hline \({ }^{\text {t }} \mathrm{PHZ}\) & Output Disable Time from HIGH Level & & 11 & 18 & ns & Figs. 4, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline
\end{tabular}

\title{
SN54LS257/SN74LS257 QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS
}

DESCRIPTION - The LSTTL/MSI SN54LS257/SN74LS257 is a Quad 2-Input Multiplexer with 3 -state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( \(\bar{E}_{O}\) ) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\(\frac{S}{E_{O}}\)
\(I_{0 a}-I_{0 d}\)
\(I_{1 a}-I_{1 d}\)
\(Z_{a}-Z_{d}\)
Common Data Select Input
Output Enable (Active LOW) Input
Data Inputs from Source 0
Data Inputs from Source 1
Multiplexer Outputs (Note b)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 1.0 U.L. & 0.5 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
65(25) U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

\section*{LOGIC DIAGRAM}



FUNCTIONAL DESCRIPTION - The LS257 is a Quad 2-Input Multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select Input. When the Select Input is LOW, the Io inputs are selected and when Select is HIGH, the \(\mathrm{I}_{1}\) inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form.

The LS257 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:
\[
\begin{array}{ll}
Z_{a}=\bar{E}_{O} \cdot\left(I_{1 a} \cdot S+I_{0 a} \cdot \bar{S}\right) & Z_{b}=\bar{E}_{O} \cdot\left(I_{1 b} \cdot S+I_{0 b} \cdot \bar{S}\right) \\
Z_{c}=\bar{E}_{O} \cdot\left(I_{1 c} \cdot S+I_{0 c} \cdot \bar{S}\right) & Z_{d}=\bar{E}_{O} \cdot\left(I_{1 d} \cdot S+I_{0 d} \cdot \bar{S}\right)
\end{array}
\]

When the Output Enable Input ( \(\bar{E}_{\mathrm{O}}\) ) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3 -state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE
\begin{tabular}{|c|c|cc|c|}
\hline \begin{tabular}{c} 
OUTPUT \\
ENABLE
\end{tabular} & \begin{tabular}{c} 
SELECT \\
INPUT
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
DATA \\
INPUTS
\end{tabular}} & OUTPUTS \\
\hline \(\bar{E}_{\mathbf{O}}\) & S & \(\mathrm{I}_{\mathbf{0}}\) & \(\mathrm{I}_{\mathbf{1}}\) & Z \\
\hline\(H\) & X & X & X & (Z) \\
L & H & X & L & L \\
L & H & X & H & H \\
L & L & L & X & L \\
L & L & H & X & H \\
\hline
\end{tabular}
\(H=\) HIGH Voltage Level
\(L=\) LOW Voltage Level
\(X=\) Don't Care
\((Z)=\) High impedance (off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Temperature (Ambient) Under Bias
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(V_{\text {CC }}\) Pin Potential to Ground Pin
-0.5 V to +7.0 V
*Input Voltage (dc)
* Input Current (dc)
-0.5 V to +15 V
Voltage Applied to Outputs (Output HIGH) -30 mA to +5.0 mA

Output Current (dc) (Output LOW) -0.5 V to +10 V \(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS257X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS257X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.


\section*{NOTES:}
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\) (See Page 5-98 for Waveforms)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \begin{tabular}{l}
\({ }^{t}{ }^{1} \mathrm{PLH}\) \\
\({ }^{\text {t PHL }}\)
\end{tabular} & Propagation Delay, Data to Output & & & \[
\begin{aligned}
& 18 \\
& 14
\end{aligned}
\] & ns & Fig. 1 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{\mathrm{t}} \mathrm{PHL}\)
\end{tabular} & Propagation Delay, Select to Output & & & \[
\begin{aligned}
& 21 \\
& 21
\end{aligned}
\] & ns & Fig. 1 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {tPZH }}\) & Output Enable Time to HIGH Level & & & 28 & ns & Figs. 4, 5 & \(\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {tPZL }}\) & Output Enable Time to LOW Level & & & 24 & ns & Figs. 3, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline \({ }^{\text {P PLZ }}\) & Output Disable Time from LOW Level & & & 22 & ns & Figs. 3, 5 & \(\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}\) \\
\hline \({ }^{\text {t }} \mathrm{PHZ}\) & Output Disable Time from HIGH Level & & & 14 & ns & Figs. 4, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline
\end{tabular}

\section*{SN54LS258/SN74LS258 QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS}

DESCRIPTION - The LSTTL/MSI SN54LS258/SN74LS258 is a Quad 2-Input Multiplexer with 3 -state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( \(\bar{E}_{\mathrm{O}}\) ) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\(S\)
\(\bar{E}_{O}\)
\(I_{0 a}-I_{0 d}\)
\(I_{1 a}-I_{1 d}\)
\(\bar{Z}_{a}-\bar{Z}_{d}\)

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH \(/ 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

\section*{LOGIC DIAGRAM}



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS258 is a Quad 2-Input Multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select Input (S). When the Select Input is LOW, the I I inputs are selected and when Select is HIGH, the \(I_{1}\) inputs are selected. The data on the selected inputs appears at the outputs in inverted form.
The LS258 Quad 2-Input Multiplexer is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:
\[
\begin{array}{ll}
\bar{Z}_{a}=\bar{E}_{O} \cdot\left(l_{1 a} \cdot S+I_{0 a} \cdot \bar{S}\right) & \bar{Z}_{b}=\bar{E}_{O} \cdot\left(I_{1 b} \cdot S+I_{0 b} \cdot \bar{S}\right) \\
\bar{Z}_{c}=\bar{E}_{O} \cdot\left(I_{1 c} \cdot S+I_{0 c} \cdot \bar{S}\right) & \bar{Z}_{d}=\bar{E}_{O} \cdot\left(I_{1 d} \cdot S+I_{0 d} \cdot \bar{S}\right)
\end{array}
\]

When the Output Enable Input ( \(\bar{E}_{\mathrm{O}}\) ) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3 -state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3 -state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE
\begin{tabular}{|c|c|cc|c|}
\hline \begin{tabular}{c} 
OUTPUT \\
ENABLE
\end{tabular} & \begin{tabular}{c} 
SELECT \\
INPUT
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
DATA \\
INPUTS
\end{tabular}} & OUTPUTS \\
\hline \(\bar{E}_{\mathbf{O}}\) & S & \(\mathrm{I}_{\mathbf{0}}\) & \(\mathrm{I}_{\mathbf{1}}\) & \(\bar{Z}\) \\
\hline\(H\) & X & X & X & \((\mathrm{Z})\) \\
L & H & X & L & H \\
L & H & X & H & L \\
L & L & L & X & H \\
L & L & H & X & L \\
\hline
\end{tabular}

H \(=\) HIGH Voltage Level
\(L=\) LOW Voltage Level
X = Don't Care
\((Z)=\) High Impedance (Off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
\begin{tabular}{lr} 
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Temperature (Ambient) Under Bias & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
V \(_{\text {CC }}\) Pin Potential to Ground Pin & -0.5 V to +7.0 V \\
\({ }^{*}\) Input Voltage (dc) & -0.5 V to +15 V \\
*Input Current (dc) & -30 mA to +5.0 mA \\
Voltage Applied to Outputs (Output HIGH) & -0.5 V to +10 V \\
Output Current (dc) (Output LOW) & \(+50 . \mathrm{mA}\)
\end{tabular}
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS258X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS258X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages avallable on this product
}

\section*{SN54LS258/SN74LS258}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & & MIN & TYP & MAX & & & \\
\hline \(\mathrm{V}_{\text {IH }}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed In for All Inputs & t HIGH Voltage \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs}} \\
\hline & & 74 & & & 0.8 & & & \\
\hline \(\mathrm{v}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & v & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}\)} \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.4 & 3.4 & & \multirow[t]{2}{*}{V} & \(\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=\operatorname{MIN}, V_{I N}=V_{I H} \text { or }
\] \\
\(V_{\text {IL }}\) per Truth Table
\end{tabular}} \\
\hline & & 74 & 2.4 & 3.1 & & & \({ }^{1} \mathrm{OH}=-2.6 \mathrm{~mA}\) & \\
\hline \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & \multirow[t]{2}{*}{v} & \(\mathrm{I}^{\mathrm{OL}}=4.0 \mathrm{~mA}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=\operatorname{MIN}, V_{I N}=V_{\mathbb{H}} \text { or }
\] \\
\(V_{\text {IL }}\) per Truth Table
\end{tabular}} \\
\hline & & 74 & & 0.35 & 0.5 & & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}\) & \\
\hline \({ }^{\text {I OZH }}\) & \multicolumn{2}{|l|}{Output Off Current HIGH} & & & 20 & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\)} \\
\hline 'OZL & \multicolumn{2}{|l|}{Output Off Current LOW} & & & -20 & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\)} \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{H}}\)} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Input HIGH Current } \\
& \bar{E}_{0}, I_{0 x} \cdot{ }_{1 x} \\
& s
\end{aligned}
\]} & & & \[
\begin{aligned}
& 20 \\
& 40
\end{aligned}
\] & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(V_{C C}=M A X, V_{I N}=2.7 \mathrm{~V}\)} \\
\hline & \multicolumn{2}{|l|}{```
Input HIGH Current at MAX
    Input Voltage
        E
        S
```} & & & 0.1
0.2 & mA & \multicolumn{2}{|l|}{\(V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}\)} \\
\hline IIL & \multicolumn{2}{|l|}{Input LOW Current
\[
\begin{aligned}
& \bar{E}_{0}, I_{0 x} \cdot I_{1 x} \\
& s
\end{aligned}
\]} & & & \[
\begin{aligned}
& -0.4 \\
& -0.8
\end{aligned}
\] & mA & \multicolumn{2}{|l|}{\(V_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\)} \\
\hline 'os & \multicolumn{2}{|l|}{\begin{tabular}{l}
Output Short Circuit \\
Current (Note 4)
\end{tabular}} & -15 & & \(-100\) & mA & \multicolumn{2}{|l|}{\(V_{\text {CC }}=M A X, V_{\text {OUT }}=0 \mathrm{~V}\)} \\
\hline \multirow{3}{*}{\({ }^{1} \mathrm{CC}\)} & \multicolumn{2}{|l|}{Power Supply Current, Outputs HIGH} & & & 9.0 & mA & \multicolumn{2}{|l|}{\[
V_{C C}=M A X, V_{I N}=0 V, V_{E}=0 V
\]} \\
\hline & \multicolumn{2}{|l|}{Power Supply Current, Outputs LOW} & & & 11 & mA & \multicolumn{2}{|l|}{\[
\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{~V}_{1 \mathrm{~N}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V}
\]} \\
\hline & \multicolumn{2}{|l|}{Power Supply Current, Outputs OFF} & & & 12 & mA & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathbb{I}}=0 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{E}}}=4.5 \mathrm{~V}\)} \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\) (See Page 5-98 for Waveforms)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{\text {tPHL }}\)
\end{tabular} & Propagation Delay, Data to Output & & & \[
\begin{aligned}
& 14 \\
& 14
\end{aligned}
\] & ns & Fig. 1 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \[
{ }^{t_{P L H}}
\]
\[
{ }^{\mathrm{t}} \mathrm{PHL}
\] & Propagation Delay, Select to Output & & & \[
\begin{aligned}
& 21 \\
& 21
\end{aligned}
\] & ns & Fig. 1 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {tPZH }}\) & Output Enable Time to HIGH Level & & & 30 & ns & Figs. 4, 5 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {tPZL }}\) & Output Enable Time to LOW Level & & & 30 & ns & Figs. 3, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline \({ }^{\text {PLLZ }}\) & Output Disable Time from LOW Level & & & 16 & ns & Figs. 3, 5 & \(\mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF}\) \\
\hline \({ }^{\text {t }}{ }^{\text {PHZ }}\) & Output Disable Time from HIGH Level & & & 16 & ns & Figs. 4, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline
\end{tabular}

\section*{SN54LS259/SN74LS259 8-BIT ADDRESSABLE LATCH}

DESCRIPTION - The SN54LS259/SN74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common clear for resetting all latches, as well as, an active LOW enable.
- SERIAL-TO-PARALLEL CONVERSION
- 8-BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR
- FULLY TTL COMPATIBLE

PIN NAMES
\(A_{0}, A_{1}, A_{2}\)
\(D\)
\(\bar{E}\)
\(\bar{C}\)
\(Q_{0}\) to \(Q_{7}\)

Address Inputs Data Input
Enable (Active LOW) Input
Clear (Active LOW) Input
Parallel Latch Outputs


CONNECTION DIAGRAM DIP (TOP VIEW)



\section*{SN54LS283/SN74LS283 4-BIT BINARY FULL ADDER WITH FAST CARRY}

JESCRIPTION - The SN54LS283/SN74LS283 is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words ( \(A_{1}-A_{4}\), \(3_{1}-B_{4}\) ) and a Carry Input ( \(C_{i N}\) ). It generates the binary Sum outputs ( \(\Sigma_{1}-\Sigma_{4}\) ) ind the Carry Output (COUT) from the most significant bit. The LS283 operates with either active HIGH or active LOW operands (positive or negative logic).

IN NAMES
\(A_{1}-A_{4}\)
\(3_{1}-B_{4}\)
IIN
\(\Sigma_{1}-\Sigma_{4}\)
こOUT

Operand A Inputs
Operand B Inputs
Carry Input
Sum Outputs (Note b)
Carry Output (Note b)
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{LOADING (Note a)} \\
\hline HIGH & LOW \\
\hline 1.0 U.L & 0.5 U.L \\
\hline 1.0 U.L & 0.514 \\
\hline 0.5 U.L & 0.25 U. \\
\hline & \\
\hline OL1 & \(5(2.5)\) U.L. \\
\hline
\end{tabular}
vOTES:
1. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH \(/ \mathrm{m} \mathrm{m} \mathrm{A} \mathrm{E}\) W.
3. The Output LOW drive fagotiss 2.5 . L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



FUNCTIONAL DESCRIPTION - The LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ( \(\Sigma_{1}-\Sigma_{4}\) ) and outgoing carry (COUT) outputs.
\[
C_{(N}+\left(A_{1}+B_{1}\right)+2\left(A_{2}+B_{2}\right)+4\left(A_{3}+B_{3}\right)+8\left(A_{4}+B_{4}\right)=\Sigma_{1}+2 \Sigma_{2}+4 \Sigma_{3}+8 \Sigma_{4}+16 C_{\mathrm{OUT}}
\]

Where: \((+)=\) plus
Due to the symmetry of the binary add function the LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

\section*{Example:}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & CIN & & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{3}\) & \(\mathrm{A}_{4}\) & B1 & \(\mathrm{B}_{2}\) & B3 & B4 & \(\Sigma_{1}\) & \(\Sigma_{2}\) & \(\Sigma_{3}\) & \(\Sigma_{4}\) & COUT \\
\hline logic levels & \(L\) & L & H & L & H & H & L & L & H & H & H & L & L & H \\
\hline Active HIGH & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\
\hline Active LOW & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline
\end{tabular}
\((10+9=19)\)
(carry \(+5+6=12\) )

Interchanging inputs of equal weight does not affect the operation, thus \(\mathrm{C}_{I}, \mathrm{~A}_{1}, \mathrm{~B}_{1}\), can be arbitrarity assigned to pins 7 , 5 or 3.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
-0.5 V to +15 V -30 mA to +5.0 mA
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PART NUMBERS} & \multicolumn{3}{|c|}{SUPPLY VOLTAGE ( \(\mathrm{V}_{\text {CC }}\) )} & \multirow[t]{2}{*}{TEMPERATURE} \\
\hline & MIN & TYP & MAX & \\
\hline SN54LS283X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS283X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

SN54LS283/SN74LS283
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(V_{I H}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voitage} & 54 & 2.5 & 3.4 & & \multirow{2}{*}{V} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & 2.7 & 3.4 & & & \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[b]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[t]{2}{*}{\({ }_{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{Input HIGH Current CIN Any A or B} & & & \[
\begin{aligned}
& 20 \\
& 40 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{\[
\begin{aligned}
& C_{\text {IN }} \\
& \text { Any A or B }
\end{aligned}
\]} & & & \[
\begin{aligned}
& 0.1 \\
& 0.2
\end{aligned}
\] & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}\) \\
\hline IIL. & \multicolumn{2}{|l|}{Input LOW Current \(C_{\text {IN }}\) Any A or B} & & & \[
\begin{aligned}
& -0.4 \\
& -0.8
\end{aligned}
\] & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline 'os & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \multirow[t]{2}{*}{\({ }^{1} \mathrm{Cc}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Power Supply Current}} & & 22 & 39 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}\), All inputs \(=0 \mathrm{~V}\) \\
\hline & & & & 19 & 34 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{A}\) inputs \(=4.5 \mathrm{~V}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{l|l|c|c|c|c|c}
\hline \multirow{2}{*}{ SYMBOL } & \multicolumn{2}{|c|}{ PARAMETER } & \multicolumn{3}{|c|}{ LIMITS } & \multirow{2}{*}{ UNITS }
\end{tabular} TEST CONDITIONS

AC WAVEFORMS


\section*{SN54LS290/SN74LS290 DECADE COUNTER SN54LS293/SN74LS293 4-BIT BINARY COUNTER}

DESCRIPTION - The SN54LS290/SN74LS290 and SN54LS293/SN74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together ( \(Q\) to \(\overline{C P}\) ) to form \(B C D\), Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).
- CORNER POWER PIN VERSIONS OF THE LS90 and LS93.
- LOW POWER CONSUMPTION . . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . . TYPICALLY 50 MHz
- CHOICE OF COUNTING MODES . . . . BCD, BI-QUINARY, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EPFEGTS,
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{\(\mathrm{CP}_{0}\)} & Clock (Actiow l OW翟oing edge) Input to & \multirow[t]{2}{*}{3.0 U.L.} & \multirow[t]{2}{*}{1.5 U.L.} \\
\hline & \(\div 2 \mathrm{Sec}\) 葛 & & \\
\hline \(\overline{C P}_{1}\) & o. (Active LOW going edge) Input to 5 Section (LS290). & 2.0 U.L. & 2.0 U.L. \\
\hline \(\overline{C P}_{1}\) & Clock (Active LOW going edge) Input to \(\div 8\) Section (LS293). & 1.0 U.L. & 1.0 U.L. \\
\hline \(M R_{1}, M_{2}\) & Master Reset (Clear) Inputs & 0.5 U.L. & 0.25 U.L. \\
\hline \(\mathrm{MS}_{1}, \mathrm{MS}_{2}\) & Master Set (Preset-9, LS290) Inputs & 0.5 U.L. & 0.25 U.L. \\
\hline \(\mathrm{a}_{0}\) & Output from \(\div 2\) Section (Notes b \& c ) & 10 U.L. & 5(2.5) U.L. \\
\hline \(\mathrm{O}_{1}, \mathrm{O}_{2}, \mathrm{O}_{3}\) & Outputs from \(\div 5 \& \div 8\) Sections (Note b) & 10 U.L. & 5(2.5) U.L. \\
\hline
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A} \mathrm{HIGH} / 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
c. The \(\mathrm{Q}_{0}\) Outputs are guaranteed to drive the full fan-out plus the \(\overline{\mathrm{CP}}_{1}\) Input of the device.



\section*{LOGIC DIAGRAMS}


LS293

\(O=\operatorname{Pin}\) Numbers
\(V_{C C}=\operatorname{Pin} 14\)
\(\mathrm{GND}=7\)

FUNCTIONAL DESCRIPTION - The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The \(\mathrm{O}_{0}\) output of each device is designed and specified to drive the rated fan-out plus the \(\overline{C P}_{1}\) input of the device.
A gated AND asynchronous Master Reset \(\left(M R_{1} \cdot M R_{2}\right)\) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set \(\left(\mathrm{MS}_{1} \cdot \mathrm{MS}_{2}\right)\) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).
Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

\section*{LS290}
A. BCD Decade (8421) Counter - the \(\overline{\mathrm{CP}}_{1}\) input must be externally connected to the \(\mathrm{Q}_{0}\) output. The \(\overline{\mathrm{CP}}_{0}\) input receives the incoming count and a BCD count sequence is produced.
B. Symmetrical Bi-quinary Divide-By-Ten Counter - The \(\mathrm{Q}_{3}\) output must be externally connected to the \(\overline{\mathrm{CP}}_{0}\) input. The input count is then applied to the \(\overline{\mathrm{CP}}_{1}\) input and a divide-by-ten square wave is obtained at output \(\mathrm{Q}_{0}\).
C. Divide-By-Two and Divide-By-Five Counter - No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ( \(\overline{\mathrm{CP}}_{0}\) as the input and \(\mathrm{Q}_{0}\) as the output). The \(\overline{\mathrm{CP}}_{1}\) input is used to obtain binary divide-by-five operation at the \(\mathrm{O}_{3}\) output.

\section*{LS293}
A. 4-Bit Ripple Counter - The output \(Q_{0}\) must be externally connected to input \(\overline{C P}_{1}\). The input count pulses are applied to input \(\overline{\mathrm{CP}}_{0}\). Simultaneous division of \(2,4,8\), and 16 are performed at the \(\mathrm{O}_{0}, \mathrm{Q}_{1}, \mathrm{Q}_{2}\), and \(\mathrm{Q}_{3}\) outputs as shown in the truth table.
B. 3-Bit Ripple Counter - The input count pulses are applied to input \(\overline{\mathrm{CP}}_{1}\). Simultaneous frequency divisions of 2,4 , and 8 are available at the \(\mathrm{Q}_{1}, \mathrm{O}_{2}\), and \(\mathrm{Q}_{3}\) outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS290 MODE SELECTION
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|r|}{RESET/SET INPUTS} & \multicolumn{3}{|c|}{OUTPUTS} \\
\hline \(\mathrm{MR}_{1}\) & \(M_{2}\) & MS 1 & \(\mathrm{MS}_{2}\) & \(\mathrm{Q}_{0}\) & \(\mathrm{Q}_{1} \quad \mathrm{O}_{2}\) & \(\mathrm{O}_{3}\) \\
\hline H & H & L & X & L & L L & L \\
\hline H & H & X & L & L & L L & L \\
\hline X & X & H & H & H & L L & H \\
\hline L & X & L & X & & Count & \\
\hline X & L & X & L & & Count & \\
\hline L & X & X & L & & Count & \\
\hline X & L & L & X & & Count & \\
\hline
\end{tabular}

LS290
BCD COUNT SEQUENCE
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{LS290
BCD COUNT SEQUENCE} \\
\hline \multirow{2}{*}{COUNT} & \multicolumn{4}{|c|}{OUTPUT} \\
\hline & \(\mathrm{O}_{0}\) & \(\mathrm{O}_{1}\) & \(\mathrm{O}_{2}\) & \(\mathrm{Q}_{3}\) \\
\hline 0 & L & L & L & L \\
\hline 1 & H & L & L & L \\
\hline 2 & L & H & L & L \\
\hline 3 & H & H & L & L \\
\hline 4 & L & L & H & L \\
\hline 5 & H & L & H & L \\
\hline 6 & L & H & H & \(L\) \\
\hline 7 & H & H & H & L \\
\hline 8 & L & L & L & H \\
\hline 9 & H & L & L & H \\
\hline
\end{tabular}

NOTE: Output \(\mathrm{O}_{0}\) is connected to Input \(\mathrm{CP}_{1}\) for BCD count.
\(H=H I G H\) Voltage Level
L \(=\) LOW Voltage Level
\(X=\) Don't Care

LS293 MODE SELECTION
\begin{tabular}{|c|c||ccc|}
\hline \multicolumn{3}{|c|}{\begin{tabular}{c} 
RESET \\
INPUTS
\end{tabular}} & \multicolumn{4}{c|}{ OUTPUTS } \\
\hline\(M R_{1}\) & \(\mathrm{MR}_{2}\) & \(\mathrm{Q}_{0}\) & \(\mathrm{Q}_{1}\) & \(\mathrm{Q}_{2}\) \\
\hline H & H & Q \\
\hline L & L & L & L \\
H & H & & Count & \\
L & L & \multicolumn{3}{|c|}{ Count } \\
Count & \\
\hline
\end{tabular}

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
\({ }^{*}\) Input Voltage (dc)
* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
*Either Input Voltage limit or input Current limit is sufficient to protect the inputs.

LS293
TRUTH TABLE
\begin{tabular}{|c|cccc|}
\hline \multirow{2}{*}{ cOUNT } & \multicolumn{4}{|c|}{ OUTPUT } \\
\cline { 2 - 5 } & \(\mathrm{Q}_{0}\) & \(\mathrm{Q}_{1}\) & \(\mathrm{Q}_{2}\) & \(\mathrm{Q}_{3}\) \\
\hline 0 & L & L & L & L \\
1 & H & L & L & L \\
2 & L & H & L & L \\
3 & H & H & L & L \\
4 & L & L & H & L \\
5 & H & L & H & L \\
6 & L & H & H & L \\
7 & H & H & H & L \\
8 & L & L & L & H \\
9 & H & L & L & H \\
10 & L & H & L & H \\
11 & H & H & L & H \\
12 & L & L & H & H \\
13 & H & L & H & H \\
14 & L & H & H & H \\
15 & H & H & H & H \\
\hline
\end{tabular}

Note: Output \(\mathrm{Q}_{0}\) connected to input \(\mathrm{CP}_{1}\).

LS290 • LS293

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\hline \multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline \begin{tabular}{l} 
SN54LS290X \\
SN54LS293X
\end{tabular} & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
SN74LS290X \\
SN74LS293X
\end{tabular} & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(V_{1 H}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{C D}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) \\
\hline & & 74 & 2.7 & 3.4 & & & \(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \(\mathrm{V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{IOL}=4.0 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}\) or \\
\hline & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA} \mathrm{~V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow{2}{*}{\({ }^{1} \mathrm{H}\)} & \multicolumn{2}{|l|}{Input HIGH Current
\[
\begin{aligned}
& \mathrm{MS}, \mathrm{MR} \\
& \overline{C P}_{0} \\
& \overline{C P}_{1} \\
& \overline{\mathrm{CP}}_{1} \text { (LS290) } \\
& \text { (LS293) }
\end{aligned}
\]} & & & \[
\begin{array}{r}
20 \\
120 \\
80 \\
40
\end{array}
\] & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\) \\
\hline & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{MS}, \mathrm{MR} \\
& \overline{\mathrm{CP}}_{0}, \overline{\mathrm{CP}}_{1} \text { (LS293) } \\
& \overline{\mathrm{CP}}_{1}(\mathrm{LS} 290)
\end{aligned}
\]} & & & \[
\begin{aligned}
& 0.1 \\
& 0.4 \\
& 0.8
\end{aligned}
\] & mA & \[
\begin{aligned}
& V_{C C}=M A X, V_{I N}=10 \mathrm{~V} \\
& V_{C C}=M A X, V_{I N}=5.5 \mathrm{~V} \\
& V_{C C}=M A X, V_{I N}=5.5 \mathrm{~V}
\end{aligned}
\] \\
\hline \(\mathrm{I}_{\mathrm{IL}}\) & \[
\begin{aligned}
& \text { Input LOW Current } \\
& \begin{array}{l}
\mathrm{MS}, \mathrm{MR} \\
\overline{\mathrm{CP}}_{0} \\
\overline{\mathrm{CP}}_{1} \text { (LS290) } \\
\overline{\mathrm{CP}}_{1} \text { (LS293) } \\
\hline
\end{array}
\end{aligned}
\] & & & & \[
\begin{aligned}
& -0.4 \\
& -2.4 \\
& -3.2 \\
& -1.6
\end{aligned}
\] & mA & \(\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\) \\
\hline \({ }^{\text {los }}\) & Output Short Circuit Current (Note 4) & & -15 & & -100 & mA & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{1} \mathrm{CC}\) & Power Supply Current & & & 9 & 15 & mA & \(v_{C C}=\mathrm{MAX}\) \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{SYMBOL} & \multirow{3}{*}{PARAMETER} & \multicolumn{4}{|c|}{LIMITS} & \multirow{3}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{3}{*}{TEST CONDITIONS}} \\
\hline & & \multicolumn{2}{|c|}{LS290} & \multicolumn{2}{|c|}{LS293} & & & \\
\hline & & MIN & MAX & MIN & MAX & & & \\
\hline \({ }_{\text {f MAX }}\) & \(\overline{\mathrm{CP}}_{\mathrm{O}}\) Input Count Frequency & 32 & & 32 & & MHz & Fig. 1 & \\
\hline \({ }^{\text {f MAX }}\) & \(\overline{C P}_{1}\) Input Count Frequency & 16 & & 16 & & MHz & Fig. 1 & \\
\hline \[
\begin{aligned}
& { }^{{ }^{\text {t PLH }}} \\
& { }^{\text {t PHL }}
\end{aligned}
\] & Propagation Delay, \(\overline{\mathrm{CP}}_{0}\) Input to \(\mathrm{Q}_{0}\) Output & & \[
\begin{aligned}
& 16 \\
& 18
\end{aligned}
\] & & \[
\begin{aligned}
& 16 \\
& 18
\end{aligned}
\] & ns & & \\
\hline \begin{tabular}{l}
\({ }^{\text {tpLH }}\) \\
\({ }^{\text {t }}\) PHL
\end{tabular} & Propagation Delay, \(\overline{\mathrm{CP}}_{1}\) Input to \(\mathrm{Q}_{1}\) Output & & \[
\begin{aligned}
& 16 \\
& 21
\end{aligned}
\] & & \[
\begin{aligned}
& 16 \\
& 21
\end{aligned}
\] & ns & & \\
\hline \begin{tabular}{l}
\({ }^{1}\) PLH \\
\({ }^{t^{\text {PHL }}}\)
\end{tabular} & Propagation Delay, \(\overline{\mathrm{CP}}_{1}\) Input to \(\mathrm{O}_{2}\) Output & & \[
\begin{aligned}
& 32 \\
& 35
\end{aligned}
\] & & \[
\begin{aligned}
& 32 \\
& 35
\end{aligned}
\] & ns & Fig. 1 & \[
v_{C C}=5.0 \mathrm{~V}
\] \\
\hline \[
\begin{aligned}
& \mathbf{t}^{\mathrm{t}_{\mathrm{PLH}}} \\
& { }^{\mathrm{t} \mathrm{PHL}} \\
& \hline
\end{aligned}
\] & Propagation Delay, \(\overline{C P}_{1}\) Input to \(\mathrm{Q}_{3}\) Output & & \[
\begin{aligned}
& 32 \\
& 35
\end{aligned}
\] & & \[
\begin{aligned}
& 51 \\
& 51
\end{aligned}
\] & ns & & \(C_{L}=15 \mathrm{pF}\) \\
\hline \[
\begin{aligned}
& { }^{{ }^{\mathbf{t}_{\mathrm{PLH}}}} \\
& \hline
\end{aligned}
\] & Propagation Delay, \(\overline{C P}_{0}\) Input to \(Q_{3}\) Output & & \[
\begin{aligned}
& 48 \\
& 50 \\
& \hline
\end{aligned}
\] & & \[
\begin{aligned}
& 70 \\
& 70
\end{aligned}
\] & ns & & \\
\hline \({ }^{\text {tPLH }}\) & MS Input to \(Q_{0}\) and \(Q_{3}\) Outputs & & 30 & & & ns & Fig. 3 & \\
\hline \({ }^{t_{\text {PHL }}}\) & MS Input to \(\mathrm{Q}_{1}\) and \(\mathrm{Q}_{2}\) Outputs & & 40 & & & ns & Fig. 2 & \\
\hline \({ }^{\text {t }}\) PHL & MR Input to Any Output & & 40 & & 40 & ns & Fig. 2 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{SYMBOL} & \multirow{3}{*}{PARAMETER} & \multicolumn{4}{|c|}{LIMITS} & \multirow{3}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow{3}{*}{TEST CONDITIONS}} \\
\hline & & \multicolumn{2}{|c|}{LS290} & \multicolumn{2}{|c|}{LS293} & & & \\
\hline & & MIN & MAX & MIN & MAX & & & \\
\hline \({ }^{t} w\) & \(\overline{C P}_{0}\) Pulse Width & 15 & & 15 & & ns & Fig. 1 & \\
\hline \({ }^{t} W\) & \(\overline{C P}_{1}\) Pulse Width & 30 & & 30 & & ns & & \\
\hline \({ }^{t} \mathrm{~W}\) & MS Pulse Width & 15 & & & & ns & Fig. 2, 3 & \\
\hline \({ }^{\text {tw }}\) & MR Pulse Width & 15 & & 15 & & ns & Fig. 2 & \(\mathrm{V}_{C C}=5.0 \mathrm{~V}\) \\
\hline \({ }^{\text {trec }}\) & Recovery Time MS to \(\overline{\mathrm{CP}}\) & 25 & & & & ns & Fig. 2, 3 & \\
\hline \({ }^{\text {rec }}\) & Recovery Time MR to \(\overline{\mathrm{CP}}\) & 25 & & 25 & & ns & Fig. 2 & \\
\hline
\end{tabular}

RECOVERY TIME ( trec ) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-toLOW in order to recognize and transfer HIGH data to the Q outputs.


Fig. 1
*The number of Clock Pulses required between the \(\mathrm{t}_{\text {PHL }}\) and \(\mathrm{t}_{\mathrm{PLH}}\) measurements can be determined from the appropriate Truth Tables.


\section*{SN54LS295A/SN74LS295A 4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS}

DESCRIPTION - The SN54LS295A/SN74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3 -state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.

The LS295 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}
\begin{tabular}{ll}
\(P E\) & Parallel Enable Input \\
\(D_{S}\) & Serial Data Input \\
\(P_{0}-P_{3}\) & Parallel Data Input \\
\(E_{O}\) & Output Enable Input \\
\(\overline{C P}\) & Clock Pulse (Active LOW Going \\
& Edge) Input \\
\(\mathrm{O}_{0}-\mathrm{O}_{3}\) & 3-State Outputs (Note b)
\end{tabular}
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING (Note a) } \\
\hline HIGH & \multicolumn{1}{c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
& \\
65(25) U.L. & \(5(2.5)\) U.L.
\end{tabular} NOTES:
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH \(/ 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

\section*{LOGIC DIAGRAM}


FUNCTIONAL DESCRIPTION - The LS295 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Data ( \(D_{S}\) ) and four Parallel Data ( \(P_{0}-P_{3}\) ) inputs and four parallel 3-State output buffers \(\left(\mathrm{O}_{0}-\mathrm{O}_{3}\right)\). When the Parallel Enable ( PE ) input is HIGH, data is transferred from the Parallel Data Inputs \(\left(\mathrm{P}_{0}-P_{3}\right)\) into the register synchronous with the HIGH to LOW transition of the Clock ( \(\overline{C P}\) ). When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the \(D_{S}\) input to register \(Q_{0}\), and shifts data from \(Q_{0}\) to \(Q_{1}, Q_{1}\) to \(Q_{2}\) and \(Q_{2}\) to \(Q_{3}\). The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input ( \(E_{0}\) ). When the \(E_{0}\) is HIGH, the four register outputs appear at the \(\mathrm{O}_{0}-\mathrm{O}_{3}\) outputs. When \(\mathrm{E}_{\mathrm{O}}\) is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the \(\mathrm{E}_{\mathrm{O}}\) input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3 -State devices whose outputs are tied together are designed so there is no overlap.

MODE SELECT - TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{OPERATING MODE} & \multicolumn{4}{|c|}{INPUTS} & \multicolumn{4}{|c|}{OUTPUTS*} \\
\hline & PE & \(\overline{\mathrm{CP}}\) & \(\mathrm{D}_{S}\) & \(P_{n}\) & \(\mathrm{O}_{0}\) & \(\mathrm{Q}_{1}\) & \(\mathrm{Q}_{2}\) & \(\mathrm{Q}_{3}\) \\
\hline Shift Right & I & \[
\begin{aligned}
& L \\
& L
\end{aligned}
\] & \[
\begin{aligned}
& \text { l } \\
& \text { h }
\end{aligned}
\] & \[
\begin{aligned}
& x \\
& x
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{L} \\
& \mathrm{H}
\end{aligned}
\] & \(q_{0}\)
\(q_{0}\) & \[
\begin{aligned}
& q_{1} \\
& q_{1}
\end{aligned}
\] & \[
\begin{aligned}
& q_{2} \\
& q_{2}
\end{aligned}
\] \\
\hline Parallel Load & h & L & X & \(p_{n}\) & \({ }^{P} 0\) & \(p_{1}\) & \(p_{2}\) & \(\mathrm{p}_{3}\) \\
\hline
\end{tabular}
*The indicated data appears at the Q outputs when \(\mathrm{E}_{\mathrm{O}}\) is HIGH. When \(E_{O}\) is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.
\(L=\) LOW Voltage Levels
\(H=\) HIGH Voltage Levels
\(X=\) Don't Care
\(p_{n}\left(q_{n}\right)=\) Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.
I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.
\(h=\) HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
Storage Temperature
Temperature (Ambient) Under Bias
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(V_{\text {CC }}\) Pin Potential to Ground Pin
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
\({ }^{*}\) Input Voltage (dc)
* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)
-0.5 V to +15 V

Output Current (dc) (Output LOW)
-30 mA to +5.0 mA
-0.5 V to +10 V
\(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS295AX & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS295AX & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & & MIN & TYP & MAX & & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Inp for All Inputs & ut HIGH Voltage \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[b]{2}{*}{V} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs}} \\
\hline & & 74 & & & 0.8 & & & \\
\hline \(\mathrm{v}_{\mathrm{CD}}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{1 \mathrm{~N}}\) & \(-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output HIGH Voltage} & 54 & 2.4 & 3.4 & & \multirow[t]{2}{*}{V} & \(\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}\) & \(\mathrm{V}_{\mathrm{CC}}=\) MIN, \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{1 H}\) or \\
\hline & & 74 & 2.4 & 3.4 & & & \(\mathrm{l}^{\mathrm{OH}}=-2.6 \mathrm{~mA}\) & \(\mathrm{V}_{\text {IL }}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \(\mathrm{IOL}^{\prime}=4.0 \mathrm{~mA}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=M I N, V_{I N}=V_{I H} \text { or }
\] \\
\(V_{\text {IL }}\) per Truth Table
\end{tabular}} \\
\hline & & 74 & & 0.35 & 0.5 & V & \(\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}\) & \\
\hline \({ }^{1} \mathrm{OZH}\) & \multicolumn{2}{|l|}{Output Off Current HIGH} & & & 20 & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\)} \\
\hline \({ }^{\text {OZLL }}\) & \multicolumn{2}{|l|}{Output Off. Current LOW} & & & 20 & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2.0 \mathrm{~V}\)} \\
\hline \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{H}}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(V_{C C}=\) MAX, \(V_{\text {IN }}\) & N \(=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}\) & = 10 V \\
\hline 1 IL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.4 & mA & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\)} \\
\hline 'os & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\)} \\
\hline \multirow[b]{2}{*}{\({ }^{\text {I CC }}\)} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Power Supply Current, \\
Outputs HIGH
\end{tabular}} & & 14 & 23 & mA & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{CP}}=\Omega, \mathrm{V}_{\mathrm{E}}=4.5 \mathrm{~V}\)} \\
\hline & \multicolumn{2}{|l|}{Power Supply Current, Outputs Off} & & 15 & 25 & mA & \multicolumn{2}{|l|}{\(V_{C C}=M A X, V_{C P}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=0 \mathrm{~V}\)} \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(T_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {f MAX }}\) & Shift Frequency & 30 & 45 & & MHz & Fig. 1 & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \begin{tabular}{l}
\({ }^{t}\) PLH \\
\({ }^{t} \mathrm{PHL}\)
\end{tabular} & Propagation Delay, Clock to Output & & \[
\begin{aligned}
& 17 \\
& 17
\end{aligned}
\] & \[
\begin{aligned}
& 26 \\
& 26
\end{aligned}
\] & ns & Fig. 1 & \\
\hline
\end{tabular}

\section*{AC CHARACTERISTICS: for 3-State Output Buffers (See Page 5-98 for Waveforms)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {t }}\) PZH & Output Enable Time to HIGH Level & & 12 & 18 & ns & Figs. 4, 5 & \(C_{L}=15 \mathrm{pF}\) \\
\hline \({ }^{\text {tPZL }}\) & Output Enable Time to LOW Level & & 12 & 18 & ns & Figs. 3, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline \({ }^{\text {t }}\) PLZ & Output Disable Time from LOW Level & & 12 & 18 & ns & Figs. 3, 5 & \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\) \\
\hline \({ }^{\text {t PHE }}\) & Output Disable Time from HIGH Level & & 12 & 18 & ns & Figs. 4, 5 & \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {t }}\) (CP) & Clock Pulse Width & 20 & & & ns & Fig. 1 & \multirow{5}{*}{\[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]} \\
\hline \({ }_{\text {t }}\) (Data) & Set-up Time, Data to Clock & 20 & & & ns & \multirow[t]{2}{*}{Fig. 1} & \\
\hline \(t^{\text {( }}\) (Data) & Hold Time, Data to Clock & 0 & & & ns & & \\
\hline \(\mathrm{t}_{s}\) (PE) & Set-up Time, PE to Clock & 20 & & & ns & \multirow[t]{2}{*}{Fig. 2} & \\
\hline \(t^{\text {b }}\) (PE) & Hold Time, PE to Clock & 0 & & & ns & & \\
\hline
\end{tabular}

\section*{DEFINITION OF TERMS}

SET-UP TIME \(\left(\mathrm{t}_{\mathrm{s}}\right)\) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
HOLD TIME \(\left(t_{h}\right)\) - is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

AC WAVEFORMS
The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 1


Fig. 2

\title{
SN54LS298/SN74LS298 \\ QUAD 2-PORT REGISTER (QUAD 2-INPUT MULTIPLEXER WITH STORAGE)
}

DESCRIPTION - The SN54LS298/SN74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2 -input multiplexer followed by a quad 4-bit edgetriggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.

\section*{- SELECT FROM TWO DATA SOURCES}
- FULLY EDGE-TRIGGERED OPERATION
- TYPICAL POWER DISSIPATION OF 65 mW
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

\section*{PIN NAMES}

S
\(\overline{\mathrm{CP}}\)
\(I_{0 a}-I_{0 d}\)
\(I_{1 a}-I_{1 d}\)
\(\mathrm{O}_{\mathrm{a}}-\mathrm{O}_{\mathrm{d}}\)

Common Select Input
Clock (Active LOW Going Edge) Input
Data Inputs From Source 0
Data Inputs From Source 1
Register Outputs (Note b)

LOADING (Note a)
\begin{tabular}{c|r}
\multicolumn{2}{c}{ LOADING } \\
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
10 U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=40 \mu \mathrm{~A}\) HIGH \(/ 1.6 \mathrm{~mA}\) LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

\section*{LOGIC OR BLOCK DIAGRAM}


FUNCTIONAL DESCRIPTION - The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports) under the control of a Common Select Input ( S ). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input ( \(\overline{\mathrm{CP}}\) ). The 4 -bit output register is fully edge-triggered. The Data inputs ( 1 ) and Select input (S) must be stable only one set-up time prior to the HIGH to LOW transition of the clock for predictable operation.

TRUTH TABLE
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{3}{|c|}{INPUTS} & OUTPUT \\
\hline S & \({ }_{0}\) & 11 & 0 \\
\hline 1 & 1 & X & L \\
\hline 1 & h & x & H \\
\hline h & \(x\) & 1 & L \\
\hline h & x & h & H \\
\hline
\end{tabular}

\footnotetext{
L = LOW Voltage Level
H \(=\) HIGH Voltage Level
X = Don't Care
\(1=\) LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.
\(h=\) HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.
}

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)
\begin{tabular}{lr} 
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Temperature (Ambient) Under Bias & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
VCC Pin Potential to Ground Pin \(^{\text {Input Voltage (dc) }}\) & -0.5 V to +7.0 V \\
\({ }^{*}\) Input Current (dc) & -0.5 V to +15 V \\
Voltage Applied to Outputs (Output HIGH) & -30 mA to +5.0 mA \\
Output Current (dc) (Output LOW) & -0.5 V to +10 V \\
\hline
\end{tabular}
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & MAX \\
\cline { 2 - 4 } & TEMPERATURE \\
\hline SN54LS298X & 4.5 V & TYP & 5.0 V & 5 V \\
\hline SN74LS298X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product.
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & & MIN & TYP & MAX & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Input HIGH Threshold Voltage for All Inputs \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IL}}\)} & \multirow[b]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multirow[t]{2}{*}{Guaranteed Input LOW Threshold Voltage for All Inputs} \\
\hline & & 74 & & & 0.8 & & \\
\hline \(\mathrm{V}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & V & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathbb{N}}=-18 \mathrm{~mA}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[t]{2}{*}{Output HIGH Voltage} & 54 & 2.5 & 3.4 & & \multirow[t]{2}{*}{V} & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}\) \\
\hline & & 74 & 2.7 & 3.4 & & & \(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }}\) or \(\mathrm{V}_{\mathrm{IL}}\) per Truth Table \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{I N}=\mathrm{V}_{\mathrm{IH}} \text { or } \\
& \mathrm{V}_{\mathrm{IL}} \text { per Truth Table }
\end{aligned}
\]} \\
\hline & & 74 & & 0.35 & 0.5 & V & \\
\hline \multirow[b]{2}{*}{\({ }^{1} \mathrm{IH}\)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Input HIGH Current}} & & & 20 & \(\mu \mathrm{A}\) & \(V_{C C}=M A X, V_{\text {IN }}=2.7 \mathrm{~V}\) \\
\hline & & & & & 0.1 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=10 \mathrm{~V}\) \\
\hline IIL & \multicolumn{2}{|l|}{Input LOW Current} & & & -0.4 & mA & \(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) \\
\hline 'os & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & \(-15\) & & -100 & mA & \(\mathrm{V}_{\text {CC }}=\) MAX, \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) \\
\hline \({ }^{\text {' } C C}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 13 & 2.1 & mA & \(V_{C C}=\) MAX \\
\hline
\end{tabular}

NOTES:
1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \begin{tabular}{l}
\({ }^{1}\) PLH \\
\({ }^{t^{\mathrm{P} H L}}\)
\end{tabular} & Propagation Delay, Clock to Output & & \[
\begin{aligned}
& 16 \\
& 16
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 25
\end{aligned}
\] & ns & Fig. 1 & \[
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V} \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\] \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \({ }^{\text {W }}\) W(H) & Clock Pulse Width (HIGH) & 20 & & & ns & \multirow[t]{2}{*}{Fig. 1} & \multirow{6}{*}{\(\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}\)} \\
\hline \({ }^{\text {W }}\) W(L) & Clock Pulse Width (LOW) & 20 & & & ns & & \\
\hline \(\mathrm{t}_{\text {S(Data) }}\) & Set-up Time, Data to Clock & 15 & & & ns. & \multirow[t]{2}{*}{Fig. 1} & \\
\hline \({ }^{\text {h }}\) (Data) & Hold Time, Data to Clock & 5.0 & & & ns & & \\
\hline \({ }^{\text {ts(S) }}\) & Set-up Time, Select to Clock & 20 & & & ns & \multirow[t]{2}{*}{Fig. 2} & \\
\hline \(t_{h(S)}\) & Hold Time, Select to Clock & 0 & & & ns & & \\
\hline
\end{tabular}

\section*{DEFINITIONS OF TERMS:}

SET-UP TIME ( \(\mathrm{t}_{\mathrm{s}}\) ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME \(\left(t_{h}\right)\) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

\section*{AC WAVEFORMS}


> *The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1
Fig. 2

\title{
SN54LS670/SN74LS670 \\ \(4 \times 4\) REGISTER FILE WITH 3 -STATE OUTPUTS
}

DESCRIPTION - The TTL/MSI SN54LS670/SN74LS670 is a high-speed, lowpower \(4 \times 4\) Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an \(n\)-bit length.

The SN54LS170/SN74LS170 provides a similar function to this device but it features open-collector outputs.

\section*{- SIMULTANEOUS READ/WVITE OPERATION}
- EXPANDABLE TO 512 WORDS BY n-BITS
- TYPICAL ACCESS TIME OF 20 ns
- 3-STATE OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW

\section*{PIN NAMES}
\(D_{1}-D_{4}\)
\(W_{A}, W_{B}\)
\(\bar{E}_{W}\)
\(R_{A}, R_{B}\)
\(\bar{E}_{R}\)
\(Q_{1}-Q_{4}\)

Data Inputs
Write Address Inputs
Write Enable (Active LOW) Input
Read Address Inputs
Read Enable (Active LOW) Input
Outputs (Note b)

LOADING (Note a)
\begin{tabular}{c|r}
\hline HIGH & \multicolumn{1}{|c}{ LOW } \\
\hline 0.5 U.L. & 0.25 U.L. \\
0.5 U.L. & 0.25 U.L. \\
1.0 U.L. & 0.5 U.L. \\
0.5 U.L. & 0.25 U.L. \\
1.5 U.L. & 0.75 U.L. \\
65(25) U.L. & \(5(2.5)\) U.L.
\end{tabular}

\section*{NOTES:}
a. 1 TTL Unit Load (U.L.) \(=\mathbf{4 0} \mu \mathrm{A}\) HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.
\[
V_{C C}=\operatorname{Pin} 16
\]
\[
\text { GND }=\text { Pin } 8
\]
CONNECTION DIAGRAM DIP (TOP VIEW)


NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
\(V_{C C}\) Pin Potential to Ground Pin
*Input Voltage (dc)
*Input Current (dc)
Voltage Applied to Outputs (Output HIGH)
Output Current (dc) (Output LOW)
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
-0.5 V to +7.0 V
-0.5 V to +15 V
-30 mA to +5.0 mA
-0.5 V to +10 V \(+50 \mathrm{~mA}\)
*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

\section*{GUARANTEED OPERATING RANGES}
\begin{tabular}{l|c|c|c|c}
\multirow{2}{*}{ PART NUMBERS } & \multicolumn{3}{|c|}{ SUPPLY VOLTAGE \(\left(V_{C C}\right)\)} & \multirow{2}{*}{ TEMPERATURE } \\
\cline { 2 - 4 } & MIN & TYP & MAX & \\
\hline SN54LS670X & 4.5 V & 5.0 V & 5.5 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SN74LS670X & 4.75 V & 5.0 V & 5.25 V & \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(X=\) package type; \(W\) for Flatpak, J for Ceramic Dip, \(N\) for Plastic Dip. See Packaging Information Section for packages available on this product
DC CHARACTERISTIC OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & & MIN & TYP & MAX & & & \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{Input HIGH Voltage} & 2.0 & & & V & Guaranteed Inp for All inputs & ut HIGH Voltage \\
\hline \multirow[b]{2}{*}{\(V_{\text {IL }}\)} & \multirow[t]{2}{*}{Input LOW Voltage} & 54 & & & 0.7 & \multirow[t]{2}{*}{V} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Guaranteed Input LOW Voltage for All Inputs}} \\
\hline & & 74 & & & 0.8 & & & \\
\hline \(\mathrm{V}_{\text {CD }}\) & \multicolumn{2}{|l|}{Input Clamp Diode Voltage} & & -0.65 & -1.5 & v & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=\mathrm{MIN}, \mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}\)} \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & \multirow[b]{2}{*}{Output HIGH Voltage} & 54 & 2.4 & 3.4 & & V & \(\mathrm{I}^{\mathrm{OH}}{ }^{\text {a }}\) - 1.0 mA & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=M I N, V_{I N}=V_{I H} \text { or }
\] \\
\(V_{\text {IL }}\) per Truth Table
\end{tabular}} \\
\hline & & 74 & 2.4 & 3.1 & & V & \(\mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}\) & \\
\hline & \multirow[t]{2}{*}{Output LOW Voltage} & 54,74 & & 0.25 & 0.4 & V & \({ }^{\circ} \mathrm{OL}=4.0 \mathrm{~mA}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=M I N, V_{I N}=V_{I H} \text { or }
\] \\
\(V_{\text {IL }}\) per Truth Table
\end{tabular}} \\
\hline OL & & 74 & & 0.35 & 0.5 & V & \({ }^{1} \mathrm{OL}=8.0 \mathrm{~mA}\) & \\
\hline \({ }^{\text {I OZH }}\) & \multicolumn{2}{|l|}{Output Off Current HIGH} & & & 20 & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\text {OUT }}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}\)} \\
\hline 'OZL & \multicolumn{2}{|l|}{Output Off Current LOW} & & & -20 & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{OUT}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{HH}}=2 \mathrm{~V}\)} \\
\hline \multirow[b]{2}{*}{\({ }_{\text {I }} \mathrm{H}\)} & \multicolumn{2}{|l|}{```
Input HIGH Current
    Any D, R or W
    E
    E
```} & & & 20
40
60 & \(\mu \mathrm{A}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}} 2.7 \mathrm{~V}\)} \\
\hline & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { Any D, R or W } \\
& E_{W} \\
& \bar{E}_{R}
\end{aligned}
\]} & & & 0.1
0.2
0.3 & mA & \multicolumn{2}{|l|}{\(V_{C C}=M A X, V_{\text {IN }}=10 \mathrm{~V}\)} \\
\hline ILL & \multicolumn{2}{|l|}{```
Input LOW Current
    Any D, R or W
    E
    E
```} & & & \[
\begin{array}{r}
-0.4 \\
-0.8 \\
-1.2 \\
\hline
\end{array}
\] & mA & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}\)} \\
\hline Ios & \multicolumn{2}{|l|}{Output Short Circuit Current (Note 4)} & -15 & & -100 & mA & \multicolumn{2}{|l|}{\(V_{C C}=M A X, V_{\text {OUT }}=0 V\)} \\
\hline \({ }^{\text {cc }}\) & \multicolumn{2}{|l|}{Power Supply Current} & & 30 & 50 & mA & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {CC }}=\) MAX (Note 5)} \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
3. Typical limits are at \(\mathrm{V}_{\mathrm{C}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), and maximum loading.
4. Not more than one output should be shorted at a time.
5. Maximum I CC is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.

AC CHARACTERISTICS: T \(_{A}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \\
\hline & & MIN & TYP & MAX & & & \\
\hline \[
\mathrm{t}_{\mathrm{PLH}}
\]
\[
t_{\mathrm{PHL}}
\] & Propagation Delay \(\mathrm{R}_{\mathrm{A}}\) or \(\mathrm{R}_{\mathrm{B}}\) to \(\mathbf{Q}\) Outputs & & & \[
\begin{aligned}
& 40 \\
& 45
\end{aligned}
\] & ns & Fig. 2 & \multirow[t]{3}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\]} \\
\hline \[
\begin{aligned}
& \overline{t_{\mathrm{PLH}}} \\
& { }_{\mathrm{t}}^{\mathrm{PHLL}}
\end{aligned}
\] & \begin{tabular}{l}
Propagation Delay, \\
Negative Going \(\bar{E}_{W}\) to 0 Outputs
\end{tabular} & & & \[
\begin{aligned}
& 45 \\
& 50
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \({ }^{t_{P L H}}\) \({ }^{t_{P H L}}\) & Propagation Delay, Data Inputs to O Outputs & & & \[
\begin{aligned}
& 45 \\
& 40
\end{aligned}
\] & ns & Fig. 1 & \\
\hline \({ }^{\text {tPZH }}\) & Enable Time, Negative Going \(\bar{E}_{\text {R }}\) to O Outputs Going HIGH & & & 35 & ns & Fig. 4,5 & \multirow{4}{*}{\begin{tabular}{l}
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{L}}=5.0 \mathrm{pF} \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\] \\
See Page 5-98 for 3-state Waveforms (Figs. \(3,4,5\) )
\end{tabular}} \\
\hline \({ }^{\text {t PRL }}\) & Enable Time, Negative Going \(\bar{E}_{R}\) to Q Outputs Going LOW & & & 40 & ns & Fig. 3,5 & \\
\hline \({ }^{\text {P PHZ }}\) & Disable Time, Positive Going \(\bar{E}_{R}\) to Q Outputs Off from HIGH & & & 50 & ns & Fig. 4,5 & \\
\hline \({ }^{\text {P PLZ }}\) & Disable Time, Positive Going \(\bar{E}_{R}\) to Q Outputs Off from LOW & & & 35 & ns & Fig. 3,5 & \\
\hline
\end{tabular}

AC SET-UP REQUIREMENTS: \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{LIMITS} & \multirow[b]{2}{*}{UNITS} & \multirow[b]{2}{*}{TEST CONDITIONS} \\
\hline & & MIN & TYP & MAX & & \\
\hline \({ }^{\text {t }}\) W & Pulse Width (LOW) for \(\bar{E}_{\text {W }}\) & 25 & & & ns & \multirow{5}{*}{\begin{tabular}{l}
\[
v_{C C}=5 \mathrm{v}
\] \\
Fig. 6 (Note 9)
\end{tabular}} \\
\hline \[
\begin{aligned}
& \hline \mathrm{t}_{s} \mathrm{D} \\
& \text { (Note 6) } \\
& \hline
\end{aligned}
\] & Set-Up Time, Data Inputs with Respect to Positive-Going \(E_{W}\) & 10 & & & ns & \\
\hline \(t^{\text {h }}\) D & Hold Time, Data Inputs with Respect to Positive-Going \(\bar{E}_{W}\) & 15 & & & ns & \\
\hline \begin{tabular}{l}
\(t_{s} W\) \\
(Note 8)
\end{tabular} & Set-Up Time, Write Select Inputs \(\mathrm{W}_{\mathbf{A}}\) and \(\mathrm{W}_{\mathbf{B}}\) with Respect to NegativeGoing \(\bar{E}_{W}\) & 15 & & & ns & \\
\hline \(t_{\text {h }} \mathrm{W}\) & Hold Time, Write Select inputs \(\mathrm{W}_{\mathrm{A}}\) and \(\mathrm{W}_{\mathrm{B}}\) with Respect to PositiveGoing \(\bar{E}_{W}\) & 5 & & & ns & \\
\hline
\end{tabular}

NOTES:
6. The Data to Enable Set-up Time is defined as the time required for the logic level to be present at the Data input prior to the enable transition from LOW to HIGH in order for the latch to recognize and store the new data.
7. The Hold Time \(\left(t_{h}\right)\) is defined as the minimum time following the enable transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.
8. The Address to Enable Set-up Time is the time before the HIGH to LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
9. The shaded areas indicate when the input are permitted to change for predictable output performance.

\section*{AC WAVEFORMS}


Fig. 1


Fig. 2


Fig. 6

\section*{LOW POWER SCHOTTKY}


\title{
Ordering Information and Package Outlines
}

\section*{LOW POWER SCHOTTKY ORDERING INFORMATION}

TEMPERATURE RANGE
54LS \(=\) Military \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
\(74 \mathrm{LS}=\mathrm{Commercial} 0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\)
PACKAGE STYLE
\(\mathrm{J}=\) Dual \(\ln\)-Line - Ceramic (Hermetic)
\(N=\) Dual In-Line - Plastic
\(W=\) Flat Package


In order to accommodate varying die sizes (SSI, MSI, etc.), numbers of pins (14, 16, 24, etc.), and package outlines, a number of different package forms are required in each of the three package style categories.

The following lists indicate the specific package dimensions currently used for each device type. The detailed outline corresponding to each package code is shown at the end of this section.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{DEVICE} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { MILITARY (54LS) } \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\]} & \multirow{2}{*}{DEVICE} & \multicolumn{3}{|l|}{COMMERCIAL (74LS)/INDUSTRIAL \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\)} \\
\hline & CERAMIC DIP (J) & FLATPAK (W) & & CERAMIC DIP (J) & PLASTIC DIP (N) & FLATPAK (W) \\
\hline 54LS00 & 632-02 & 717 & 74LS00 & 632-02 & 646 & 717 \\
\hline 54LS02 & 632-02 & 717 & 74LS02 & 632-02 & 646 & 717 \\
\hline 54LS03 & 632-02 & 717 & 74LS03 & 632-02 & 646 & 717 \\
\hline 54LS04 & 632-02 & 717 & 74LS04 & 632-02 & 646 & 717 \\
\hline 54LS05 & 632-02 & 717 & 74LS05 & 632-02 & 646 & 717 \\
\hline 54LS08 & 632-02 & 717 & 74LS08 & 632-02 & 646 & 717 \\
\hline 54LS09 & 632-02 & 717 & \(74 \mathrm{LS09}\) & 632-02 & 646 & 717 \\
\hline 54LS10 & 632-02 & 717 & 74LS10 & 632-02 & 646 & 717 \\
\hline 54LS11 & 632-02 & 717 & 74LS11 & 632-02 & 646 & 717 \\
\hline 54LS14 & 632-02 & 717 & 74LS14 & 632-02 & 646 & 717 \\
\hline 54LS15 & 632-02 & 717 & 74LS15 & 632-02 & 646 & 717 \\
\hline 54LS20 & 632-02 & 717 & 74LS20 & 632-02 & 646 & 717 \\
\hline 54LS21 & 632-02 & 717 & 74LS21 & 632-02 & 646 & 717 \\
\hline 54LS22 & 632-02 & 717 & 74LS22 & 632-02 & 646 & 717 \\
\hline 54LS27 & 632-02 & 717 & 74LS27 & 632-02 & 646 & 717 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{DEVICE} & \multicolumn{2}{|l|}{MILITARY (54LS)
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} & \multirow{2}{*}{DEVICE} & \multicolumn{3}{|l|}{COMMERCIAL (74LS)/INDUSTRIAL \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\)} \\
\hline & \[
\begin{aligned}
& \text { CERAMIC } \\
& \text { DIP }(\mathrm{J})
\end{aligned}
\] & FLATPAK (W) & & \[
\begin{aligned}
& \text { CERAMIC } \\
& \text { DIP (J) }
\end{aligned}
\] & PLASTIC DIP (N) & FLATPAK (W) \\
\hline 54LS30 & 632-02 & 717 & 74LS30 & 632-02 & 646 & 717 \\
\hline 54LS32 & 632-02 & 717 & 74LS32 & 632-02 & 646 & 717 \\
\hline 54LS37 & 632-02 & 717 & 74LS37 & 632-02 & 646 & 717 \\
\hline 54LS38 & 632-02 & 717 & 74LS38 & 632-02 & 646 & 717 \\
\hline 54LS40 & 632-02 & 717 & 74LS40 & 632-02 & 646 & 717 \\
\hline 54LS42 & 620 & 650 & 74LS42 & 620 & 648 & 650 \\
\hline 54LS51 & 632-02 & 717 & 74LS51 & 632-02 & 646 & 717 \\
\hline 54LS54 & 632-02 & 717 & 74LS54 & 632-02 & 646 & 717 \\
\hline 54LS55 & 632-02 & 717 & 74LS55 & 632-02 & 646 & 717 \\
\hline 54LS73 & 632-02 & 717 & 74LS73 & 632-02 & 646 & 717 \\
\hline 54LS74 & 632-02 & 717 & 74LS74 & 632-02 & 646 & 717 \\
\hline 54LS83 & 620 & 650 & 74LS83 & 620 & 648 & 650 \\
\hline 54LS86 & 632-02 & 717 & 74LS86 & 632-02 & 646 & 717 \\
\hline 54LS90 & 632-02 & 717 & 74LS90 & 632-02 & 646 & 717 \\
\hline 54LS92 & 632-02 & 717 & 74LS92 & 632-02 & 646 & 717 \\
\hline 54LS93 & 632-02 & 717 & 74LS93 & 632-02 & 646 & 717 \\
\hline 54LS95 & 632-02 & 717 & 74LS95 & 632-02 & 646 & 717 \\
\hline 54LS109 & 620 & 650 & 74LS109 & 620 & 648 & 650 \\
\hline 54LS112 & 620 & 650 & 74LS112 & 620 & 648 & 650 \\
\hline 54LS113 & 632-02 & 717 & 74LS113 & 632-02 & 646 & 717 \\
\hline 54 LS 114 & 632-02 & 717 & 74LS114 & 632-02 & 646 & 717 \\
\hline 54LS125 & 632-02 & 717 & 74LS125 & 632-02 & 646 & 717 \\
\hline 54LS126 & \(632-02\) & 717 & 74LS126 & 632-02 & 646 & 717 \\
\hline 54LS132 & 632-02 & 717 & 74LS132 & 632-02 & 646 & 717 \\
\hline 54LS133 & 620 & 650 & 74LS133 & 620 & 648 & 650 \\
\hline 54 LS 136 & 632-02 & 717 & 74LS136 & 632-02 & 646 & 717 \\
\hline 54LS138 & 620 & 650 & 74LS138 & 620 & 648 & 650 \\
\hline 54LS139 & 620 & 650 & 74LS139 & 620 & 648 & 650 \\
\hline 54LS151 & 620 & 650 & 74LS151 & 620 & 648 & 650 \\
\hline 54LS152 & 632-02 & 717 & 74LS152 & 632-02 & 646 & 717 \\
\hline 54LS153 & 620 & 650 & 74LS153 & 620 & 648 & 650 \\
\hline 54LS155 & 620 & 650 & 74LS155 & 620 & 648 & 650 \\
\hline 54LS156 & 620 & 650 & 74LS156 & 620 & 648 & 650 \\
\hline 54LS157 & 620 & 650 & 74LS157 & 620 & 648 & 650 \\
\hline 54LS158 & 620 & 650 & 74LS158 & 620 & 648 & 650 \\
\hline 54LS160 & 620 & 650 & 74LS160 & 620 & 648 & 650 \\
\hline 54LS161 & 620 & 650 & 74LS161 & 620 & 648 & 650 \\
\hline 54LS162 & 620 & 650 & 74LS162 & 620 & 648 & 650 \\
\hline 54LS163 & 620 & 650 & 74LS163 & 620 & 648 & 650 \\
\hline 54LS164 & 632-02 & 717 & 74LS164 & 632-02 & 646 & 717 \\
\hline 54LS170 & 620 & 650 & 74LS170 & 620 & 648 & 650 \\
\hline 54LS174 & 620 & 650 & 74LS174 & 620 & 648 & 650 \\
\hline 54LS175 & 620 & 650 & 74LS175 & 620 & 648 & 650 \\
\hline 54LS181 & 623 & 652 & 74LS181 & 623 & 649 & 652 \\
\hline 54LS190 & 620 & 650 & 74LS190 & 620 & 648 & 650 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{DEVICE} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { MILITARY (54LS) } \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
\]} & \multirow{2}{*}{DEVICE} & \multicolumn{3}{|l|}{COMMERCIAL (74LS)/INDUSTRIAL \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\)} \\
\hline & \[
\begin{aligned}
& \text { CERAMIC } \\
& \text { DIP (J) } \\
& \hline
\end{aligned}
\] & FLATPAK (W) & & \[
\begin{aligned}
& \text { CERAMIC } \\
& \text { DIP (J) }
\end{aligned}
\] & PLASTIC DIP (N) & FLATPAK (W) \\
\hline 54LS191 & 620 & 650 & 74LS191 & 620 & 648 & 650 \\
\hline 54LS192 & 620 & 650 & 74LS192 & 620 & 648 & 650 \\
\hline 54LS193 & 620 & 650 & 74LS193 & 620 & 648 & 650 \\
\hline 54LS194 & 620 & 650 & 74LS 194 & 620 & 648 & 650 \\
\hline 54LS195 & 620 & 650 & 74LS195 & 620 & 648 & 650 \\
\hline 54LS196 & 632-02 & 717 & 74LS196 & 632-02 & 646 & 717 \\
\hline 54LS197 & 632-02 & 717 & 74LS197 & 632-02 & 646 & 717 \\
\hline 54LS251 & 620 & 650 & 74LS251 & 620 & 648 & 650 \\
\hline 54LS253 & 620 & 650 & 74LS253 & 620 & 648 & 650 \\
\hline 54LS257 & 620 & 650 & 74LS257 & 620 & 648 & 650 \\
\hline 53LS258 & 620 & 650 & 74LS258 & 620 & 648 & 650 \\
\hline 54LS259 & 620 & 650 & 74LS259 & 620 & 648 & 650 \\
\hline 54LS266 & 632-02 & 717 & 74LS266 & 632-02 & 646 & 717 \\
\hline 54LS279 & 620 & 650 & 74LS279 & 620 & 648 & 650 \\
\hline 54LS283 & 620 & 650 & 74LS283 & 620 & 648 & 650 \\
\hline 54LS290 & 632-02 & 717 & 74LS290 & 632-02 & 646 & 717 \\
\hline 54LS293 & 632-02 & 717 & 74LS293 & 632-02 & 646 & 717 \\
\hline 54LS295 & 632-02 & 717 & 74LS295 & 632-02 & 646 & 717 \\
\hline 54LS298 & 620 & 650 & 74LS298 & 620 & 648 & 650 \\
\hline 54LS365 & 620 & 650 & 74LS365 & 620 & 648 & 650 \\
\hline 54LS366 & 620 & 650 & 74LS366 & 620 & 648 & 650 \\
\hline 54LS367 & 620 & 650 & 74LS367 & 620 & 648 & 650 \\
\hline 54LS368 & 620 & 650 & 74LS368 & 620 & 648 & 650 \\
\hline 54LS670 & 620 & 650 & 74LS670 & 620 & 648 & 650 \\
\hline
\end{tabular}

\section*{PACKAGE OUTLINES}


NOTES:
1 LEADS WITHIN \(0.13 \mathrm{~mm}(0.005)\) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION
2 PKG. INDEX: NOTCH IN LEAD
NOTCH IN CERAMIC OR INK DOT
DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL


NOTES
1. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
LEADS WITHIN 0.13 mm (0.005) RADHUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (WHEN FORMED PARALIEL)


Case 632-02
14-Pin Ceramic Dual In-Line


All JEDEC dimensions and notes apply.

\section*{PACKAGE OUTLINES}

Case 632-02
14-Pin Ceramic Dual In-Line


Case 646
14-Pin Plastic Dual In-Line


NOTES:
1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM mATERIAL CONDITION.
2. DIMENSION " L " TO CENTER OF LEADS WHEN FORMED parallel


Case 648
16-Pin Plastic Dual In-Line
1. LEADS WITHIN 0.13 mm
(0.005) RADIUS OF TRUE

POSITION AT SEATING
PLANE AT MAXIMUM MATERIAL CONDITION.
2. DIMENSION "L" TO

CENTER OF LEADS
WHEN FORMED
parallel


NOTES:
:

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ MILLIMETERS } & \multicolumn{2}{c|}{ INCHES } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 20.70 & 21.34 & 0.815 & 0.840 \\
\hline B & 6.10 & 6.60 & 0.240 & 0.260 \\
\hline C & 4.06 & 4.57 & 0.160 & 0.180 \\
\hline D & 0.38 & 0.51 & 0.015 & 0.020 \\
\hline F & 1.02 & 1.52 & 0.040 & 0.060 \\
\hline G & 2.54 BSC & 0.100 & BSC \\
\hline H & 1.32 & 1.83 & 0.052 & 0.072 \\
\hline \(\mathbf{J}\) & 0.20 & 0.30 & 0.008 & 0.012 \\
\hline K & 2.92 & 3.43 & 0.115 & 0.135 \\
\hline L & 7.37 & 7.87 & 0.290 & 0.310 \\
\hline M & - & \(10^{0}\) & - & \(10^{0}\) \\
\hline N & 0.51 & 1.02 & 0.020 & 0.040 \\
\hline P & 0.13 & 0.38 & 0.005 & 0.015 \\
\hline \(\mathbf{O}\) & 0.51 & 0.76 & 0.020 & 0.030 \\
\hline
\end{tabular}

\section*{PACKAGE OUTLINES}

\section*{Case 649}

24-Pin Plastic Dual In-Line


Case 650
16-Pin Ceramic


NOTES:
LEAD NO. 1 IDENTIFIED BY TAB ON LEAD OR DOT ON COVER.
2. LEADS WITHIN \(0.13 \mathrm{~mm}(0.005)\) total of true position at MAXIMUM MATERIAL CONDITION

Case 652
24-Pin Ceramic

NOTES
1. LEADS WITHIN \(0.25 \mathrm{~mm}(0.010)\) TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION



\section*{Introduction}

LOW POWER SCHOTTKY
2 Design Considerations

Device Index and Selector Information


4 SSI Data Sheets

5 MSI Data Sheets

Ordering Information and Package Outlines```


[^0]:    $X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

[^1]:    $X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

[^2]:    $L=$ LOW Voltage Level
    $H=$ HIGH Voltage Level
    $X=$ Don't Care
    $I=$ LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.
    $h=$ HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.
    $p_{n}=$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

[^3]:    $X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

[^4]:    $X=$ package type; $W$ for Flatpak, J for Ceramic Dip, $N$ for Plastic Dip. See Packaging Information Section for packages available on this product.

[^5]:    $X=$ package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

