
MOTOROLA





MOTOROLA Semiconductor Products Inc.

LOW POWER SCHOTTKY



Design Considerations

Device Index and Selector Information

SSI Data Sheets

MSI Data Sheets

Ordering Information and Package Outlines



Volume 9/Series A

prepared by Technical Information Center

Semiconductor Data Library

LOW-POWER SCHOTTKY TTL

This book presents technical data for a broad line of low-power Schottky TTL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, the general characteristics and design considerations of this popular family are discussed, and selection guides are included to simplify the task of choosing the best combination of circuits for a system.

The information in this book has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of microelectronic devices any license under the patent rights of any manufacturer.

This information is published with permission of Fairchild Camera and Instrument Corp. under their copyright:

© 1975, Semiconductor Components Group, Fairchild Camera and Instrument Corp. "All Rights Reserved"




TABLE OF CONTENTS

P	age
INTRODUCTION	1-1
General Description	1-3
Circuit Characteristics	1-4
Input Configuration	1-4
Output Configuration	1-4
Output Characteristics	
AC Switching Characteristics	1-6
Definition of Terms and Symbols	
DESIGN CONSIDERATIONS	2-1
Supply Voltage and Temperature Range	
Noise Immunity	
Fan-in and Fan-out	
Wired-OR Applications	
Unused Inputs	
Interconnection Delays	
DEVICE INDEX AND SELECTOR INFORMATION	3-1
Numerical Index of Devices	3-2
SSI Selector Guide	3-6
MSI Selector Guide by Function	
SSI DATA SHEETS	4-1
MSI DATA SHEETS	5-1
ORDERING INFORMATION AND PACKAGE OUTLINES	6-1

Introduction

LOW POWER SCHOTTKY



INTRODUCTION

General Description — For many years TTL has been the most popular digital integrated circuit technology, offering a good compromise between cost, speed, power consumption and ease of use. As the price of TTL circuits decreased and the average IC complexity increased to MSI (medium scale integration), the cost and size of the power supply and the difficulty of removing the heat dissipated in the TTL circuits became increasingly important factors. Recent improvements in semiconductor processing have made it possible to not only reduce TTL power consumption significantly, but also to improve the speed over that of standard TTL.


LS Low Power Schottky TTL family combines a current and power reduction by a factor 5 (compared to 7400 TTL) with anti-saturation Schottky diode clamping and advanced processing, using shallower diffusions and higher sheet resistivity to achieve circuit performance better than conventional TTL. With a full complement of popular TTL functions available in LS, Low Power Schottky is destined to become the dominating TTL logic family.

LS represents more than just a conventional speed versus power trade-off. This is best illustrated by *Figure 1* which compares LS to other TTL technologies. Note that LS dissipates eleven times less power than S or 74S, suffering a delay increase of only 1.7 times.

To the system designer the advantages of this new TTL family are many:

- Less supply current allows smaller, cheaper power supplies, reducing equipment cost, size and weight.
- Lower power consumption means less heat is generated, which simplifies thermal design. Packing density can be increased or cooling requirements reduced, or perhaps both. The number of cooling fans can be reduced, or slower, quieter ones substituted.


- Reliability is enhanced, since lower dissipation causes less chip temperature rise above ambient; lower junction temperature increases MTBF. Also, lower chip current densities minimizes metal related failure mechanisms.
- Less noise is generated, since the improved transistors and lower operating currents lead to much smaller current spikes than standard TTL, which means that fewer or smaller power supply decoupling capacitors are needed. In addition, load currents are only 25% of standard TTL and 20% of HTTL, which means that when a logic transition occurs that current changes along signal lines are proportionately smaller, as are the changes in ground current. Rise and fall times, and thus wiring rules, are the same as for standard TTL and more relaxed than for HTTL or STTL.
- Simplified MOS to TTL interfacing is provided, since the input load current of LSTTL is only 25% of a standard TTL load.
- Ideally suited for CMOS to TTL interfacing, CMOS and most other 4000 or 74C CMOS are designed to drive one LS input load at 5.0 V. The LS can also interface directly with CMOS operating up to 15 V due to the high voltage Schottky input diodes.
- Best TTL to MOS or CMOS driver. With the modest input current of MOS or CMOS as a load, any LS output will rise up to within 1 V of V_{CC}, and can be pulled up to 10 V with an external resistor.
- Interfaces directly with other TTL types, as indicated in the input and output loading tables.
- The functions and pinouts are the same as the familiar 7400/9300 series, which means that no extensive learning period is required to become adept in their use.



Circuit Characteristics




The LS circuit features are easiest explaned by using the LS00 2-input NAND gate as an example. The input/output circuits of all LS TTL, including, SSI, MSI are almost identical. While the logic function and the basic structure of LS circuits are the same as conventional TTL, there are also significant differences, as explained below:



Input Configuration

LSTTL is considered part of the TTL family, but it does not use the multi-emitter input structure that originally gave TTL its name. All LS TTL, with the exception of some early designs, employ a DTL-type input circuit which uses Schottky diodes to perform the AND function. Compared to the classical multi-emitter structure, this circuit is faster and it increases the input breakdown voltage to 15 V. Each input has a Schottky clamping diode which conducts when an input signal goes negative, as indicated by the input characteristic of Figure 3. This helps to simplify interfacing with those MOS circuits whose output signal tends to go negative. For a long TTL interconnection, which acts like a transmission line, the clamp diode acts as a termination for a negative-going signal and thus minimizes ringing. Otherwise, ringing could become significant when the finite delay along an interconnection is greater than one-fourth the fall time of the driving signal.

The effective capacitance of an LSTTL input is approximately 3.3 pF. For an input which serves more than one internal function, each additional function adds 1.5 pF.



Output Configuration

The output circuits of Low Power Schottky TTL have several features not found in conventional TTL. A few of these features are discussed below.

- The base of the pull-down output transistor is returned to ground through a resistor-transistor network instead of through a simple resistor. This squares up the transfer characteristics since it prevents conduction in the phase-splitter until base current is supplied to the pull-down output transistor. This also improves the propagation delay and transition time. (See Figure 4)
- The output pull-up circuit is a 2-transistor Darlington circuit with the base of the output transistor returned through a 5 kΩ resistor to the output terminal. (Unlike 74H and 74S where it is returned to ground, which is a more power consuming configuration). This configuration allows the output to pull-up to one VBE below VCC for low values of output current.
- As a unique feature, the LS outputs use a Schottky diode in series with the Darlington collector resistor. This diode allows the output to be pulled substantially higher than V_{CC} (e.g., to +10 V, convenient for interfacing with CMOS). For the same reason the parasistic diode of the base return resistor is connected to the Darlington common collector, not to VCC. Some early LS designs - the LS04, 32, 37, 40, 86, 112, 113, 114, 196, and 197 - do not have the diode in series with the Darlington collector resistor. These outputs are, therefore, clamped one diode drop above the positive supply voltage (V_{CC}). These older circuits also contain a "speed-up" diode that supplies additional phase splitter current while the output goes from HIGH to LOW and also limits the maximum output voltage to one diode drop above V_{CC}. Since this is the fastest transition even without additional speed-up, this diode is omitted in all new designs.

Output Characteristics

Figure 5 shows the LOW state output characteristics. For low I_{OL} values, the pull-down transistor is clamped out of deep saturation which contributes to speed. The curves also show the clamping effect when I_{OL} tends to go negative, as it often does due to reflections on a long interconnection after a negative-going transition. This clamping effect helps to minimize ringing.


The waveform of a rising output signal resembles an exponential, except that the signal is slightly rounded at the beginning of the rise. Once past this initial rounded portion, the starting edge rate is approximately 0.5 V/ns with a 15 pF load and 0.25 V/ns with a 50 pF load. For analytical purposes, the rising waveform can be approximated by the following expression.

$$v(t) = V_{OI} + 3.7 [1 - \exp(-t/T)]$$

where

T = 8 ns for
$$C_L$$
 = 15 pF
= 16 ns for C_I = 50 pF

The waveform of a falling output signal resembles that part of a cosine wave between angles of 0° and 180°. Fall times from 90% to 10% are approximately 4.5 ns with a 15 pF load and 8.5 ns with a 50 pF load. Equivalent edge rates are approximately 0.8 V/ns and 0.4 V/ns, respectively. For analytical purposes, the falling waveform can be approximated by the following expression.



$$v(t) = V_{OL} + 1.9 \mu(t) [1 + \cos \omega t] - 1.9 \mu(t-a) [1 + \cos \omega (t-a)]$$

where

 $\mu(t) = 0 \text{ for } t < 0$ = 1 for t > 0

and

 $\mu(t-a) = 0$ for t < a= 1 for t > a For t in nanoseconds and $C_L = 15$ pF,

 $a = 7.5 \text{ ns}, \omega = 0.42$

For $C_L = 50 pF$,

 $a = 14 \text{ ns}, \ \omega = 0.23$



The average propagation delay of a Low Power Schottky gate is 5 ns at a load of 15 pF as shown in *Figure 6*. The delay times increase at an average of 0.08 ns/pF for larger values of capacitance load. These delay times are relatively insensitive to variations in power supply and temperature. The average propagation delay time changes less than 1.0 ns over temperature and less than

0.5 ns with V_{CC} for the military temperature and voltage ranges. (See *Figures 8* and *9*).

The power versus frequency characteristics of the LS family, as shown in *Figure 7*, indicate that at operating frequencies above 1 MHz the Low Power Schottky devices are more efficient than CMOS for most applications.




Fig. 6.




Fig. 8.




Fig. 7.




Fig. 9.

DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET

CURRENTS — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

Supply current – The current flowing into the V_{CC} supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.

I_{IH} Input HIGH current – The current flowing into an input when a specified HIGH voltage is applied.

I_{|L} Input LOW current — The current flowing out of an input when a specified LOW voltage is applied.

IOH

Output HIGH current — The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the IOH is the current flowing out of an output which is in the HIGH state.

I_{OL} Output LOW current - The current flowing into an output which is in the LOW state.

Output short circuit current — The current flowing out of an output which is in the HIGH state when that output is short circuited to ground (or other specified potential).

I_{OZH}
Output off current HIGH — The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.

I_{OZL} Output off current LOW — The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

VOLTAGES — All voltages are referenced to ground. Negative voltage limits are specified as absolute values (*i.e.*, -10 V is greater than -1.0 V).

V_{CC} Supply voltage – The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

V_{CD(MAX)} Input clamp diode voltage — The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal.

V_{IH} Input HIGH voltage – The range of input voltages that represents a logic HIGH in the system.

V_{IH(MIN)} Minimum input HIGH voltage — The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.

V_{IL} Input LOW voltage – The range of input voltages that represents a logic LOW in the system.

V_{IL(MAX)} Maximum input LOW voltage — The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

V_{OH(MIN)} Output HIGH voltage – The minimum voltage at an output terminal for the specified output current I_{OH} and at the minimum value of V_{CC}.

V_{OL(MAX)} Output LOW voltage — The maximum voltage at an output terminal sinking the maximum specified load current I_{OL}.

DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATA SHEET (Cont'd)

Positive-going threshold voltage - The input voltage of a variable threshold device V_{T+} (i.e., Schmitt Trigger) that is interpreted as a VIH as the input transition rises from below VT-(MIN)

Negative-going threshold voltage - The input voltage of a variable threshold device V_{T-} (i.e., Schmitt Trigger) that is interpreted as a V_{II} as the input transition falls from above $V_{T+(MAX)}$

AC SWITCHING PARAMETERS

Toggle frequency/operating frequency — The maximum rate at which clock pulses may **fMAX** be applied to a sequential circuit. Above this frequency the device may cease to function.

Propagation delay time — The time between the specified reference points, normally 1.3 V ^tPLH on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level.

Propagation delay time - The time between the specified reference points, normally 1.3 V ^tPHL on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level.

Pulse width - The time between 1.3 V amplitude points on the leading and trailing edges tw of a pulse.

Hold time - The interval immediately following the active transition of the timing pulse th (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.

Set-up time - The interval immediately preceding the active transition of the timing pulse ts (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

Output disable time (of a 3-state output) from HIGH level - The time between the ^tPHZ 1.3 V level on the input and a voltage 0.5 V below the steady state output HIGH level with the 3-state output changing from the defined HIGH level to a high-impedance (off) state.

Output disable time (of a 3-state output) from LOW level - The time between the 1.3 V ^tPLZ level on the input and a voltage 0.5 V above the steady state output LOW level with the 3-state output changing from the defined LOW level to a high-impedance (off) state.


Output enable time (of a 3-state output) to a HIGH level — The time between the 1.3 V ^tPZH levels of the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to a HIGH level.

Output enable time (of a 3-state output) to a LOW level - The time between the 1.3 V ^tPZL levels of the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to a LOW level.

Recovery time - The time between the 1.3 V level on the trailing edge of an asynchronous input control pulse and the 1.3 V level on a synchronous input (clock) pulse such that the device will respond to the synchronous input.

trec

LOW POWER SCHOTTKY



Design Considerations

mV mV mV mV mV

DESIGN CONSIDERATIONS

Supply Voltage and Temperature Range

The nominal supply voltage (V_{CC}) for all TTL circuits is ± 5.0 V. Commercial grade parts are guaranteed to perform with a $\pm 5\%$ supply tolerance (± 250 mV) over an ambient temperature range of 0°C to 75°C. MIL-grade parts are guaranteed to perform with a $\pm 10\%$ supply

tolerance (± 500 mV) over an ambient temperature range of -55°C to +125°C.

TTL families may be mixed for optimum system design. The following tables specify the worst case noise immunity in mixed systems.

Worst Case TTL DC Noise Immunity / Noise Margins

Electrical Characteristics

		Military (-55 to +125°C) Commercial (0 to 75°C)									
Item	Symbol	TTL Families	VIL	VIH	VOL	Vон	VIL	VIH	VOL	Vон	Units
6	TTL	Standard TTL (54/74)	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	V
7	HTTL	High Speed TTL (54H/74H)	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	V
8	LPTTL	Low Power TTL, LOO (MSI)	0.7	2.0	0.3	2.4	0.8	2.0	0.3	2.4	V
9	STTL	Schottky TTL (54S/74S), 93S00	0.8	2.0	0.5	2.5	0.8	2.0	0.5	2.7	V
10	LSTTL	Low Power Schottky TTL (54LS/74LS)	0.7	2.0	0.4	2.5	0.8	2.0	0.5	2.7	V

 V_{OL} and V_{OH} are the voltages generated at the output. V_{IL} and V_{IH} are the voltage required at the input to generate the appropriate output levels. The numbers given above are guaranteed worst-case values.

LOW Level Noise Margins (Military)

HIGH Level Noise Margins (Military)

<						T
From To	TTL	HTTL	LPTTL	STTL	LSTTL	Units
TTL	400	400	300	400	300	mV
HTTL	400	400	300	400	300	mV
LPTTL	500	500	400	500	400	mV
STTL	300	300	200	300	200	mV
LSTTL	400	400	300	400	300	mV
F '//						

From To	TTL	HTTL	LPTTL	STTL	LSTTL	Units
TTL	400	400	400	400	400	mV
HTTL	400	400	400	400	400	mV
LPTTL	400	400	400	400	400	mV
STTL	500	500	500	500	500	mV
LSTTL	500	500	500	500	500	mV

From "VOL" to "VIL" From "VOH" to "VIH"

LOW Level Noise Margins (Commercial)

HIGH Level Noise Margins (Commercial)

		iviu. g	.5 (00		,			10.00	14191110	100	o. o.a.,	
From To	TTL	HTTL	LPTTL	STTL	LSTTL	Units	From To	TTL	HTTL	LPTTL	STTL	LSTTL
TTL	400	400	400	400	400	mV	TTL	400	400	400	400	400
HTTL	400	400	400	400	400	mV	HTTL	400	400	400	400	400
LPTTL	500	500	500	500	500	mV	LPTTL	400	400	400	400	400
STTL	300	300	300	300	300	mV	STTL	700	700	700	700	700
LSTTL	300	300	300	300	300	mV	LSTTL	700	700	700	700	700

om "VOL" to "VIL" From "VOH" to "VIH"

Fan-in and Fan-out

In order to simplify designing with Motorola TTL devices, the input and output loading parameters of all families are normalized to the following values:

- 1 TTL Unit Load (U.L.) = 40 μA in the HIGH state (logic "1")
- 1 TTL Unit Load (U.L.) = 1.6 mA in the LOW state (logic "0")

Input loading and output drive factors of all products described in this handbook are related to these definitions.

EXAMPLES-INPUT LOAD

- A 7400 gate, which has a maximum I_{1L} of 1.6 mA and I_{1H} of 40 µA is specified as having an input load factor of 1 U.L. (Also called a fan-in of 1 load.)
- 2. The 74LS95 which has a value of I_{IL} = 0.8 mA and I_{IH} of 40 μ A on the CP terminal, is specified as having an input LOW load factor of

$$\frac{0.8 \text{ mA}}{1.6 \text{ mA}}$$
 or 0.5 U.L.

and an input HIGH load factor of

$$\frac{40 \mu A}{40 \mu A}$$
 or 1 U.L.

3. The 74LSOO gate which has an I_{IL} of 0.36 mA and an I_{IH} of 20 μ A, has an input LOW load factor of

(normally rounded to 0.25 U.L.) and an input HIGH load factor of

$$\frac{20 \mu A}{40 \mu A}$$
 or 0.5 U.L.

EXAMPLES-OUTPUT DRIVE

1. The output of the 7400 will sink 16 mA in the LOW (logic "0") state and source $800~\mu\text{A}$ in the HIGH (logic "1") state. The normalized output LOW drive factor is therefore

$$\frac{16 \text{ mA}}{1.6 \text{ mA}} = 10 \text{ U.L.}$$

and the output HIGH drive factor is

$$\frac{800 \, \mu A}{40 \, \mu A}$$
 or 20 U.L.

 The output of the 74LSOO (Commercial Grade) will sink 8.0 mA in the LOW state and source 400 μA in the HIGH state. The normalized output LOW drive factor is

$$\frac{8.0 \text{ mA}}{1.6 \text{ mA}}$$
 or 5 U.L.

and the output HIGH drive factor is

$$\frac{400 \, \mu A}{40 \, \mu A}$$
 or 10 U.L.

Relative load and drive factors for the basic TTL families are given in *Table I*.

TABLE I

5 4 1 4 11 V	INPUT	LOAD	OUTPU	T DRIVE	
FAMILY	HIGH	LOW	HIGH	LOW	
74LS00	0.5 U.L.	0.25 U.L.	10 U.L.	5 U.L.	
7400	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
9000	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
74H00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L	
74S00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L	

Values for MSI devices vary significantly from one element to another. Consult the appropriate data sheet for actual characteristics.

Wired-OR Applications

Certain TTL devices are provided with an "open" collector output to permit the Wired-OR (actually Wired-AND) function. This is achieved by connecting open collector outputs together and adding an external pull-up resistor.

The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between a maximum value (established to maintain the required V_{OH} with all the OR tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW).

MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES

$$R_{X(MIN)} = \frac{V_{CC(MAX)} - V_{OL}}{I_{OL} - N_2(LOW) \cdot 1.6 \text{ mA}}$$

$$R_{X(MAX)} = \frac{V_{CC(MIN)} - V_{OH}}{N_1 \cdot I_{OH} + N_2(HIGH) \cdot 40 \mu A}$$

where:

 R_X = External Pull-up Resistor

N₁ = Number of Wired-OR Outputs

N₂ = Number of Input Unit Loads being Driven

I_{OH} = I_{CEX} = Output HIGH Leakage Current

I_{OL} = LOW Level Fan-out Current of Driving Element

V_{OL} = Output LOW Voltage Level (0.5 V) V_{OH} = Output HIGH Voltage Level (2.4 V)

V_{CC} = Power Supply Voltage

Example: Four 74LS03 gate outputs driving four other 74LS gates or MSI inputs.

$$R_{X \text{(MIN)}} = \frac{5.25 \text{ V} - 0.5 \text{ V}}{8 \text{ mA} - 1.6 \text{ mA}} = \frac{4.75 \text{ V}}{6.4 \text{ mA}} = 742 \Omega$$

$$R_{X(MAX)} = \frac{4.75 \text{ V} - 2.4 \text{ V}}{4 \cdot 100 \, \mu\text{A} + 2 \cdot 40 \, \mu\text{A}} = \frac{2.35 \text{ V}}{0.48 \text{ mA}} = 4.9 \text{ k}\Omega$$

where:

 $N_1 = 4$

 $N_2(HIGH) = 4 \cdot 0.5 \text{ U.L.} = 2 \text{ U.L.}$

 $N_2(LOW) = 4 \cdot 0.25 \text{ U.L.} = 1 \text{ U.L.}$

 $I_{OH} = 100 \,\mu A$

 I_{OL} = 8 mA

 $V_{OL} = 0.5 V$

 $V_{OH} = 2.4 V$

Any value of pull-up resistor between 742 Ω and 4.9 k Ω can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

Unused Inputs

For best noise immunity and switching speed, unused TTL inputs should not be left floating, but should be held between 2.4 V and the absolute maximum input voltage.

Two possible ways of handling unused inputs are:

- 1. Connect unused input to V_{CC}. Most 74LS inputs have a breakdown voltage > 15 V and require, therefore, no series resistor. For all multi-emitter conventional TTL inputs, a 1 to 10 k Ω current limiting series resistor is recommended, to protect against V_{CC} transients that exceed 5.5 V.
- Connect the unused input to the output of an unused gate that is forced HIGH.

CAUTION: Do not connect an unused LSTTL input to another input of the same NAND or AND function. This method, recommended for normal TTL, increases the input coupling capacitance and thus reduces the ac noise immunity.

Interconnection Delays

For those parts of a system in which timing is critical, designers should take into account the finite delay along the interconnections. These range from about 0.12 to 0.15 ns/inch for the type of interconnections normally used in TTL systems. Exceptions occur in systems using ground planes with STTL to reduce ground noise during a logic transition; ground planes give higher distributed capacitance and delays of about 0.15 to 0.22 ns/inch.

Most interconnections on a logic board are short enough that the wiring and load capacitance can be treated as a lumped capacitance for purposes of estimating their effect on the propagation delay of the driving circuit. When an interconnection is long enough that its delay is one-fourth to one-half of the signal transition time. the driver output waveform exhibits noticeable slope changes during a transition. This is evidence that during the initial portion of the output voltage transition the driver sees the characteristic impedance of the interconnection (normally 150 Ω to 200 Ω), which for transient conditions appears as a resistor returned to the quiescent voltage existing just before the beginning of the transition. This characteristic impedance forms a voltage divider with the driver output impedance, tending to produce a signal transition having the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated signal travels to the far end of the interconnection, which is essentially an unterminated transmission line, whereupon the signal starts doubling. Simultaneously, a reflection voltage is generated which has the same amplitude and polarity as the original signal, e.g., if the driver output signal is positive-going the reflection will be positive-going, and as it travels back toward the driver it adds to the line voltage. At the instant the reflection arrives at the driver it adds algebraically to the still-rising driver output, accelerating the transition rate and producing the noticeable change in slope.

If an interconnection is of such length that its delay is longer than half the signal transition time, the attenuated output of the driver has time to reach substantial completion before the reflection arrives. In the limit, the waveform observed at the driver output is a 2-step signal with a pedestal. In this circumstance the first load circuit to receive a full signal is the one at the far end, because of the doubling effect, while the last one to receive a full signal is the one nearest the driver since it must wait for the reflection to complete the transi-


tion. Thus, in a worst-cast situation, the net contribution to the overall delay is twice the delay of the interconnection because the initial part of the signal must travel to the far end of the line and the reflection must return.

When load circuits are distributed along an interconnection, the input capacitance of each will cause a small reflection having a polarity opposite that of the signal transition, and each capacitance also slows the transition rate of the signal as it passes by. The series of small reflections, arriving back at the driver, is subtractive and has the effect of reducing the apparent amplitude of the signal. The successive slowing of the transition rate of the transmitted signal means that it takes longer for the signal to rise or fall to the threshold level of any particular load circuit. A rough but workable approach is to treat the load capacitances as an increase in the intrinsic distributed capacitance of the interconnection. Increasing the distributed capacitance of a transmission line reduces its impedance and increases its delay. A good approximation for ordinary TTL interconnections is that distributed load capacitance decreases the characteristic impedance by about one-third and increases the delay by one-half.

Another advantage of LSTTL has to do with its output impedance during a positive-going transition. Whereas the low output impedance of STTL and HTTL allows these circuits to force a larger initial swing into a low impedance interconnection, the low output impedance also has a disadvantage. It makes the reflection coefficient negative at the driven end of the interconnection, a circumstance that exists any time a transmission line is terminated by an impedance lower than its characteristic impedance. This means that when the reflection from the (essentially) open end of the interconnection arrives back at the driver it will be re-reflected with the opposite polarity. The result is a sequence of reflected signals which alternate in sign and decrease in magnitude, commonly known as ringing. The lower the driver output impedance, the greater the amplitude of the ringing and the longer it takes to damp out.

The output impedance of LSTTL, on the other hand, is closer to the characteristic impedance of the interconnections commonly used with TTL, and ringing is practically non-existent. Thus no special packaging is required. This advantage, combined with excellent speed, modest edge rates and very low transient currents, are some of the reasons that designers have found LSTTL extremely easy to work with and very cost effective.

LOW POWER SCHOTTKY



Device Index and Selector Information

NUMERICAL INDEX OF DEVICES

DEVICE	DESCRIPTION	PAGE
SN54LS00/SN74LS00	Quad 2-Input NAND Gate	4-3
SN54LS02/SN74LS02	Quad 2-Input NOR Gate	4-4
SN54LS03/SN74LS03	Quad 2-Input NAND Gate (Open Collector)	
SN54LS04/SN74LS04	Hex Inverter	4-6
SN54LS05/SN74LS05	Hex Inverter (Open Collector)	4-7
SN54LS08/SN74LS08	Quad 2-Input AND Gate	4-8
SN54LS09/SN74LS09	Quad 2-Input AND Gate (Open Collector)	
SN54LS10/SN74LS10	Triple 3-Input NAND Gate	4-10
SN54LS11/SN74LS11	Triple 3-Input AND Gate	
SN54LS13/SN74LS13	Dual 4-Input Schmitt Trigger	4-12
SN54LS14/SN74LS14	Hex Schmitt Trigger	4-12
SN54LS15/SN74LS15	Triple 3-Input AND Gate (Open Collector)	
SN54LS20/SN74LS20	Dual 4-Input NAND Gate	
SN54LS21/SN74LS21	Dual 4-Input AND Gate	
SN54LS22/SN74LS22	Dual 4-Input NAND Gate (Open Collector)	
SN54LS27/SN74LS27	Triple 3-Input NOR Gate	4-18
SN54LS30/SN74LS30	8-Input NAND Gate	4-19
SN54LS32/SN74LS32	Quad 2-Input OR Gate	
SN54LS37/SN74LS37	Quad 2-Input NAND Buffer	4-21
SN54LS38/SN74LS38	Quad 2-Input NAND Buffer (Open Collector)	
SN54LS40/SN74LS40	Dual 4-Input NAND Buffer	4-23
SN54LS42/SN74LS42	1-of-10 Decoder	5-2
SN54LS51/SN74LS51	Dual AND-OR-Invert Gate	4-24
SN54LS54/SN74LS54	2-3-3-2-Input	4-25
SN54LS55/SN74LS55	2-Wide 4-Input	
SN54LS73/SN74LS73	Dual JK Flip-Flop	4-27
SN54LS74/SN74LS74	Dual D Flip-Flop	4-29
SN54LS83/SN74LS83	4-Bit Full Adder	5-5
SN54LS85/SN74LS85	4-Bit Magnitude Comparator	5-8
SN54LS86/SN74LS86	Quad Exclusive OR Gate	. 4-31
SN54LS90/SN74LS90	Decade Counter	5-9
SN54LS92/SN74LS92	Divide-by-12 Counter	. 5-9
SN54LS93/SN74LS93	4-Bit Binary Counter	. 5-9
SN54LS95/SN74LS95	4-Bit Shift Register	5-15
SN54LS109/SN74LS109	Dual JK Edge-Triggered Flip-Flop	4-32
SN54LS112/SN74LS112	Dual JK Edge-Triggered Flip-Flop	. 4-34
SN54LS113/SN74LS113	Dual JK Edge-Triggered Flip-Flop	4-36
SN54LS114/SN74LS114	Dual JK Edge-Triggered Flip-Flop	
SN54LS125/SN74LS125	Quad 3-State Buffer (LOW Enable)	. 4-40
SN54LS126/SN74LS126	Quad 3-State Buffer (HIGH Enable)	4-40
SN54LS132/SN74LS132	Quad 2-Input Schmitt Trigger	4-42
SN54LS133/SN74LS133	13-Input NAND Gate	. 4-44
SN54LS136/SN74LS136	Quad Exclusive OR (Open Collector)	4-45
SN54LS138/SN74LS138	1-of-8 Decoder/Demultiplexer	5-19
SN54LS139/SN74LS139	Dual 1-of-4 Decoder/Demultiplexer	5-22
SN54LS151/SN74LS151	8-Input Multiplexer	5-25
SN54LS152/SN74LS152	8-Input Multiplexer	
SN54LS153/SN74LS153	Dual 4-Input Multiplexer	
SN54LS155/SN74LS155	Dual 1-of-4 Decoder	5-34

NUMERICAL INDEX OF DEVICES (Cont'd)

DEVICE	DESCRIPTION	PAGE
SN54LS156/SN74LS156	Dual 1-of-4 Decoder (Open Collector)	. 5-34
SN54LS157/SN74LS157	Quad 2-Input Multiplexer (Non-Inverting)	
SN54LS158/SN74LS158	Quad 2-Input Multiplexer (Inverting)	
SN54LS160/SN74LS160	BCD Decade Counter, Asynchronous Reset	
SN54LS161/SN74LS161	4-Bit Binary Counter, Asynchronous Reset	
SN54LS162/SN74LS162	BCD Decade Counter, Synchronous Reset	
SN54LS163/SN74LS163	4-Bit Binary Counter, Synchronous Reset	
SN54LS164/SN74LS164	8-Bit Shift Register (Serial In-Parallel Out)	
SN54LS170/SN74LS170	4 x 4 Register File (Open Collector)	
SN54LS174/SN74LS174	Hex D Flip-Flop w/Clear	
SN54LS175/SN74LS175	Quad D Flip-Flop w/Clear	
SN54LS181/SN74LS181	4-Bit ALU	
SN54LS190/SN74LS190	Up/Down Decade Counter	. 5-68
SN54LS191/SN74LS191	Up/Down Binary Counter	
SN54LS192/SN74LS192	Up/Down Decade Counter	. 5-75
SN54LS193/SN74LS193	Up/Down Binary Counter	
SN54LS194/SN74LS194	4-Bit Right/Left Shift Register	. 5-81
SN54LS195/SN74LS195	4-Bit Shift Register	. 5-85
SN54LS196/SN74LS196	Decade Counter	. 5-89
SN54LS197/SN74LS197	4-Bit Binary Counter	. 5-89
SN54LS251/SN74LS251	8-Input Multiplexer (3-State)	
SN54LS253/SN74LS253	Dual 4-Input Multiplexer (3-State)	. 5-99
SN54LS257/SN74LS257	Quad 2-Input Multiplexer (3-State)	. 5-102
SN54LS258/SN74LS258	Quad 2-Input Multiplexer (3-State)	. 5-105
SN54LS259/SN74LS259	8-Bit Addressable Latch	5-108
SN54LS266/SN74LS266	Quad Exclusive NOR (Open Collector)	
SN54LS279/SN74LS279	Quad Set-Reset Latch	
SN54LS283/SN74LS283	4-Bit Full Adder (Rotated LS83)	. 5-109
SN54LS290/SN74LS290	Decade Counter	
SN54LS293/SN74LS293	4-Bit Binary Counter	
SN54LS295/SN74LS295	4-Bit Shift Register (3-State)	
SN54LS298/SN74LS298	Quad 2-Input Multiplexer w/Output Latches	
SN54LS365/SN74LS365	Hex Buffer w/Common Enable (3-State)	
SN54LS366/SN74LS366	Hex Inverter w/Common Enable (3-State)	
SN54LS367/SN74LS367	Hex Buffer, 4-Bit & 2-Bit (3-State)	
SN54LS368/SN74LS368	Hex Inverter, 4-Bit & 2-Bit (3-State)	. 4-48
SN54LS670/SN74LS670	4 x 4 Register File (3-State)	5-124

DEVICES TO BE INTRODUCED

Quad 2-Input NAND Gate (Open Collector)

DESCRIPTION

SN54LS12/SN74LS12 Triple 3-Input NAND Gate (Open Collector) SN54LS28/SN74LS28 Quad 2-Input NOR Buffer SN54LS47/SN74LS47 BCD-to-Seven Segment Decoder/Driver (Open Collector) SN54LS48/SN74LS48 BCD-to-Seven Segment Decoder/Driver SN54LS49/SN74LS49 BCD-to-Seven Segment Decoder/Driver (Open Collector) SN54LS76/SN74LS76 Dual JK Flip-Flop SN54LS78/SN74LS78 Dual JK Flip-Flop SN54LS89/SN74LS89 16 x 4 RAM SN54LS122/SN74LS122 Retriggerable Monostable Multivibrator (Int Res) SN54LS123/SN74LS123 Dual Retriggerable Monostable Multivibrator

SN54LS124/SN74LS124 Dual VCO

DEVICE

SN54LS01/SN74LS01

SN54LS165/SN74LS165 8-Bit Parallel In/Serial Out Shift Register

SN54LS168/SN74LS168 Up/Down Decade Counter SN54LS169/SN74LS169 Up/Down Binary Counter SN54LS173/SN74LS173 4-Bit Register, 3-State SN54LS182/SN74LS182 Carry Look-Ahead Generator SN54LS221/SN74LS221 Dual One-Shot (Very Stable) SN54LS240/SN74LS240 Octal Inverting Bus/Line Driver

Octal Bus/Line Driver SN54LS241/SN74LS241

SN54LS256/SN74LS256 Dual 4-Bit Addressable Latch

SN54LS260/SN74LS260 Dual 5-Input NOR Gate

Octal D Flip-Flop w/Master Reset (20-pin) SN54LS273/SN74LS273

SN54LS280/SN74LS280 9-Bit Parity Generator/Checker SN54LS299/SN74LS299 8-Bit Universal Shift Register SN54LS324/SN74LS324 VCO w/2-Phase Outputs

SN54LS352/SN74LS352 Dual 4-Input Multiplexer (Inverting LS153)

SN54LS353/SN74LS353 Dual 4-Input Multiplexer, 3-State SN54LS373/SN74LS373 Octal Transparent Latch (20-pin)

SN54LS374/SN74LS374 Octal D Flip-Flop SN54LS375/SN74LS375 Quad Latch

SN54LS377/SN74LS377 Octal D Flip-Flop w/Enable SN54LS378/SN74LS378 Hex D Flip-Flop w/Enable SN54LS379/SN74LS379 4-Bit D Flip-Flop w/Enable

SN54LS386/SN74LS386 Quad Exclusive OR SN54LS390/SN74LS390 **Dual Decade Counter** SN54LS393/SN74LS393 Dual 4-Bit Binary Counter SN54LS395/SN74LS395 Shift Register, 3-State

SN54LS398/SN74LS398 Quad 2-Input Multiplexer w/Output Register


SN54LS399/SN74LS399 LS398 w/Q & Q Outputs SN54LS490/SN74LS490 **Dual Decade Counter**

SN54LS502/SN74LS502 8-Bit Successive Approximation Register SN54LS503/SN74LS503 8-Bit Successive Approximation Register SN54LS504/SN74LS504 12-Bit Successive Approximation Register SN54LS540/SN74LS540 240 w/Inputs one side, Output on other SN54LS541/SN74LS541 241 w/Inputs one side. Output on other SN54LS573/SN74LS573 373 w/Inputs one side, Output on other


SSI SELECTOR GUIDE

Function	Low Power Schottky 5 ns/2 mW	Std. TTL 54/74 10 ns/10 mW	High Speed 54/74H 6 ns/22 mW	High Speed Schottky 3 ns/19 mW	Logic Symbol	LSTTL Data Sheet Page No.
NAND Gates						
Hex Inverters	54/74LS04	54/7404	54/74H04	54/74S04	D-1	4-6
Hex Inverts (O.C.)	54/74LS05	54/7405	54/74H05	54/74S05	D-1	4-7
Dual 4-Input Schmitt Hex Schmitt Trigger	54/74LS13 54/74LS14	54/7413 54/7414			D-4 D-1	4-12 4-12
Quad 2-Input	54/74LS00	54/7400	54/74H00	54/74S00	D-2	4-3
Quad 2-Input (O.C.)	54/74LS03	54/7403	54/74H01	54/74S03	D-2	4-5
Quad 2-Input (48 mA)	54/74LS37	54/7437			D-2	4-21
Quad 2-Input (O.C. 48 mA)	54/74LS38	54/7438			D-2	4-22
Quad 2-Input Schmitt	54/74LS132	54/74132		54/74S132	D-2	4-42
Triple 3-Input	54/74LS10	54/7410	54/74H10	54/74S10	D-3	4-10
Dual 4-Input	54/74LS20	54/7420	54/74H20	54/74S20	D-4	4-15
Dual 4-Input (O.C.)	54/74LS22	54/7422	54/74H22	5 4/7 4 S22	D-4	4-17
Dual 4-Input Buffer	54/74LS40	54/7440	54/74H40	54/74S40	D-4	4-23
8-Input	54/74LS30	54/7430	54/74H30	54/74S30	D-5	4-19
NOR Gates						
Quad 2-Input	54/74LS02	54/7402		54/74S02	D-6	4-4


SSI LOGIC SYMBOLS









LS00, LS03, LS37 LS38, LS132




LS10



LS20, LS22, LS40



LS30





LS02


SSI SELECTOR GUIDE


Function	Low Power Schottky 5 ns/2 mW	Std. TTL 54/74 10 ns/10 mW	High Speed 54/74H 6 ns/22 mW	High Speed Schottky 3 ns/19 mW	Logic Symbol	LSTTL Data Sheet Page No.
AND Gates					I	I
Quad 2-Input	54/74LS08	54/7408	54/74H08	54/74S08	D-7	4-8
Quad 2-Input (O.C.)	54/74LS09	54/7409	54/74H09	54/74S09	D-7	4-9
Triple 3-Input	54/74LS11	54/7411	54/74H11	54/74S11	D-8	4-11
Triple 3-Input (O.C.)	54/74LS15		54/74H15	54/74S15	D-8	4-14
Dual 4-Input	54/74LS21	54/7421	54/74H21		D-9	4-16
OR Gates						
Quad 2-Input	54/74LS32	54/7432		54/74832	D-10	4-20
Exclusive OR Gate						
Quad 2-Input	54/74LS86	54/7486		54/74\$86	D-11	4-31
Quad 2-Input (O.C)	54/74LS136				D-11	4-45
Exclusive NOR Gate						
Quad 2-Input (O.C.)	54/74LS266	8242			D-12	4-46
AND-OR-INVERT Gate	s					
Dual 2-2 Input	54/74LS51	54/7451	54/74H51	54/74S51	D-13	4-24
2-2-3-3 Input	54/74LS54				D-14	4-25
4-4 Input	54/74LS55				D-15	4-26


SSI LOGIC SYMBOLS
























SSI SELECTOR GUIDE

Function	Low Power Schottky 5 ns/2 mW	Std. TTL 54/74 10 ns/10 mW	High Speed 54/74H 6 ns/22 mW	High Speed Schottky 3 ns/19 mW	Logic Symbol	LSTTL Data Sheet Page No.
Dual Flip-Flops						
Dual JK	54/74LS73	54/7473	55/74H73, 54/74H103		D-16	4-27
Dual D	54/74LS74	54/7474	54/74H74	54/74874	D-17	4-29
Dual JK	54/74LS109	54/74109		54/74S109	D-18	4-32
Dual JK	54/74LS112			54/74S112	D-19	4-34
Dual JK	54/74LS113			54/74S113	D-20	4-36
Dual JK	54/74LS114			54/74S114	D-21	4-38



3

MSI SELECTOR GUIDE BY FUNCTION

Arithmetic Operators (CLA = Carry Lookahead)

Function	DEVICE NO.	Description	No. of Bits	pd ns	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
Adder	74LS83	Full Binary 4-Bit w / Carry	4	15	95	5-6
Adder	74LS283	Full Binary 4-Bit w / Carry	4	15	95	5-109
Arithmetic Logic Unit	74LS181	ALU with External CLA	4	20	105	5-63

Counters

A = Asynchronous

S = Synchronous

Function	DEVICE NO.	Modulo	Parallel Load	Clock Transition	Max Clock Rate MHz (typ)	Clock to Q Output Delay ns (typ)	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
Asynchronous	74LS90	2x5			50	33	45	5-9
Asynchronous	74LS92	2x6		Z	50	33	45	5-9
Asynchronous	74LS93	2x8		7_	50	46	45	5-9
Asynchronous	74LS196	2x5	Α	٦_	60	48	60	5-89
Asynchronous	74LS197	2x8	Α	7_	70	60	60	5-89
Synchronous	74LS160	10 Presettable	s	٦	45	15	95	5-44
Synchronous	74LS161	16 Presettable	s		45	15	95	5-44
Synchronous	74LS162	10 Presettable	s	٦	45	15	95	5-44
Synchronous	74LS163	16 Presettable	s		45	15	95	5-44
Up / Down	74LS192	10	Α		40	30	85	5-75
Up / Down	74LS193	16	Α	丁	40	30	85	5-75
Up / Down	74LS190	10	Α		40	20	90	5-68
Up / Down	74LS191	16	Α	J	40	20	90	5-68

Decoders/Demultiplexers Unit Load (UL) = 40 μ A HIGH/1.6 mA LOW

Function	DEVICE NO.	Address Inputs	Active LOW Enable	Active LOW Outputs	Open Collector Output Voltage	Address Delay ns (typ)	Enable Delay ns (typ)	Power Dissipation mW (typ)	Fan-out (UL)	LSTTL Data Sheet Page No.
Dual 1-of-4	74LS139	2+2	1+1	4+4		22	19	34	5	5-22
Dual 1-of-4	74LS155	2	2+2	4+4		18	15	30	5	5-34
Dual 1-of-4	74LS156	2	2+2	4+4	5.5 V	33	26	31	5	5-34
1-Of-8	74LS259	3	1	8		30	19	60	5	5-108
1-of-8	74LS42	3	1	8		17	17	35	5	5-3
1-of-8	74LS138	3	3	8		22	21	34	- 5	5-19
1-of-10	74LS42	4 (BCD)		10		17		35	5	5-3

Lat	tche	3 S/	Flip	-FIC	ps


	l	1	Γ	1	I		1	T	
Function	DEVICE NO.	Data Inputs	Common Clear	Enable/Clock Inputs (Level)	Required Enable/Clock Pulse Width ns (typ)	Enable/Clock to Q Delay ns (typ)	Data to Q Delay ns (typ)	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
4-Bit R-S Latch	74LS279	4x(RS)	-	-	-	-	14	19	4-47
4-Bit D Latch	74LS196	4xD	L	1(L)	20	28	24	60	5-89
4-Bit D Latch	74LS197	4xD	L	1(L)	20	28	24	60	5-89
4-Bit D Flip-Flop	74LS175	4xD	L	1()	20	21	-	55	5-60
4-Bit D Flip-Flop	74LS298	4x2	-	1(¬_)	20	20	-	65	5-121
6-Bit D Flip-Flop	74LS174	6	L	1()	20	21	-	80	5-57
8-Bit Add. Latch	74LS259	1xD	L	1(L) 3 add. bits	11	18	28	70	5-108
4x4 Register File	74LS170	4xD	-	2	25	-	26	125	5-53
4x4 Register File (3-state)	74LS670	4xD	-	2	25	-	24	150	5-124

Function	DEVICE NO.	Enable Inputs	True Output	Complement Output	Select Delay ns (typ)	Enable Delay ns (typ)	Data Delay ns (typ)	Power Dissipation mW (typ)	Fan-Out (UL)	LSTTL Data Sheet Page No.
Quad 2-Input	74LS157	1	x		18	14	9	49	5	5-38
Quad 2-Input	74LS158	1		×	16	12	7	24	5	5-41
Quad 2-Input	74LS257	1	3-State		14	16	12	50	5	5-102
Quad 2-Input	74LS258	1		3-State	12	16	10	35	5	5-105
Quad 2-Input	74LS298	Clocked (edge-trigger)	X Latched		_	20	-	65	5	5-121
Dual 4-Input	74LS153	2	x		18	16	10	31	5	5-31
Dual 4-Input	74LS253	2	3-State		18	16	10	43	5	5-99
8-Input	74LS151	1	х	x	28	25	18	30	5	5-25
8-Input	74LS251	1	3-State	3-State	29	21	18	33	5	5-95
8-Input	74LS152			x	22	-	11	28	5	5-28

MSI SELECTOR GUIDE BY FUNCTION

	A = Asyn		Regist	t ers S = Sy	nchro	nous			
Function	DEVICE NO.	No. of Bits	Serial Entry	Parallel Entry No. of Bits	Clock Edge	Max Clock Freq MHz (typ)	Clock to Output Delay ns (typ)	Power Dissipation mW (typ)	LSTTL Data Sheet Page No.
Parallel-in / Parallel-out Shift Right	74LS95	4	D	48	7	36	20	65	5-15
Parallel-in / Parallel-out Shift Right	74LS195	4	J, K	48	J	39	17	70	5-85
Parallel-in / Parallel-out Shift Right	74LS295	4	D	48		28	40	75	5-117
Parallel-in / Parallel-out Bi-Directional	74LS194	4	DR, DL	48		36	16	75	5-81
Serial-in / Parallel-out	74LS164	8	2D	-		18	50	95	5-49
Parallel-in / Parallel-out	74LS174	6	-	6S		40	21	65	5-57
Parallel-in / Parallel-out	74LS175	4	-	48	丁	40	21	45	5-60
Parallel-in / Parallel-out	74LS298	4	_	2D MUX	Z	30	21	65	5-121
Multiport Registers	74LS170	16	-	4A	L	-	25	125	5-53
Multiport Registers	74LS670	16	-	4A	٦	-	30	150	5-124


LOW POWER SCHOTTKY



SSI Data Sheets

4

QUAD 2-INPUT NAND GATE



GUARANTEED OPERATING RANGES

DADT NUMBERS		SUPPLY VOLTAGE		TEMPERATURE
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS00X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS00X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVMDO	DADAMETED			LIMITS		LINITE	TECT COMPLETIONS (No 1)	
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	Innut I OW Valence	54	-		0.7	V	Current and Innet LOW Valence	
V _{IL}	Input LOW Voltage	74			0.8	7 '	Guaranteed Input LOW Voltage	
v _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	Outros IIICII Valence	54	2.5	3.4		V	V - MIN I - 400 - A V - V	
V _{OH} Ou	Output HIGH Voltage	74	2.7	3.4		1 ' 1	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IL}$	
V	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
VOL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
liH	Input HIGH Current	*		1.0	20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
'IH	input man current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 10 V$	
l _{IL}	Input LOW Current			-	-0.36	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^I ссн	Supply Current HIGH			0.8	1.6	mA	V _{CC} = MAX, V _{IN} = 0 V	
I _{CCL}	Supply Current LOW	-		2.4	4.4	mA	V _{CC} = MAX, Inputs Open	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

CVMPOL	DARAMETER		LIMITS		LINUTO	TEST SOMETIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output	3.0	5.0	10	ns	V _{CC} = 5.0 V	
^t PHL	Turn On Delay, Input to Output	3.0	5.0	10	ns	C _L = 15 pF	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time.

QUAD 2-INPUT NOR GATE



GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS02X	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
SN74LS02X	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADOL	DADAMETED	ADABATTD		LIMITS		LINITE	TEST CONDITIONS (Note 1)	
SYMBOL	YMBOL PARAMETER		MIN TYP		MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
V _{IL}	input LOVV Voltage	74			0.8] '	Guaranteeu input LOW Voltage	
V _{CD}	Input Clamp Diode Volta	age		0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	0	54	2.5	3.4			V - 14151 1 - 400 1 V - V	
v _{он}	Output HIGH Voltage	74	2.7	3.4		V	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IL}$	
· · · · · · · · · · · · · · · · · · ·	Output LOW Voltage	54,74		0.25	0.4	٧	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V	
V _{OL}	L Output LOW Voltage	74		0.35	0.5	٧	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
l	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
I _{IH}	input mon current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
^J IL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^І ссн	Supply Current HIGH			1.6	3.2	mA	V _{CC} = MAX, V _{IN} = 0 V	
ICCL	Supply Current LOW			2.4	5.4	mA	V _{CC} = MAX, Inputs Open	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	
t _{PLH}	Turn Off Delay, Input to Output	3.0	5.0	10	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output	3.0	5.0	10	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.

QUAD 2-INPUT NAND GATE



*OPEN COLLECTOR OUTPUTS

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE		TEMPERATURE			
	MIN	TYP	MAX	TEMPERATURE			
SN54LS03X	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
SN74LS03X	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

01/440.01	242445752			LIMITS			TEST COMPLETIONS (No. 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V	54			0.7	V	0		
V _{IL}	Input LOW Voltage	74			0.8	1 V	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
loн	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IL}$	
	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
L	Input HIGH Current		Ī	1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
^I IH	input mon current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 5.5 V$	
I _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
Іссн	Supply Current HIGH			0.8	1.6	mA	V _{CC} = MAX, V _{IN} = 0 V	
ICCL	Supply Current LOW			2.4	4.4	mA	V _{CC} = MAX, Inputs Open	


AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

CVMDOL	DADAMETED		LIMITS		LINUTC	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		
^t PLH	Turn Off Delay, Input to Output		14	22	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output		10	18	ns	$C_{L} = 15 \text{ pF, } R_{L} = 2.0 \text{ k}\Omega$	

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{2.} Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.

HEX INVERTER



GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS04X	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
SN74LS04X	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product,

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVMAPOL BARAMETER				LIMITS		LINUTC	TECT COMPITIONS (NI-ve 1)
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage
V _{IL}	input LOW Voltage	74			8.0		Guaranteed Input 2000 Voltage
V _{CD}	Input Clamp Diode Volta	ige		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
	Outros IIICH Voltano	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{II}$
VOH	Output HIGH Voltage	74	2.7	3.4]	VCC - WIN, IOH400 μA, VIN - VIL
V	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
lн	input High Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
Іссн	Supply Current HIGH			1.2	2.4	mA	$V_{CC} = MAX, V_{IN} = 0 V$
ICCL	Supply Current LOW			3.6	6.6	mA	V _{CC} = MAX, Inputs Open

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTC	TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS		
t _{PLH}	Turn Off Delay, Input to Output	3.0	5.0	10	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output	3.0	5.0	10	ns	C _L = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.
 Not more than one output should be shorted at a time.

HEX INVERTER



*OPEN COLLECTOR OUTPUTS

GUARANTEED OPERATING RANGES

DADT NUMBER		TENADEDATUDE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS05X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS05X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


0.44001	PARAMETER		LIMITS			TEST COMPUTIONS (N 4)	
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v _{iH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V _{IL} Input LOW Voltage	54			0.7	V	Constant I Com Value	
	74			0.8]	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
^І он	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IL}$
V	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V
VOL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
1	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
lH	input man current				0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
I _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
^І ссн	Supply Current HIGH			1.2	2.4	mA	V _{CC} = MAX, V _{IN} = 0 V
I _{CCL}	Supply Current LOW			3.6	6.6	mA	V _{CC} = MAX, Inputs Open

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTO	TEGT GOVERNMENT	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _{PLH}	Turn Off Delay, Input to Output		14	22	ns	V _{CC} = 5.0 V	
^t PHL	Turn On Delay, Input to Output		10	18	ns	$C_{L} = 15 \text{ pF, R}_{L} = 2.0 \text{ k}\Omega$	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

QUAD 2-INPUT AND GATE



GUARANTEED OPERATING RANGES

DADT AUGADEDO		TEMPEDATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS08X	4.5 V	, 5.0 V	5.5 V	−55°C to 125°C
SN74LS08X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADO	DADAMETED			LIMITS		LINUTO	TEST COMPLETIONS (No 1)	
SYMBOL	PARAMETER	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
···	Input LOW Voltage	54			0.7	v	Customate and Imput I OW Valtage	
V _{IL}	input LOVV Voltage	74			8.0]	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V	Output UICH Voltage	54	2.5	3.4	1	v	V = MIN I = = 400 "A V = V	
v _{он}	Output HIGH Voltage	74	2.7	3.4		1 °	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IH}$	
	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = V _{IL}	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = V_{IL}$	
1	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
lH.	input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
l _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^І ссн	Supply Current HIGH			2.4	4.8	mA	V _{CC} = MAX, Inputs Open	
CCL	Supply Current LOW			4.4	8.8	mA	V _{CC} = MAX, V _{IN} = 0 V	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	
^t PLH	Turn Off Delay, Input to Output		8.0	13	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		7.5	11	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25° C. 3. Not more than one output should be shorted at a time.

QUAD 2-INPUT AND GATE (WITH OPEN-COLLECTOR OUTPUT)



GUARANTEED OPERATING RANGES

DADT AU MADEDO		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEINIPERATURE
SN54LS09X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS09X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	PARAMETER			LIMITS			TECT COMPITIONS (No. 4)
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v _{iH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage
.,					0.7	v	Cuprenteed Innut I OW Voltage
V _{IL} Input LOW Voltage	74			0.8] "	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Voltage			0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
^І он	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IH}$
	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = V _{IL}
V _{OL}	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN$, $I_{OL} = 8.0$ mA, $V_{IN} = V_{IL}$
1	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
Iн	input nigh current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
I _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
^І ссн	Supply Current HIGH			2.4	4.8	mA	V _{CC} = MAX, Inputs Open
CCL	Supply Current LOW			4.4	8.8	mA	V _{CC} = MAX, V _{IN} = 0 V


AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}\text{C}$ (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	
t _{PLH}	Turn Off Delay, Input to Output		13	20	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	$C_{L} = 15 \text{ pF, } R_{L} = 2.0 \text{ k}\Omega$

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

4

TRIPLE 3-INPUT NAND GATE



GUARANTEED OPERATING RANGES

PART NUMBERS		TENADEDATUDE		
	MIN	TYP	MAX	TEMPERATURE
SN54LS10X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS10X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADOL	DADAMETER		LIMITS			UNITS	
SYMBOL	PARAMETER		MIN	TYP	TYP MAX		TEST CONDITIONS (Note 1)
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage
·	Input LOW Voltage	54			0.7	V	Currenteed Innut I OW Valence
V _{IL}	Input LOVV Voltage	74			0.8	v	Guaranteed Input LOW Voltage
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
	Outnot UICH Voltage	54	2.5	3.4		v	V - MIN I - 400 V - V
v _{он}	Output HIGH Voltage	74	2.7	3.4		\ \ \	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IL}$
V	Output LOW Voltage	54,74		0.25	0.4	٧	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V
VOL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
1	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
ΉΗ	input mon current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
I _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
Іссн	Supply Current HIGH			0.6	1.2	mA	V _{CC} = MAX, V _{IN} = 0 V
ICCL	Supply Current LOW			1.8	3.3	mA	V _{CC} = MAX, Inputs Open

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DADAMETED		LIMITS		LINUTO		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output	3.0	6.0	10	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output	3.0	6.0	10	ns	C _L = 15 pF	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time.

TRIPLE 3-INPUT AND GATE



GUARANTEED OPERATING RANGES

DART MUMAPERS	· ·	TEL 1050 A TUDE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS11X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS11X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TECT CONDITIONS (No. 4)	
STIMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
/ Innut I OW/ Voltage	54			0.7		Cuaranteed Innut I OW/ Voltage		
V _{IL}	Input LOW Voltage	74	-		0.8	V .	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	Outros HIGH Valence	54	2.5	3.4		- v	V - MIN I - 400 - A V - V	
Vон	Output HIGH Voltage	74	2.7	3.4]	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IH}$	
	Output LOW Voltage	54,74		0.25	0.4	٧	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = V _{IL}	
VOL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN$, $I_{OL} = 8.0 \text{ mA}$, $V_{IN} = V_{IL}$	
1	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
IH .	input man current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^І ссн	Supply Current HIGH			1.8	3.6	mA	V _{CC} = MAX, Inputs Open	
CCL	Supply Current LOW			3.3	6.6	mA	V _{CC} = MAX, V _{IN} = 0 V	

AC CHARACTERISTICS: T_A = 25°C (See Page 4-50 for Waveforms)

OVA ADOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX		
^t PLH	Turn Off Delay, Input to Output	4.0	8.5	13	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output	3.0	7.5	11	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.


4


SCHMITT TRIGGER GATE/INVERTER

DESCRIPTION – The LS13 and LS14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.

LOGIC AND CONNECTION DIAGRAMS





VIN VERSUS VOUT TRANSFER FUNCTION 5.0 Vcc = 5.0V TA = 25°C 3.0 2.0 0.0 0.4 0.8 1.2 1.6 2.0 VIN - INPUT VOLTAGE - VOLTS

Fig. 1

THRESHOLD VOLTAGE AND HYSTERESIS VERSUS POWER SUPPLY VOLTAGE




Fig. 2

THRESHOLD VOLTAGE AND HYSTERESIS VERSUS TEMPERATURE




Fig. 3

SN54LS14/SN74LS14

GUARANTEED OPERATING RANGES

DART NUMBERS		SUPPLY VOLTAGE					
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE			
SN54LS14X	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
SN74LS14X	4.75 V	5.0 V	5.25 V	O°C to 75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

01/44001	242445752			LIMITS			TEST COMPLETIONS (N 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V _{T+}	Positive-Going Threshold	Voltage		1.6		V	V _{CC} = 5.0 V
V _T -	Negative-Going Threshol	d Voltage		0.8		V	V _{CC} = 5.0 V
$V_{T+}-V_{T-}$	Hysteresis		0.4	0.8		V	V _{CC} = 5.0 V
v _{CD}	Input Clamp Diode Voltag	je		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V.	/ Out-ut IIICII Valta		2.5	3.4		V	V - MIN I400 V - V
V _{ОН}	Output HIGH Voltage	74	2.7	3.4]	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IL}$
V	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V
VOL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
I _{T+}	Input Current at Positive-Going Threshold			-0.14		mA	$V_{CC} = 5.0 \text{ V}, V_{IN} = V_{T+}$
I _T	Input Current at Negative-Going Threshol	d		-0.18		mA	V _{CC} = 5.0 V, V _{IN} = V _{T-}
1	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
ΉΗ	Input nigh current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
ССН	Supply Current HIGH	, , , , , , , , , , , , , , , , , , ,		8.6	16	mA	V _{CC} = MAX, V _{IN} = 0 V
ICCL	Supply Current LOW			12	21	mA	V _{CC} = MAX, V _{IN} = 4.5 V


AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	M	AX	UNITS	TEST CONDITIONS	
	T ANAMETER	LS13	LS14	ONTS	1231 CONDITIONS	
^t PLH	Propagation Delay, Input to Output	27	20	ns	V _{CC} = 5.0 V	
^t PHL	Propagation Delay, Input to Output	27	20	ns	C _L = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.
- 3. Not more than one output should be shorted at a time.



TRIPLE 3-INPUT AND GATE



*OPEN COLLECTOR OUTPUTS

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPEDATURE		
	MIN	TYP	MAX	TEMPERATURE
SN54LS15X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS15X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

DC CIT	MACIEMO MOCO	EII OI EIII	711110	1 L 1 1 1 L	1171011	- 117110	L (dilicas otrici wise specifica)	
0.4.40.01	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)	
SYMBOL			MIN	TYP	MAX UNITS	TEST CONDITIONS (Note 1)		
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage	
	I I OW Wells	54			0.7	V	Consensed Invest I OW Voltage	
V _{IL}	Input LOW Voltage	74			0.8	1 °	Guaranteed Input LOW Voltage	
v _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
^І он	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 \text{ V}, V_{IN} = V_{IH}$	
	Output LOW Voltage	54,74		0.25	0.4	V	V_{CC} = MIN, I_{OL} = 4.0 mA, V_{IN} = V_{IL}	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	V_{CC} = MIN, I_{OL} = 8.0 mA, V_{IN} = V_{IL}	
	Innut UICH Correct			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
Ін 🕆	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
I _{CCH}	Supply Current HIGH			1.8	3.6	mA	V _{CC} = MAX, Inputs Open	
I _{CCL}	Supply Current LOW			3.3	6.6	mA	$V_{CC} = MAX, V_{IN} = 0 V$	


AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

CVMPOL	PARAMETER		LIMITS		LINUTO	TEGT GOVERNO	
SYMBOL	PARAMETER	MIN	MIN TYP MAX		UNITS	TEST CONDITIONS	
t _{PLH}	Turn Off Delay, Input to Output	7.0	13	20	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output	5.0	10	15	ns	$C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega$	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

^{2.} Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.

DUAL 4-INPUT NAND GATE



GUARANTEED OPERATING RANGES

DART NUMBERS		TEMPEDATURE			
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE	
SN54LS20X	4.5 V	5.0 V	5.5 V	-55°C to 125°C	
SN74LS20X	4.75 V	5.0 V	5.25 V	0°C to 75°C	

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


0)/44001	DADAMETED	DADAMETED		LIMITS			TECT COMPITIONS (Notes 1)	
SYMBOL	PARAMETER		MIN	MIN TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage	
V _{IL}	input LOVV Voitage	74			0.8	1 "	Guaranteed input LOVV Voltage	
V _{CD}	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
.,	0	54	2.5	3.4		T .,	V - MIN I - 400 - A V - V	
V _{ОН}	Output HIGH Voltage	74	2.7	3.4		\ \ \	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IL}$	
V	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V _{OL}	Odiput LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{ N} = 2.7 V$	
lн	input nigh current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^І ссн	Supply Current HIGH			0.4	0.8	mA	V _{CC} = MAX, V _{IN} = 0 V	
l _{CCL}	Supply Current LOW			1.2	2.2	mA	V _{CC} = MAX, Inputs Open	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DADAMETER		LIMITS		LINUTC	TEGT CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _{PLH}	Turn Off Delay, Input to Output	3.0	7.0	12	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output	3.0	7.0	12	ns	C _L = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.
 Not more than one output should be shorted at a time.

DUAL 4-INPUT AND GATE



GUARANTEED OPERATING RANGES

DADT NUMBERO		TEMPEDATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS21X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS21X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


01/1.40.07	242445752			LIMITS			TEST CONDITIONS (Nov. 4)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	/IL Input LOW Voltage	54			0.7	v	Currenteed Input I OW Voltage	
VIL		74			0.8	\ \ \	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
.,	0	54	2.5	3.4		V	V - MIN I - 400 V - V	
v _{OH}	Output HIGH Voltage	74	2.7	3.4]	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IH}$	
·	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = V _{IL}	
VOL	Output LOW Voltage	74		0.35	0.5	V	$V_{CC} = MIN$, $I_{OL} = 8.0$ mA, $V_{IN} = V_{IL}$	
	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
IH.	input nigh Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
I _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
¹ ссн	Supply Current HIGH			1.2	2.4	mA	V _{CC} = MAX, Inputs Open	
ICCL	Supply Current LOW			2.2	4.4	mA	V _{CC} = MAX, V _{IN} = 0 V	

AC CHARACTERISTICS: T_A = 25°C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	
^t PLH	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		8.0	12	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.
- 3. Not more than one output should be shorted at a time.

DUAL 4-INPUT NAND GATE



*OPEN COLLECTOR OUTPUTS

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMASED AT USE		
PART NUIVIBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS22X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS22X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


							L (diffess officity)se specified)
		PARAMETER		LIMITS			TEST CONDITIONS (N. v. 4)
SYMBOL	PARAMETER			TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
.,	Innut I OW/ Valence	54			0.7	.,,	Consented Invest I OW Voltage
V _{IL}	Input LOW Voltage	74			0.8	 	Guaranteed Input LOW Voltage
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
^І он	Output HIGH Current				100	μΑ	V _{CC} = MIN, V _{OH} = 5.5 V, V _{IN} = V _{IL}
.,	0	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V
VOL	Output LOW Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
1	Innut HICH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
lн	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 5.5 V
l _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
^І ссн	Supply Current HIGH			0.4	0.8	mA	V _{CC} = MAX, V _{IN} = 0 V
lccr	Supply Current LOW			1.2	2.2	mA	V _{CC} = MAX, Inputs Open

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER	LIMITS			LIMITO	TECT COMPITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		14	22	ns	V _{CC} = 5.0 V	
^t PHL	Turn On Delay, Input to Output		10	18	ns	$C_{L} = 15 \text{ pF, } R_{L} = 2.0 \text{ k}\Omega$	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.

TRIPLE 3-INPUT NOR GATE



GUARANTEED OPERATING RANGES

DART NUMBERS	1	TT. 4000 471100		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS27X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS27X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADO	DADAMETED			LIMITS		LINUTO	TEST CONDITIONS (No 1)
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage
· · · · · · · · · · · · · · · · · · ·	Input LOW Voltage	54			0.7	V	Cuprantood Input I OW Voltage
VIL	VIL INDUIT LOVY VOITage	74			0.8	٧	Guaranteed Input LOW Voltage
V _{CD}	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
.,			2.5	3.4		V	V - MIN I - 400 - 4 V - V
VOH	Output HIGH Voltage	74	2.7	3.4		ľ	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IL}$
V	OL Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
VOL		74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
l	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
IH	input mon current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
IIL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
Іссн	Supply Current HIGH			2.0	4.0	mA	V _{CC} = MAX, V _{IN} = 0 V
ICCL	Supply Current LOW			3.4	6.8	mA	V _{CC} = MAX, Inputs Open

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	242445752		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX		
t _{PLH}	Turn Off Delay, Input to Output		8.0	13	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		8.0	13	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.
 Not more than one output should be shorted at a time.

8-INPUT NAND GATE



GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPEDATURE		
FANT NUIVIDENS	MIN	TYP	MAX	TEMPERATURE
SN54LS30X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS30X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADOL	PARAMETER			LIMITS			TEST CONDITIONS (AL 4)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage
V _{IL}	_ Input LOW Voltage	74			0.8]	Guaranteed input LOVV Voltage
v _{CD}	Input Clamp Diode Voltag	je		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V	Output HIGH Voltage	54	2.5	3.4		v	V = MIN I = -400 V = V
VOH	Output high voltage	74	2.7	3.4		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$V_{CC} = MIN, I_{OH} = -400 \mu\text{A}, V_{IN} = V_{IL}$
V	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
VOL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
lн	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
'IH	input man current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
I _{IL}	Input LOW Current				0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
ССН	Supply Current HIGH			0.35	0.5	mA	V _{CC} = MAX, V _{IN} = 0 V
ICCL	Supply Current LOW			0.6	1.1	mA	V _{CC} = MAX, Inputs Open

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-50 for Waveforms)

0/44001		LIMITS			LINITO	TEST SOURITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		7.0	12	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output		13	20	ns	C _L = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.

QUAD 2-INPUT OR GATE



GUARANTEED OPERATING RANGES

DADT MUMPEDO		TEMPEDATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS32X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS32X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVMDOL	DADAMETER			LIMITS			TEST COMPITIONS (New 1)	
SYMBOL	PARAMETER	FARAMEIER		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V _{II} Input LOW Voltage	54			0.7	V	Consensed Invest I OW Valence		
V _{IL}	input LOW voitage	74			0.8	7 °	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Voltage	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
······································	Output HICH Voltage	54	2.5	3.4		V	V - MAIN I 400 V - V	
v _{он}	Output HIGH Voltage	74	2.7	3.4]	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IH}$	
V	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = V _{IL}	
VOL	Culput LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN$, $I_{OL} = 8.0 \text{ mA}$, $V_{IN} = V_{IL}$	
l	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{ N} = 2.7 V$	
lH .	input morr current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
I _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^І ссн	Supply Current HIGH			3.1	6.2	mA	V _{CC} = MAX, Inputs Open	
ICCL	Supply Current LOW			4.9	9.8	mA	V _{CC} = MAX, V _{IN} = 0 V	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	7 014113	TEST CONDITIONS
t _{PLH}	Turn Off Delay, Input to Output	3.0	7.0	- 11	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output	3.0	7.0	⊲ 11	ns	C _L = 15 pF

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- 3. Not more than one output should be shorted at a time.

QUAD 2-INPUT NAND BUFFER



GUARANTEED OPERATING RANGES

DART NUMBERO		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS37X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS37X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED		1	LIMITS		LINITO	TEST COMPITIONS (Nov. 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
.,	Inn. A I OVA() / a / a a a	54			0.7	v	Consensed Innut I OW Voltage	
V _{IL}	Input LOW Voltage	74			0.8	1 °	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V	Output HIGH Voltage	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = -1.2 mA, V _{IN} = V _{II}	
V _{ОН}	Output high voitage	74	2.7	3.4]	VCC - WIN, IOH - 1.2 IIA, VIN - VIL	
V -	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 12 mA, V _{IN} = 2.0 V	
V _{OL}	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 24 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
l	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
liH	input mon current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^I CCH	Supply Current HIGH			0.9	2.0	mA	V _{CC} = MAX, V _{IN} = 0 V	
^I CCL	Supply Current LOW			6.0	12	mA	V _{CC} = MAX, Inputs Open	


AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	ONITS	TEST CONDITIONS	
t _{PLH}	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V	
^t PHL	Turn On Delay, Input to Output		10	15	ns	$C_{L} = 45 \text{ pF, R}_{L} = 667 \Omega$	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time.

4

QUAD 2-INPUT NAND BUFFER



*OPEN COLLECTOR OUTPUTS

GUARANTEED OPERATING RANGES

DART AUMPERC		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS38X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS38X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	DADAMETED			LIMITS		LIMITO	TECT COMPITIONS (News 1)	
STVIBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V _{II} Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage		
V _{IL}	input LOVV voitage	74			0.8	\ \ \	Guaranteed input LOW voitage	
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
loн	Output HIGH Current				250	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 V, V_{IN} = V_{IL}$	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 12 mA, V _{IN} = 2.0 V	
*OL	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 24 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
L	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
IH	input man cunent				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
^I ссн	Supply Current HIGH			0.9	2.0	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
ICCL	Supply Current LOW			6.0	12	mA	V _{CC} = MAX, Inputs Open	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TECT CONDITIONS	
STIMBUL	PARAMETER	MIN	TYP	MAX	I UNITS	TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		14	22	ns	V _{CC} = 5.0 V	
t _{PHL}	Turn On Delay, Input to Output		10	18	ns	$C_{L} = 45 \text{ pF, } R_{L} = 667 \Omega$	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.

DUAL 4-INPUT NAND BUFFER



GUARANTEED OPERATING RANGES

DADT AU MADEDO		TEMPEDATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS40X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS40X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


			LIMITS				
PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
Input LOW Voltage	54			0.7	\ \ \ \ \ \	Consensed lands LOW Valence	
input LOVV Voitage	74			0.8	0.8	Guaranteed Input LOW Voltage	
Input Clamp Diode Volta	ge		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
Output HIGH Voltage		2.5	3.4		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V - MIN 1.2 mA V - V	
Output High voltage	74	2.7	3.4] - '	$V_{CC} = MIN$, $I_{OH} = -1.2$ mA, $V_{IN} = V_{IL}$	
Output I OW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 12 mA, V _{IN} = 2.0 V	
Oatput LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 24 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
input man current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
Output Short Circuit Current (Note 3)		-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
Supply Current HIGH			0.45	1.0	mA	V _{CC} = MAX, V _{IN} = 0 V	
Supply Current LOW			3.0	6.0	mA	V _{CC} = MAX, Inputs Open	
	PARAMETER Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Current Input LOW Current Output Short Circuit Current (Note 3) Supply Current HIGH	PARAMETER Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input LOW Voltage Input HIGH Current Input LOW Current Output Short Circuit Current (Note 3) Supply Current HIGH	PARAMETER	LIMITS LIMITS MIN TYP Input HIGH Voltage 54	MIN TYP MAX	LIMITS UNITS PARAMETER LIMITS MIN TYP MAX UNITS Input HIGH Voltage 54 0.07 V Input Clamp Diode Voltage -0.65 -1.5 V Output HIGH Voltage 54 2.5 3.4 V Output LOW Voltage 54,74 0.25 0.4 V Input HIGH Current 1.0 20 μA Input LOW Current -0.36 mA Output Short Circuit Current (Note 3) -30 -100 mA Supply Current HIGH 0.45 1.0 mA	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTC	TEST CONDITIONS
	FANAIVIETEN	MIN	TYP	MAX	UNITS	
^t PLH	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		10	15	ns	$C_L = 45 \text{ pF, } R_L = 667 \Omega$

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.

DUAL 2-WIDE 2-INPUT/3-INPUT AND-OR-INVERT GATE



GUARANTEED OPERATING RANGES

DA DT AN IMPERC	<u> </u>	SUPPLY VOLTAGE		TEMPERATURE
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS51X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS51X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST COMPITIONS (Name 1)	
STIMBUL	PARAMETER	FANAWETEN		TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
V _{II} Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage		
V _{IL}	input LOVV Voltage	74			0.8	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Guaranteed input LOW Voltage	
v _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	Output HIGH Voltage	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{II}$	
VOH	Output high voltage	74	2.7	3.4		l	VCC = WINA, 10H = -400 μA, VIN = VIL	
V	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
*OL		74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
l	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
\ин 	Input mon current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
I _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Output Short Circuit		-15		-100	mA	V _{CC} = MAX, V _{OLIT} = 0 V	
	Current (Note 3)							
^І ссн	Supply Current HIGH			0.8	1.6	mA	$V_{CC} = MAX, V_{IN} = 0 V$	
I _{CCL}	Supply Current LOW			1.4	2.8	mA	V _{CC} = MAX, Inputs Open	


AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	
t _{PLH}	Turn Off Delay, Input to Output		8.0	13	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output		8.0	13	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
 Not more than one output should be shorted at a time.

4

3-2-2-3-INPUT AND-OR-INVERT GATE



GUARANTEED OPERATING RANGES

DART NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEIVIPERATURE
SN54LS54X	4.5 V	5.0 V	5.5 V	_5 5° C to 125°C
SN74LS54X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


			1 3	1 1 1 2		T	
SYMBOL	PARAMETER		MIN	LIMITS TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
VIL	Input LOW Voltage	54 74			0.7 0.8	·	Guaranteed Input LOW Voltage
√CD	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
	OH Output HIGH Voltage	54	2.5	3.4		1 ,,	V - ANN I - 400 - A V - V
∕он		74	2.7	3.4		$V = V_{CC} = MIN, I$	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IL}$
·/ - ·	Output LOW Voltage	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V
Or	Output LOW Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
IH	input more current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
IL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
os	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
^I ссн	Supply Current HIGH			0.8	1.6	mA	V _{CC} = MAX, V _{IN} = 0 V
ICCL	Supply Current LOW			1.0	2.0	mA	V _{CC} = MAX, Inputs Open

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	
t _{PLH}	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- 3. Not more than one output should be shorted at a time.

2-WIDE 4-INPUT AND-OR-INVERT GATE



GUARANTEED OPERATING RANGES

DART NII IMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS55X	4.5 V	5.0 V	5.5 V	-5°C to 125°C
SN74LS55X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)	
STIVIBUL	FANAIVILIEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
VIL	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
VIL.	input LOVV voltage	74			0.8		Gadrantesa Inpat 2011 Voltage	
v _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	` v	V _{CC} = MIN, I _{IN} = -18 mA	
V	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{II}$	
VOH	OH Output high voltage	74	2.7	3.4			VCC = WINV, IOH = 400 μA, VIN = VIL	
V	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
V _{OL}	Output LOVV Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
1	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
IH	input mair current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
I _{IL}	Input LOW Current				-0.36	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
laa	Output Short Circuit		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
los	Current (Note 3)				100		*CC (ALCAN) *OUT = 0 A	
Іссн	Supply Current HIGH			0.4	0.8	mА	$V_{CC} = MAX$, $V_{IN} = 0 V$	
^I CCL	Supply Current LOW			0.7	1.3	mA	V _{CC} = MAX, Inputs Open	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)


CVMPOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	
^t PLH	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V
t _{PHL}	Turn On Delay, Input to Output		10	15	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.

SN54LS73/SN74LS73

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION - The SN54LS73/SN74LS73 offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.



GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEIVIPENATURE
SN54LS73X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS73X	- 4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J/for Caramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

						T	1	
SYMBOL	PARAMETER			LIMITS	·	UNITS	TEST CONDITIONS (Note 1)	
			MIN	TYP	MAX			
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
* IL	input 2000 Voltage	74	1.		0.8] ,	for All Inputs	
V _{CD}	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
.,	Output HIGH Voltage	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
Vон	Output high voltage	74	2.7	3.4]	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH}	
*OL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
l _{IH}	Input HIGH Current J, K Clear Clock			-	20 60 80	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
	J, K Clear Clock				0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 5.5 V	
hL ,	Input LOW Current J, K Clear Clock				-0.36 -0.8 -0.72	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
os	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
lcc	Power Supply Current			4.0	8.0	mA	V _{CC} = MAX, V _{CP} = 0 V	
	I				1		L	

MODE SELECT – TRUTH TABLE

OPERATING MODE		INPUTS		OUTPUTS		
OPERATING MODE	C̄D	J	К	a	ā	
Reset (Clear)	L	x	х	L	Н	
Toggle	н	h	h	q	q	
Load "0" (Reset)	н	1	h	L	н	
Load "1" (Set)	н	ħ	ı	н	L	
Hold	н	ı	1	q	q	

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: T_A = 25°C (See Page 4-51 for Waveforms)

SYMBOL	PARAMETER			LINITO	TEGE CONDITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 1	
^t PLH ^t PHL	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 1	V _{CC} = 5.0 V, C _L = 15 pF
t _{PLH}	Propagation Delay, Clear to Output		11 16	16 24	ns	Fig. 2	

AC SET-UP REQUIREMENTS: T_A = 25°C (See Page 4-51 for Waveforms)

SYMBOL	PARAMETER	İ	LIMITS		UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	UNITS			
t _W CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3		
t _W CP(L)	Clock Pulse Width (LOW)	15	10		ns			
tw	Clear Pulse Width	15	10		ns	Fig. 2		
t _s (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V _{CC} = 5.0 V	
t _h (H)	Hold Time HIGH, J or K to Clock	0	-10		ns	Fig. 3		
t _s (L)	Set-up Time LOW, J or K TO Clock	15	10		ns			
t _h (L)	Hold Time LOW, J or K to Clock	0	-13		ns			


- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.
- SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (t_h) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

SN54LS74/SN74LS74

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION – The SN54LS74/SN74LS74 dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and \overline{Q} outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.



GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE						
	MIN	TYP	MAX	TEMPERATURE				
SN54LS74X	4.5 V	5.0 V	5.5 V	−55°C to 125°C				
SN74LS74X	4.75 V	5.0 V	5.25 V	0°C to 75°C				

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

				LIMITS			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
√ıн	Input HIGH Voltage	-	2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V.	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage
V _{IL}	input LOW Voltage	74			0.8		for All Inputs
V _{CD}	Input Clamp Diode Voltag	е		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
,	Outros IIICII Valtara	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$
√он	Output HIGH Voltage	74	2.7	3.4		'	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} o
[√] OL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
-IIH	Input HIGH Current Data Clock, Set Clear				20 40 60	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
	Data Clock, Set Clear				0.1 0.2 0.3	mA	V _{CC} = MAX, V _{IN} = 10 V
IL	Input LOW Current Data Clock, Set Clear			·	-0.4 -0.8 -1.2	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
os	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
сс	Power Supply Current			4.0	8.0	mA	$V_{CC} = MAX, V_{CP} = 0 V$

SN54LS74/SN74LS74

MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS	OUTPUTS		
OPERATING MODE	s _D	C _D	D	Q	ā
Set	L	Н	х	н	L
Reset (Clear)	н	L	×	L	н
*Undetermined	L	L	×	н	н
Load "1" (Set)	н	н	h	н	L
Load "0" (Reset)	н	н	1	L	Н

^{*}Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

CVAADOL	DADAMETED		LIMITS			UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS	
f _{MAX}	Maximum Clock Freque	ency	30	45		MHz	Fig. 1	
^t PLH ^t PHL	Propagation Delay, Clock to Output	. '		15 22	20 30	ns	Fig. 1	$V_{CC} = 5.0 \text{ V},$ $C_{L} = 15 \text{ pF}$
t _{PLH}	Propagation Delay,			- 10	15	ns	Fig. 2	
t _{PHL}	Set or Clear to Output	CP = L		18	25			}
^t PHL		CP = H		26	35			1


AC SET-UP REQUIREMENTS: $T_A = 25^{\circ}C$ (See Page 4-51 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LIMITO	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS		
t _w CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 1	
tw	Set or Clear Pulse Width	15	10		ns	Fig. 2	
t _s (H)	Set-up Time HIGH, Data to Clock	10	6		ns		V _{CC} = 5.0 V
t _h (H)	Hold Time HIGH, Data to Clock	0	-14		ns	Fig. 1	
t _s (L)	Set-up Time LOW, Data to Clock	20	14		ns		
t _h (L)	Hold Time LOW, Data to Clock	0	-6		ns		

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

4

QUAD 2-INPUT EXCLUSIVE OR GATE



	TR	UTH TAE	BLE						
	11	IN OUT							
	Α	В	Z						
	٦	L	L						
-	L	н	н						
1	н	L	н						
	н	н	L						

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEIMPERATURE
SN54LS86X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS86X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS			TECT COMPLETIONS (No 1)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH voltage for All Inputs	
V.	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
V _{IL}	input LOVV Voltage	74			0.8] . `	for All Inputs	
v _{CD}	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
v _{он}	Output HIGH Voltage	74	2.7	3.4		ľ	V _{IN} = V _{IH} or V _{IL} per Truth Table	
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH}	
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA or V _{IL} per Truth Table	
l	Input HIGH Current				40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
liH .	input riigh current				0.2	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^І ссн	Supply Current		1	6.1	10	mA	V _{CC} = MAX	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)


SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX		TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay, Other Input LOW			12 17	ns	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay, Other Input HIGH			10 12	ns	C _L = 15 pF	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.

4

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION – The SN54LS109/SN74LS109 consists of two high speed completely independent transition clocked $J\overline{K}$ flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The $J\overline{K}$ design allows operation as a D flip-flop by simply connecting the J and \overline{K} pins together.



GUARANTEED OPERATING RANGES

DA DT AU MADEDO		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS109X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS109X	4.75 V	5.0 V	5.25 V	O°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)	
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage	
*IL	Input LOW Voltage	74			0.8]	for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
.,	0	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
V _{ОН}	Output HIGH Voltage	74	2.7	3.4]	V _{IN} = V _{IH} or V _{IL} per Truth Table	
v _{ol}	Output LOW Voltage	54,74		0.25	0.4	٧	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} c	
*OL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
l _{IH}	Input HIGH Current J, K Clock, Set Clear				20 40 80	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
111	J, K Clock, Set Clear				0.1 0.2 0.4	mA	V _{CC} = MAX, V _{IN} = 10 V	
IIL	Input LOW Current J, K Clock, Set Clear				-0.4 -0.8 -1.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
lcc	Power Supply Current			4.0	8.0	mA	V _{CC} = MAX, V _{CP} = 0 V	

SN54LS109/SN74LS109

MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS	OUTPUTS			
OPERATING MODE	\overline{s}_D	¯C _D	J	ĸ	a	ā
Set	L	Н	×	х	Н	L
Reset (Clear)	Н	L	×	×	L	н
*Undetermined	L	L	×	×	н	н
Load "1" (Set)	н	н	h	h	н	L
Hold	н	н	ı	h	q	q
Toggle	н	н	h	1	q	q
Load "O" (Reset)	н	н	1	ı	L	н

^{*}Both outputs will be HIGH while both $\overline{S_D}$ and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

CVMDOL				LIMITS		UNITS	TEGT CONDITIONS		
SYMBOL			MIN	TYP	MAX		TEST CONDITIONS		
f _{MAX}			flaximum Clock Frequency 30	45		MHz	Fig. 1		
t _{PLH}	Propagation Delay, Clock to Output			15 22	20 30	ns	Fig. 1	Fig. 1 V _{CC} = 5.0 V _C C _L = 15 pF	
tpLH Propagation Delay,				10	15	ns	Fig. 2	1	
t _{PHL}	Set or Clear to Output	CP = L		18	25				
^t PHL		CP = H		26	35	7			

AC SET-UP REQUIREMENTS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

SYMBOL	DADAMETER		LIMITS		LINUTO	TECT COMPITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _W CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 1	
tw	Set or Clear Pulse Width	15	10		ns	Fig. 2	
t _s (H)	Set-up Time HIGH, Data to Clock	18	12		ns		V _{CC} = 5.0 V
t _h (H)	Hold Time HIGH, Data to Clock	0	-13		ns	Fig. 1	
t _s (L)	Set-up Time LOW, Data to Clock	20	13		ns		
t _h (L)	Hold Time LOW, Data to Clock	0	-12		ns	[

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.
- 3. Not more than one output should be shorted at a time.
- SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

^lcc

Power Supply Current

SN54LS112/SN74LS112

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION — The SN54LS112/SN74LS112 dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOGIC SYMBOL LOGIC DIAGRAM (EACH FLIP-FLOP) CLEAR (CD) COMPAN (

CLOCK (CP)

 $V_{CC} = MAX, V_{CP} = 0 V$

GND = Pin 8

GUARANTEED OPERATING RANGES

DART NUMBERO		SUPPLY VOLTAGE		TEMPEDATURE
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS112X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS112X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CV44DQI	DADAMETED			LIMITS			TEST CONDITIONS (No. 4)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
v _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage
*IL	mput corr voltage	74			0.8] ,	for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V	Output HIGH Voltage	54	2.5	3.4		v	V _{CC} = MIN, I _{OH} = -400 μA
Vон	Output high voitage	74	2.7	3.4		ľ	V _{IN} = V _{IH} or V _{IL} per Truth Table
Vo	Output LOW Voltage	54,74		0.25	0.4	V	IOL = 4.0 mA VCC = MIN, VIN = VIH or
VOL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
l _{IH}	Input HIGH Current J, K Set, Clear Clock				20 60 80	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
	J, K Set, Clear Clock				0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 5.5 V
l _{IL}	Input LOW Current J, K Set, Clear Clock				-0.36 -0.8 -0.72	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V

8.0

mΑ

4.0

SN54LS112/SN74LS112

MODE SELECT - TRUTH TABLE

005047100 4005		INPUTS			OUTPUTS		
OPERATING MODE	≅D	_cD	J	, K	Q	ā	
Set	L	н	×	×	Н	L	
Reset (Clear)	н	L	x	×	L	н	
*Undetermined	L	L	×	×	н	н	
Toggle	н	н	h	h	q	q	
Load "0" (Reset)	н	н	1	h	L	н	
Load "1" (Set)	н	Н	h	1	н	L	
Hold	н	н	ı	ı	q	q	

^{*}Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: $T_A = 25^{\circ}C$ (See Page 4-51 for Waveforms)

SYMBOL	PARAMETER						
		MIN	TYP	MAX	UŅITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 3	
^t PLH ^t PHL	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 3	V _{CC} = 5.0 V, C _L = 15 pF
t _{PLH}	Propagation Delay, Set or Clear to Output		11 16	16 24	ns	Fig. 2	

AC SET-UP REQUIREMENTS: $T_A = 25^{\circ}C$ (See Page 4-51 for Waveforms)

SYMBOL PARAMETER	DADAMETED		LIMITS	,		TEGT COMPLETIONS	
	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
t _W CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3	
t _W CP(L)	Clock Pulse Width (LOW)	15	10		ns		
^t w	Set or Clear Pulse Width	15	10		ns	Fig. 2	
t _s (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V _{CC} = 5.0 V
t _h (H)	Hold Time HIGH, J or K to Clock	0	-10		ns	Fig. 3	
t _s (L)	Set-up Time LOW, J or K to Clock	15	10		ns		
t _h (L)	Hold Time LOW, J or K to Clock	0	-13		ns		


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

SN54LS113/SN74LS113

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION — The SN54LS113/SN74LS113 offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOGIC SYMBOL 3 J SD Q 5 11 J SD Q 8 1-0 CP 13-0 CP 2 K Q 0-6 12 K Q 0-8 VCC = Pin 14 GND = Pin 7



GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS113X	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
SN74LS113X	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) SYMBOL PARAMETER LIMITS UNITS TEST CONDITIONS (Note 1)

v _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage
V _{IL}	mput LOVV Voltage	74			0.8	\	for All Inputs
V _{CD}	Input Clamp Diode Voltage	9		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V	Output HIGH Voltage	54	2.5	3.4		v	$V_{CC} = MIN, i_{OH} = -400 \mu A$
VOH	Output nigh voitage	74	2.7	3.4		1 °	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
*OL	Output LOVY Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
Iн	input HIGH Current J, K Set Clock				20 60 80	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
	J, K Set Clock				0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 5.5 V
I _{IL}	Input LOW Current J, K Set Clock				-0.36 -0.8 -0.72	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
lcc	Power Supply Current			4.0	8.0	mA	V _{CC} = MAX, V _{CP} = 0 V

SN54LS113 /SN74LS113

MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS		OUTPUTS		
OFERATING MODE	₹D	j	К	Q	ā	
Set	L	×	х	н	L	
Toggle	н	h	h	q	q	
Load "0" (Reset)	н	Ł	h	L	Н	
Load "1" (Set)	Н	h	ı	н	L	
Hold	н	1	ı	q	q	

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LINITO	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	1E31 CONDITIONS		
f _{MAX}	Maximum Clock Frequency	30	45		MHz	Fig. 3		
^t PLH ^t PHL	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 3	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
t _{PLH}	Propagation Delay, Set to Output		11 16	16 24	ns	Fig. 2		

AC SET-UP REQUIREMENTS: T_A = 25°C (See Page 4-51 for Waveforms)


SYMBOL	PARAMETER		LIMITS		LIMITO	TEST CONDITIONS	
STIVIDUL	PARAMETER	MIN	TYP	MAX	UNITS		
t _W CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3	
t _W CP(L)	Clock Pulse Width (LOW)	15	10		ns		
t _W	Set Pulse Width	15	10		ns	Fig. 2	
t _s (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V _{CC} = 5.0 V
t _h (H)	Hold Time HIGH, J or K to Clock	0	-10		ns	Fig. 3	
t _s (L)	Set-up Time LOW, J or K to Clock	15	10		ns		
t _h (L)	Hold Time LOW, J or K to Clock	0	-13		ns		

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

SN54LS114/SN74LS114

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION — The SN54LS114/SN74LS114 offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.



GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS114X	4.5 V	5.0 V	5.5 V	-55°C to 125°C			
SN74LS114X	4.75 V	5.0 V	5.25 V	0°C to 75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHA	CHARACTERISTICS OVER OPERATING TEM				RATURE	RANGE	= (unless otherwise specified)	
SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS (Note 1)	
J111150E			MIN	TYP	MAX	Oillio	TEST SONDITIONS (Note 1)	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
* IL	input 2011 Voltage	74			0.8		for All Inputs	
√cD	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
,	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$	
√он	Output high voitage	74	2.7	3.4		'	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	٧	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} o	
*OL	Output 2011 Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
T.	Input HIGH Current J, K Set Clear Clock				20 60 120 160	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
	J, K Set Clear Clock				0.1 0.3 0.6 0.8	mA	$V_{CC} = MAX$, $V_{IN} = 5.5 V$	
lL .	Input LOW Current J, K Set Clear Clock				-0.36 -0.8 -1.6 -1.44	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^l cc	Power Supply Current			4.0	8.0	mA	$V_{CC} = MAX, V_{CP} = 0 V$	

SN54LS114/SN74LS114

MODE SELECT – TRUTH TABLE

OPERATING MODE		INPUTS			OUTPUTS	
OPERATING MODE	\overline{s}_D	\overline{c}_D	J	К	a	ā
Set	L	Н	×	×	Н	L
Reset (Clear)	н	L	×	×	L	Н
*Undetermined	L	L	×	×	Н	н
Toggle	. Н	н	h	h	q	q
Load "0" (Reset)	н	н	ı	h	L	н
Load "1" (Set)	н	н	h	.1	н	L
Hold	н	Н	I	ı	q	q

^{*}Both outputs will be HIGH while both \overline{S}_D and \overline{C}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{C}_D go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-51 for Waveforms)


0141001	DADAAGTED		LIMITS		LINUTC	TEST CONDITIONS	
SYMBOL	PARAMETER -	MIN	TYP	MAX	UNITS		
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 3	
^t PLH ^t PHL	Propagation Delay, Clock to Output		11 16	16 24	ns	Fig. 3	$V_{CC} = 5.0 \text{ V},$ $C_L = 15 \text{ pF}$
t _{PLH}	Propagation Delay, Set or Clear to Output		11 16	16 24	ns	Fig. 2	l


AC SET-UP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$ (See Page 4-51 for Waveforms)

CVAADOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL		MIN	TYP	MAX	UNITS		
t _W CP(H)	Clock Pulse Width (HIGH)	18	12		ns	Fig. 3	
t _W CP(L)	Clock Pulse Width (LOW)	15	10		ns		
^t W	Set or Clear Pulse Width	15	10		ns	Fig. 2	
t _s (H)	Set-up Time HIGH, J or K to Clock	20	13		ns		V _{CC} = 5.0 V
t _h (H)	Hold Time HIGH, J or K to Clock	0	-10	-	ns	Fig. 3	
t _s (L)	Set-up Time LOW, J or K to Clock	15	10		ns		
t _h (L)	Hold Time LOW, J or K to Clock	0	-13		ns		

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.
- 3. Not more than one output should be shorted at a time.
- 4. SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
- 5. HOLD TIME (th) is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

QUAD 3-STATE BUFFERS WITH ACTIVE HIGH ENABLES





 GUARANTEED OPERATING RANGES

 PART NUMBERS
 SUPPLY VOLTAGE
 TEMPERATURE

 SN54LS125X
 MIN
 TYP
 Max

 SN54LS125X
 4.5 V
 5.0 V
 5.5 V
 -55°C to 125°C

SN54LS126X 4.5 V 5.0 V 5.5 V -55 C to 12
SN74LS125X 5.74LS126X 4.75 V 5.25 V 0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plasse Dip See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
OTTAL	, All All All All All All All All All Al		MIN	TYP	MAX	U.V.	1237 CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs	
VII	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
*IL	input LOTT Tonage					, v	Ann All Income	

*IH	indu incli valage		2.0			•	for All Inputs		
V _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Inpu	ıt LOW Voltage	
VIL.	input LOVV Voltage	74			0.8]	for All Inputs		
V _{CD}	Input Clamp Diode Voltage)		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA		
	Output HIGH Voltage	54	2.4	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN, V _{IN} = V _{IH} or	
VOH	Output Fild IT Voltage	74	2.4	3.1		V	I _{OH} = -2.6 mA	V _{IL} per Truth Table	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 12 mA	VCC = MIN, VIN = VIH or	
*OL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 24 mA	V _{IL} per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX$, $V_{OUT} = 2.4 V$, $V_E = V_{IL}$		
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX$, $V_{OUT} = 0.4 V$, $V_E = V_{IL}$		
l	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{II}	_{ij} = 2.7 V	
IH	input filed Current				0.1	mA	V _{CC} = MAX, V _{II}	_V = 10 V	
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{II}	_V = 0.4 V	
los	Output Short Circuit Current (Note 3)		-30		-100	mA	V _{CC} = MAX, V _C	_{OUT} = 0 V	
	Power Supply Current,	LS125			16	mA	V _{CC} = MAX, V _{II}	1 = 0 V, VE = 0 V	
loo	Outputs LOW	LS126			20	mA		₁ = 0 V, V _E = 4.5 V	
Icc	Power Supply Current,	LS125			20	mA	1 00 1	₁ = 0 V, V _E = 4.5 V	
	Outputs Off	LS126			24	mA	V _{CC} = MAX, V _{II}	V = 0 A' AE = 0 A	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 3. Not more than one output should be shorted at a time.

SN54LS125/SN74LS125 • SN54LS126/SN74LS126

TRUTH TABLES

LS125

LS126

INP	UTS	OUTPUT
E	D	001101
Н	L	L.
н	Н	н
L	X	(Z)

L = LOW Voltage Level

H = HIGH Voltage Level X = Don't Care

(Z) = High Impedance (off)

AC CHARACTERISTICS: TA = 25°C

01/440.01	5454445755		LIMITS			UNITS TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		
^t PLH ^t PHL	Propagation Delay, Data to Output			10 16	ns	Fig. 2	V - 50V
^t PZH	Output Enable Time to HIGH Level			16	ns	Figs. 4, 5	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF}$
^t PZL	Output Enable Time to LOW Level			30	ns	Figs. 3, 5	Figs. 3, 5 $R_L = 667 \Omega$
^t PLZ	Output Disable Time from LOW Level			15	ns	Figs. 3, 5	V _{CC} = 5.0 V C _L = 5 pF
^t PHZ	Output Disable Time from HIGH Level			23	ns	F: 4 F -	$R_L = 667 \Omega$




Fig. 1




Fig. 2




Fig. 3





Fig. 4



SWITCH POSITIONS

SYMBOL	SW1	SW2	
^t PZH	Open	Closed	
^t PZL	Closed	Open	
tPLZ	Closed	Closed	
^t PHZ	Closed	Closed	

Fig. 5

QUAD 2-INPUT SCHMITT TRIGGER NAND GATE

DESCRIPTION — The SN54LS132/SN74LS132 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional NAND Gates.

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than V_{T+} (MAX), the gate will respond to the transitions of the other input as shown in Figure 1.

LOGIC AND CONNECTION DIAGRAM DIP (TOP VIEW) VIN VERSUS VOUT TRANSFER FUNCTION 5.0 VICC = 5.0V TA = 25°C 1.0 VIN - INPUT VOLTAGE - VOLTS Fig. 1

THRESHOLD VOLTAGE AND HYSTERESIS VERSUS POWER SUPPLY VOLTAGE




Fig. 2

THRESHOLD VOLTAGE AND HYSTERESIS VERSUS TEMPERATURE




Fig. 3

SN54LS132/SN74LS132

GUARANTEED OPERATING RANGES

DART NUMBERO		TEA.4050 A TUDE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS132X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS132X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0.44001	DADA445750	DARAMETER		LIMITS		LINUTO	TEST CONDITIONS (No. 4)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{T+}	Positive-Going Threshold	Voltage		1.6		V	V _{CC} = 5.0 V	
v _T	Negative-Going Threshold	l Voltage		0.8		٧	V _{CC} = 5.0 V	
√ _{T+} -∨ _{T-}	Hysteresis		0.4	0.8		V	V _{CC} = 5.0 V	
V _{CD}	Input Clamp Diode Voltag	е		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
		54	2.5	3.4		.,		
V _{ОН}	Output HIGH Voltage	74	2.7	3.4		٧	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$, $V_{IN} = V_{IL}$	
.,	0	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V	
VOL	Output LOW Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
I _{T+}	Input Current at Positive-Going Threshold			-0.14		mA	V _{CC} = 5.0 V, V _{IN} = V _{T+}	
I _T	Input Current at Negative-Going Threshold	1		-0.18		mA	V _{CC} = 5.0 V, V _{IN} = V _T	
	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
liH .	input migh current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^І ссн	Supply Current HIGH	-		5.9	11	mA	V _{CC} = MAX, V _{IN} = 0 V	
I _{CCL}	Supply Current LOW			8.2	14	mA	V _{CC} = MAX, V _{IN} = 4.5 V	


AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LIMITO	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	
^t PLH	Turn Off Delay, Input to Output			22	ns	V _{CC} = 5.0 V
^t PHL	Turn On Delay, Input to Output			22	ns	C _L = 15 pF

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.
 Not more than one output should be shorted at a time.



13-INPUT NAND GATE



GUARANTEED OPERATING RANGES

DADT NUMBERS		SUPPLY VOLTAGE		TEMPEDATURE	
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE	
SN54LS133X	4.5 V	5.0 V	5.5 V	-55°C to 125°C	
SN74LS133X	4.75 V	5.0 V	5.25 V	0°C to 75°C	

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


OVARDOL	CVAADOL DADAMETED		LIMITS		LINUTO	T50T 00110110110 (1)		
SYMBOL PARAMETER			MIN	TYP MAX		UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage	
	Innut I OW Valtage	54			0.7	v	Currentsed Innut I OW Voltage	
V _{IL}	Input LOW Voltage	74			0.8]	Guaranteed Input LOW Voltage	
V _{CD}	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
.,			2.5	3.4		.,	V - MIN I - 400 - A V - V	
v _{он}	OH Output HIGH Voltage	74	2.7	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IL}$	
	/ Outrant OW/ \/-	54,74		0.25	0.4	V	V _{CC} = MIN, I _{OL} = 4.0 mA, V _{IN} = 2.0 V	
VOL	Output LOW Voltage	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$	
1	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
ин	input riidir current				0.1	mA	$V_{CC} = MAX, V_{IN} = 10 V$	
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
Іссн	Supply Current HIGH			0.35	0.5	mA	V _{CC} = MAX, V _{IN} = 0 V	
CCL	Supply Current LOW			0.6	1.1	mA	V _{CC} = MAX, Inputs Open	

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	DARAMETER		LIMITS		UNITS		
	PARAMETER	MIN	TYP	MAX		TEST CONDITIONS	
^t PLH	Turn Off Delay, Input to Output		10	15	ns	V _{CC} = 5.0 V	
^t PHL	Turn On Delay, Input to Output		20	30	ns	C _L = 15 pF	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time.

QUAD 2-INPUT EXCLUSIVE OR GATE



TH	TRUTH TABLE						
1	IN						
Α	В	Z					
L	L	L					
L	н	н					
н	L	н					
н	н	L					

*Open Collector Outputs

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
PART NOIVIBERS	MIN	TYP	MAX	TEINITERATORE
SN54LS136X	4.5 V	5.0 V	5.5 V	-55°C to 125°C
SN74LS136X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADOL	DADAMETER			LIMITS		LINUTO	TECT COMPITIONS (Nove 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH voltage for All Inputs
· · · · · · · · · · · · · · · · · · ·	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage
V _{IL}	input LOVV Voitage	74			0.8]	for All Inputs
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
loн	Output HIGH Current				100	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 V$ $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
.,	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH}
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA or V _{IL} per Truth Table
	Innut HIGH Current				40	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
¹ IH	IH Input HIGH Current				0.2	mA	V _{CC} = MAX, V _{IN} = 5.5 V
l _{IL}	Input LOW Current				-0.6	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
lcc	Power Supply Current			6.1	10	mA	V _{CC} = MAX

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER	LIMITS			LINUTO	TEGT COMPLETIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
t _{PLH}	Propagation Delay, Other Input LOW			23 23	ns	V _{CC} = 5.0 V
^t PLH ^t PHL	Propagation Delay, Other Input HIGH			23 23	ns	$C_{L} = 15 \text{ pF, R}_{L} = 2.0 \text{ k}\Omega$

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.

QUAD 2-INPUT EXCLUSIVE NOR GATE



TRUTH TABLE						
tr	OUT					
Α	В	Z				
L	L	н				
L	н	L				
н	L.	L				
н	н	н				

*Open Collector Outputs

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS266X	4.5 V	5.0 V	5.5 V	− 5°C to 125°C
SN74LS266X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	SYMBOL PARAMETER		(Ω)	LIMITS		UNITS	TEST CONDITIONS (Note 1)
STIVIDOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH voltage for All Inputs
V	nput LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage
V _{IL}	LOW Voltage	74			0.8	"	for All Inputs
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
l _{ОН}	Output HIGH Current				100	μΑ	V _{CC} = MIN, V _{OH} = 5.5 V V _{IN} = V _{IH} or V _{II} per Truth Table
			<u> </u>	0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH}
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA or V _{IL} per Truth Table
1	H Input HIGH Current				40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
liH					0.2	mA	V _{CC} = MAX, V _{IN} = 10 V
IIL	Input LOW Current				-0.6	mA	V _{CC} = MAX, V _{IN} = 0.4 V
^l cc	Power Supply Current			8.0	13	.mA	V _{CC} = MAX


AC CHARACTERISTICS: $T_A = 25$ °C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER	LIMITS			LINUTO	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH ^t PHL	Propagation Delay, Other Input LOW			23 23	ns	V _{CC} = 5.0 V
t _{PLH}	Propagation Delay, Other Input HIGH			23 23	ns	$C_{L} = 15 \text{ pF, R}_{L} = 2.0 \text{ k}\Omega$

NOTE

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25° C.

QUAD SET-RESET LATCH



TRUTH TABLE

L	NPUT	OUTPUT						
\overline{S}_1	₹	R	(Q)					
L	L	L	h					
L	X	Н	н					
X	L	Н	Н					
Н	н	L	L					
Н	Н	Н	No Change					

- L = LOW Voltage Level
- H = HIGH Voltage Level
- X = Don't Care
- h = The output is HIGH as long as S₁ or S₂ is LOW. If all inputs go HIGH simultaneously, the output state is indeterminate; otherwise, it follows the Truth Table.

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})				
	MIN	TYP	MAX	TEMPERATURE		
SN54LS279X	4.5 V	5.0 V	5.5 V	-55°C to 125°C		
SN74LS279X	4.75 V	5.0 V	5.25 V	0°C to 75°C		

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	PARAMETER			LIMITS		LIMITO	TECT CONDITIONS (News 1)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
v _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH voltage for All Inputs
	I 1 O W W - 1	54			0.7	V	Guaranteed Input LOW Voltage
VIL	Input LOW Voltage	74	1		0.8	l	for All Inputs
v _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA
·	OH Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
Vон		74	2.7	3.4] ·	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
.,	Output LOW/ Valence	54,74		0.25	0.4	٧	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH}
VOL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA or V _{IL} per Truth Table
	Innuit HICH Commont				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
liH.	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
l _{IL}	input LOW Current				-0.4	. mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note3)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
^І ссн	Supply Current			3.8	7.0	mA	V _{CC} = MAX

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.
- 3. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}$ C (See Page 4-50 for Waveforms)

SYMBOL	PARAMETER	LIMITS			LIMITE	TEST COMPLETIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH	Propagation Delay, \$\overline{S}\$ to Output			22	ns	V - 50 V
PHL	IL Tropagation belay, 5 to Output			15		V _{CC} = 5.0 V
^t PHL	Propagation Delay, R to Output		-	27	ns	C _L = 15 pF

SN54LS365/SN74LS365 • SN54LS366/SN74LS366 SN54LS367/SN74LS367 • SN54LS368/SN74LS368


SN54LS365/SN74LS365 HEX 3-STATE BUFFER WITH COMMON 2-INPUT NOR ENABLE



TRUTH TABLE

II	NPUT	CUEDUE	
Ē ₁	Ē ₂ D		OUTPUT
L	L	L	L
L	L	Н	Н
Н	Х	Х	(Z)
Х	Н	Х	(Z)


SN54LS367/SN74LS367 HEX 3-STATE BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INP	UTS	OUTDUT
Ē	D	OUTPUT
L	L	L
L	Н	н
Н	Х	(Z)


SN54LS366/SN74LS366 HEX 3-STATE INVERTER BUFFER WITH COMMON 2-INPUT NOR ENABLE



TRUTH TABLE

	NPUT	0117017	
Ē ₁	\overline{E}_2	D	OUTPUT
L	L	L	Н
L	L	Н	L
Н	Х	Х	(Z)
X	Н	Х	(Z)

SN54LS368/SN74LS368 HEX 3-STATE INVERTER BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE

INP	UTS	OUTPUT
Ē	D	OUTPUT
L	L	Н
L	Н	L
Н	X	(Z)

DESCRIPTION — The LS365/366/367/368 are high speed hex buffers with 3-state outputs. They are organized as single 6-bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (\overline{E}) is LOW.

When the Output Enable Input (Ē) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

SN54LS365/SN74LS365 • SN54LS366/SN74LS366 SN54LS367/SN74LS367 • SN54LS368/SN74LS368

GUARANTEED OPERATING RANGES

PART NUMBERS			TEMPERATURE		
		MIN	TYP	MAX	TEMPERATURE
SN54LS365X SN54LS367X	SN54LS366X SN54LS368X	4.5 V	5.0 V	5.5 V	−55°C to 125°C
SN74LS365X SN74LS367X	SN74LS366X SN74LS368X	4.75 V	5.0 V	5.25 V	0°C to 75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0.44001	MBOL PARAMETER			LIMITS		LINITO	TEST CONDITIONS	
SYMBOL			MIN	TYP	MAX	UNITS		
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage	
V _{IL}	input LOVV Voltage	74			0.8] •	for All Inputs	
V _{CD}	Input Clamp Diode	Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	Outros UICH Valta	54	2.4	3.4			I _{OH} = -1.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
VOH	Output HIGH Volta	74	2.4	3.1		1	I _{OH} = -2.6 mA V _{IL} per Truth Table	
v .	Output LOW Voltag	54,74		0.25	0.4	V	I _{OL} = 12 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
VOL	Output LOW Voitag	74		0.35	0.5	V	I _{OL} = 24 mA V _{IL} per Truth Table	
ozh	Output Off Current	HIGH			20	μΑ	$V_{CC} = MAX$, $V_{OUT} = 2.4 \text{ V}$, $V_{\overline{E}} = 2.0 \text{ V}$	
OZL	Output Off Current	LOW			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$	
	Input HIGH Curren				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
iH	input nigh curren				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current		1		-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circu Current (Note 3)	it	-30		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
I	Power Supply LS	365/367		13.5	24	mA	V= MAX V= 0 V V= = 4 5 V	
^l cc	Current L	urrent LS366/368		11.8	21	"'A	$V_{CC} = MAX$, $V_{IN} = 0 V$, $V_{\overline{E}} = 4.5 V$	

NOTES

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: T_A = 25°C, V_{CC} = 5.0 V (See Page 4-41 for Waveforms)

	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	I EST CON	DITIONS	
^t PLH ^t PHL	Propagation Delay, Data to Output (LS365 • LS367)			10 16	ns	Fig. 2	C _L = 45 pF	
^t PLH ^t PHL	Propagation Delay, Data to Output (LS366 • LS368)			10 16	ns	Fig. 1	C _L = 45 pF	
^t PZH	Output Enable Time to HIGH Level			16	ns	Figs. 4, 5	C _L = 45 pF	
^t PZL	Output Enable Time to LOW Level			30	ns	Figs. 3, 5	R _L = 667 Ω	
t _{PLZ}	Output Disable Time from LOW Level			15	ns	Figs. 3, 5	C _L = 5.0 pF	
^t PHZ	Output Disable Time from HIGH Level		 	23	ns	Figs. 4, 5	R _L = 667 Ω	

AC TEST CIRCUITS AND WAVEFORMS


The following test circuits and conditions represent Motorola's typical AC test procedures. The output loading for standard Low Power Schottky devices is a 15 pF capacitor. Experimental evidence shows that test results using the additional diode-resistor load are within 0.2 ns of the capacitor only load. The capacitor only load also has the advantage of repeatable, easily correlated test results. The input pulse rise and fall times are specified at 6 ns to closely approximate the Low Power Schottky output transitions through the active threshold region. The specified propagation delay limits can be guaranteed with a 15 ns input rise time on all parameters except those requiring narrow pulse widths. Any frequency measurement over 15 MHz or pulse width less than 30 ns must be performed with a 6 ns input rise time.

Test Circuit for Standard Output Devices


PULSE GEN DEVICE UNDER TEST

*Includes all probe and jig capacitance

Optional Load (Guaranteed—Not Tested)



Test Circuit for Open Collector Output Devices




*Includes all probe and jig capacitance


Pulse Generator Settings (unless otherwise specified)

Frequency = 1 mHz Duty Cycle = 50% $t_{TLH} (t_r) = 6 \text{ ns}$ $t_{THL} (t_f) = 6 \text{ ns}$ Amplitude = 0 to 3 V

Waveform for Inverting Outputs



Waveform for Non-inverting Outputs



4

AC WAVEFORMS

WAVEFORMS FOR LS73, LS74, LS109, LS112, LS113, AND LS114

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH




Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS






Fig. 3 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



^{*}The shaded areas indicate when the input is permitted to change for predicatable output performance.

LOW POWER SCHOTTKY



MSI Data Sheets

SN54LS42/SN74LS42

ONE-OF-TEN DECODER

DESCRIPTION — The LSTTL/MSI SN54LS42/SN74LS42 is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- MULTI-FUNCTION CAPABILITY
- MUTUALLY EXCLUSIVE OUTPUTS
- DEMULTIPLEXING CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES

LOADING (Note a)


	HIGH	LOW
ddress Inputs	0.5 U.L.	0.25 U.L
Itouts Active LOW (Note h)	10 11 1	5/2 5) 11 1

0 to 9


 $A_0 - A_3$

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges,




LOGIC SYMBOL



V_{CC} = Pin 16 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN54LS42/SN74LS42

FUNCTIONAL DESCRIPTION — The LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with active LOW input enables.

The logic design of the LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input A_3 produces a useful inhibit function when the LS42 is used as a one-of-eight decoder. The A_3 input can also be used as the Data input in an 8-output demultiplexer application.

TRUTH TABLE

A ₀	Α1	A ₂	А3	ō	1	2	3	4	5	6	7	8	9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	н	Н	Н	Н	Н	Н	н
L	н	Ł	L	Н	Н	L	Н	Н	Н	Н	Н	н	н
Н	Н	L	L	н	Н	Н	L	н	Н	Н	Н	н	н
L	L	Н	L	н	Н	н	Н	L.	Н	Н	Н	Н	Η.
н	L	н	L	н	Н	Н	Н	Н	L	Н	Н	Н	н
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	L	Н	н	Н	Н	Н	Н	Н	Н	Н	L	н
Н	L	L	н	н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	H	L	н	н	Н	Н	н	Н	H	Н	Н	Н	н
н	Н	L	н	н	Н	Н	Н	Н	Н	Н	Н	Н	H:
L	L	Н	н	н	Н	Н	Н	Н	Н	Н	Н	Н	н
н	L	Н	н	н	Н	Н	Н	Н	H	Н	Н	Н	н
L	Н	Н	Н	н	Н	Н	H	Н	Н	Н	Н	Н	н
н	. н	Н	н	н	H	Н	Н	Н	Н	Н	Н	Н	н

H = HIGH Voltage Level
L = LOW Voltage Level

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

 $V_{\mbox{\footnotesize CC}}$ Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

–0.5 V to +15 V

-30 mA to +5.0 mA -0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS42X	4.5 V	5.0 V	5.5 V	-55°C to+125°C			
SN74LS42X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) LIMITS SYMBOL UNITS **TEST CONDITIONS PARAMETER** MIN TYP MAX Guaranteed Input HIGH Threshold Input HIGH Voltage ٧ V_{IH} 2.0 Voltage for All Inputs 54 0.7 Guaranteed Input LOW Threshold ٧ Input LOW Voltage V_{IL} Voltage for All inputs 74 8.0 $V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$ Input Clamp Diode Voltage -0.65-1.5٧ VCD $V_{CC} = MIN$, $I_{OH} = -400 \mu A$ VOH Output HIGH Voltage 3.4 $V_{IN} = V_{IH}$ or V_{IL} per Truth Table 2.7 74 54,74 0.25 0.4 ٧ $I_{OL} = 4.0 \text{ mA} \mid V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$ **Output LOW Voltage** VOL IOL = 8.0 mA VIL per Truth Table 0.35 ٧ 0.5 $V_{CC} = MAX$, $V_{IN} = 2.7 V$ 20 μΑ Input HIGH Current ΊΗ 0.1 mΑ $V_{CC} = MAX$, $V_{IN} = 10 V$ -0.4 $V_{CC} = MAX$, $V_{IN} = 0.4 V$ Input LOW Current mΑ 1/L **Output Short Circuit** -15 -100VCC = MAX, VOLT = 0 V mΑ los Current (Note 4) 7.0 $V_{CC} = MAX$ ¹cc **Power Supply Current** 12

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SVA4DOL BARAMETER			LIMITS		UNITS	TECT	ONDITIONS
SYMBOL PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay (2 Levels)		11 18	18 25	ns	Fig. 2	V _{CC} = 5.0 V
^t PLH ^t PHL	Propagation Delay (3 Levels)		12 19	20 27	ns	Fig. 1	C _L = 15 pF

AC WAVEFORMS




Fig. 1




Fig. 2

SN54LS83A/SN74LS83A

4-BIT BINARY FULL ADDER WITH FAST CARRY

DESCRIPTION — The SN54LS83A/SN74LS83A is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A₁ — A₄, B₁ — B₄) and a Carry Input (C_{1N}). It generates the binary Sum outputs ($\Sigma_1 - \Sigma_4$) and the Carry Output (C_{OUT}) from the most significant bit. The LS83 operates with either active HIGH or active LOW operands (positive or negative logic). The SN54LS283/SN74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins.

PΙ	N	NZ	M	ES

A ₁ A ₄	Operand A Inputs
B ₁ - B ₄	Operand B Inputs
CIN	Carry Input
$\Sigma_1 - \Sigma_4$	Sum Outputs (Note b
COUT	Carry Output (Note I


HIGH LOW

HIGH	LOW
1.0 U.L.	0.5 U.L.
1.0 U.L.	0.5 U.L.
0.5 U.L.	0. 2 5 U.L.
10 U.L.	5(2.5) U.L.
4 72.4	5/0 E) !!!

NOTES:


a. 1 TTL Unit Load (U.L.) = 40 μ Å HJGH/1.6 mÅ LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



LOGIC SYMBOL 10 11 8 7 3 4 1 16 A7 B1 A2 B2 A3 B3 A4 B4 C_{IN} C_{OUT} Σ1 Σ2 Σ3 Σ4 C4 9 6 2 15 14 VCC = Pin 5 GND = Pin 12

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION – The LS83 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ($\Sigma_1 - \Sigma_4$) and outgoing carry (COUT) outputs.

 $C_{IN}+(A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \Sigma_1+2\Sigma_2+4\Sigma_3+8\Sigma_4+16C_{OUT}$

Where: (+) = plus

Due to the symmetry of the binary add function the LS83 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

Example:

	CIN	A ₁	A ₂	А3	A4	В1	В2	Вз	В4	Ση	Σ_2	Σ3	Σ4	COUT
logic levels	L	L	Н	L	Н	H	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10+9=19)

(carry+5+6=12)

Interchanging inputs of equal weight does not affect the operation, thus C_{IN}, A₁, B₁, can be arbitrarily assigned to pins 10, 11, 13, etc.

ABSOLUTE MAXIMUM RATINGS above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
PART NUMBERS	MiN	TYP	MAX	TEMPERATURE			
SN54LS83AX	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS83AX	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS83A/SN74LS83A

CVMDOL	DADAMETED			LIMITS			TEST COMPLETIONS (No. 4)
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
v _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage
*IL	input LOVV Voitage	74			0.8	1 '	for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
.,	0	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$
v _{ОН}	Output HIGH Voltage	74	2.7	3.4		1	V _{IN} = V _{IH} or V _{IL} per Truth Table
v _{OL}	Output LOW Voltage	54, 74		0.25	0.4	V	IOL = 4.0 mA VCC = MIN, VIN = VIH o
*OL	Culput LOVV Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ V_{IL} per Truth Table
ин	Input HIGH Current C _{IN} Any A or B				20 40	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
	C _{IN} Any A or B				0.1 0.2	mA	$V_{CC} = MAX$, $V_{IN} = 10 \text{ V}$
lıL.	Input LOW Current CIN Any A or B				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
	Power Supply Current			22	39	mA	V _{CC} = MAX, All Inputs 0 V
cc	1 Offer Supply Current			19	34	mA	V _{CC} = MAX, A Inputs = 4.5 V

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STMBOL	PARAMETER	MIN	MIN TYP MAX		UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay, C _{IN} Input to Any Σ Output			24 24	ns		
^t PLH ^t PHL	Propagation Delay, Any A or B Input to Σ Outputs			24 24	ns	V _{CC} = 5.0 V C _I = 15 pF	
^t PLH ^t PHL	Propagation Delay, C _{IN} Input to C _{OUT} Output			17 17	ns	Figures 1 and 2	
^t PLH ^t PHL	Propagation Delay, Any A or B Input to COUT Output			17 17	ns		

AC WAVEFORMS




Fig. 1





Fig. 2

SN54LS85/SN74LS85 4-BIT MAGNITUDE COMPARATOR

DESCRIPTION — The SN54LS85/SN74LS85 4-Bit Magnitude Comparator compares two 4-bit words (A and B) and indicates their relative value by a high level on output A > B, A = B, or A < B. For words greater than 4 bits, units can be cascaded by connecting the outputs to the corresponding inputs of the stage handling the next most significant bit. A high level must be applied to the A = B input of the least significant bit.



FUNCTION TABLES

	DATA	NPUTS		CASCADE INPUTS			C	UTPUT	s
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	×	×	X	X	X	×	Н	L	L
A3 < B3	×	×	×	×	×	Х	L	н	L
A3 = B3	A2 > B2	×	×	×	X	×	Н	L	L
A3 = B3	A2 < B2	×	×	×	X	×	L	Н	L
A3 = B3	A2 = B2	A1 > B1	×	×	X	X	Η,	L	L
A3 = B3	A2 = B2	A1 < B1	X	×	Х	×	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	Х	×	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	×	Х	×	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	L	L	Н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	Н	L	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	×	X	Н	L	L	Н
A3 = B3	A2 = B2	A1 = B1	A0 = B0	Н	Н	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	Н	Н	L

H = high level, L = low level, X = irrelevant.

SN54LS90/SN74LS90 ● SN54LS92/SN74LS92

DECADE COUNTER

DIVIDE-BY-TWELVE COUNTER

SN54LS93/SN74LS93


4-BIT BINARY COUNTER


DESCRIPTION — The SN54LS90/SN74LS90, SN54LS92/SN74LS92 and SN54LS93/SN74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to \overline{CP}) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).

- LOW POWER CONSUMPTION . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . TYPICALLY 50 MHz
- CHOICE OF COUNTING MODES . . . BCD, BI-QUINARY, DIVIDE-BY-TWELVE, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

	LOADING	G (Note a)		
	HIGH	LOW		
Clock (Active LOW going edge) Input to ÷2 Section	3.0 U.L.	1.5 U.L.		
Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92)	2.0 U.L.	2.0 U.L.		
Clock (Active LOW going edge) Input to ÷8 Section (LS93)	1.0 U.L.	1.0 U.L.		
Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.		
Master Set (Preset-9, LS90) Inputs	0.5 U.L.	0.25 U.L.		
Output from ÷2 Section (Notes b & c)	10 U.L.	5(2.5) U.L.		
Outputs from ÷5 (LS90), ÷6 (LS92), ÷8 (LS93) Sections (Note b)	10 U.L.	5(2.5) U.L.		
	÷2 Section Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92) Clock (Active LOW going edge) Input to ÷8 Section (LS93) Master Reset (Clear) Inputs Master Set (Preset-9, LS90) Inputs Output from ÷2 Section (Notes b & c) Outputs from ÷5 (LS90), ÷6 (LS92),	Clock (Active LOW going edge) Input to ÷2 Section Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92) Clock (Active LOW going edge) Input to ÷8 Section (LS93) Master Reset (Clear) Inputs Master Set (Preset-9, LS90) Inputs Output from ÷2 Section (Notes b & c) Outputs from ÷5 (LS90), ÷6 (LS92), 10 U.L.		

- a. 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c. The Q₀ Outputs are guaranteed to drive the full fan-out plus the CP₁ input of the device.





FUNCTIONAL DESCRIPTION — The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q0 output of each device is designed and specified to drive the rated fan-out plus the $\overline{\text{CP}}_1$ input of the device.

A gated AND asynchronous Master Reset (MR₁•MR₂) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops, A gated AND asynchronous Master Set (MS₁•MS₂) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.:

LS90

- A. BCD Decade (8421) Counter The $\overline{\text{CP}}_1$ input must be externally connected to the Q_0 output. The $\overline{\text{CP}}_0$ input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q₃ output must be externally connected to the CP₀ input. The input count is then applied to the CP₁ input and a divide-by-ten square wave is obtained at output Q₀.
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function $(\overline{\mathbb{CP}}_0)$ as the input and Q_0 as the output). The $\overline{\mathbb{CP}}_1$ input is used to obtain binary divide-by-five operation at the Q_3 output.

LS92

- A. Modulo 12, Divide-By-Twelve Counter The $\overline{\text{CP}}_1$ input must be externally connected to the Q_0 output. The $\overline{\text{CP}}_0$ input receives the incoming count and Q_3 produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The CP₁ input is used to obtain divide-by-three operation at the Q₁ and Q₂ outputs and divide-by-six operation at the Q₃ output.

LS93

- A. 4-Bit Ripple Counter The output Q_0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS90 MODE SELECTION

RI	RESET/SET INPUTS				OUTPUTS				
MR ₁	MR ₂	MS ₁	MS ₂	σ_0	Ω ₁	a_2	σ_3		
Н	Н	L	X	L	L	L	L		
н	Н	Х	L	L	L	L	L		
Х	Х	Н	н	н	L	L	Н		
L	X	L	X		Co	unt			
Х	L	X	L	Count					
L	Х	X	L	J)	Co	unt			
Х	L	L	X	Count					

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

LS92 AND LS93 **MODE SELECTION**

	SET UTS	OUTPUTS				
MR ₁	MR ₂	o_0	Ω ₁	Q_2	σ^3	
Н	Н	L	L	L	L	
L	н]	Cou	ınt		
Н	L	Count				
L	L	1	Cou	ınt		

HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

LS90 **BCD COUNT SEQUENCE**

COUNT		OUT	PUT	
COUNT	σ^0	Q_1	Q_2	σ^3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н

NOTE: Output Q0 is connected to Input CP₁ for BCD count.

LS92 **TRUTH TABLE**

COUNT		OUT	PUT	
COONT	σ^0	α ₁	o_2	$oldsymbol{a}_3$
0	L	L	L	L
1	Н	L	L	L
2 3	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	L	L	н
7	Н	L	L	н
8	L	Н	L	Н
9	Н	Н	L	н
10	L	L	Н	н
11	Н	L	Н	Н

Note: Output Q₀ connected to input CP₁.

LS93 **TRUTH TABLE**

COUNT		OUT	PUT	
COONT	σ_0	Q_1	o_2	σ^3
0	L.	L	L	L
1	Н	L	L	L
2	L	Н	Ĺ	L
3	Н	H	L	L L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	H	Н	L	H
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	H	Н	Н
15	Н	Н	Н	Н

Note: Output Q₀ connected to input CP₁.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C -0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEWFERATORE
SN54LS90X SN54LS92X SN54LS93X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS90X SN74LS92X SN74LS93X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DARAMETER			LIMITS		LINUTC	TEGT COMPLETIONS (N. v. 4)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS (Note 1)	
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed input HIGH Voltage for All inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
*IL	input Lovy Voltage	74			0.8		for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	Output HIGH Voltage	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = -400 μA	
VOH	Output high voitage	74	2.7	3.4			$V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
*OL	Output 2017 Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
I _{IH}	Input HIGH Current MS, MR CP ₀ CP ₁ (LS93) CP ₁ (LS90, LS92)			-	20 120 40 80	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
	MS, MR <u>CP₀, CP₁ (LS93)</u> <u>CP₁ (LS90, LS92)</u>				0.1 0.4 0.8	mA	V_{CC} = MAX, V_{IN} = 10 V V_{CC} = MAX, V_{IN} = 5.5 V V_{CC} = MAX, V_{IN} = 5.5 V	
I _{IL}	Input LOW Current MS, MR CP _O CP ₁ (LS93) CP ₁ (LS90, LS92)				-0.4 -2.4 -1.6 -3.2	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
Icc	Power Supply Current			9	15	mA	V _{CC} = MAX	

- Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C, and maximum loading.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF


		LIMITS						1	
SYMBOL	PARAMETER	LS90		LS92		LS93		UNITS	
	•	MIN	MAX	MIN	MAX	MIN	MAX		
f _{MAX}	CP _O Input Count Frequency	32		32		32		MHz	Fig. 1
f _{MAX}	CP ₁ Input Count Frequency	16		16		16		MHz	Fig. 1
^t PLH ^t PHL	Propagation Delay, CPO Input to QO Output		16 18		16 18		16 18	ns	
^t PLH ^t PHL	CP ₁ Input to Q ₁ Output		16 21		16 21		16 21	ns	
^t PLH ^t PHL	CP ₁ Input to Q ₂ Output		32 35		16 21		32 35	ns	Fig. 1
^t PLH ^t PHL	CP ₁ Input to Q ₃ Output		32 35		32 35		51 51	ns	
^t PLH ^t PHL	CP _O Input to Q ₃ Output		48 50		48 50		70 70	ns	
^t PLH	MS Input to Q_0 and Q_3 Outputs		30					ns	Fig. 3
^t PHL	MS Input to Q ₁ and Q ₂ Outputs		40					ns	Fig. 2
^t PHL	MR Input to Any Output		40		40		40	ns	Fig. 2

AC SET-UP REQUIREMENTS: $T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$


SYMBOL		Ĭ		1					
	PARAMETER	LS90		LS92		LS93		UNITS	
		MIN	MAX	MIN	MAX	MIN	MAX		
w	CPO Pulse Width	15		15		15		ns	Fig. 1
w	CP ₁ Pulse Width	30		30		30		ns	
·W	MS Pulse Width	15						ns	Fig. 2, 3
W	MR Pulse Width	15		15		15		ns	Fig. 2
rec	Recovery Time MS to CP	25						ns	Fig. 2, 3
rec	Recovery Time MR to CP	25		25		25		ns	Fig. 2

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS



*The number of Clock Pulses required between the tpHL and tpLH measurements can be determined from the appropriate Truth Tables.



4-BIT SHIFT REGISTER


DESCRIPTION — The SN54LS95B/SN74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.


The LS95 is fabricated with the Schottky barrier diode process for high speed and s completely compatible with all Motorola TTL families.


- SYNCHRONOUS, EXPANDABLE SHIFT RIGHT
- SYNCHRONOUS SHIFT LEFT CAPABILITY
- SYNCHRONOUS PARALLEL LOAD
- SEPARATE SHIFT AND LOAD CLOCK INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS.
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
S	Mode Control Input	0.5 U.L.	0.25 U.L.
D_S	Serial Data Input	0.5 U.L.	0.25 U.L.
$\frac{P_0 - P_3}{CP_1}$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
CP₁	Serial Clock (Active LOW Going	1.0 U.L.	0.5 U.L.
	Edge) Input		
CP ₂ ■	Parallel Clock (Active LOW Going	1.0 U.L.	0.5 U.L.
	Edge) Input		
$Q_0 - Q_3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.
NOTES:			

- 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)
 Temperature Ranges.








NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION – The LS95 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (D_S) and four Parallel (P₀ – P₃) Data inputs and four Parallel Data outputs ($\overline{\text{CP}}_0$ – $\overline{\text{CP}}_0$). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock inputs ($\overline{\text{CP}}_1$) and ($\overline{\text{CP}}_2$). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH, $\overline{CP_2}$ is enabled. A HIGH to LOW transition on enabled $\overline{CP_2}$ transfers parallel data from the $P_0 - P_3$ inputs to the $Q_0 - Q_3$ outputs.

When the Mode Control input (S) is LOW, \overline{CP}_1 is enabled. A HIGH to LOW transition on enabled \overline{CP}_1 transfers the data from Serial input (D_S) to Q₀ and shifts the data in Q₀ to Q₁, Q₁ to Q₂, and Q₂ to Q₃ respectively (right-shift). A left-shift is accomplished by externally connecting Q₃ to P₂, Q₂ to P₁, and Q₁ to P₀, and operating the 9LS95 in the parallel mode (S = HIGH).

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while $\overline{\text{CP}}_2$ is HIGH, or changing S from HIGH to LOW while $\overline{\text{CP}}_1$ is HIGH and $\overline{\text{CP}}_2$ is LOW will not cause any changes on the register outputs.

MODE SELECT - TRUTH TABLE

ODED ATIMO MODE			INPUTS		OUTPUTS					
OPERATING MODE	S	CP₁	CP ₂	DS	Pn	ά ₀	α ₁	02	α_3	
Shift	L	l	x	١	×	L	q ₀	q ₁	92	
Smit	L	1	×	h	×	н	q ₀	q ₁	q ₂	
Parallel Load	Н	×	l	×	Pn	P ₀	P ₁	p ₂	p ₃	
	1	L	L	×	×		No Change			
	7	L	L	×	×		No Change			
	l	н	Ł	x	×		No Change			
Mada Changa	1	н	L	×	×		Undete	rmined		
Mode Change	1	L	н	x	×	Undetermined		ermined		
	1	L	н	×	×		No C	hange		
	1	н	н	×	×		Undete	ermined		
	1	н	н	×	×		No Change			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

 $p_{\rm n}$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +15 V -30 mA to +5.0 mA -0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
FART NOWIDERS	MIN	TYP	MAX	TEMPERATURE			
SN54LS95BX	4.5 V	5.0 V	5.5 V	−55°C to +125°C			
SN74LS95BX	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DARAMETER		1	LIMITS			TEST CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs		
VIL	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Threshold		
* IL	input 2011 Voltage	74			0.8	1	Voltage for All Inputs		
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
	0.4	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$		
VOH	Output HIGH Voltage	74	2.7	3.4		1 °	V _{IN} = V _{IH} or V _{IL} per Truth Table		
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or		
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table		
I _{IH}	Input HIGH Current CP ₁ , CP ₂ , D _S , P ₀ , P ₁ S	, P ₂ , P ₃ ,			20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
'I''	CP ₁ , CP ₂ , D _S , P ₀ , P ₁	, P ₂ , P ₃ ,			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 10 V		
IIL	Input LOW Current CP ₁ , CP ₂ , D _S , P ₀ , P ₁ S	, P ₂ , P ₃ ,			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V		
lcc	Power Supply Current			13	21	mA	V _{CC} = MAX		

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 4. Not more than one output should be shorted at a time.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
	PARAMETER	MIN	TYP	MAX	ONITS	TEST CONDITIONS		
f _{MAX}	Shift Frequency	30	40		MHz	Fig. 1	V _{CC} = 5.0 V	
t _{PLH}	Propagation Delay, Clock to Output		20 18	27 27	ns	Fig. 1	$C_L = 15 \text{ pF}$	

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER	1	LIMITS		LINUTO	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	IESI C	SNOTTIONS
tW(CP)	Clock Pulse Width	20			ns	Fig. 1	
t _s (Data)	Set-up Time, Data to Clock	20			ns	Fig. 1	
t _h (Data)	Hold Time, Data to Clock	10			ns] ' · · · ·	$V_{CC} = 5.0 \text{ V}$
t _{sL}	Set-up Time, LOW Mode Control to Clock	20			ns	Fig. 2	C _L = 15 pF
t _{hL}	Hold Time, LOW Mode Control to Clock	0			ns	1 1g. 2	
t _{sH}	Set-up Time, HIGH Mode Control to Clock	20			ns	Fig. 2	
t _{hH}	Hold Time, HIGH Mode Control to Clock	0			ns	1 1g. 2	

DEFINITIONS OF TERMS:

SET-UP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 1



SN54LS138/SN74LS138

1-OF-8 DECODER/DEMULTIPLEXER


DESCRIPTION - The LSTTL/MSI SN54LS138/SN74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
$A_0 - A_2$	Address Inputs	0.5 U.L.	0.25 U.L.
$\overline{E}_1, \overline{E}_2$	Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
E ₃ _	Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
$\overline{O}_0 - \overline{O}_7$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs (A0, A1, A2) and when enabled provides eight mutually exclusive active LOW outputs $(\overline{O}_0 - \overline{O}_7)$. The LS138 features three Enable inputs, two active LOW (E1, E2) and one active HIGH (E3). All outputs will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TRUTH TABLE

		INP	UTS						OUT	PUTS								
Ē ₁	Ē ₂	E3	A ₀	A ₁	A ₂	ō ₀	ō ₁	ō₂	<u>0</u> 3	<u>0</u> 4	ō ₅	ō ₆	<u>0</u> 7					
Н	×	×	×	×	×	н	н	н	н	н	н	Н	Н					
×	н	X	×	x	X	н	н	н	н	н	н	н	н					
×	×	L	×	x	×	н	н	н	н	н	н	н	н					
L	L	н	L	L	L	L	н	н	н	н	н	н	н					
L	L	н	н	L	L	н	L	H	н	н	н	н	н					
L	L	н	L	Н	L	н	H	L	H	н	н	н	н					
L	L	н	н	н	L	H	н	н	L	н	н	н	н					
L	L	Н	L	L	н	н	н	н	н	L	н	н	н					
L	L	н	н	L	н	н	н	н	н	н	L	н	н					
L	L	н	L	н	н	н	н	н	н	н	н	L	н					
L	L	н	н	н	н	н	н	н	н	н	н	н	L					

- HIGH Voltage Level
- LOW Voltage Level
- Don't Care




Fig. a.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-30 mA to +5.0 mA -0.5 V to +10 V +50 mA

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES

PART NUMBERS	S	SUPPLY VOLTAGE (V _{CC})						
PART NOWIDERS	MIN	TYP	MAX	TEMPERATURE				
SN54LS138X	4.5 V	5.0 V	5.5 V	-55°C to +125°C				
SN74LS138X	4.75 V	5.0 V	5.25 V	0°C to +75°C				

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED	PARAMETER		LIMITS		LINUTO	TECT COMPLETIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Threshold Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Threshold
VIL.	74		0.8] ,	Voltage for All Inputs		
V _{CD}	Input Clamp Diode Volt	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V	Output HIGH Voltage	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$
VOH	Output migh voltage	74	2.7	3.4]	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
v _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
VOL.	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
L	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
hH .	input man current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
IIL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
¹ cc	Power Supply Current			6.3	10	mA ,	V _{CC} = MAX

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, 25°C, and maximum loading.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	DADAMETED		LIMITS	LINUTO				
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay Address to Output		11 19	20 28	ns	Fig. 1		
t _{PLH} t _{PHL}	Propagation Delay, E ₁ or E ₂ to Output		9.0 17	15 28	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
^t PLH ^t PHL	Propagation Delay, E ₃ to Output		11 20	20 28	ns	Fig. 1		




Fig. 1




Fig. 2

DESCRIPTION — The LSTTL/MSI SN54LS139/SN74LS139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the LS139 can be used as a function generator providing all four minterms of two variables. The LS139 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES


	HIGH	LOW
Address Inputs	0.5 U.L.	0.25 U.L.
Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
Active LOW Outputs (Note b)	10 Ú.L.	5 (2.5) U.L.


LOADING (Note a)

NOTES:


 $\overline{O}_0 - \overline{O}_3$

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

FUNCTIONAL DESCRIPTION — The LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A_0, A_1) and provide four mutually exclusive active LOW outputs $(\overline{O_0} \cdot \overline{O_3})$. Each decoder has an active LOW Enable (\overline{E}) . When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the LS139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

	INPUTS					
Ē	A ₀	A ₁	\overline{o}_0	\overline{o}_1	Ō ₂	ō₃
Н	X	х	Н	н	Н	н
L	L	L	L	Н	Н	Н
L	н	L	н	L	н	н
L	L	н	н	Н	L	н
L	Н	н	н	· H	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care




Fig. a

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +15 V -30 mA to +5.0 mA -0.5 V to +10 V +50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})						
PART NUIVIDENS	MIN	TYP	MAX	TEMPERATURE				
SN54LS139X	4.5 V	5.0 V	5.5 V	-55°C to +125°C				
SN74LS139X	4.75 V	5.0 V	5.25 V	0°C to + 75°C				

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

0144001	040445750		LIMITS				TEST CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
v _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs		
V	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Threshold		
V _{IL}	input COVV Voltage	74		:	0.8)	Voltage for All Inputs		
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
.,	Custrust HICH Voltage 54		2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$		
Vон	Output HIGH Voltage	74	2.7	3.4)	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table		
Vai	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or		
V _{OL}	Output LOW Voitage	74		0.35	0.5	٧	I _{OL} = 8.0 mA V _{IL} per Truth Table		
l	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
lH.	Input riight Current				0.1	mA	$V_{CC} = MAX$, $V_{IN} = 10 V$		
l _{IL}	Input LOW Current		ļ		-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V		
¹ cc	Power Supply Current			6.8	11	mA	V _{CC} = MAX		

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, 25° C, and maximum loading.
 Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	DADAMETED		LIMITS			T50T 001/0/T101/0		
	PARAMETER	MIN	TYP	MAX	UNITS	IESIC	ONDITIONS	
^t PLH ^t PHL	Propagation Delay, Address to Output		11 19	18 27	ns	Fig. 1	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay, Enable to Output		9.0 17	15 24	ns	Fig. 2	C _L = 15 pF	




Fig. 1




Fig. 2

SN54LS151/SN74LS151

8-INPUT MULTIPLEXER


DESCRIPTION — The TTL/MSI SN54LS151/SN74LS151 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data rom up to eight sources. The LS151 can be used as a universal function generator o generate any logic function of four variables. Both assertion and negation outputs are provided.

SCHOTTKY PROCESS FOR HIGH SPEED
MULTIFUNCTION CAPABILITY
ON-CHIP SELECT LOGIC DECODING
FULLY BUFFERED COMPLEMENTARY OUTPUTS
INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
FULLY TTL AND CMOS COMPATIBLE

IN NAMES		LOADING (Note a)			
		HIGH	LOW		
$_{0} - S_{2}$	Select Inputs	0.5 U.L.	0.25 U.L.		
Ī	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.		
ე — I ₇	Multiplexer Inputs	0.5 U.L.	0.25 U.L.		
	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.		
:	Complementary Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.		

IOTES:

- . 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- . The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




CONNECTION DIAGRAM DIP (TOP VIEW)

1 🗖 13	V _{cc}	16
2 🗖 12	14	15
3 🗖 11	15	14
4 🗖 lo	16	13
5 🗖 Z	[‡] 7	12
6 🗖 ž	s ₀	11
7 🗖 🗑	s ₁	10
8 🗆 G1	ND S ₂	9

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$Z = \overline{E} \cdot (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 + I_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 + I_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2).$$

The LS151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the LS151 can provide any logic function of four variables and its negation.

TRUTH TABLE

Ē	S ₂	S ₁	s ₀	10	11	12	lз	14	15	¹ 6	17	Ž	Z
H	Х	X	Х	Х	×	×	×	Х	×	Х	Х	H	L
L	L	L	L	L	X	X	×	×	×	X	×	н	ᆫ
L	L	L	L	н	х	Х	X	Х	X	X	Х	L	- н]
L	L	L	н	×	L	×	×	X	×	X	X	н	L
L	L	L	Н	×	н	х	×	X	X	×	×	L	н
L	L	Н	L	х	×	L	×	X	×	X	×	Н	L
L	L	н	L	×	X	н	×	X	X	X	X	L	н
L	L	н	н	X	X	X	L	X	×	×	X	н	L
L	L	н	н	х	×	X	н	X	×	X	X	L	- н
L	н	L	L	x	X	X	×	L	×	X	×	н	L.
L	н	L	L	x	х	X	×	Н	×	X	×	L	н
L	н	L	н	×	X	X	×	X	L	X	X	н	L
L	н	L	н	х	X	X	×	×	н	×	X	L	н
L	н	н	L	×	х	Х	X	X	×	L	X	н	ᅵᅵ
L	н	н	L	x	х	Х	×	X	X	н	X	L	н
L	н	н	н -	×	X ·	x	×	×	×	X	L	н	ᆫᅵ
L	н	Н	Н	х	×	Х	×	Х	х	х	Н	L	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS	S	TEMPERATURE		
	MIN	TYP	MAX	TEIVIPERATURE
SN54LS151X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS151X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip, See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS151/SN74LS151

DC CHA	ARACTERISTICS OV	ER OPER	ATING	TEMPE	RATUR	E RANG	E (unless otherwise specified)	
0)/1400/	DADAMETED			LIMITS		LINUTO	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
v _{IH}	Input HIGH Voltage		2.0			٧.	Guaranteed Input HIGH Threshold Voltage for All Inputs	
V	/IL Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Threshold	
VIL.		74			0.8	<u> </u>	Voltage for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
· · · · · · · · · · · · · · · · · · ·	0.44 1800 Values	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = -400 μA	
VOH	Output HIGH Voltage	74	2.7	3.4]	V _{IN} = V _{IH} or V _{IL} per Truth Table	
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
	Input HIGH Current			1.0	20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
¹ іН	input nigh current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
lcc	Power Supply Current			6.0	10	mA	V _{CC} = MAX	

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
 Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

CVAADOL	DADAMETED	ř.	LIMITS		LINUTO	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS			
^t PLH ^t PHL	Propagation Delay, Select to Z Output		11 23	20 32	ns	Fig. 1		
^t PLH ^t PHL	Propagation Delay, Select to Z Output		30 18	41 30	ns	Fig. 2		
^t PLH ^t PHL	Propagation Delay, Enable to Z Output		13 17	20 26	ns	Fig. 2	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay, Enable to Z Output		22 18	33 27	ns	Fig. 1	C _L = 15 pF	
^t PLH ^t PHL	Propagation Delay, Data to Z Output		7.0 10	12 15	ns	Fig. 1		
^t PLH ^t PHL	Propagation Delay, Data to Z Output		18 15	26 23	ns	Fig. 2		




Fig. 1





Fig. 2

SN54LS152/SN74LS152 8-INPUT MULTIPLEXER


DESCRIPTION — The TTL/MSI SN54LS152/SN74LS152 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS152 can be used as a universal function generator to generate any logic function of four variables. It is supplied in FLATPAK only; for Dual In-line Package application use the LS151.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
$S_0 - S_2$	Select Inputs	0.5 U.L.	0.25 U.L.
10 - 17	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z	Complementary Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.



CONNECTION DIAGRAM FLATPAK (TOP VIEW)




Dot Indicates Pin 1

NOTES:

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



SN54LS152/SN74LS152

FUNCTIONAL DESCRIPTION – The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . The logic function provided at the output is:

$$\overline{Z} = (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 + I_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 + I_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2).$$

The LS152 provides the ability, in one package, to select from eight sources of data or control information.

TRUTH TABLE

S ₂	S ₁	S ₀	10	11	12	lз	14	l ₅	16	17	Ž
×	X	X	X	Х	х	×	×	×	×	X	Н
L	L	L	L	X	X	×	х	X	X	×	н
L	L	L	н	х	Х	х	Х	Х	X	X	L
L	L	н	×	L	X	X	х	×	X	×	н
L	L	Н	×	н	X	X	X	X	X	×	L
L	н	L	×	X	L	X	Х	х	X	×	н
L	н	L	×	×	н	X	X	×	X	×	L
L	Н	Н	×	×	X	L	X	×	X	×	н
L	н	н	×	X	х	н	X	Х	Х	X	L
Н	L	L	×	×	×	X	L	X	X	X	н
Н	L	L	×	×	х	×	н	X	X	×	L
н	Ĺ	Н	×	×	X	X	Х	L	X	×	н
Н	L	Н	×	×	X	X	X	н	X	×	L
н	Н	L	×	X	X	×	X	X	L.	X	н
н	Н	L	х	Х	×	×	×	×	н	Х	L
н	н	н	l x	X	X	×	X	X	X	L	н
Н	н	н	х	Х	Х	Х	Х	Х	X	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C

--0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

–0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS152X	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS152X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

SYMBOL	PARAMETER			LIMITS		LIMITO	TEST SOURITIONS	
STIVIBUL	FARAIVIETER	MIN TYP MAX		MAX	UNITS	TEST CONDITIONS		
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Threshold Voltage for All Inputs	
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Threshold	
V _{IL}	Input LOVV Voltage	74			0.8	. *	Voltage for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
V Output HICH Valence	54	2.5	3,4		٧	V _{CC} = MIN, I _{OH} = -400 μA		
vон	Output HIGH Voltage	74	2.7	3.4]	V _{IN} = V _{IH} or V _{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	٧	IOL = 4.0 mA VCC = MIN, VIN = VIH o	
*OL	Output LOW Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA V _{IL} per Truth Table	
l	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
^I IН	input that current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
^t IL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
lcc	Power Supply Current			5.6	9.0	mA	V _{CC} = MAX	

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS		UNITS	TEGT CONDITIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
^t PLH ^t PHL	Propagation Delay, Select to Z Output		12 23	20 32	ns	Fig. 1	V _{CC} = 5.0 V	
^t PLH ^t PHL	Propagation Delay, Data to Z Output		8.0 10	13 15	ns	Fig. 1	C _L = 15 pF	




Fig. 1

SN54LS153/SN74LS153

DUAL 4-INPUT MULTIPLEXER


DESCRIPTION — The LSTTL/MSI SN54LS153/SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs or each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 s fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- SEPARATE ENABLE FOR EACH MULTIPLEXER
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

'IN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
<u>3</u> 0	Common Select Input	0.5 U.L.	0.25 U.L.
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
0, 11	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
?	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.


IOTES:

- . 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS153 is a Dual 4-Input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S_0 , S_1). The two 4-input multiplexer circuits have individual active LOW Enables (\overline{E}_a , \overline{E}_b) which can be used to strobe the outputs independently. When the Enables (\overline{E}_a , \overline{E}_b) are HIGH, the corresponding outputs (Z_a , Z_b) are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$\begin{split} & Z_{a} = \overline{E}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0}) \\ & Z_{b} = \overline{E}_{b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{split}$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT	INPUTS	l	OUTPUT				
s ₀	S ₁	Ē	10	11	l ₂	l3	z
Х	×	Н	×	×	×	Х	L
L	L	L	L	X	x	x	L
L	L	L	н	×	×	×	н
н	L	L	×	L	x	×	L
н	L	L	X	н	X	×	, н
L	Н] L]	х	x	L	×	L
L	Н	L	x	x	н	×	н
н	н	L	х	x	X	Ł	L
н	н	L	х	X	х	н	н

H = HIGH Voltage Level
L = LOW Voltage Level

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-0.5 V to 715 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS153X	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS153X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS153/SN74LS153

DC CHA	RACTERISTICS OV	ER OPER	ATING	TEMPE	RATURI	RANG	E (unless otherwise specified)
SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS
v _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V.	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Threshold
VIL	Input LOW Voltage	74			0.8] * .	Voltage for All Inputs
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
	Output HIGH Voltage	54	2.5	3.4		- V I	V _{CC} = MIN, I _{OH} = -400 μA
vон		74	2.7	3.4			V _{IN} = V _{IH} or V _{IL} per Truth Table
V	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
I	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
IН	input night current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
l _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
^I cc	Power Supply Current			6.2	10	mA	V _{CC} = MAX

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, 25° C, and maximum loading.
 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTC	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS		
^t PLH ^t PHL	Propagation Delay Select to Output		20 16	29 26	ns	Fig. 2	
^t PLH ^t PHL	Propagation Delay, Enable to Output		17 14	24 20	ns	Fig. 1	V _{CC} = 5.0 V C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, Data to Output		10 10	15 15	ns	Fig. 2	




Fig. 1




Fig. 2

DUAL 1-OF-4 DECODER/DEMULTIPLEXER (LS156 HAS OPEN COLLECTOR OUTPUTS)

DESCRIPTION — The LSTTL/MSI SN54LS155/SN74LS155 and SN54LS156/SN74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.


The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
A ₀ , A ₁	Address Inputs	0.5 U.L.	0.25 U.L.
E _a , E _b	Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
	Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
$\overline{O}_0 - \overline{O}_3$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L.
NOTES:			


a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN54LS155/SN74LS155 • SN54LS156/SN74LS156

FUNCTIONAL DESCRIPTION — The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (\overline{O}_0 , \overline{O}_3). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input $(E_a \circ \overline{E}_a)$. In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the \overline{E}_a or E_a inputs respectively. The enable gate for Decoder "b" requires two active LOW inputs $(\overline{E}_b \circ \overline{E}_b)$. The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying E_a to \overline{E}_b and relabeling the common connection as (A₂). The other \overline{E}_b and \overline{E}_a are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$\begin{aligned} & \text{f} = (\text{E} + \text{A}_0 + \text{A}_1) \cdot (\text{E} + \overline{\text{A}}_0 + \text{A}_1) \cdot (\text{E} + \text{A}_0 + \overline{\text{A}}_1) \cdot (\text{E} + \overline{\text{A}}_0 + \overline{\text{A}}_1) \\ & \text{where } \text{E} = \text{E}_a + \overline{\text{E}}_a; \text{E} = \text{E}_b + \text{E}_b \end{aligned}$$




Fig. a

TRUTH TABLE

A	DRESS	ENAB	LE "a"		OUTP	UT "a"		ENAB	LE "b"		OUTPL	JT "b"	
A ₀	A ₁	Ea	Ēa	ō ₀	ō ₁	\bar{o}_2	ō ₃	Ēb	Ε̄ _b	ō ₀	ō ₁	ō ₂	ō₃
X	Х	L	Х	Н	Н	Н	Н	н	Х	Н	Н	Н	Н
×	X	×	H	Н	Н	Н	Н	X	Н	Н	Н	Н	Н
L	L	н	L	L	Н	Н	· H	L	L	L	Н	Н	Н
Н	L	Н	L	Н	L	Н	Н	L	L	Н	L	Н	Н
L	Н	н	L	Н	. Н	L	Н	L	L	Н	Н	L	Η
Н	Н	н	L	H	Н	Н	L	L	L	Н	Н	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

SN54LS155/SN74LS155 • SN54LS156/SN74LS156

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V --0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEIVIFENATURE
SN54LS155X SN54LS156X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS155X SN74LS156X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip, See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
v _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Threshold Voltage for All Inputs	
V	IL Input LOW Voltage				0.7	V	Guaranteed Input LOW Threshold	
VIL					0.8]	Voltage for All Inputs	
V _{CD}	Input Clamp Diode Voltag	je		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
.,	Output HIGH Voltage	XM	2.5	3.4		v	V _{CC} = MIN, I _{OH} = -400 μA	
VOH	LS155 Only	XC	2.7	3.4		1 V	V _{IN} = V _{IH} or V _{IL} per Truth Table	
Юн	Output HIGH Current LS156 Only				100	μΑ	V _{CC} = MIN, V _{OH} = 5.5 V V _{IN} = V _{IH} or V _{IL} per Truth Table	
V	Output LOW Voltage	XM,XC		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
VOL	Output LOVV Voltage	XC		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
L	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
ЧН	input nigh current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
IIL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
lcc	Power Supply Current			6.1	10	mA	V _{CC} = MAX	

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 4. Not more than one output should be shorted at a time.

SN54LS155/SN74LS155 • SN54LS156/SN74LS156

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

	PARAMETER		ITS					
SYMBOL		LS155		LS156		UNITS	TEST CONDITIONS	
		TYP	MAX	TYP	MAX]		
^t PLH ^t PHL	Propagation Delay, Address to Output	11 19	18 27	18 23	28 33	ns	Fig. 1	V _{CC} = 5.0 V
^t PLH ^t PHL	Propagation Delay, E _a or E _b to Output	9.0 17	15 24	16 21	25 30	ns	Fig. 2	$C_L = 15 \text{ pF}$ $R_I = 2 \text{ k}\Omega$
t _{PLH}	Propagation Delay E _a to Output	11 20	27 27	18 24	28 34	ns	Fig. 1	




Fig. 1




Fig. 2

QUAD 2-INPUT MULTIPLEXER

LOADING (Note a)

DESCRIPTION — The LSTTL/MSI SN54LS157/SN74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The LS157 can also be used to generate any four of the 16 different functions of two variables. The LS157 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


	LUADIN	G (Note a)
	HIGH	LOW
Common Select Input	1.0 U.L.	0.5 U.L.
Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
Multiplexer Outputs (Note b)	10 U.L.	5 (2.5) U.L.
	Enable (Active LOW) Input Data Inputs from Source 0 Data Inputs from Source 1	HIGH Common Select Input Enable (Active LOW) Input Data Inputs from Source 0 Data Inputs from Source 1 Data Inputs from Source 1

NOTES:

DIM NIAMEC

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

SN54LS157/SN74LS157

FUNCTIONAL DESCRIPTION - The LS157 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs.

The LS157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$Z_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$$
 $Z_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$

$$Z_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$$

$$Z_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S})$$
 $Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$

$$Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

A common use of the LS157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

TRUTH TABLE

ENABLE	SELECT INPUT	INPUTS		OUTPUT
Ē	S	10	11	Z
н	×	×	×	L
L	н	×	L	L
L	н	×	Н	н
L	L	L	X	L
L.	L	Н	X	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

VCC Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 -65° C to $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})						
PANT NOWIDENS	MIN	TYP	MAX	TEMPERATURE				
SN54LS157X	4.5 V	5.0 V	5.5 V	-55°C to 125°C				
SN74LS157X	4.75 V	5.0 V	5.25 V	0°C to +75°C				

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip, See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

0.450	DADAMETED		LIMITS					
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
VIL .	mput LOVV Voltage	74			0.8	•	for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
.,	Output HIGH Voltage	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
Vон	Output HIGH Voltage	74	2.7	3.4		\	V _{IN} = V _{IH} or V _{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	٧	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
*OL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
I	Input HIGH Current Io. I1 E, S				20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
^I IH	Input HIGH Current at M Input Voltage Io, I ₁ E, S	IAX			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current I _O , I ₁ E, S				-0.4 -0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 \text{ V}$	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^l cc	Power Supply Current			9.7	16	mA	V _{CC} = MAX	

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, 25° C, and maximum loading.
 Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	DADAMETED		LIMITO	TEST CONDITIONS			
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t PLH ^t PHL	Propagation Delay Select to Output			26 24	ns	Fig. 2	
^t PLH ^t PHL	Propagation Delay, Enable to Output		-	25 18	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
^t PLH ^t PHL	Propagation Delay, Data to Output			14 14	ns	Fig. 2	




Fig. 1




Fig. 2

SN54LS158/SN74LS158

QUAD 2-INPUT MULTIPLEXER

LOADING (Note a)

DESCRIPTION — The LSTTL/MSI SN54LS158/SN74LS158 is a high speed Quad 2-Input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The LS158 can also generate any four of the 16 different functions of two variables. The LS158 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INVERTED OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


I III IAMIAICO		LOADIN	G (Note a)
		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
E	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
1 _{0a} – 1 _{0d}	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
<u>l_{1a} – l</u> _{1d}	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$\overline{Z}_a - \overline{Z}_d$	Inverted Outputs (Note b)	10 U.L.	5 (2.5) U.L.
~a [—] ~d	inverted Outputs (Note b)	10 O.L.	1 3 (2.5)


NOTES:


DINI NIA NACC

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.









NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN54LS158/SN74LS158

FUNCTIONAL DESCRIPTION — The LS158 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S) and presents the data in inverted form at the four outputs. The Enable Input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (\overline{Z}) are forced HIGH regardless of all other inputs.

The LS158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input.

A common use of the LS158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

TRUTH TABLE

ENABLE	SELECT INPUT	INP	UTS	ОИТРИТ
Ē	s	10	l ₁	Z
н	×	Х	х	Н
L	L	L	×	н
L	L	н	×	L
L	н	×	L	н
L	н	×	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C -55°C to +125°C

-55°C to +125°C -0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS158X	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS158X	4.75 V	5.0 V	5.25 V	0°C to + 75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

SN54LS158/SN74LS158

DC CHA	RACTERISTICS OV	ER OPER	ATING	TEMPE	RATUR	<u>E RANG</u>	E (unless otherwise specified)
SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
	T T T T T T T T T T T T T T T T T T T	MIN	TYP	MAX	00	TEST SONDITIONS	
v _{iH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage
VIL	input LOVV Voltage	74			0.8]	for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
	Output HICH Valence	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$
Vон	Output HIGH Voltage	74	2.7	3.4]	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
v _{ol}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} o
VOL	Culput LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
	Input HIGH Current						
la.	l ₀ , l ₁ E, S				20 40	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
lн	Input HIGH Current at M	1AX					
	Input Voltage I _O , I ₁ E, S				0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 10 V
	Input LOW Current						
[†] IL	l ₀ , l ₁ E, S				-0.4 -0.8	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
lcc	Power Supply Current			4.8	8.0	mA	V _{CC} = MAX

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the approximately conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, 25° C, and maximum loading.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	PARAMETER		LIMITS		UNITS	TECT C	ONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	ONITS	TEST CONDITIONS		
[‡] PLH [†] PHL	Propagation Delay Select to Output			20 24	ns	Fig. 1		
t _{PLH}	Propagation Delay, Enable to Output			21 25	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
^t PLH ^t PHL	Propagation Delay, Data to Output			13 13	ns	Fig. 1	·	




Fig. 1




Fig. 2

SN54LS160/SN74LS160 SN54LS161/SN74LS16 SN54LS162/SN74LS162 SN54LS163/SN74LS16

BCD DECADE COUNTERS

4-BIT BINARY COUNTERS

DESCRIPTION - The LS160/161/162/163 are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160 and LS162 count modulo 10 (BCD). The LS161 and LS163 count modulo 16 (binary.)

The LS160 and LS161 have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162 and LS163 have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

	BCD (Modulo 10)	Binary (Modulo 16)
Asynchronous Reset	LS160	LS161
Synchronous Reset	LS162	LS163

- SYNCHRONOUS COUNTING AND LOADING
- TWO COUNT ENABLE INPUTS FOR HIGH SPEED SYNCHRONOUS EXPANSION
- TERMINAL COUNT FULLY DECODED
- EDGE-TRIGGERED OPERATION
- TYPICAL COUNT RATE OF 35 MHz
- FULLY TTL AND CMOS COMPATIBLE


		ES

LOADING (Note a) ____

		HIGH	LOW
PE	Parallel Enable (Active LOW) Input	0.6 U.L.	0.3 U.L.
Po-P3	Parallel Inputs	0.5 U.L.	0.25 U.L.
CEP	Count Enable Parallel Input	0.6 U.L.	0.3 U.L.
CET	Count Enable Trickle Input	1.0 U.L.	0.5 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.6 U.L.	0.3 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
SR	Synchronous Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$0^{0}-0^{3}$	Parallel Outputs (Note b)	10 U.L.	5 (2.5) U.L.
TC	Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

STATE DIAGRAM



LOGIC EQUATIONS

Count Enable = CEP • CET • PE TC for LS160 & LS162 = CET $\bullet Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3$ TC for LS161 & LS163 = CET $\bullet Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3$

5-44


Preset = PE • CP+ (rising clock edge)

Reset = MR (LS160 & LS161)

Reset = SR • CP+ (rising clock edge) (LS162 & LS163)

The LS160 and LS162 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.


LOGIC SYMBOL



VCC = Pin 16 GND = Pin 8

*MR for LS160 and LS161 *SR for LS162 and LS163

CONNECTION DIAGRAMS DIP (TOP VIEW)



*MR for LS160 and LS161 *SR for LS162 and LS163

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LS160 ● LS161 ● LS162 ● LS163

FUNCTIONAL DESCRIPTION — The LS160/161/162/163 are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160 and LS161) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable (\overline{PE}), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and \overline{PE} inputs are HIGH. When the \overline{PE} is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the \overline{PE} held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET•CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160 and LS162 count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do *not* generate a TC output.

The LS161 and LS163 count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).

The Master Reset (\overline{MR}) of the LS160 and LS161 is asynchronous. When the \overline{MR} is LOW, it overrides all other input conditions and sets the outputs LOW. The \overline{MR} pin should never be left open. If not used, the \overline{MR} pin should be tied through a resistor to V_{CC} , or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset $\overline{(SR)}$ input of the LS162 and LS163 acts as an edge-triggered control input, overriding CET, CEP, and \overline{PE} , and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

MODE SELECT TABLE

*SR	PE	CET	CEP	Action on the Rising Clock Edge (」「)			
L	X	×	×	RESET (Clear)			
Н	L	×	х	LOAD ($P_n \rightarrow Q_n$)			
Н	н	н	н	COUNT (Increment)			
н	н	L	×	NO CHANGE (Hold)			
Н	Н	×	L	NO CHANGE (Hold)			

*For the LS162 and LS163 only.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

VCC Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Enter Input Voltage limit or Input Current limit is sufficient to protect the inputs.

 -65° C to $+150^{\circ}$ C

-55°C to +125°C

05 0 10 1123 0

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		s	UPPLY VOLTAGE	(V _{CC})	TEMPERATURE
FART NOWBERS		MIN	TYP	MAX	TEWFENATURE
SN54LS160X SN54LS162X	SN54LS161X SN54LS163X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS160X SN74LS162X	SN74LS161X SN74LS163X	4.75 V	5.0 V	5.25 V	0°C to 75°C

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		1	LIMITS	IA I OIII		E (unless otherwise specified)	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
v _{IH}	Input HIGH Voltage	-	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage
- 112		74			0.8	·	for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
,	Output HIGH Voltage	54	2.5	3.4		. V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
VOH	Output high voitage	74	2.7	3.4		· V	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
VOL	Output LOVV Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA V _{IL} per Truth Table
	Input HIGH Current						
	P _O – P ₃ , MR, SR PE. CEP. CP				20 24	μΑ	V - MAY V - 2.7 V
lu.c	CET				40	μΑ.	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
ин	P _O - P ₃ , MR, SR, P	E, CEP CP			0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
	CET			-	0.2		
	Input LOW Current						
	P _O P ₃ , MR, SR				-0.40		
lL.	PE, CEP, CP CET				-0.48 -0.80	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
			<u> </u>		0.80		
los	Output Short Circuit Current (Note 4)	-	-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
CCT CCH	Power Supply Current			18 19	31 32	mA	V _{CC} = MAX

- 1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating
- Typical limits are at V_{CC} = 5.0 V, 25°C, and maximum loading.
 Not more than one output should be shorted at a time.

LS160 ● LS161 ● LS162 ● LS163

AC CHARACTERISTICS: T_A = 25°C (These parameters apply to all four devices unless otherwise noted)

SYMBOL	DADAMETED	'	LIMITS			TEOT 0	TEGT CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	1ESI C	TEST CONDITIONS	
^t PLH ^t PHL	Turn Off Delay CP to Q Turn On Delay CP to Q		13 18	20 27	ns	Fig. 1		
t _{PLH}	Turn Off Delay CP to TC Turn On Delay CP to TC		15 14	22 21	ns	Fig. 4	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
t _{PLH}	Turn Off Delay CET to TC Turn On Delay CET to TC		9.0 16	14 24	ns	Fig. 3	C _L = 15 pF	
^t PHL	Turn On Delay MR to Q (LS160 and LS161 Only)		18	28	ns	Fig. 2		
fcount	Input Count Frequency	25	35		MHz	Fig. 1		

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTE	TEST CONDITIONS		
STIVIBUL	FANAIVIETEN	MIN	TYP	MAX	UNITS	IESIC	ONDITIONS	
t _{rec}	Recovery Time for MR (LS160 and LS161 Only)	20			ns	Fig. 2		
t _W MR(L)	Master Reset Pulse Width (LS160 and LS161 Only)	15	8.0		ns	Fig. 2		
t _W CP(H) t _W CP(L)	Clock Pulse Width (HIGH) Clock Pulse Width (LOW)	15 25	10 18		ns	Fig. 1	- '	
t _S (H)	Set-Up Time (HIGH), Data to Clock Set-Up Time (LOW), Data to Clock	20 20				ns Fia.	Fig. 5 V _{CC} = 5.0	V= 5.0 V
t _h (H) t _h (L)	Hold Time (HIGH), Data to Clock Hold Time (LOW), Data to Clock	3.0 3.0			113	l ig. 5	VCC - 3.0 V	
t _s (H) t _s (L)	Set-Up Time (HIGH), PE or SR to Clock Set-Up Time (LOW), PE or SR to Clock	20 20			ns	Fig. 6		
t _h (H) t _h (L)	Hold Time (HIGH), PE or SR to Clock Hold Time (LOW), PE OR SR to Clock	0			ns	rig. 0		
t _s (H) t _s (L)	Set-Up Time (HIGH), CE to Clock Set-Up Time (LOW), CE to Clock	20 20			ns	Fig. 7		
t _h (H) t _h (L)	Hold Time (HIGH), CE to Clock Hold Time (LOW), CE to Clock	0			,,,,			

DEFINITION OF TERMS:

SET-UP TIME (t_s) – is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH. Other Conditions: PE = MR (SR) = H CEP = CET = H Fig. 1 AC WAVEFORMS MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME. Other Conditions: PE = L PO = P1 = P2 = P3 = H Oc. O1, O2, O3 Fig. 2

5

AC WAVEFORMS (Cont'd)

COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS

The positive TC pulse occurs when the outputs are in the $(Q_0 \bullet \overline{Q_1} \bullet Q_3)$ state for the LS160 and LS162 and the $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$ state for the LS161 and LS163.




Fig. 3

Other Conditions: $CP = \overline{PE} = CEP = \overline{MR} = H$

CLOCK TO TERMINAL COUNT DELAYS.


The positive TC pulse is coincident with the output state $(Q_0 \bullet \overline{Q_1} \bullet Q_2 \bullet Q_3)$ for the LS161 and LS163 and $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$ for the LS161 and LS163.

CP 1.3V 1.9HL

Fig. 4

Other Conditions: $\overline{PE} = CEP = CET = \overline{MR} = H$

SET-UP TIME (t_s) AND HOLD TIME (t_h) FOR PARALLEL DATA INPUTS.



The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

Other Conditions: $\overline{PE} = L$, $\overline{MR} = H$

SET-UP TIME (t_s) AND HOLD TIME (t_h) FOR COUNT ENABLE (CEP) AND (CET) AND PARALLEL ENABLE (PE) INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 6



Other Conditions: PE = H, MR = H

Fig. 7

SN54LS164/SN74LS164


SERIAL-IN PARALLEL-OUT SHIFT REGISTER

DESCRIPTION - The SN54LS164/SN74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register, Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- **FULLY SYNCHRONOUS DATA TRANSFERS**
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

LOGIC SYMBOL LS164 8-BIT SHIFT REGISTER MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 FEOT NO. V_{CC} = Pin 14 GND = Pin 7

CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

	AMP DIODES LIMIT HIGH SPEED TERM TL AND CMOS COMPATIBLE	INATION EFFEC	TS
PIN NAMES	10 2	LOADIN	G (Note a)
		HIGH	LOW
A, B	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going	0.5 U.L.	0.25 U.L.
	Edge) Input		ļ
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_7$	Outputs (Note b)	10 U.L.	5(2.5) U.L.

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



3

FUNCTIONAL DESCRIPTION — The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Ω_0 the logical AND of the two data inputs (A·B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Ω outputs LOW.

MODE SELECT - TRUTH TABLE

OPERATING		INPUTS		01	OUTPUTS		
MODE	MR	А	В	σ^0	Q ₁ – Q ₇		
Reset (Clear)	L	x	Х	L	L-L		
	Н	ı	Ī	L	qo — q6		
Shift	н	1	h	L	qo — q6		
Shirt	Н	h	1	L	90 - 96		
	н	h	h	н	q ₀ – q ₆		

L (I) = LOW Voltage Levels

H (h) = HIGH Voltage Levels

X = Don't Care

q_n = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS164X	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS164X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS164/SN74LS164

	D. D. A. A. F. T. C.			LIMITS		LINUTO	TEGT CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage
V _{IL}	input LOVV Voltage	74			0.8] '	for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
· · · · · · · · · · · · · · · · · · ·	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
v _{ОН}	Output HIGH Voltage	74	2.7	3.4] '	V _{IN} = V _{IH} or V _{IL} per Truth Table
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
*OL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
1	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$.
lн	input High Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
lL .	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
lcc	Power Supply Current (Note 5)			16	27	mA	V _{CC} = MAX

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
 Not more than one output should be shorted at a time.
- 5. ICC is measured with outputs open, serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then 4.5 V applied to clear.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	DADAMETED		LIMITS			TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS		
f _{MAX}	Maximum Clock Frequency	25	35		MHz	Fig. 1	
^t PLH ^t PHL	Propagation Delay, Positive- Going Clock to Outputs		17 21	27 32	ns	Fig. 1	$V_{CC} = 5 V$ $C_L = 15 pF$
^t PHL	Propagation Delay, Negative- Going MR to Outputs		24	36	ns	Fig. 2	


AC SET-UP REQUIREMENTS: TA = 25°C

CVMDOL	PARAMETER		LIMITS		LINUTE		
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _s	Set-Up Time, A or B Input to Positive-Going CP	15			ns	Fig. 3	
^t h	Hold Time, A or B Input to Positive-Going CP	5	-		ns	Fig. 3	,
t _W CP(H)	CP Pulse Width (HIGH)	20			ns	Fig. 1	V _{CC} = 5 V
t _W CP(L)	CP Pulse Width (LOW)	20			ns	Fig. 1	C _L = 15 pF
t _W MR(L)	MR Pulse Width (LOW)	20			ns	Fig. 2	1
^t rec	Recovery Time, Positive-Going MR to Positive-Going CP	20	-		ns	Fig. 2	

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.

CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



CONDITIONS: MR = H

Fig. 1

MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME




Fig. 2

DATA SET-UP AND HOLD TIMES




Fig. 3

5

SN54LS170/SN74LS170

4×4 REGISTER FILE (O/C)

DESCRIPTION — The TTL/MSI SN54LS170/SN74LS170 is a high-speed, low-power 4×4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS670/SN74LS670 provides a similar function to this device but it features 3-state outputs.

- SIMULTANEOUS READ/WRITE OPERATION
- EXPANDABLE TO 512 WORDS OF n-BITS
- TYPICAL ACCESS TIME OF 20 ns
- LOW LEAKAGE OPEN-COLLECTOR OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW

PIN NAMES		LOADI	NG (Note a)
		HIGH	LOW
D ₁ -D ₄	Data Inputs	0.5 U.L.	0.25 U.L.
WA, WB	Write Address Inputs	0.5 U.L.	0.25 U.L.
ĒW	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
R _A , R _B	Read Address Inputs	0.5 U.L.	0.25 U.L.
ĒR	Read Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
Q ₁ -Q ₄	Outputs (Note b)	Open Collector	5(2.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to V_{CC}.


ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

ADOCEOTE MAXIMOM HATINGO (above which the user	at the may be imparted?
Storage Temperature	65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC} Pin Potential to Ground Pin	−0.5 V to +7.0 V
*Input Voltage (dc)	−0.5 V to +15 V
*Input Current (dc)	-30 mA to +5.0 mA
Voltage Applied to Outputs (Output HIGH)	−0.5 V to +10 V
Output Current (dc) (Output LOW)	+50 mA

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.




CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



SN54LS170/SN74LS170

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WRITE INPUTS			WORD			
WB	WA	Ēw	0	1	2	3
L	L	L	Q = D	σ0	α ₀	α ₀
L	н	L	₫0	Q = D	σ_0	a_0
н	L	L	α_0	σ^0	Q = D	Q_0
н	н	L	a_0	a_0	σ_0	Q = D
×	x	н	a_0	a_0	σ^0	a_0

READ FUNCTION TABLE (SEE NOTES A AND D)

READ INPUTS			1	OUTPUTS			
RB	RA	ĒR	Q1	Q2	Q3	Q4	
L	L	L	W0B1	WOB2	M0B3	W0B4	
L	н	L	W1B1	W1B2	W1B3	W1B4	
н	L	L	W2B1	W2B2	W2B3	W2B4	
н	н	L	W3B1	W3B2	W3B3	W3B4	
×	Χ.	н	н	н	н	н	

- NOTES: A H = high level L = low level, X = irrelevant.
 - B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
 - C. Q_0 = the level of Q before the indicated input conditions were established.
 - D. WOB1 = The first bit of word 0, etc.

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE			
SN54LS170X	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS170X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
v _{iH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	(54)			0.7	V	Guaranteed Input LOW Voltage	
*IL	Input Love Voltage	(74)			0.8]	for All Inputs	
V _{CD}	Input Clamp Diode Voltage	е		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
l _{ОН}	Output HIGH Current	-			20	μΑ	$V_{OH} = 5.5 \text{ V}, V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ per Truth Table}$	
	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
V _{OL}		74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
	Input HIGH Current Any D, R, or W E _R or E _W				20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
lн	Any D, R, or W E _R or E _W				0.1 0.2	mA	$V_{CC} = MAX$, $V_{IN} = 10 \text{ V}$	
^l l∟	Input LOW Current Any D, R or W E _R or E _W				-0.4 -0.8	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
^l cc	Power Supply Current (Note 4)			25	40	mA	V _{CC} = MAX	

NOTES:

- 1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and maximum loading.
- 4. ICC is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	DARAMETER		LIMITS		LINITO	TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS		
^t PLH ^t PHL	Propagation Delay, Negative- Going E _R to Q Outputs			30 30	ns	Fig. 1	
^t PLH ^t PHL	Propagation Delay, R _A or R _B to Q Outputs			40 40	ns	Fig. 2	V _{CC} = 5 V C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, Negative- Going E _W to Q Outputs			45 40	ns	Fig. 1	Ŗ _L = 2 k Ω
^t PLH ^t PHL	Propagation Delay, Data Inputs to Q Outputs			45 35	ns	Fig. 1	


AC SET-UP REQUIREMENTS: $T_A = 25$ °C

CVAADOL	DADAMETED		LIMITS		LINITO		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Pulse Width (LOW) for EW	25			ns		
t _s D (Note 5)	Set-Up Time, Data Inputs with Respect to Positive-Going E _W	10			ns		
t _h D	Hold Time, Data Inputs with Respect to Positive-Going EW	15			ns	V _{CC} = 5 V	
t _s W (Note 7)	Set-Up Time, Write Select Inputs W _A and W _B with Respect to Negative-Going E _W	15			ns		
t _h W	Hold Time, Write Select Inputs WA and WB with Respect to Positive-Going EW	5			ns	. Fig. 3	

NOTES:

- 5. The Data to Enable Set-up Time is defined as the time required for the logic level to be present at the Data input prior to the enable transition from LOW to HIGH in order for the latch to recognize and store the new data.
- The Hold Time (th) is defined as the minimum time following the enable transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.
- 7. The Address to Enable Set-up Time is the time before the HIGH to LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 8. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

AC WAVEFORMS



SN54LS174/SN74LS174

HEX D FLIP-FLOP


DESCRIPTION — The LSTTL/MSI SN54LS174/SN74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- CLOCK TO OUTPUT DELAYS OF 14 ns
- ASYNCHRONOUS COMMON RESET
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERNATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LUADIN	IG (Note a)
		HIGH	LOW
$D_0 - D_5$	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$\mathbf{Q_0} - \mathbf{Q_5}$	Outputs (Note b)	10 U.L.	5 (2.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

SN54LS174/SN74LS174

FUNCTIONAL DESCRIPTION - The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops.

Each D input's state is transferred to the corresponding flip-flop's output following the LOW to HIGH Clock (CP)

A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t = n+1) Note 1
D	Q.
Н	Н
L	L

Note 1: t = n + 1 indicates conditions after next clock.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 -65° C to $+150^{\circ}$ C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
PART NUIVIBERS	MIN	TYP	MAX	TEIMPENATURE
SN54LS174X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS174X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LINUTC	TECT CONDITIONS
STIVIBUL	PARAMETER		MIN	MIN TYP		UNITS	TEST CONDITIONS
V _{IH}	Input HiGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Threshold
*IL .	input LOVV Voltage	74			0.8] '	Voltage for All Inputs
V _{CD}	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
VOH	Output high voltage	74	2.7	3.4		7	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V _{OL}	Output LOW Voltage	54 ,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
VOL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
l	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
¹ ІН	input High Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
IIL	Input LOW Current				-0.36	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
^I sc	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
¹ cc	Power Supply Current			16	26	mA	V _{CC} = MAX

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS174/SN74LS174

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, 25° C, and maximum loading.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C


SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t PLH ^t PHL	Propagation Delay, Clock to Output		12 15	20 22	ns	Fig. 1
t _{PHL}	Propagation Delay, MR to Output		20	28	ns	Fig. 2
^f MAX	Maximum Input Clock Frequency	40	55		MHz	Fig. 1

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTO	TECT CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _W CP	Minimum Clock Pulse Width	15	10		ns	Fig. 1	
t _s	Set-up Time, Data to Clock (HIGH or LOW)	10			ns	Fig. 1	
t _h	Hold Time, Data to Clock (HIGH or LOW)	0			ns	Fig. 1	
t _{rec}	Recovery Time for MR	12	8.0		ns	Fig. 2	
t _{rec}	Minimum MR Pulse Width	12	8.0		ns	Fig. 2	

AC WAVEFORMS

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SET-UP AND HOLD TIMES DATA TO CLOCK



^{*}The shaded areas indicate when the input is permitted to change for predictable output performance.

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME




Fig. 1

Fig. 2

DEFINITIONS OF TERMS:

SET-UP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

SN54LS175/SN74LS175

QUAD D FLIP-FLOP

DESCRIPTION — The LSTTL/MSI SN54LS175/SN74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.


The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- CLOCK TO OUTPUT DELAYS OF 14 ns
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADING (Note a)		
	_	HIGH	LOW	
$D_0 - D_3$	Data Inputs	0.5 U.L.	0.25 U.L.	
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.	
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.	
$\overline{\sigma}^0 - \overline{\sigma}^3$	True Outputs (Note b)	10 U.L.	5(2.5) U.L.	
$\overline{Q}^0 - \overline{Q}^3$	Complemented Outputs (Note b)	10 U.L.	5(2.5) U.L.	

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

SN54LS175/SN74LS175

FUNCTIONAL DESCRIPTION — The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset (\overline{MR}) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs.

The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t = n+1) Note	
D	Q	ā
L	L	н
н	н	L

Note 1: t = n + 1 indicates conditions after next clock.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias
V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +15 V -30 mA to +5.0 mA -0.5 V to +10 V +50 mA

GUARANTEED OPERATING RANGES

DADT NUMBERO		TEN 4050 A TUDE		
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS175X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS175X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS				TEST CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Threshold Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Threshold	
*IL	input 20 VV Voitage	74			0.8]	Voltage for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
\/	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$	
V _{OH}	Output high voitage	74	2.7	3.4			V _{IN} = V _{IH} or V _{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
VOL	Output LOVV Voltage	74		0.35	0.5	٧	I _{OL} = 8.0 mA V _{IL} per Truth Table	
l	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
'н	input mon current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
^I IL	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
^I sc	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
I _{CC}	Power Supply Current			11	18	mA	V _{CC} = MAX	

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C, and maximum loading.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C


0)/4400/	DADAMETED		LIMITS		LINUTO	TEST COMPLETIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t _{PLH}	Propagation Delay, Clock to Output		12 15	20 22	ns	Fig. 1
t _{PHL}	Propagation Delay, MR to Q Output		20	28	ns	Fig. 2
^t PLH	Propagation Delay, MR to Q Output		16	24	ns	Fig. 2
f _{MAX}	Maximum Input Clock Frequency	40	55		MHz	Fig. 1


AC SET-UP REQUIREMENTS: $T_A = 25$ °C

0)/14001	DADAMETER		LIMITS		LINUTO	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	
t _W CP	Minimum Clock Pulse Width	15	10		ns	Fig. 1
t _s	Set-up Time, Data to Clock (HIGH or LOW)	10			ns	Fig. 1
t _h	Hold Time, Data to Clock (HIGH or LOW)	0			ns	Fig. 1
t _{rec}	Recovery Time for MR	12	8.0		ns	Fig. 2
t _W MR	Minimum MR Pulse Width	12	8.0		ns	Fig. 2

CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SET-UP AND HOLD TIMES DATA TO CLOCK

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME





^{*}The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2

DEFINITIONS OF TERMS:

SET-UP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

SN54LS181/SN74LS181

4-BIT ARITHMETIC LOGIC UNIT

LOADING (Note a)

DESCRIPTION - The SN54LS181/SN74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two variables and a variety of arithmetic operations.

- PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO **VARIABLES**

EXCLUSIVE-OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS


FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC **OPERATION ON LONG WORDS**


•	INP	יו כ	LAWI	טוט י	DES
'ΙΝ	NA	MES	3		
-	_	=	=	_	


'IN NAMES		HIGH	LOW
$\bar{A}_0 - \bar{A}_3$, $\bar{B}_0 - \bar{B}_3$	Operand (Active LOW) Inputs	1.5 U.L	0.75 U.L.
;₀–S ₃	Function — Select Inputs	2.0 U.L.	1.0 U.L.
Λ	Mode Control Input	0.5 U.L.	0.25 U.L.
'n	Carry Input	2.5 U.L.	1.25 U.L.
[₹] 0- F 3	Function (Active LOW) Outputs	10 U.L.	5 (2.5) U.L.
7 = B	Comparator Output	Open Collector	5 (2.5) U.L.
ŝ	Carry Generator (Active LOW) Output	: 10 U.L.	10 U.L.
5	Carry Propagate (Active LOW) Output	10 U.L.	5 U.L.
² n+4	Carry Output	10 U.L.	5 (2.5) U.L.


JOTES: . 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW

. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.









NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

FUNCTIONAL DESCRIPTION — The SN54LS181/SN74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs (S₀...S₃) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control Input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the \underline{C}_{n+4} output, or for carry lookahead between packages using the signals \overline{P} (Carry Propagate) and \overline{G} (Carry Generate). \overline{P} and \overline{G} are not affected by carry in. When speed requirements are not stringent, the LS181 can be used in a simple ripple carry mode by connecting the Carry Output (C_{n+4}) signal to the Carry Input (C_n) of the next unit. For high speed operation the LS181 is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the LS181 goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the C_{n+4} signal to indicate A \geq B and A \leq B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, the LS181 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

FUNCTION TABLE

MODE SELECT INPUTS	ACTIVE LOW INPUTS & OUTPUTS	ACTIVE HIGH INPUTS & OUTPUTS		
S ₃ S ₂ S ₁ S ₀	LOGIC ARITHMETIC** (M = H) (M = L) (C _n = L)	LOGIC ARITHMETIC** (M = H) (M = L) (C _n = H)		
	A A minus 1 AB AB minus 1 A+B AB minus 1 Logical 1 minus 1 A+B A plus (A+B) B AB plus (A+B) A ⊕ B A minus B minus 1 A+B A+B AB AP LOS (A+B) A ⊕ B A plus (A+B) A ⊕ B A plus (A+B) A ⊕ B A plus (A+B) A ⊕ B AB plus (A+B) A+B A+B Cogical 0 A plus A* AB AB plus A AB AB plus A	A A A+B A+B AB A+B Logical 0 minus 1 BB A plus AB B (A+B) plus AB A ⊕ B A minus 1 AB AB minus 1 A+B A plus AB A ⊕ B A plus B B (A+B) plus AB A ⊕ B A plus B B (A+B) plus AB AB AB minus 1 Logical 1 A plus A A+B (A+B) plus A A+B (A+B) plus A		
нннн	A	A A minus 1		


L = LOW Voltage Level

H = HIGH Voltage Level


- *Each bit is shifted to the next more significant position
- **Arithmetic operations expressed in 2s complement notation

LOGIC SYMBOLS

ACTIVE LOW OPERANDS



ACTIVE HIGH OPERANDS



SN54LS181/SN74LS181

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +15 V

-30 mA to +5.0 mA -0.5 V to +10 V +50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})				
FART NUMBERS	MIN	TYP	MAX	TEMPERATURE		
SN54LS181X	4.5 V	5.0 V	5.5 V	-55°C to +125°C		
SN74LS181X	4.75 V	5.0 V	5.25 V	0°C to +75°C		

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPER	ATING TEMPERATUR	E RANGE	(unless otherwise specified)
	LIMITS		

CVAADOL	DADAMETED		LIMITS		UNITS	TEST CONDITIONS			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITION	UNS	
/IH	Input HIGH Voltage		2.0			٧	Guaranteed In for All Inputs	put HIGH Voltage	
/ _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed In	out LOW Voltage	
IL.	input 2011 Voltage	74			0.8	·	for All Inputs		
CD	Input Clamp Diode Voltag	je		−0.65	-1.5	٧	V _{CC} = MIN, IIN	_i = −18 mA	
он	Output HIGH Voltage	54	2.5	3.4		V	V _{CC} = MIN, I _O	H = -400 μA	
OH .	Any Output except A=B	74	2.7	3.4			$V_{IN} = V_{IH}$ or V	IL per Truth Table	
ЭН	Output HIGH Current A=B Output Only				100	μΑ	V _{CC} = MIN, V _{OH} = 5.5 V		
	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA		
	Except G and P	74		0.35	0.5	V	I _{OL} = 8.0 mA		
OL.	Output LOW Voltage Output G			0.47	0.7	٧	I _{OL} = 16 mA	V _{IL} per Truth Table	
	Output LOW Voltage	54		0.35	0.6		1 _{OL} = 8.0 mA		
Output P	Output P	74		0.35	0.7	V	10L - 8.0 IIIA		
	Input HIGH Current Mode Input A and B Inputs S Inputs Carry Inputs				20 60 80 100	μΑ	V _{CC} = MAX, V	_{IN} = 2.7 V	
Н	Mode Input A and B Inputs S Inputs Carry Inputs				0.1 0.3 0.4 0.5	mA	V _{CC} = MAX, V _{IN} = 10 V		
IL	Input LOW Current Mode Input A and B Inputs S Inputs Carry Inputs				-0.36 -1.08 -1.44 -2.0	mΑ	V _{CC} = MAX, V _{IN} = 0.4 V		
os	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V	_{'OUT} = 0 V	
	Power Supply Current	54		20	32				
СС	Condition A (Note 5)	74		20	34	mA	V _{CC} = MAX		
	Power Supply Current	54		21	35				
	Condition B (Note 5)	74		21	37			•	


^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

NOTES:

- Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, 25°C, and maximum loading.
 Not more than one output should be shorted at a time.
- 5. With outputs open, $I_{\mbox{\footnotesize{CC}}}$ is measured for the following conditions:
 - A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.
 - B. SO through S3 and M are at 4.5 V, all other inputs are grounded.

AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V, Pin 12 = GND

CVAADOL	DADAMETED	LIMITS		LIMITE	CONDITIONS
SYMBOL PARAMETER	PARAMETER	TYP	MAX	UNITS	CONDITIONS
^t PLH ^t PHL	Propagation Delay, (C _n to C _{n+4})		27 20	ns	M = 0 V, (Sum or Diff Mode) See Fig. 4 and Tables I and II
^t PLH ^t PHL	(C _n to F Outputs)		26 20	ns	M = 0 V, (Sum Mode) See Fig. 4 and Table I
^t PLH ^t PHL	(Ā or B Inputs to G Output)		29 23	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I
^t PLH ^t PHL	(Ā or B Inputs to G Output)		32 26	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II
^t PLH ^t PHL	(Ā or B Inputs to P Output)		30 30	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I
^t PLH ^t PHL	(Ā or B Inputs to P Output)		30 33	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II
^t PLH ^t PHL	(Ā or B Inputs to any F Output)		32 20	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I
^t PLH ^t PHL	(Ā or B Inputs to any F Output)		32 23	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II
^t PLH ^t PHL	(Ā or B̄ Inputs to F̄ Outputs)		33 29	ns	M = 4.5 V (Logic Mode) See Fig. 4 and Table III
^t PLH ^t PHL	(Ā or B̄ inputs to C _{n+4} Output)		38 38	ns	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}, S_1 = S_2 = 0 \text{ V}$ (Sum Mode) See Fig. 6 and Table I
^t PLH ^t PHL	(Ā or B̄ Inputs to C _{n+4} Output)		41 41	ns	$M = 0 \text{ V, } S_0 = S_3 = 0 \text{ V, } S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode)
^t PLH ^t PHL	(\overline{A} or \overline{B} Inputs to $A=B$ Output)		50 62	ns	$\begin{aligned} \mathbf{M} &= \mathbf{S}_0 = \mathbf{S}_3 = 0 \text{ V, } \mathbf{S}_1 = \mathbf{S}_2 = 4.5 \text{ V,} \\ \mathbf{R}_L &= 2 \text{ k}\Omega \\ \text{(Diff Mode) See Fig. 5 and Table II} \end{aligned}$



SN54LS181/SN74LS181

	$s: s_0 = s_3 = 4.5 \text{ V}, s$					· · · · · · · · · · · · · · · · · · ·		
OUTPU	HER DATA INPUTS		R INPUT E BIT OTHER DA		INPUT SAN		DA DAMETED	
UNDE:	APPLY GND	APPLY 4.5 V	PPLY	AP	APPLY 4.5 V	UNDER TEST	PARAMETER	
Fi	C _n	Remaining A and B	None		B _i	Āi	[†] PLH [†] PHL	
Fi	Cn	Remaining A and B	None	N	Āi	Bi	tPLH tPHL	
F _{i+1}	Remaining A and B	C _n	None	N	B _i	Āi	tPLH tPHL	
F _i + 1	Remaining A and B	Cn	None	N	Āi	Bi	tPLH tPHL	
P	Remaining A and B, C _n	None	None	N	B	Ā	^t PLH ^t PHL	
P	Remaining A and B, Cn	None	None		Ā	В	[†] PLH [†] PHL	
G	Remaining A, C _n	Remaining B	B	-	None	Ā	tPLH tPHL	
G	Remaining A, C _n	Remaining B	Ā		None	B	tPLH tPHL	
C _{n + 4}	Remaining A, C _n	Remaining B	B		None	Ā	^t PLH	
C _{n + 4}	Remaining A, C _n	Remaining B	Ā		None	B	tPHL tPLH	
Any F	AII B	AII	None		None	Cn	tPHL tPLH	
or C _{n+}		FUNCTION INPUTS: S ₁ = S ₂ = 4.5				L	TPHL DIFF MODE TEST	
ОИТРИТ				THER INPUT	INPUT SAME			
UNDER TEST	APPLY GND	APPLY 4.5 V	PLY	<u> </u>	APPLY 4.5 V	UNDER TEST	PARAMETER	
Fi	Remaining B. Co	Remaining Remaining A B, Cn			None	Ā	tPLH tPHL	
F _i	Remaining B, C _n	Remaining A	lone	N	Ā	B	tPLH tPHL	
Fi+1	Remaining Ā	Remaining B, C _n	Bi	one B _i		Ā	tPLH tPHL	
Fi + 1	Remaining Ā	Remaining B, Cn	lone	None		B _i	[†] PLH [†] PHL	
P	Remaining A and B, Cn	None	B	÷	None	Ā	tPLH tPHL	
P	Remaining A and B, Cn	None	lone	N	Ā	B	tPLH tPHL	
G	Remaining A and B, Cn	None	lone	N	B	Ā	tPLH tPHL	
G	Remaining A and B, Cn	None	Ā		None	В	tPLH tPHL	
A = B	Remaining B, C _n	Remaining A	B		None	Ā	tPLH tPHL	
A = B	Remaining B, C _n	Remaining A	lone	N N	Ā	В	tPLH tPHL	
C _{n + 4}	Remaining A and B, Cn	None	lone	N	B	Ā	tPLH tPHL	
C _{n + 4}	Remaining A and B, Cn	None	Ā		None	B	tPLH tPHL	
C _{n + 4}	None	All B	lone	N	None	Cn	tPLH tPHL	
		- Auto B	,			T TABLE III	OGIC MODE TES	
CTION INPUT	OUTPUT UNDER FUI TEST	APPLY	APPLY	APPLY	OTHER SAME APPLY	INPUT UNDER TEST	ARAMETER	
S ₂ = M = 4.5 0 = S ₃ = 0 V	Any F S ₁	Remaining A and B, Cn	4.5 V None	GND B	4.5 V None	Ā	t _{PLH}	
S ₂ = M = 4.5 0 = S ₃ = 0 V	Any F S ₁	Remaining A and B, Cn	None		None	<u>B</u>	^t PHL ^t PLH ^t PHL	

PRESETTABLE BCD/DECADE UP/DOWN COUNTERS

SN54LS191/ SN74LS191

PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS

DESCRIPTION — The SN54LS190/SN74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54LS191/SN74LS191 is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

An asynchronous Parallel Load (\overline{PL}) input overrides counting and loads the data present on the P_n inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable (\overline{CE}) input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control (\overline{U}/D) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock (\overline{RC}) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.


- LOW POWER . . . 90 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 35 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- COUNT ENABLE AND UP/DOWN CONTROL INPUTS
- CASCADABLE
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAME	ES .	LOADIN	IG (Note a)
		HIGH	LOW
CE	Count Enable (Active LOW) Input	1.5 U.L.	0.7 U.L.
CP	Clock Pulse (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
Ū/D	Up/Down Count Control Input	0.5 U.L.	0.25 U.L.
PL	Parallel Load Control (Active LOW) Input	0.5 U.L.	0.25 U.L.
P_n	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
O _n RC	Flip-Flop Outputs (Note b)	10 U.L.	5 (2.5) U.L.
RC	Ripple Clock Output (Note b)	10 U.L.	5 (2.5) U.L.
TC	Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.

NOTES

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

STATE DIAGRAMS




LS190

UP: $TC = Q_0 \cdot Q_3 \cdot (\overline{U/D})$ DOWN: $TC = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (\overline{U/D})$

LS191


UP: $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (\overline{U/D})$ DOWN: $TC = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (\overline{U/D})$

Count Up ——
Count Down -----




5

LOGIC DIAGRAMS



DECADE COUNTER LS190



BINARY COUNTER LS191

V_{CC} = Pin 16

GND=Pin8

= Pin Numbers

SN54LS190/SN74LS190 • SN54LS191/SN74LS191

FUNCTIONAL DESCRIPTION – The LS190 is a synchronous Up/Down BCD Decade Counter and the LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (\overline{PL}) input is LOW, information present on the Parallel Data inputs (P_0-P_3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the \overline{U}/D input signal, as indicated in the Mode Select Table. When counting is to be enabled, the \overline{CE} signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH \overline{CE} transition must occur only while the clock is HIGH. Similarly, the \overline{U}/D signal should only be changed when either \overline{CE} or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The \overline{RC} output is normally HIGH. When \overline{CE} is LOW and TC is HIGH, the \overline{RC} output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each \overline{RC} output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on \overline{CE} inhibits the \overline{RC} output pulse, as indicated in the \overline{RC} Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the \overline{RC} outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the \overline{RC} output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The \overline{CE} input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .

MODE SELECT TABLE

		INF	UTS	MODE						
P	Ĺ	CE	Ū/D	СР	MODE					
F	1	L	L	Ţ	Count Up					
F	1	L	Н	1	Count Down					
L	-	Х	Х	Х	Preset (Asyn.)					
F	1	Н	Х	Х	No Change (Hold)					

RC TRUTH TABLE

I	NPUT	RC	
CE	TC*	СР	OUTPUT
L	Н	T	Т
Н	Х	Х	Н
Х	L	Х	Н

^{*}TC is generated internally

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

LΓ= LOW Pulse




Fig. a) n-stage counter using ripple clock.




Fig. b) Synchronous n-stage counter using ripple carry/borrow.




Fig. c) Synchronous n-stage counter with parallel gated carry/borrow.

SN54LS190/SN74LS190 • SN54LS191/SN74LS191

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +15 V -30 mA to +5.0 mA -0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE			
FART NOWBERS	MIN	MAX	TEWFENATORE		
SN54LS190X SN54LS191X	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
SN74LS190X SN74LS191X	4.75 V	5.0 V	5.25 V	0°C to +75°C	

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	PARAMETER		LIMITS				TECT COMPITIONS	
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
v _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
*IL	mpat LOVV Voltage	74			0.8	•	for All Inputs	
V _{CD}	Input Clamp Diode Volta	ige		-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA	
V .	Output HIGH Voltage	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = -400 μA	
VOH	Output high voitage	74	2.7	3.4]	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
*OL		74		0.35	0.5	٧	I _{OL} = 8.0 mA V _{IL} per Truth Table	
I _{IH}	Input HIGH Current P _D , PL, CP, U/D CE				20 60	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
ш	P _n , PL, CP, U/D CE				0.1 0.3	mA	V _{CC} = MAX, V _{IN} = 10 V	
ΊL	Input LOW Current P _D , PL, CP, U/D CE				-0.4 -1.08	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
^I cc	Power Supply Current			20	35	mA	V _{CC} = MAX	

NOTES

- 1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, 25°C , and maximum loading.
- 4. Not more than one output should be shorted at a time.
- 5. The Set-Up Time "ts(H)" and Hold Time "th(L)" between the Count Enable (CE) and the Clock (CP) indicate that the LOW-to-HIGH transition of the CE must occur only while the Clock is HIGH for conventional operation.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS190/SN74LS190 • SN54LS191/SN74LS191

AC	CHAF	ACTER	ISTICS:	T_{Δ}	= 25°C
----	------	-------	---------	--------------	--------

0)/440.01	DADAMETED		LIMITS			TEST CONDITIONS		
SYMBOL	PARAMETER	MIN TYP MAX		UNITS	IEST CO	DNDITIONS		
f _{MAX}	Max. Input Count Frequency	25	35		MHz	Fig. 1		
^t PLH ^t PHL	Propagation Delay, CP Input to Q Outputs			24 36	ns	Fig. 1		
^t PLH ^t PHL	CP Input to RC Output			20 24	ns	Fig. 2		
^t PLH ^t PHL	CP Input to TC Output			42 52	ns	Fig. 1		
^t PLH [*] ^t PHL [*]	Ū ∕ D Input to RC Output			45 45	ns		V _{CC} = 5.0 \	
^t PLH ^t PHL	U/D Input to TC Output			33 33	ns	Fig. 7	C _L = 15 pF	
^t PLH ^t PHL	P ₀ - P ₃ Inputs to Q ₀ - Q ₃ Outputs			22 50	ns	Fig. 3		
^t PLH ^t PHL	PL Input to Any Output			33 50	ns	Fig. 4		
^t PLH [*] ^t PHL	CE Input to RC Output			33 33	ns	Fig. 2		

^{*}It is possible to get these timing relationships, but they should not occur during normal operation since the CP would be HIGH.

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTE	TEST CONDITIONS		
STINIBUL	FANAIVIETEN	MIN	TYP	MAX	UNITS			
tw	CP Pulse Width	20			ns	Fig. 1		
tw	PL Pulse Width	35			ns	Fig. 4		
t _s L	Set-Up Time LOW, Data to PL	20			ns			
t _h L	Hold Time LOW, Data to PL	0			ns	Fig. 6	V _{CC} = 5.0 V	
t _s H	Set-Up Time HIGH, Data to PL	20			ns	·	1.00	
t _h H	Hold Time HIGH, Data to PL	0			ns			
t _{rec}	Recovery Time, PL to CP	20			ns	Fig. 5		
t _s L	Set-Up Time LOW, CE to Clock	20			ns	Fig. 8	1	
t _h L	Hold Time LOW, CE to Clock	0			ns	1 ig. 0		

DEFINITIONS OF TERMS:

SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS





Fig. 1



NOTE: PL = LOW

Fig. 3




Fig. 5




Fig. 7




Fig. 2





Fig. 4



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6




Fig. 8

5

SN54LS192/ SN74LS192

PRESETTABLE BCD/DECADE UP/DOWN COUNTER

SN54LS193/ SN74LS193

PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER

DESCRIPTION — The SN54LS192/SN74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54LS193/SN74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.


Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

- LOW POWER 95 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 40 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- CASCADING CIRCUITRY INTERNALLY PROVIDED
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NA	MES	LOADING (Note a)				
	·	HIGH	LOW			
CPU	Count Up Clock Pulse Input	0.5 U.L.	0.25 U.L.			
CPD	Count Down Clock Pulse Input	0.5 U.L.	0.25 U.L.			
MR	Asynchronous Master Reset (Clear) Input	0.5 U.L.	0.25 U.L.			
PL	Asynchronous Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.			
Pn	Parallel Data Inputs	0.5 U.L.	0.25 U.L.			
Q_n	Flip-Flop Outputs (Note b)	10 U.L.	5(2.5) U.L.			
ი _ე TC _D	Terminal Count Down (Borrow) Output (Note b)	10 U.L.	5(2.5) U.L.			
TCU	Terminal Count Up (Carry) Output (Note b)	10 U.L.	5(2.5) U.L.			

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW
- b. The Output LOW drive factor is 2.5 U.L. for MILITARY (54) and 5 U.L. for COMMERCIAL (74) Temperature Ranges.



STATE DIAGRAMS



LS192 LOGIC EQUATIONS FOR TERMINAL COUNT

$$\overline{TC}_{U} = \underline{Q}_{0} \cdot \underline{Q}_{3} \cdot \overline{CP}_{U}$$


$$\overline{TC}_{D} = \overline{Q}_{0} \cdot \overline{Q}_{1} \cdot \overline{Q}_{2} \cdot \overline{Q}_{3} \cdot \overline{CP}_{D}$$

LS193 LOGIC EQUATIONS FOR TERMINAL COUNT


$$\overline{\mathsf{TC}}_{\mathsf{U}} = \underline{\mathsf{Q}}_{\mathsf{0}} \cdot \underline{\mathsf{Q}}_{\mathsf{1}} \cdot \underline{\mathsf{Q}}_{\mathsf{2}} \cdot \underline{\mathsf{Q}}_{\mathsf{3}} \cdot \overline{\mathsf{CP}}_{\mathsf{U}}$$

$$\overline{\mathsf{TC}}_{\mathsf{D}} = \overline{\mathsf{Q}}_{\mathsf{0}} \cdot \overline{\mathsf{Q}}_{\mathsf{1}} \cdot \overline{\mathsf{Q}}_{\mathsf{2}} \cdot \overline{\mathsf{Q}}_{\mathsf{3}} \cdot \overline{\mathsf{CP}}_{\mathsf{D}}$$

COUNT DOWN -----



Dual In-Line Package.



SN54LS192/SN74LS192 • SN54LS193/SN74LS193

FUNCTIONAL DESCRIPTION — The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversable) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs (P_0, P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

MODE SELECT TABLE

MR	PL	PL CP _U		MODE
Н	Х	X	X	Reset (Asyn.)
L	L	X	×	Preset (Asnyn.)
L	Н	Н	Н	No Change
L	H	ı	Н	Count Up
L	Н	Н	1	Count Down

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

* Input Voltage (dc)

* Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

* Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C

-0.5V to +7.0 V

-0.5 V to 15 V

-0.5 V to 15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

SN54LS192/SN74LS192 • SN54LS193/SN74LS193

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE			
FANT NUMBERS	MIN	TYP	MAX	TEMPERATORE	
SN54LS192X SN54LS193X	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
SN74LS192X SN74LS193X	4.75 V	5.0 V	5.25 V	0°C to +75°C	

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

DC CITA	INACTENISTICS OF	EN OFEN	MINING IEWIFERATORE			- INVIAGE	· (umess otherwise specimeu)	
SYMBOL	PARAMETER Input HIGH Voltage		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V _{IH}			2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage	
V _{IL}	input LOVV Voltage	74			0.8		for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
·	Output HIGH Voltage	54	2.5	3.4		v	V _{CC} = MIN, I _{OH} = -400 μA	
VOH		74	2.7	3.4]	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
V _{OL}	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
l	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
lH .	input High Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
I _{IL}	Input LOW Current				-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
l _{CC}	Power Supply Current			19	34	mA	V _{CC} = MAX	

 Conditions for testing, now shown in the table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system

3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and maximum loading.

4. Not more than one output should be shorted at a time.

SN54LS192/SN74LS192 • SN54LS193/SN74LS193

AC CHARACTERISTICS: TA = 25°C

		Ĭ		LIM	IITS						
SYMBOL	PARAMETER	LS192			LS193			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX				
^f MAX	Max Input Count Frequency	30	40		30	40		MHz	Fig. 1		
^t PLH ^t PHL	CPU Input to TCU Output		10 14	16 21		10 14	16 21	ns			
^t PLH ^t PHL	CP _D Input to TC _D Output		10 15	16 22		10 15	16 22	ns	Fig. 2		
^t PLH ^t PHL	CP _U or CP _D to Q _n Outputs		22 18	31 28	ł	22 18	31 28	ns		V _{CC} = 5.0 \	
^t PLH ^t PHL	P _O - P ₃ Inputs Q _O - Q ₃ Outputs							ns	Fig. 3	C _L = 15 pF	
^t PLH ^t PHL	PL Input to Any Output		23 17	32 25		23 17	32 25	ns	Fig. 4		
^t PHL	MR Input to Any Output		17	25		17	25	ns	Fig. 7		

AC SET-UP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$

				LIN	IITS					
SYMBOL	PARAMETER	LS192			LS193			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
^t W	CP _U Pulse Width	17			17			ns	Fig. 1	
t _W	CP _D Pulse Width	17			17			ns		
^t W	PL Pulse Width	15			15			ns	Fig. 4	1
tw	MR Pulse Width	15			15			ns	Fig. 7	
t _s L	Set-up Time LOW, Data to PL	10			10			ns		V _{CC} = 5.0 V
t _h L	Hold Time LOW, Data to PL	0			0			ns	Fig. 6	
t _s H	Set-up Time HIGH, Data to PL	10			10			ns		
t _h H	Hold Time HIGH, Data to PL	0			0			ns		
t _{rec}	Recovery Time, PL to CP							ns	Fig. 5	
t _{rec}	Recovery Time, MR to CP							ns]

DEFINITIONS OF TERMS:

SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the $\overline{\text{PL}}$ transistion from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) is defined as the minimum time following the PL transistion from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the PL transistion from LOW-to-HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.




Fig. 1




Fig. 2






Fig. 4



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6



NOTE: PL = LOW

Fig. 3




Fig. 5




Fig. 7

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

LOADING /NL ...


DESCRIPTION — The SN54LS194A/SN74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194 is similar in operation to the LS195 Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL families.


- TYPICAL SHIFT FREQUENCY OF 40 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
S ₀ , S ₁	Mode Control Inputs	0.5 U.L.	0.25 U.L.
$P_0 - P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
D _{SR}	Serial (Shift Right) Data Input	0.5 U.L.	0.25 U.L.
D _{SL}	Serial (Shift Left) Data Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





FUNCTIONAL DESCRIPTION - The Logic Diagram and Truth Table indicate the functional characteristics of the LS194 4-Bit Bidirectional Shift Register. The LS194 is similar in operation to the Motorola LS195 Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:

- 1. All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.
- 2. The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.
- 3. The four parallel data inputs (P_0, P_1, P_2, P_3) are D-type inputs. When both S_0 and S_1 are HIGH, the data appearing on P_0, P_1, P_2 , and P_3 inputs is transferred to the Q_0, Q_1, Q_2 , and Q_3 outputs respectively following the next LOW to HIGH transition of the clock.
- 4. The asynchronous Master Reset (MR), when LOW, overrides all other input conditions and forces the Q outputs LOW.

Special logic features of the LS194 design which increase the range of application are described below:

- 1. Two mode control inputs (S₀, S₁) determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right, $Q_0 \rightarrow Q_1$, etc.) or right to left (shift left, $Q_3 \rightarrow Q_2$, etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both So and So are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.
- 2. D-type serial data inputs (DSR, DSL) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

MODE SELECT - TRUTH TABLE

005547111014005		INPUTS							OUTPUTS			
OPERATING MODE	MR	S ₁	s ₀	DSR	DSL	Pn	Q ₀	α ₁	02	03		
Reset	L	×	×	×	×	×	L	L	L	L		
Hold	Н	Ţ,	ı	×	×	×	q ₀	q ₁	q ₂	q ₃		
Object to the	Н	h	ı	×	ı	×	q ₁	q ₂	q ₃	L		
Shift Left	н	h	ı	×	h	×	91	q ₂	q ₃	Н		
Chife Diabe	н	ı	h	1	×	×	L	q ₀	91	q ₂		
Shift Right	н	ı	h	h	×	×	. н	q ₀	91	q ₂		
Parallel Load	н	h	h	х	×	Pn	P ₀	P ₁	P ₂	р3		

L = LOW Voltage Level

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

H= HIGH Voltage Level

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition

 p_n (q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

^{*}Input Current (dc)

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})						
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE				
SN54LS194AX	4.5 V	5.0 V	5.5 V	−55°C to +125°C				
SN74LS194AX	4.75 V	5.0 V	5.25 V	0°C to +75°C				

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

DC CITE	THACTEILIDITIOS OV	CH OI LH	711110	L LIVII L	MIONE	IIAIVOL	. Junicas otherwise specifica,
SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
v _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HiGH Voltage for All Inputs
V	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW
VIL	input LOVV Voltage	74			0.8]	Voltage for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
.,	Output HIGH Voltage	54	2.5	3.4			$V_{CC} = MIN, I_{OH} = -400 \mu A$
V _{ОН}	Output HIGH Voltage	74	2.7	3.4		1	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
VOL	Output LOVV Voltage	74.		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$ V_{IL} per Truth Table
I	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
lH	input riidir current	·			0.1	mA	$V_{CC} = MAX$, $V_{IN} = 10 V$
l _{tL}	Input LOW Current				-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
^l cc	Power Supply Current			15	23	mA	V _{CC} = MAX

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		UNITS	TEST CONDITIONS			
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Shift Frequency	30	40		MHz	Fig. 1	
^t PLH ^t PHL	Propagation Delay, Clock to Output			22 15	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
^t PHL	Propagation Delay, MR to Output	-		18	ns	Fig. 2	

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTC	TEST SOMBITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
t _W (CP)	Clock Pulse Width	18	12		ns	Fig. 1		
t _s (Data)	Set-up Time, Data to Clock	16			ns	Fig. 3		
t _h (Data)	Hold Time, Data to Clock	0			ns	1		
t _s (S)	Set-up Time, Mode Control to Clock	20			ns	Fig. 4	$V_{CC} = 5.0 \text{ V}$	
t _h (S)	Hold Time, Mode Control to Clock	0			ns	1g		
t _W (MR)	Master Reset Pulse Width	12			ns	Fig. 2		
t _{rec} (MR)	Recovery Time Master Reset to Clock	18	12		ns	1 ''9. 2		

DEFINITIONS OF TERMS:

SET-UP TIME (t_c) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (th) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (trec) - is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH AND fmax



OTHER CONDITIONS: S1 = L, MR = H, S0 = H

Fig. 1


MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



OTHER CONDITIONS: $S_0, S_1 = H$ P₀ = P₁ = P₂ = P₃ = H

Fig. 2

SET-UP (t_s) AND HOLD (t_h) TIME FOR SERIAL DATA (DSR, DSL) AND PARALLEL DATA (PO, P1, P2, P3)




OTHER CONDITIONS:

*DSR set-up time affects Q0 only DSL set-up time affects Q3 only

Fig. 3

SET-UP (ts) AND HOLD (th) TIME FOR S INPUT



OTHER CONDITIONS:

Fig. 4

UNIVERSAL 4-BIT SHIFT REGISTER

LOADING (Note a)

DESCRIPTION — The SN54LS195A/SN74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 50 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.


- TYPICAL SHIFT RIGHT FREQUENCY OF 50 MHz
- ASYNCHRONOUS MASTER RESET
- J, K INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LUADIN	G (Note a)
		HIGH	LOW
PE	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$P_0 - P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
J	First Stage J (Active HIGH) Input	0.5 U.L.	0.25 U.L.
ĸ	First Stage K (Active LOW) Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{\sigma}^3$ $\sigma^0 - \sigma^3$	Complementary Last Stage Output	10 U.L.	5(2.5) U.L.
	(Note b)		

NOTES:

DIN. N. A B4EO

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the LS195 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195 has two primary modes of operation, shift right $(\Omega_0 \to \Omega_1)$ and parallel load which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Ω_0 via the J and \overline{K} inputs and is shifted one bit in the direction $\Omega_0 \to \Omega_1 \to \Omega_2 \to \Omega_3$ following each LOW to HIGH clock transition. The $J\overline{K}$ inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins togethers. When the \overline{PE} input is LOW, the LS195 appears as four common clocked D flip-flops. The data on the parallel inputs P_0 , P_1 , P_2 , P_3 is transferred to the respective Q_0 , Q_1 , Q_2 , Q_3 outputs following the LOW to HIGH clock transition. Shift left operation $(\Omega_3 \to \Omega_2)$ can be achieved by tying the Q_n outputs to the P_{n-1} inputs and holding the \overline{PE} input LOW.

All serial and parallel data transfers are synchronous, occuring after each LOW to HIGH clock transition. Since the LS195 utilizes edge-triggering, there is no restriction on the activity of the J, \overline{K} , P_n and \overline{PE} inputs for logic operation — except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

MODE SELECT - TRUTH TABLE

OPERATING MODES		ı	NPUTS			OUTPUTS				
OPERATING MODES	MR	PE	J	ĸ	Pn	Ω0	Ω ₁	Ω2	Ω3	\overline{Q}_3
Asynchronous Reset	L	×	×	х	х	L	L	L	L	Н
Shift, Set First Stage	Н	h	h	h	х	Н	q ₀	91	q ₂	-q ₂
Shift, Reset First Stage	н	h	ı	1	×	·L	q ₀	91	q ₂	\overline{q}_2
Shift, Toggle First Stage	тн	h	h	1	×	₹ ₀	q ₀	91	q_2	\overline{q}_2
Shift, Retain First Stage	н	h	1	h	×	q _O	q ₀	q ₁	q_2	\overline{q}_2
Parallel Load	Н	1	Х	Х	p _n	P ₀	p ₁	P ₂	р3	₽3

L = LOW voltage levels

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)
*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C -0.5 V to +7.0 V

-0.5 V to +7.0 V -0.5V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS	S	UPPLY VOLTAGE (V _{CC})		TEMPERATURE
- TART NOWBERS	MIN	TYP	MAX	TEMPENATURE
SN54LS195AX	4.5 V	5.0 V	5.5 V	−55°C to +125°C
SN74LS195AX	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

H = HIGH voltage levels

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

 $p_n (q_n) = Lower$ case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

01/4/10/1	DADAMETED			LIMITS			TEST CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
v _{IH}	Input HIGH Voltage	-	2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW
VIL	input LOVV Voltage	74			0.8]	Voltage for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
.,	Outros UICU Valance	54	2.5	3.4		V	V _{CC} = MIN, I _{OH} = -400 μA
V _{ОН}	Output HIGH Voltage	74	2.7	3.4		1 °	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
V _{OL}		74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
1	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
1H	input might current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
l _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
^l cc	Power Supply Current			14	21	mA	V _{CC} = MAX

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
		MIN	TYP	MAX				
fMAX	Shift Frequency	30	40		MHz	Fig. 1		
^t PLH ^t PHL	Propagation Delay, Clock to Output		14 13	21 20	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
^t PHL	Propagation Delay, MR to Output		13	20	ns	Fig. 3		

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTO	TEST CONDITIONS		
STIVIBUL	FARAIVIETER	MIN	TYP	MAX	UNITS	1EST CONDITIONS		
t _W (CP)	Clock Pulse Width	16			ns	Fig. 1		
t _s (Data)	Set-up Time, Data to Clock	15	8		ns	Fig. 2		
t _h (Data)	Hold Time, Data to Clock	0	-7		ns	1 19.2	Voc = 5.0 V	
t _S (PE)	Set-up Time, PE Control to Clock	25	18		ns	Fig. 4	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
t _h (PE)	Hold Time, PE Control to Clock	-10	-17		ns]	_	
t _W (MR)	Master Reset Pulse Width	12			ns	F- 0	1	
t _{rec} (MR)	Recovery Time Master Reset to Clock	25	1		ns	Fig. 3		

SET-UP TIME (t_s) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



CONDITIONS: $J = \overline{PE} = \overline{MR} = H$

Fig. 1


MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



CONDITIONS: $\overline{PE} = L$ $P_0 = P_1 = P_2 = P_3 = H$

Fig. 3


SET-UP (t_s) AND HOLD (t_h) TIME FOR SERIAL DATA (J & \overline{K}) AND PARALLEL DATA (P0, P1, P2, P3)



CONDITIONS: $\overline{MR} = H$ *J and \overline{K} set-up time affects Q_0 only

Fig. 2

SET-UP (t_s) AND HOLD (t_h) TIME FOR \overline{PE} INPUT



CONDITIONS: $\overline{MR} = H$ * Q_0 state will be determined by J and \overline{K} inputs

Fig. 4

SN54LS196/SN74LS196 SN54LS197/SN74LS197

4-STAGE PRESETTABLE RIPPLE COUNTERS

DESCRIPTION — The SN54LS196/SN74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8,4,2,1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54LS197/SN74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.


Both circuit types have a Master Reset (\overline{MR}) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (\overline{PL}) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (P_n) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when \overline{PL} is LOW and storing the data when \overline{PL} is HIGH.

- LOW POWER CONSUMPTION TYPICALLY 80 mW
- HIGH COUNTING RATES TYPICALLY 70 MHz
- CHOICE OF COUNTING MODES BCD, BI-QUINARY, BINARY
- ASYNCHRONOUS PRESETTABLE
- ASYNCHRONOUS MASTER RESET
- EASY MULTISTAGE CASCADING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES		LOADIN	LOADING (Note a)		
		HIGH	LOW		
CP ₀	Clock (Active LOW Going Edge) Input to Divide-by-Two Section	1.0 U.L.	1.5 U.L.		
CP ₁	Clock (Active LOW Going Edge) Input to Divide-by-Five Section	2.0 U.L.	1.75 U.L.		
CP ₁	Clock (Active LOW Going Edge) Input to Divide-by-Eight Section	1.0 U.L.	1.0 U.L.		
MR	Master Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.		
PL	Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.		
P ₀ -P ₃	Data Inputs	0.5 U.L.	0.25 U.L.		
Q ₀ -Q ₃	Outputs (Notes b, c)	10 U.L.	5(2.5) U.L.		

NOTES

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c. In addition to loading shown, Q_0 can also drive $\overline{\text{CP}}_1$.




CONNECTION DIAGRAM DIP (TOP VIEW)




NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOGIC DIAGRAM



LS196



LS197

V_{CC} = Pin 14 GND = Pin 7

O = Pin Numbers

SN54LS196/SN74LS196 • SN54LS197/SN74LS197

FUNCTIONAL DESCRIPTION — The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{\text{CP}_0}$ input serves the Q₀ flip-flop in both circuit types while the $\overline{\text{CP}_1}$ input serves the divide-by-five or divide-by-eight section. The Q₀ output is designed and specified to drive the rated fan-out plus the $\overline{\text{CP}_1}$ input. With the input frequency connected to $\overline{\text{CP}_0}$ and Q₀ driving $\overline{\text{CP}_1}$, the LS197 forms a straightforward module-16 counter, with Q₀ the least significant output and Q₃ the most significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to $\overline{CP_0}$ and with Ω_0 driving $\overline{CP_1}$, the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to $\overline{CP_1}$ and Ω_3 driving $\overline{CP_0}$, Ω_0 becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data ($P_0 - P_3$) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the P_0 inputs will be reflected in the outputs.

Figure 2: LS196 COUNT SEQUENCES

	DECA	DE (NOTE 1)			BI-QUIN	IARY (NOT	2)	
COUNT	Ω3	02	Ω ₁	Ω0	COUNT	σ0	03	02	Q ₁
0	L	L	L	L	0	L	L	L	L
1	L	L	L	н	1 .	L [']	L	L	Н
2	L	L	н	L	2	L	L	н	L
3	L	L	Н	н	3	L	L	· H	н
4	L	н "	L	L	4	L	н	L	L
5	L	н	, L	Ή	5	H	L	L	L
6	L	н	н	L	6	н	L	L	• н
7 .	L	н	н	н	7	н	L	Н	· L
8	н	L	L	* L	8	н	L	Н	Н
9	н	Ĺ	L	н	9	н	н	L	L

NOTES:

- 1. Signal applied to CPO, QO connected to CP1.
- Signal applied to CP₁, Q₃ connected to CP₀.

MODE SELECT TABLE

	INPUTS	SESSONSE		
MR	PL	CP	RESPONSE	
L	×	Х	Reset (Clear)	
н	L	×	Parallel Load	
Н	н	Z.	Count	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

L = HIGH to Low Clock Transition

SN54LS196/SN74LS196 • SN54LS197/SN74LS197

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

V_{CC} Pin Potential to Ground Pin *Input Voltage (dc)

-0.5 V to +15 V -30 mA to +5.0 mA -0.5 V to +10 V +50 mA

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEIVIPENATURE
SN54LS196X SN54LS197X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS196X SN74LS197X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETED			LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
VIL	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage
*IL	mpat 2011 Voltago	74			0.8		for All Inputs
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	٧	V _{CC} = MIN, I _{IN} = -18 mA
	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A$
v _{OH}	Output nigh voitage	74	2.7	3.4		1 '	V _{IN} = V _{IH} or V _{IL} per Truth Table
·	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
V _{OL}	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
	Input HIGH Current						
	PL, P ₀ , P ₁ , P ₂ , P ₃				20		
		<u>MR</u> , CP _O , CP ₁ (LS197)			40	μA	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
ΊΗ	CP ₁ (LS196)				80		·
""	PL, PO, P1, P2, P3				0.1		V _{CC} = MAX, V _{IN} = 10 V
	MR, CP _O , CP ₁ (LS19	97)			0.2	mA	V _{CC} = MAX, V _{IN} = 5.5 V
	CP ₁ (LS196)				0.4	l	V _{CC} = MAX, V _{IN} = 5.5 V
	Input LOW Current						
	PL, P ₀ , P ₁ , P ₂ , P ₃				-0.36		
	MR				-0.72		
I _{IL}	CP ₀				-2.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
	CP ₁ (LS196)				-2.8		
	Ĉ₽ ₁ (LS197)				-1.3		
los	Output Short Circuit		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
	Current (Note 4)		ļ				
^I CC	Power Supply Current			12	20	mA	V _{CC} = MAX

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 4. Not more than one output should be shorted at a time.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS196/SN74LS196 • SN54LS197/SN74LS197

AC CHARACTERISTICS: $T_{\Delta} = 25$ °C

				LIN	IITS					
SYMBOL	PARAMETER	LS196			LS197			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
f _{max}	Input Count Frequency	45	60		50	75		MHz	Fig. 1	
^t PLH ^t PHL	CP _O Input to Q _O Output		8.0 8.0	15 15		8.0 8.0	15 15	ns		
t _{PLH}	CP ₁ Input to Q ₁ Output		9.0 9.0	15 15		9.0 9.0	15 17	ns		
^t PLH ^t PHL	CP ₁ Input to Q ₂ Output		23 21	34 34		26 23	34 34	ns	Fig. 1	V _{CC} = 5.0 \
^t PLH ^t PHL	CP ₁ Input to Q ₃ Output		12 12	15 21		35 38	55 63	ns		C _L = 15 pF
t _{PLH}	P ₀ , P ₁ , P ₂ , P ₃ Inputs Q ₀ , Q ₁ , Q ₂ , Q ₃ Outputs		10 24	25 35		10 24	27 44	ns	Fig. 2	
t _{PLH}	PL Input to Any Output		15 24	31 37		15 24	39 45	ns	Fig. 3	
t _{PHL}	MR Input to Any Output		26	42		26	42	ns	Fig. 4	1

AC SET-UP REQUIREMENTS: TA = 25°C

				LIN	IITS					
SYMBOL	PARAMETER	LS196			LS197			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX		· 	
tW	CPO Pulse Width	12			10			ns	Fig. 1	
^t W	CP ₁ Pulse Width	24			20			ns		
^t W	PL Pulse Width	18			18			ns	Fig. 3	
tw	MR Pulse Width	12			12			ns	Fig. 4	
t _s L	Set-up Time LOW Data to PL	12			12			ns		V _{CC} = 5.0 V
t _h L	Hold Time LOW Data to PL	6.0			6.0			ns	Fig. 5	
t _s H	Set-up Time HIGH Data to PL	8.0			8.0			ns		
t _h H	Hold Time HIGH Data to PL	0			0			ns		
t _{rec}	Recovery Time PL to CP	16			16			ns	Fig. 4	
t _{rec}	Recovery Time MR to CP	18			18			ns		

DEFINITIONS OF TERMS:

SET-UP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

AC WAVEFORMS





Fig. 1



NOTE: PL = LOW

Fig. 2




Fig. 3





Fig. 4



*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

5

SN54LS251/SN74LS251

8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


DESCRIPTION — The TTL/MSI SN54LS251/SN74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data rom up to eight sources. The LS251 can be used as a universal function generator o generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- **INVERTING AND NON-INVERTING 3-STATE OUTPUTS**
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


'IN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
3 ₀ S ₂	Select Inputs	0.5 U.L.	0.25 U.L.
§0 S2 ≣O	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$0 - 1_7$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
<u>"</u>	Multiplexer Output (Note b)	65 (25) U.L.	5 (2.5) U.L.
<u>7</u>	Complementary Multiplexer Output (Note b)	65 (25) U.L.	5 (2.5) U.L.
OTEC			

NOTES:

- 1. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.



Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (E_0) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overline{\mathsf{E}}_{\mathsf{O}} \cdot (\mathsf{I}_{\mathsf{O}} \cdot \overline{\mathsf{S}}_{\mathsf{O}} \cdot \overline{\mathsf{S}}_{\mathsf{1}} \cdot \overline{\mathsf{S}}_{\mathsf{2}} + \mathsf{I}_{\mathsf{1}} \cdot \mathsf{S}_{\mathsf{O}} \cdot \overline{\mathsf{S}}_{\mathsf{1}} \cdot \overline{\mathsf{S}}_{\mathsf{2}} + \mathsf{I}_{\mathsf{2}} \cdot \overline{\mathsf{S}}_{\mathsf{O}} \cdot \mathsf{S}_{\mathsf{1}} \cdot \overline{\mathsf{S}}_{\mathsf{2}} + \mathsf{I}_{\mathsf{3}} \cdot \mathsf{S}_{\mathsf{O}} \cdot \mathsf{S}_{\mathsf{1}} \cdot \mathsf{S}_{\mathsf{2}} + \mathsf{I}_{\mathsf{3}} \cdot \mathsf{S}_{\mathsf{3}} + \mathsf{I}_{\mathsf{3}} + \mathsf{3}} + \mathsf{I}_{\mathsf{3}} \cdot \mathsf{S}_{\mathsf{3}} + \mathsf{3}} + \mathsf{I}_{\mathsf{3}} \cdot \mathsf{S}_{\mathsf{3}} + \mathsf{3}_{\mathsf{3}} + \mathsf{$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

TRUTH TABLE

Ē	S ₂	S ₁	s ₀	10	11	12	lз	14	15	16	17	Ž	Z
Н	Х	×	X	X	×	Х	Х	X	×	х	X	(Z)	(Z)
L	L	L	L	L	×	×	×	×	×	×	×	н	L
L	L	L	L	н	Х	X	X	X	Х	Х	Х	L	н
L	L	L.	н	х	Ł	X	X	X	X	х	Х	Н·	L
L	L	L	н	×	н	X	X	X	×	X	X	L	н
L	L	н	L	×	X	L	X	×	×	×	X	Н	L
L	L	н	L	×	Х	н	х	Х	Х	X	Х	L	- н [
L	L	н	н	×	Х	X	L	X	X	X	×	Н	L
L	L	н	н	×	×	×	н	×	х	×	×	L	н
L	н	L	L	×	X	Х	Х	L	X	X	X	н	니
L	н	L	L	×	X	X	X	Н	×	X	X	L	н
L	н	L	н	×	X	X	X	Х	L	Х	Х	н	L.
L	н	L	н	×	×	X	×	X	н	X	X	L	н
L	н	H	L	×	X	X	×	×	X	L	X	н	L
L	н	н	L	x	×	×	×	×	×	н	×	L	н
L	н	Н	н	×	×	×	×	×	×	X	L	Н	L
L	н	Н	Н	х	Х	Х	Х	X	Х	X	Н	L	Н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High Impedance (Off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS251X	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS251X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

SN54LS251/SN74LS251

				LIMITS			TEGT COMPITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs		
·	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs		
V _{IL}	Input LOVV Voltage	74			0.8	1 *			
v _{CD}	Input Clamp Diode Voltag	je		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
	0	54	2.4	3.4		V	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = \text{MIN}, V_{IN} = V_{IH} \text{ or}$		
v _{он}	Output HIGH Voltage	74	2.4	3.1		У	I _{OH} = -2.6 mA V _{IL} per Truth Table		
V	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$		
V _{OL}	OL Output LOW Voltage			0.35	0.5	V	i _{OL} = 8.0 mA V _{IL} per Truth Table		
I _{OZH}	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.7 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$		
OZL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$		
	Input HIGH Current			1.0	20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
lН	input nigh current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V		
I _{IL}	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
lsc	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V		
•	Power Supply Current, Outputs LOW			6.1	10	mA	$V_{CC} = MAX$, $V_{IN} = 4.5 \text{ V}$, $V_{\overline{E}} = 0 \text{ V}$		
Power Supply Current, Outputs Off				7.1	12	mA	$V_{CC} = MAX, V_{ N} = 4.5 \text{ V}, V_{\overline{E}} = 4.5 \text{ V}$		


NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C


SYMBOL	DADAMETED		LIMITS		LINETO	TEST CONDITIONS		
SYMBUL	PARAMETER	MIN	TYP	MAX	UNITS	I ESI CONI	DITIONS	
^t PLH ^t PHL	Propagation Delay, Select to Z Output		11 23	20 33	ns	Fig. 1		
^t PLH ^t PHL	Propagation Delay, Select to Z Output		30 18	45 30	ns	Fig. 2	V _{CC} = 5.0 V	
t _{PLH} t _{PHL}	Propagation Delay, Data to Z Output		7.0 10	12 15	ns	Fig. 1	C _L = 15 pF	
^t PLH ^t PHL	Propagation Delay, Data to Z Output		18 15	27 23	ns	Fig. 2		
^t PZH	Output Enable Time to HIGH Level		12	20	ns	Figs. 4, 5	C _L = 15 pF	
^t PZL	Output Enable Time to LOW Level		17	25	ns	Figs. 3, 5	R _L = 2 kΩ	
^t PLZ	Output Disable Time from LOW Level		12	20	ns	Figs. 3, 5	C _L = 5 pF	
PHZ	Output Disable Time from HIGH Level		17	25	ns	Figs. 4, 5	R _L = 2 kΩ	

3-STATE AC WAVEFORMS



V_{IN} 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V

Fig. 1



'

Fig. 2





Fig. 3

Fig. 4

AC LOAD CIRCUIT



SWITCH POSITIONS

SYMBOL	SW1	SW2		
^t PZH	Open	Closed		
^t PZL	Closed	Open		
^t PLZ	Closed	Closed		
tPHZ	Closed	Closed		

Fig. 5

^{*}Includes Jig and Probe Capacitance.

SN54LS253/SN74LS253

DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


DESCRIPTION — The LSTTL/MSI SN54LS253/SN74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (E_O) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADI	VG (Note a)
		HIGH	LOW
S ₀ , S ₁	Common Select Inputs	0.5 U.L.	0.25 U.L.
Multiplexer A			
E _{Oa}	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
1 _{0a} - 1 _{3a}	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Za	Multiplexer Output (Note b)	65(25) U.L.	5(2.5) U.L.
Multiplexer B			
E _{Ob}	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$10^{9} - 13^{9}$	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
z_b	Multiplexer Output (Note b)	65(25) U.L.	5(2.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S_0, S_1) . The 4-input multiplexers have individual Output Enable $(\overline{E}_{0a}, \overline{E}_{0b})$ inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{E}_{0a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0})$$

$$Z_{b} = \overline{E}_{0b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0})$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

	SELECT INPUTS		DATA	INPUTS		OUTPUT ENABLE	ОИТРИТ
s ₀	s ₁	I ₀	l ₁	12	43	Ē ₀	. Z
×	×	Х	Х	Х	×	Н	(Z)
L	L	L	×	×	×	L	· L
L	L	н	×	×	X	L	н
Н	L	×	L	X	X	L	L
Н	L	×	н	X	×	L	н
L	н	×	×	L	×	L	L
L	н	×	×	н	X	L	н
н	н	×	×	x	L	L	L
Н	Н	×	×	X	Н	L	н

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs So and S1 are common to both sections.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

-65°C to +150°C

-55°C to +125°C -0.5 V to +7.0 V

--0.5 V to +15 V

--0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

CHAPANTEED OPERATING PANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS253X	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS253X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS253/SN74LS253

	DADAMETED			LIMITS		UNITS	TECT COMPITIONS	
SYMBOL	PARAMETER	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs	
V.	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage	
V _{IL}	input LOVV Voltage	74			0.8	7 °	for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	0	54	2.4	3.4		V	IOH = -1.0 mA VCC = MIN, VIN = VIH or	
^V он	Output HIGH Voltage	74	2.4	3.1		7 °	IOH = -2.6 mA VIL per Truth Table	
	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
lozh	Output Off Current HIGH	1			20	μА	$V_{CC} = MAX, V_{OUT} = 2.7 \text{ V}, V_{E} = 2.0 \text{ V}$	
^I OZL	Output Off Current LOW	1			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$	
	I				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
ин	Input HIGH Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
l _{IL}	Input LOW Current				-0.36	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
^I sc	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
1	Power Supply Current, Outputs LOW			7.0	12		V _{CC} = MAX, V _{IN} = 0 V, V _E = 0 V	
¹cc	Power Supply Current, Outputs Off			8.5	14	mA	V _{CC} = MAX, V _{IN} = 0 V, V _E = 4.5 V	

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, 25°C, and maximum loading.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_A = 25$ °C (See Page 5-98 for Waveforms)

SYMBOL	DARAMETER	PARAMETER LIMITS						
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONE	HIONS	
^t PLH ^t PHL	Propagation Delay, Data to Output		10 10	15 15	ns	Fig. 1	C _L = 15 pF	
^t PLH ^t PHL	Propagation Delay, Select to Output		20 16	29 24	ns	Fig. 1	C _L = 15 pF	
^t PZH	Output Enable Time to HIGH Level		12	18	ns	Figs. 4, 5	C _L = 15 pF	
^t PZL	Output Enable Time to LOW Level		11	18	ns	Figs. 3, 5	R _L = 2 kΩ	
^t PLZ	Output Disable Time from LOW Level		22	32	ns	Figs. 3, 5	C _L = 5 pF	
^t PHZ	Output Disable Time from HIGH Level		11	18	ns	Figs. 4, 5	R _L = 2 kΩ	

SN54LS257/SN74LS257

OUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

I OADING (Note a)

DESCRIPTION - The LSTTL/MSI SN54LS257/SN74LS257 is a Quad 2-Input Multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (EO) Input, allowing the outputs to interface directly with bus oriented systems, It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- **NON-INVERTING 3-STATE OUTPUTS**
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- **FULLY TTL AND CMOS COMPATIBLE**

	LOADIN	C (IVOLOU)
	HIGH	LOW
Common Data Select Input	1.0 U.L.	0.5 U.L.
Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
Multiplexer Outputs (Note b)	65(25) U.L.	5 (2.5) U.L.
	Output Enable (Active LOW) Input Data Inputs from Source 0 Data Inputs from Source 1	Common Data Select Input 1.0 U.L. Output Enable (Active LOW) Input 0.5 U.L. Data Inputs from Source 0 0.5 U.L. Data Inputs from Source 1 0.5 U.L.

NOTES:


DIM NIAMEC

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges, The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges,



LOGIC SYMBOL VCC = Pin 16 GND = Pin 8 CONNECTION DIAGRAM

DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

FUNCTIONAL DESCRIPTION — The LS257 is a Quad 2-Input Multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select Input. When the Select Input is LOW, the I₀ inputs are selected and when Select is HIGH, the I₁ inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form.

The LS257 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$\begin{split} Z_{a} &= \overline{E}_{O} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ Z_{c} &= \overline{E}_{O} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \\ Z_{d} &= \overline{E}_{O} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{split}$$

When the Output Enable Input (E_0) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS					
₹ _O	s	10	11	Z					
Н	×	X	Х	(Z)					
L	Ì н	x	L	L					
L	н	×	н	н					
L	L	L	×	L					
L	L	н	X	н					

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High impedance (off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V +50 mA

GUARANTEED OPERATING RANGES

GUARANTEED OPERA		SUPPLY VOLTAGE (V _{CC}))	TEMPEDATURE
PART NUMBERS	MIN	TYP	MAX	TEMPERATURE
SN54LS257X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS257X	4.75 V	5.0 V	5.25 V	0°C to + 75°C

X = package type; W for Flatpak, J for Ceramic Dip. N for Plastic Dip. See Packaging Information Section for packages available on this product.

SYMBOL	PARAMETER			LIMITS				
STINIBUL	FARAINETER		MIN	TYP	MAX	UNITS	TEST CONDITI	ONS
V _{IH}	Input HIGH Voltage		2.0			٧	Guaranteed Input for All Inputs	it HIGH Voltage
v _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Inpu	it LOW Voltage
* IL	par 2077 Vallage	74			0.8]	for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN}	= −18 mA
V	Output HIGH Voltage	54	2.4	3.4		V	I _{OH} = −1.0 mA	V _{CC} = MIN, V _{IN} = V _{IH} or
VOН	Output high voltage	74	2.4	3.1		V	I _{OH} = −2.6 mA	V _{IL} per Truth Table
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA	VCC = MIN, VIN = VIH or
*OL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
I _{OZH}	Output Off Current HIGH	f Current HIGH			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 \text{ V}, V_{\bar{E}} = 2.0 \text{ V}$	
lozl	Output Off Current LOW	,			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\bar{E}} = 2.0 \text{ V}$	
¹ ін	Input HIGH Current E _O , I _{Ox} , I _{1x} S				20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
ΊΠ	Input HIGH Current at M Input Voltage E _O , I _{OX} , I _{1x} S	IAX			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 10 V	
lır.	Input LOW Current E _O , I _{Ox} , I _{1x} S				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
	Power Supply Current, C	outputs HIGH			10		V _{CC} = MAX, V _{IN}	V = 4.5 V, VE = 0 V
^l cc	Power Supply Current, C	outputs LOW			16	mA	V _{CC} = MAX, V _{IN}	N = 0 V, VE = 0 V
	Power Supply Current, Outputs OFF				17		V _{CC} = MAX, V _{IN}	y = 0 V, V _F = 4.5 V

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2. The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, 25° C, and maximum loading.
 Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ (See Page 5-98 for Waveforms)

SYMBOL	PARAMETER		LIMITS		LIAUTO	TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONL	THUNS
^t PLH ^t PHL	Propagation Delay, Data to Output			18 14	ns	Fig. 1	C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, Select to Output			21 21	ns	Fig. 1	C _L = 15 pF
^t PZH	Output Enable Time to HIGH Level			28	ns	Figs. 4, 5	C _L = 15 pF
t _{PZL}	Output Enable Time to LOW Level			24	ns	Figs. 3, 5	$R_L = 2 k\Omega$
^t PLZ	Output Disable Time from LOW Level			22	ns	Figs. 3, 5	C _L = 5.0 pF
t _{PHZ}	Output Disable Time from HIGH Level			14	ns	Figs. 4, 5	$R_L = 2 k\Omega$

SN54LS258/SN74LS258

QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


DESCRIPTION — The LSTTL/MSI SN54LS258/SN74LS258 is a Quad 2-Input Multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{E}_0) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	G (Note a
		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
Ēo	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$I_{0a} - I_{0d}$	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
<u> </u> 1a - 1d	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$\overline{Z}_a - \overline{Z}_d$	Multiplexer Outputs (Note b)	65(25) U.L.	5(2.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS258 is a Quad 2-Input Multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select Input (S). When the Select Input is LOW, the I₀ inputs are selected and when Select is HIGH, the I₁ inputs are selected. The data on the selected inputs appears at the outputs in inverted form.

The LS258 Quad 2-Input Multiplexer is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_{a} &= \overline{E}_{O} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ \overline{Z}_{c} &= \overline{E}_{O} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \\ \end{split}$$

$$\overline{Z}_{d} &= \overline{E}_{O} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

When the Output Enable Input (\overline{E}_0) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	1	TA UTS	оитритѕ
Ēο	s	10	11	Z
Н	×	х	Х	(Z)
L	Н	X	L	Н
L	н	×	н	L
L	L	L	X	н
L	L	Н	Х	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High Impedance (Off)

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature
Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 -65° C to $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50, mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})		TEMPERATURE
	MIN	TYP	MAX	TEINIFERATURE
SN54LS258X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS258X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS258/SN74LS258

0)/4.4001	BARAMETER			LIMITS		LINUTO	TEGT COMPUTIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54 74			0.7	V	Guaranteed Input LOW Voltage for All Inputs
v _{CD}	Input Clamp Diode Voltag	<u> </u>		-0.65	-1.5	v	V _{CC} = MIN, I _{IN} = -18 mA
v _{он}	Output HIGH Voltage	54 74	2.4	3.4 3.1		V V	I_{OH} = -1.0 mA V_{CC} = MIN, V_{IN} = V_{IH} or I_{OH} = -2.6 mA V_{IL} per Truth Table
V _{OL}	Output LOW Voltage	54,74 74		0.25 0.35	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = \text{MIN}, V_{IN} = V_{IH} \text{ or}$ $V_{IL} \text{ per Truth Table}$
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 \text{ V}, V_{\overline{E}} = 2.0 \text{ V}$
I _{IH}	Input HIGH Current E ₀ , I _{0x} , I _{1x} S				20 40	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
IH	Input HIGH Current at M Input Voltage E ₀ , I _{0x} , I _{1x} S	AX			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 10 V
İL	Input LOW Current E _O , I _{Ox} , I _{1x} S				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
	Power Supply Current, C	utputs HIGH			9.0	mA	V _{CC} = MAX, V _{IN} = 0 V, V _E = 0 V
^l cc	Power Supply Current, C	utputs LOW			11	mA	$V_{CC} = MAX$, $V_{IN} = 4.5 \text{ V}$, $V_{\overline{E}} = 0 \text{ V}$
	Power Supply Current, C	utputs OFF			12	mA	$V_{CC} = MAX, V_{IN} = 0 V, V_{\overline{E}} = 4.5 V$

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the
 temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system
 operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, 25°C, and maximum loading.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V (See Page 5-98 for Waveforms)

CVAADO	DADAMETER		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	JUNITS		
^t PLH ^t PHL	Propagation Delay, Data to Output			14 14	ns	Fig. 1	C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, Select to Output			21 21	ns	Fig. 1	C _L = 15 pF
^t PZH	Output Enable Time to HIGH Level			30	ns	Figs. 4, 5	C _L = 15 pF
t _{PZL}	Output Enable Time to LOW Level			30	ns	Figs. 3, 5	$R_L = 2 k\Omega$
t _{PLZ}	Output Disable Time from LOW Level			16	ns	Figs. 3, 5	C _L = 5.0 pF
t _{PHZ}	Output Disable Time from HIGH Level			16	ns	Figs. 4, 5	$R_L = 2 k\Omega$

8-BIT ADDRESSABLE LATCH

DESCRIPTION — The SN54LS259/SN74LS259 is a high-speed 8-B it Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common clear for resetting all latches, as well as, an active LOW enable.

- SERIAL-TO-PARALLEL CONVERSION
- 8-BITS OF STORAGE WITH OUTPUT OF EACH BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR
- FULLY TTL COMPATIBLE

PIN NAMES

A₀, A₁, A₂ Ac

Address Inputs
Data Input

Ē


Enable (Active LOW) Input.


 $\bar{\mathrm{c}}$

Clear (Active LOW) Input

 Q_0 to Q_7

Parallel Latch Outputs





3

SN54LS283/SN74LS283

4-BIT BINARY FULL ADDER WITH FAST CARRY

DESCRIPTION - The SN54LS283/SN74LS283 is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words $(A_1 - A_4)$ B_1-B_4) and a Carry Input (C_{IN}). It generates the binary Sum outputs ($\Sigma_1-\Sigma_4$) and the Carry Output (COUT) from the most significant bit. The LS283 operates with either active HIGH or active LOW operands (positive or negative logic).

'IN NAMES

$A_1 - A_4$	Operand A Inputs
$_{1} - B_{4}$	Operand B Inputs
PIN	Carry Input
$\Sigma_1 - \Sigma_4$	Sum Outputs (Note b)
COUT	Carry Output (Note b)


LOADING (Note a)


	111011		<u> </u>
	1.0 U.L.	0.5	U.L.
	1.0 U.L.	0.5	O, L
	0.5 U.L.	0.25	U.L."
	10 U.L.	5(2.5)	U.L.
	(0.U.L.	5(2.5)	U.L.
)	•	
7 1 2			

NOTES:


- s. 1 TTL Unit Load (U.L.) = 40 µA HIGH/18 mA LOW.

 The Output LOW drive factor 2.5 (i.l. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges





CONNECTION DIAGRAM DIP (TOP VIEW)



The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

FUNCTIONAL DESCRIPTION – The LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ($\Sigma_1 - \Sigma_4$) and outgoing carry (COUT) outputs.

 $C_{|N}+(A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \Sigma_1+2\Sigma_2+4\Sigma_3+8\Sigma_4+16C_{OUT}$

Where: (+) = plus

Due to the symmetry of the binary add function the LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry In can not be left open, but must be held LOW when no carry in is intended.

Example:

	CIN	Α1	Α2	Аз	Α4	В1	B ₂	Вз	В4	Σ1	Σ_2	Σ3	Σ4	COUT
logic levels	L	L	Н	L	Н	н	L	L	Н	Н	Н	L	L	н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10+9=19) (carry+5+6=12)

Interchanging inputs of equal weight does not affect the operation, thus C_{IN}, A₁, B₁, can be arbitrarity assigned to pins 7, 5 or 3.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

 -65° C to $+150^{\circ}$ C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		TEMPERATURE		
	MIN	TYP	MAX	TEIVIFERATORE
SN54LS283X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS283X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip. N for Plastic Dip. See Packaging Information Section for packages available on this product.

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS283/SN74LS283

0.4.4001	242445752	DANASTED		LIMITS			TEGT CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage	
VIL	input LOVV Voltage	74			0.8	•	for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
	0.44 1/101/17/2022	54	2.5	3.4		v	V _{CC} = MIN, I _{OH} = -400 μA	
VOH	Output HIGH Voltage	74	2.7	3.4			$V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
VOL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
¹ IH	Input HIGH Current C _{IN} Any A or B				20 40	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
	C _{IN} Any A or B				0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 10 V	
I _{IL}	Input LOW Current CIN Any A or B				-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
J	Power Supply Current			22	39	mA	V _{CC} = MAX, All Inputs = 0 V	
_I cc	Power Supply Current			19	34	mA	V _{CC} = MAX, A Inputs = 4.5 V	

NOTES:

- Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
 Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL		MIN	TYP	MAX		
^t PLH ^t PHL	Propagation Delay, C _{IN} Input to Any Σ Output			24 24	ns	
^t PLH ^t PHL	Propagation Delay, Any A or B Input to Σ Outputs			24 24	ns	V _{CC} = 5.0 V C _I = 15 pF
^t PLH ^t PHL	Propagation Delay, C _{IN} Input to C _{OUT} Output	-		17 17	ns	Figures 1 and 2
^t PLH ^t PHL	Propagation Delay, Any A or B Input to COUT Output			17 17	ns	

AC WAVEFORMS




Fig. 1




Fig. 2

DECADE COUNTER

SN54LS293/SN74LS293

4-BIT BINARY COUNTER

DESCRIPTION - The SN54LS290/SN74LS290 and SN54LS293/SN74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to \overline{CP}) to form BCD. Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).


- CORNER POWER PIN VERSIONS OF THE LS90 and LS93.


- OFFICIALLY 50 MHz
 OFFICIALLY 50 MHz
 INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
 FULLY TTL AND CMOS COMPATIBLE
 PIN NAMES

FULLY TTL	AND CMOS COMPATIBLE		
PIN NAMES	UOIN	LOADING	G (Note a)
		HIGH	LOW
CP ₀	Clock (Active LOW joing edge) Input to ÷ 2 Section	3.0 U.L.	1.5 U.L.
CP₁	look (Active LOW going edge) Input to ÷ 5 Section (LS290).	2.0 U.L.	2.0 U.L.
CP ₁	Clock (Active LOW going edge) Input to ÷ 8 Section (LS293).	1.0 U.L.	1.0 U.L.
MR_1, MR_2	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
MS_1, MS_2	Master Set (Preset-9, LS290) Inputs	0.5 U.L.	0.25 U.L.
Q_0	Output from ÷2 Section (Notes b & c)	10 U.L.	5(2.5) U.L.
Q_1, Q_2, Q_3	Outputs from ÷5 & ÷8 Sections (Note b)	10 U.L.	5(2.5) U.L.

NOTES:

- 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c. The Q_0 Outputs are guaranteed to drive the full fan-out plus the \overline{CP}_1 Input of the device.





LS290 LS290 LS290 $MS_2 \stackrel{\bigcirc{}_{3}}{\bigcirc}$ $GP_0 \stackrel{}{\bigcirc}$ $GP_0 \stackrel$

FUNCTIONAL DESCRIPTION — The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q_0 output of each device is designed and specified to drive the rated fan-out plus the $\overline{\text{CP}}_1$ input of the device.

A gated AND asynchronous Master Reset ($MR_1 \cdot MR_2$) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ($MS_1 \cdot MS_2$) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

LS290

- A. BCD Decade (8421) Counter the \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Ω_3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Ω_0 .
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ($\overline{\text{CP}}_0$ as the input and Q_0 as the output). The $\overline{\text{CP}}_1$ input is used to obtain binary divide-by-five operation at the Q_3 output.

LS293

- A. 4-Bit Ripple Counter The output Q₀ must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input \overline{CP}_0 . Simultaneous division of 2, 4, 8, and 16 are performed at the Q₀, Q₁, Q₂, and Q₃ outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS290 MODE SELECTION

RI		OUT	PUTS					
MR ₁	MR ₂	MS ₁	MS ₂	σ_0	Q_1	o_2	α_3	
Н	Н	L	Х	L	L	L.	L	
Н	н	×	L	L	L	L	L	
Х	X	Н	H	Н	L	L	Н	
L	X	L	X		Co	unt		
Х	L	X	L	Count				
L	X	х	L		Co	unt		
Х	L	L	X		Co	unt		

LS293 MODE SELECTION

	RESET INPUTS		OUT	PUTS			
MR ₁	MR ₂	Q_0 Q_1 Q_2 Q_3					
Н	Н	L	L	L	L		
L	н		Cou	ınt			
H	L	Count					
L	L		Cou	ınt			

LS290 **BCD COUNT SEQUENCE**

0011117		OUTPUT					
COUNT	α_0	α ₁	Q_2	σ^3			
0	L	L	L	L			
1 1	Н	L	L	L			
2	L	Н	L	L			
3	Н	Н	L	L			
4	L	L	Н	L			
5	Н	L	Н	L			
6	L	Н	Н	L			
7	Н	Н	Н	L			
8	L	L	L	H			
9	Н	L	L	H			

NOTE: Output Qo is connected to Input CP₁ for BCD count.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

LS293 TRUTH TABLE

COUNT		OUT	PUT	
COONT	σ^0	Q ₁	Q_2	α_3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	Ļ	Н	L
5	Н	L	Н	L L
6	L	Н	Η.	L
7	н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	H	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

Note: Output Q0 connected to input CP1.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

VCC Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C -0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
	MIN	TYP	MAX	TEMPERATURE			
SN54LS290X SN54LS293X	4.5 V	5.0 V	5.5 V	−55°C to +125°C			
SN74LS290X SN74LS293X	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)44001	BARAMETER		LIMITS				TEST SOMBITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage	
· 1L	mp =	74			0.8		for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
·	Output HIGH Voltage	54	2.5	3.4		v	$V_{CC} = MIN$, $I_{OH} = -400 \mu A$	
VOH	Output HIGH Voltage	74	2.7	3.4]	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
V	Output LOW Voltage	54,74		0.25	0.4	V	IOL = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or	
V _{OL}	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
I _{IH}	Input HIGH Current MS, MR CP ₀ CP ₁ CP ₁ (LS290) CP ₁ (LS293)				20 120 80 40	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$	
	MS, MR <u>CP₀, CP₁</u> (LS293) <u>CP₁</u> (LS290)				0.1 0.4 0.8	mA	V _{CC} = MAX, V _{IN} = 10 V V _{CC} = MAX, V _{IN} = 5.5 V V _{CC} = MAX, V _{IN} = 5.5 V	
I _{IL}	Input LOW Current MS, MR CPO CP1 (LS290) CP1 (LS293)				-0.4 -2.4 -3.2 -1.6	mA	v _{CC} = MAX, v _{IN} = 0.4 v	
los	Output Short Circuit Current (Note 4)	, , ,	-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V	
lcc	Power Supply Current			9	15	mA	V _{CC} = MAX	

- Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$, and maximum loading. 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: TA = 25°C

			LIMITS					
SYMBOL	PARAMETER	LS290		LS2	293	UNITS	TEST CONDITIONS	
		MIN	MAX	MIN	MAX			
^f MAX	CPO Input Count Frequency	32		32		MHz	Fig. 1	
^f MAX	CP ₁ Input Count Frequency	16		16		MHz	Fig. 1	
^t PLH ^t PHL	Propagation Delay, CPO Input to QO Output		16 18		16 18	ns		
^t PLH ^t PHL	Propagation Delay, CP ₁ Input to Q ₁ Output		16 21		16 21	ns		
^t PLH ^t PHL	Propagation Delay, CP ₁ Input to Q ₂ Output		32 35		32 35	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
^t PLH ^t PHL	Propagation Delay, CP ₁ Input to Q ₃ Output		32 35		51 51	ns		C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, CP _O Input to Q ₃ Output		48 50		70 70	ns		
^t PLH	MS Input to Q ₀ and Q ₃ Outputs		30			ns	Fig. 3	
t _{PHL}	MS Input to Q ₁ and Q ₂ Outputs		40			ns	Fig. 2	
^t PHL	MR Input to Any Output		40		40	ns	Fig. 2	

AC SET-UP REQUIREMENTS: TA = 25°C

			LIMITS					
SYMBOL	PARAMETER	LS290		LS293		UNITS	TEST CONDITIONS	
		MIN	MAX	MIN	MAX			
^t W	CP _O Pulse Width	15		15		ns	Fig. 1	
^t W	CP ₁ Pulse Width	30		30		ns	1	
^t W	MS Pulse Width	15				ns	Fig. 2, 3	
tw	MR Pulse Width	15		15		ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$
t _{rec}	Recovery Time MS to CP	25				ns	Fig. 2, 3	1
t _{rec}	Recovery Time MR to CP	25		25		ns	Fig. 2	1

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS





Fig.

^{*}The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Truth Tables.



4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

DESCRIPTION — The SN54LS295A/SN74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.


The LS295 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
PE	Parallel Enable Input	0.5 U.L.	0.25 U.L.
D_S	Serial Data Input	0.5 U.L.	0.25 U.L.
$P_0 - P_3$	Parallel Data Input	0.5 U.L.	0.25 U.L.
E _O CP	Output Enable Input	0.5 U.L.	0.25 U.L.
CP	Clock Pulse (Active LOW Going	0.5 U.L.	0.25 U.L.
	Edge) Input		
$\sigma^0 - \sigma^3$	3-State Outputs (Note b)	65(25) U.L.	5(2.5) U.L.


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.



pinouts (Connection Diagram) as the

Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The LS295 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Data (D_S) and four Parallel Data (P_0-P_3) inputs and four parallel 3-State output buffers (Q_0-Q_3) . When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs (P_0-P_3) into the register synchronous with the HIGH to LOW transition of the Clock (\overline{CP}) . When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the D_S input to register Q_0 , and shifts data from Q_0 to Q_1 , Q_1 to Q_2 and Q_2 to Q_3 . The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (E_O). When the E_O is HIGH, the four register outputs appear at the $O_O - O_3$ outputs. When E_O is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the E_O input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

MODE SELECT - TRUTH TABLE

OREDATING MODE	INPUTS				OUTPUTS*			
OPERATING MODE	PE	Ċ₽	DS	Pn	σ^0	Q_1	Q_2	σ3
Shift Right	ı	Z.	i	×	L	q ₀	q ₁	^q 2
Onite riight	1	l	h	×	Н	q ₀	q ₁	9 ₂
Parallel Load	h	Z	х	Pn	P ₀	P ₁	p ₂	p3

*The indicated data appears at the Q outputs when E_Q is HIGH. When E_Q is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

L = LOW Voltage Levels

H = HIGH Voltage Levels

X = Don't Care

 $p_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C -55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

–30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})					
FART NOWIBERS	MIN	TYP	MAX	TEMPERATURE			
SN54LS295AX	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
SN74LS295AX	4.75 V	5.0 V	5.25 V	0°C to +75°C			

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		LINUTO	TEGT COMPLETIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
V _{IH}	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
 V _{IL}	Input LOW Voltage	54			0.7	v	Guaranteed Input LOW Voltage	
· IL	input 2011 Voltage	74			0.8] '	for All Inputs	
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA	
V	Output HIGH Voltage	54	2.4	3.4		v	$I_{OH} = -1.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
Vон	Output HIGH Voltage	74	2.4	3.4]	I _{OH} = -2.6 mA V _{IL} per Truth Table	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IH} \text{ or}$	
*OL	Culput Covv Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table	
^l ozh	Output Off Current HIGH	1			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 \text{ V}, V_{E} = 2.0 \text{ V}$	
OZL	Output Off Current LOW	1			20	μΑ	V _{CC} = MAX, V _{OUT} = 0.5 V, V _E = 2.0 V	
	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
lн	input high current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V	
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
los	Output Short Circuit		-15		-100	mA	V _{CC} = MAX, V _{OLIT} = 0 V	
	Current (Note 4)						CC 001	
laa	Power Supply Current, Outputs HIGH			14	23	mA	$V_{CC} = MAX, V_{CP} = \prod, V_E = 4.5 \text{ V}$	
'cc	Power Supply Current, Outputs Off			15	25	mA	$V_{CC} = MAX$, $V_{CP} = 0$ V, $V_{E} = 0$ V	

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ} \text{C}$.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	PARAMETER		UNITS	TEST CONDITIONS			
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
f _{MAX}	Shift Frequency	30	45		MHz	Fig. 1	V _{CC} = 5.0 V
^t PLH ^t PHL	Propagation Delay, Clock to Output		17 17	26 26	ns	Fig. 1	C _L = 15 pF

AC CHARACTERISTICS: for 3-State Output Buffers (See Page 5-98 for Waveforms)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL		MIN	TYP	MAX	- UNIIS		
^t PZH	Output Enable Time to HIGH Level		12	18	ns	Figs. 4, 5	C _L = 15 pF
^t PZL	Output Enable Time to LOW Level		12	18	ns	Figs. 3, 5	R _L = 2 kΩ
^t PLZ	Output Disable Time from LOW Level		12	18	ns	Figs. 3, 5	C _L = 5 pF
^t PHZ	Output Disable Time from HIGH Level		12	18	ns	Figs. 4, 5	R _L = 2 kΩ

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
	PARAIVIETER	MIN	TYP	MAX				
t _W (CP)	Clock Pulse Width	20			ns	Fig. 1		
t _s (Data)	Set-up Time, Data to Clock	20			ns	Fig. 1	V _{CC} = 5.0 V	
t _h (Data)	Hold Time, Data to Clock	0			ns	rig. i	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
t _s (PE)	Set-up Time, PE to Clock	20			ns	Fig. 2	1	
t _h (PE)	Hold Time, PE to Clock	0			ns	g. 2		


DEFINITION OF TERMS

SET-UP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.



*The Data Input is D_S for PE = LOW and P_n for PE = HIGH.

Fig. 1




Fig. 2

SN54LS298/SN74LS298

QUAD 2-PORT REGISTER (QUAD 2-INPUT MULTIPLEXER WITH STORAGE)

DESCRIPTION — The SN54LS298/SN74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.


The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.


- SELECT FROM TWO DATA SOURCES
- FULLY EDGE-TRIGGERED OPERATION
- TYPICAL POWER DISSIPATION OF 65 mW
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN NAMES		LOADING (Note a)		
		HIGH	LOW	
S	Common Select Input	0.5 U.L.	0.25 U.L.	
CP	Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.	
$I_{0a} - I_{0d}$	Data Inputs From Source 0	0.5 U.L.	0.25 U.L.	
I _{1a} — I _{1d}	Data Inputs From Source 1	0.5 U.L.	0.25 U.L.	
$Q_a - Q_d$	Register Outputs (Note b)	10 U.L.	5(2.5) U.L.	


NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

FUNCTIONAL DESCRIPTION — The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports) under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input (CP). The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one set-up time prior to the HIGH to LOW transition of the clock for predictable operation.

TRUTH TABLE

	INPUTS	OUTPUT	
s	s I ₀ I ₁		α
ı	1	×	L
ı	h	×	н
ħ	×	l l	· L
h	x	h	н

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

--65°C to +150°C

-55°C to +125°C

-0.5 V to +7.0 V

-0.5 V to +15 V

-30 mA to +5.0 mA

-0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

DADT NUMBER		SUPPLY VOLTAGE (V _{CC})		TEMPERATURE
PART NUMBERS	MIN	TYP	MAX	TEIVIFERATORE
SN54LS298X	4.5 V	5.0 V	5.5 V	−55°C to +125°C
SN74LS298X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
V _{IH}	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Threshold Voltage for All Inputs
V _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Threshold
VIL.	input LOVV Voitage	74			0.8	1 '	Voltage for All Inputs
V _{CD}	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
	Outros UICH Valence	54	2.5	3.4		v	$V_{CC} = MIN, I_{OH} = -400 \mu A$
VOH	Output HIGH Voltage	74	2.7	3.4]	$V_{IN} = V_{IH}$ or V_{IL} per Truth Table
V -	Output LOW Voltage	54,74		0.25	0.4	· v	I _{OL} = 4.0 mA V _{CC} = MIN, V _{IN} = V _{IH} or
V _{OL}	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA V _{IL} per Truth Table
1	Input HIGH Current				20	μΑ	$V_{CC} = MAX$, $V_{IN} = 2.7 V$
ŀН	input riigh Current				0.1	mA	V _{CC} = MAX, V _{IN} = 10 V
IIL	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V
los	Output Short Circuit Current (Note 4)	-	-15		-100	mA	V _{CC} = MAX, V _{OUT} = 0 V
¹ cc	Power Supply Current			13	2.1	mA	V _{CC} = MAX

^{*}Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

SN54LS298/SN74LS298

NOTES:

- 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C.
- 4. Not more than one output should be shorted at a time.

AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$

SYMBOL	DADAMETED	LIMITS			UNITS	TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t _{PLH}	Propagation Delay, Clock to Output		16 16	25 25	ns	Fig. 1 $V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	

AC SET-UP REQUIREMENTS: TA = 25°C


SYMBOL	PARAMETER		LIMITS		LINUTC	TECT CONDITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
^t W(H)	Clock Pulse Width (HIGH)	20			ns	Fig. 1	
t _{W(L)}	Clock Pulse Width (LOW)	20			ns		
t _{s(Data)}	Set-up Time, Data to Clock	15			ns.	Fig. 1	V _{CC} = 5.0 V
t _{h(Data)}	Hold Time, Data to Clock	5.0			ns		VCC 5.5 V
^t s(S) ^t h(S)	Set-up Time, Select to Clock	20			ns	Fig. 2	
th(S)	Hold Time, Select to Clock	0			ns		


DEFINITIONS OF TERMS:

SET-UP TIME (t_s) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

AC WAVEFORMS





^{*}The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2

SN54LS670/SN74LS670

4×4 REGISTER FILE WITH 3-STATE OUTPUTS

DESCRIPTION - The TTL/MSI SN54LS670/SN74LS670 is a high-speed, lowpower 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS170/SN74LS170 provides a similar function to this device but it features open-collector outputs.


- SIMULTANEOUS READ/WRITE OPERATION
- **EXPANDABLE TO 512 WORDS BY n-BITS**
- TYPICAL ACCESS TIME OF 20 ns
- **3-STATE OUTPUTS FOR EXPANSION**
- **TYPICAL POWER DISSIPATION OF 125 mW**

PIN NAMES		LOADING	(Note a)
		HIGH	LOV
D1-D4	Data Inputs	0.5 U.L.	0.25


		піоп	LOW
D ₁ -D ₄	Data Inputs	0.5 U.L.	0,25 U.L.
WA, WB	Write Address Inputs	0.5 U.L.	0.25 U.L.
Ē₩	Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
RA, RB	Read Address Inputs	0.5 U.L.	0.25 U.L.
ER	Read Enable (Active LOW) Input	1.5 U.L.	0.75 U.L.
Q ₁ -Q ₄	Outputs (Note b)	65(25) U.L.	5(2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = $40 \mu A HIGH/1.6 mA LOW$.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges, The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.




CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:

LOW

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



SN54LS670/SN74LS670

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage limit or Input Current limit is sufficient to protect the inputs.

-65°C to +150°C

-55°C to +125°C -0.5 V to +7.0 V

--0.5 V to +15 V

-30 mA to +5.0 mA -0.5 V to +10 V

+50 mA

GUARANTEED OPERATING RANGES

PART NUMBERS		SUPPLY VOLTAGE (V _{CC})		TEMPERATURE
	MIN	TYP	MAX	TEMPERATURE
SN54LS670X	4.5 V	5.0 V	5.5 V	-55°C to +125°C
SN74LS670X	4.75 V	5.0 V	5.25 V	0°C to +75°C

X = package type; W for Flatpak, J for Ceramic Dip, N for Plastic Dip. See Packaging Information Section for packages available on this product.

DC CHARACTERISTIC OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITION	vo
V _{IH}	Input HIGH Voltage	,	2.0			V	Guaranteed Inpu for All Inputs	t HIGH Voltage
v _{IL}	Input LOW Voltage	54			0.7	V	Guaranteed Inpu	t LOW Voltage
* IL.	input 2011 Tollago	74			0.8	Ī	for All Inputs	
V _{CD}	Input Clamp Diode Voltage			-0.65	-1.5	V	V _{CC} = MIN, I _{IN} =	= −18 mA
V	Output HIGH Voltage	54	2.4	3.4		V	I _{OH} = -1.0 mA	V _{CC} = MIN, V _{IN} = V _{IH} or
VOH	Output High Voltage	74	2.4	3.1		V	I _{OH} = -2.6 mA	V _{IL} per Truth Table
V	Output LOW Voltage	54,74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = MIN, V _{IN} = V _{IH} or
VOL	Output LOVV Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	V _{IL} per Truth Table
lozh	Output Off Current HIGH				20	μΑ	V _{CC} = MAX, V _O	_{UT} = 2.7 V, V _{IH} = 2 V
IOZL	Output Off Current LOW				-20	μΑ	V _{CC} = MAX, V _O	_{UT} = 0.4 V, V _{IH} = 2 V
	Input HIGH Current Any D, R or W				20			
	E _W			-	40	μΑ	VCC = MAX, VIN	2.7 V
	ER				60		TCC	,
ЧН .	Any D, R or W				0.1		., .,,,,,	
	E _W				0.2	mA	$V_{CC} = MAX, V_{IN}$	j = 10 V
	Input LOW Current			 	+			
	Any D, R or W				-0.4			
^I IL	Ew				-0.8	mA	V _{CC} = MAX, V _{IN}	_I = 0.4 V
	E _R				-1.2			
los	Output Short Circuit Current (Note 4)		-15		-100	mA	V _{CC} = MAX, V _O	_{UT} = 0 V
lcc	Power Supply Current			30	50	mA	V _{CC} = MAX (I	Note 5)

NOTES:

- 1. Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
- The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 3. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C, and maximum loading.
- 4. Not more than one output should be shorted at a time.
- 5. Maximum I_{CC} is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded and all outputs are open.

SN54LS670/SN74LS670

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIVIBUL	FANAIWETEN	MIN	TYP	MAX	UNITS		
^t PLH ^t PHL	Propagation Delay R _A or R _B to Q Outputs			40 45	ns	Fig. 2	V _{CC} = 5 V C _L = 15 pF
^t PLH ^t PHL	Propagation Delay, Negative Going E _W to Q Outputs			45 50	ns	Fig. 1	$R_L = 2 k\Omega$
^t PLH ^t PHL	Propagation Delay, Data Inputs to Q Outputs			45 40	ns	Fig. 1	
^t PZH	Enable Time, Negative Going E _R to Q Outputs Going HIGH			35	ns	Fig. 4,5	V _{CC} = 5 V
^t PZL	Enable Time, Negative Going $\overline{E}_{\mathbf{R}}$ to Q Outputs Going LOW			40	ns	Fig. 3,5	$C_L = 5.0 \text{ pF}$ $R_L = 2 \text{ k}\Omega$ See Page 5-98 for
^t PHZ	Disable Time, Positive Going E _R to Q Outputs Off from HIGH			50	ns	Fig. 4,5	3-state Wave- forms (Figs.
^t PLZ	Disable Time, Positive Going ER to Q Outputs Off from LOW			35	ns	Fig. 3,5	3,4,5)

AC SET-UP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		LINUTC	TEST CONDITIONS
STINIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
^t W	Pulse Width (LOW) for EW	25			ns	
t _s D (Note 6)	Set-Up Time, Data Inputs with Respect to Positive-Going EW	10			ns	-
t _h D	Hold Time, Data Inputs with Respect to Positive-Going E _W	15			ns	V _{CC} = 5 V
t _s W (Note 8)	Set-Up Time, Write Select Inputs W _A and W _B with Respect to Negative-Going $\overline{\mathbb{E}}_W$	15			ns	Fig. 6 (Note 9)
t _h W	Hold Time, Write Select Inputs W _A and W _B with Respect to Positive- Going E _W	5			ns	

NOTES

- 6. The Data to Enable Set-up Time is defined as the time required for the logic level to be present at the Data input prior to the enable transition from LOW to HIGH in order for the latch to recognize and store the new data.
- 7. The Hold Time (th) is defined as the minimum time following the enable transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.
- 8. The Address to Enable Set-up Time is the time before the HIGH to LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 9. The shaded areas indicate when the input are permitted to change for predictable output performance.

AC WAVEFORMS




Fig. 1




Fig. 2





Fig. 6

....

LOW POWER SCHOTTKY



Ordering Information and Package Outlines

6

LOW POWER SCHOTTKY ORDERING INFORMATION

TEMPERATURE RANGE


 $54LS = Military - 55^{O}C$ to $+125^{O}C$ 74LS = Commercial $0^{O}C$ to $+75^{O}C$

PACKAGE STYLE

J = Dual In-Line — Ceramic (Hermetic)

N = Dual In-Line - Plastic

W = Flat Package



In order to accommodate varying die sizes (SSI, MSI, etc.), numbers of pins (14, 16, 24, etc.), and package outlines, a number of different package forms are required in each of the three package style categories.

The following lists indicate the specific package dimensions currently used for each device type. The detailed outline corresponding to each package code is shown at the end of this section.

DEVICE		RY (54LS) o +125 ^o C	DEVICE	COMMERC	IAL (74LS)/IN 0°C to +75°C	DUSTRIAL
DEVICE	CERAMIC DIP (J)	FLATPAK (W)	DEVICE	CERAMIC DIP (J)	PLASTIC DIP (N)	FLATPAK (W)
54LS00	632-02	717	74LS00	632-02	646	717
54LS02	632-02	717	74LS02	632-02	646	717
54LS03	632-02	717	74LS03	632-02	646	717
54LS04	632-02	717	74LS04	632-02	646	717
54LS05	632-02	717	74LS05	632-02	646	717
54LS08	632-02	717	74LS08	632-02	646	717
54LS09	632-02	717	74LS09	632-02	646	717
54LS10	632-02	717	74LS10	632-02	646	717
54LS11	632-02	717	74LS11	632-02	646	717
54LS14	632-02	717	74LS14	632-02	646	717
54LS15	632-02	717	74LS15	632-02	646	717
54LS20	632-02	717	74LS20	632-02	646	717
54LS21	632-02	717	74LS21	632-02	646	717
54LS22	632-02	717	74LS22	632-02	646	717
54LS27	632-02	717	74LS27	632-02	646	717

DEVICE		RY (54LS) to +125 ⁰ C	DEVICE	COMMERCIAL (74LS)/IN 0°C to +75°C		
	CERAMIC DIP (J)	FLATPAK (W)		CERAMIC DIP (J)	PLASTIC DIP (N)	FLATPAK (W
54LS30	632-02	717	74LS30	632-02	646	717
54LS32	632-02	717	74LS32	632-02	646	717
54LS37	632-02	717	74LS37	632-02	646	717
54LS38	632-02	717	74LS38	632-02	646	717
54LS40	632-02	717	74LS40	632-02	646	717
54LS42	620	650	74LS42	620	648	650
54LS51	632-02	717	74LS51	632-02	646	717
54LS54	632-02	717	74LS54	632-02	646	717
54LS55	632-02	717	74LS55	632-02	646	717
54LS73	632-02	717	74LS73	632-02	646	717
54LS74	632-02	717	74LS74	632-02	646	717
54LS83	620	650	74LS83	620	648	650
54LS86	632-02	717	74LS86	632-02	646	717
54LS90	632-02	717	74LS90	632-02	646	717
54LS92	632-02	717	74LS92	632-02	646	717
		717			646	717
54LS93	632-02	1	74LS93	632-02		717
54LS95	632-02	717	74LS95	632-02	646	650
54LS109	620	650	74LS109	620	648	650
54LS112	620	650	74LS112	620	648	717
54LS113	632-02	717	74LS113	632-02	646	
54LS114	632-02	717	74LS114	632-02	646	717
54LS125	632-02	717	74LS125	632-02	646	717
54LS126	632-02	717	74LS126	632-02	646	717
54LS132	632-02	717	74LS132	632-02	646	717
54LS133	620	650	74LS133	620	648	650
54LS136	632-02	717	74LS136	632-02	646	717
54LS138	620	650	74LS138	620	648	650
54LS139	620	650	74LS139	620	648	650
54LS151	620	650	74LS151	620	648	650
54LS152	632-02	717	74LS152	632-02	646	717
]		i
54LS153	620	650	74LS153	620	648	650
54LS155	620	650	74LS155	620	648	650
54LS156	620	650	74LS156	620	648	650
54LS157	620	650	74LS157	620	648	650
54LS158	620	650	74LS158	620	648	650
54LS160	620	650	74LS160	620	648	650
54LS161	620	650	74LS161	620	648	650
54LS162	620	650	74LS162	620	648	650
54LS163	620	650	74LS163	620	648	650
54LS164	632-02	717	74LS164	632-02	646	717
54LS170	620	650	74LS170	620	648	650
54LS174	620	650	74LS174	620	648	650
54LS175	620	650	74LS175	620	648	6 50
54LS181	623	652	74LS181	623	649	652
54LS190	620	650	74LS190	620	648	650

	MILITARY (54LS) 55°C to +125°C		-55°C to +125°C		COMMERCIAL (74LS)/INDUSTRIAL 0°C to +75°C		
DEVICE	CERAMIC DIP (J)	FLATPAK (W)	DEVICE	CERAMIC DIP (J)	PLASTIC DIP (N)	FLATPAK (W)	
54LS191	620	650	74LS191	620	648	650	
54LS192	620	650	74LS192	620	648	650	
54LS193	620	650	74LS193	620	648	650	
54LS194	620	650	74LS194	620	648	650	
54LS195	620	650	74LS195	620	648	650	
54LS196	632-02	717	74LS196	632-02	646	717	
54LS197	632-02	717	74LS197	632-02	646	717	
54LS251	620	650	74LS251	620	648	650	
54LS253	620	650	74LS253	620	648	650	
54LS257	620	650	74LS257	620	648	65Ó	
53LS258	620	650	74LS258	620	648	650	
54LS259	620	650	74LS259	620	648	650	
54LS266	632-02	717	74LS266	632-02	646	717	
54LS279	620	650	74LS279	620	648	650	
54LS283	620	650	74LS283	620	648	650	
54LS290	632-02	717	74LS290	632-02	646	717	
54LS293	632-02	717	74LS293	632-02	646	717	
54LS295	632-02	717	74LS295	632-02	646	717	
54LS298	620	650	74LS298	620	648	650	
54LS365	620	650	74LS365	620	648	650	
54LS366	620	650	74LS366	620	648	650	
54LS367	620	650	74LS367	620	648	650	
54LS368	620	650	74LS368	620	648	650	
54LS670	620	650	74LS670	620	648	650	

PACKAGE OUTLINES


Case 620 16-Pin Ceramic Dual In-Line



NOTES:


- IOTES:

 OF TRUE POSITION 0.13 mm (0.005) RADIUS
 OF TRUE POSITION AT SEATING PLANE
 AT MAXIMUM MATERIAL CONDITION
 2 PKG, NIDEX: NOTCH IN LEAD
 NOTCH IN CERAMIC OR INK DOT
 3 DIM "L" TO CENTER OF LEADS
 WHEN FORMED PARALLEL




	MILLIA	METERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.81	0.750	0.780
В	6.22	6.98	0.245	0.275
C	4.06	5.08	0.160	0.200
D	0.38	0.51	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54	BSC	0.100 BSC	
H	0.51	1.14	0.020	0.045
J	0.20	0.31	0.008	0.012
K	3.18	0.30	0.125	0.160
L	7.37	7.87	0.290	0.310
М	-	150	-	150
N	0.51	1.02	0.020	0.040

Case 623 24-Pin Ceramic Dual In-Line



NOTES:


- OTES:
 1. DIM "L" TO CENTER OF
 LEADS WHEN FORMED
 PARALLEL.
 2. LEADS WITHIN 0.13 mm
 (0.005) RADIUS OF TRUE
 POSITION AT SEATING
 PLANE AT MAXIMUM
 MATERIAL CONDITION.
 (WHEN FORMED PARALLEL)



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
А	31.24	32.26	1.230	1.270
В	12.70	13.72	0.500	0.540
C	4.06	5.59	0.160	0.220
Ð	0.41	0.51	0.016	0.020
F	1.27	1,52	0.050	0.060
G	2.54	BSC	0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.60	BSC
M	50	15 ⁰	50	150
N	0.51	1.27	0.020	0.050

Case 632-02 14-Pin Ceramic Dual In-Line






	10011 1 10	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	16.8	19.9	0.660	0.785	
В	5.59	7.11	0.220	0.280	
C	T -	5.08	-	0.200	
D	0.381	0.584	0.015	0.023	
F	0.77	1.77	0.030	0.070	
G	2.54	BSC	0.100 BSC		
J	0.203	0.381	0.008	0.015	
K	2.54	-	0.100	-	
L	7.62	BSC	0.300	BSC	
M	-	150	-	15 ⁰	
N	0.51	0.76	0.020	0.030	
P	-	8.25		0.325	

All JEDEC dimensions and notes apply.

Case 632-02 14-Pin Ceramic Dual In-Line





	MILLIN	ETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	16.8	19.9	0.660	0.785	
В	5.59	7.11	0.220	0.280	
C	_	5.08	_	0.200	
D	0.381	0.584	0.015	0.023	
F	0.77	1,77	0.030	0.070	
G	2.54	BSC	0.100 BSC		
J	0.203	0.381	0.008	0.015	
K	2.54	-	0.100	-	
L	7.62	BSC	0.300 BSC		
M	-	150		15º	
N	0.51	0.76	0.020	0.030	
P	-	8.25	-	0.325	


All JEDEC dimensions and notes apply.

Case 646 14-Pin Plastic Dual In-Line



- OTES:

 1. LEADS WITHIN 0.13 mm
 (0.005) RADIUS OF TRUE
 POSITION AT SEATING
 PLANE AT MAXIMUM
 MATERIAL CONDITION.
 2. DIMENSION "L" TO
 CENTER OF LEADS
 WHEN FORMED
 PARALLEL




	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	18.16	18.80	0.715	0.740
B	6.10	6.60	0.240	0.260
C	4.06	4.57	0.160	0.180
	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
H	1.32	1.83	0.052	0.072
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
M	ŀ	100	-	10°
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
Q	0.51	0.76	0.020	0.030

Case 648 16-Pin Plastic Dual In-Line



- OTES:

 1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
 2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL



	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	20.70	21.34	0.815	0.840
В	6.10	6.60	0.240	0.260
C	4.06	4.57	0.160	0.180
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
H	1.32	1.83	0.052	0.072
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
M	-	10°	-	100
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
a	0.51	0.76	0.020	0.030


PACKAGE OUTLINES

Case 649 24-Pin Plastic Dual In-Line



- NOTES:

 1. EADS WITHIN 0.13 mm (0.005)
 RADIUS OF TRUE POSITION AT
 SEATING PLANE AT MAXIMUM
 MATERIAL COUDITION.
 2. DIMENSION "L" TO CENTER OF
 LEADS WHEN FORMED PARALLEL.






l .	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	31.50	32.13	1.240	1.265
В	13.21	13.72	0.520	0.540
C	4.70	5.21	0.185	0.205
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
Н	1.65	2.16	0.065	0.085
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	14.99	15.49	0.590	0.610
M		100	1	10°
N	0.51	1.02	0.020	0.040
P	0.13	0.38	0.005	0.015
n	0.51	0.76	0.020	0.020

Case 650 16-Pin Ceramic



NOTES:


- ITES: 1. LEAD NO. 1 IDENTIFIED BY TAB ON LEAD OR DOT ON COVER.
- LEADS WITHIN 0.13 mm (0.005)
 TOTAL OF TRUE POSITION AT
 MAXIMUM MATERIAL CONDITION.



	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.40	10.16	0.370	0.400	
В	6.22	6.60	0.245	0.260	
C	1.52	2.03	0.060	0.080	
D	0.38	0.48	0.015	0.019	
F	0.08	0.15	0.003	0.006	
G	1.27	BSC	0.050 BSC		
Н.	0.64	0.89	0.025	0.035	
_ K	6.35	9.40	0.250	0.370	
L	18.92	-	0.745	-	
N		0.51		0.020	
R	-	0.38	-	0.015	

Case 652 24-Pin Ceramic


NOTES:
1. LEADS WITHIN 0.25 mm (0.010)
TOTAL OF TRUE POSITION AT
MAXIMUM MATERIAL CONDITION.



	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	14.99	15.49	0.590	0.610
В	9.27	9.91	0.365	0.390
C	1.27	2.03	0.050	0.080
D	0.38	0.48	0.015	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050	BSC
H	0.69	1.02	0.027	0.040
K	6.35	9.40	0.250	0.370
L	21.97	-	0.865	
N	0.25	0.63	0.010	0.025

- 1 Introduction
- 2 Design Considerations
- Device Index and Selector Information





4 SSI Data Sheets

- 5 MSI Data Sheets
 - Ordering Information and Package Outlines