## (M) моTOROLA

$M=C$HIGH-SPEED INTEGRATED CIRCUITS

SELECTOR GUIDES

MECL III MC1600 Series

## MI0800 PROCESSOR FAMILY

# (A) MOTOROLA MECL INTEGRATED CIRCUITS 

Prepared by<br>Technical Information Center

This book presents technical data for a broad line of MECL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, selector guides are included to simplify the task of choosing the best combination of circuits for optimum system architecture.

The information in this book has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of microelectronic devices any license under the patent right of any manufacturer.

MECL, MECL I, MECL II, MECL III, MECL 10,000, MTTL, and QUIL are trademarks of Motorola Inc.

## CONTENTS

Page
DEVICE INDEX ..... ii
CHAPTER 1 - GENERAL INFORMATION ..... 1-1
High-Speed Logics ..... 1-2
MECL Products/General Characteristics ..... 1-2
MECL Applications ..... 1-4
Basic Considerations for High-Speed Logic Design ..... $1-4$
Circuit Description ..... 1-6
Definitions of Letter Symbols and Abbreviations ..... 1-6
Technical Data ..... $1-9$
General Characteristics and Specifications ..... 1-9
Maximum Ratings ..... 1-9
MECL Transfer Characteristics ..... 1-9
DC Test Parameters ..... 1-11
Noise Margin ..... 1-12
AC/Switching Parameters ..... 1-13
Testing MECL 10,000 and MECL III ..... 1-15
Operational Data ..... 1-17
Power Supply Considerations ..... 1-17
Power Dissipation ..... 1-17
Loading Characteristics ..... 1-18
Unused MECL Inputs ..... 1-19
System Design Considerations ..... 1-20
Thermal Management ..... 1-20
Air Flow. ..... 1-21
Thermal Effects on Noise Margin ..... 1-22
Mounting and Heat Sink Suggestions ..... 1-22
Interfacing MECL to Slower Logic Types ..... 1-23
Circuit Interconnections ..... 1-23
Clock Distribution ..... 1-26
Logic Shortcuts ..... 1-26
Summary of Recommendations ..... 1-27
Package Outline Dimensions ..... 1-28
Supplementary Literature and Application Notes ..... 1-31
CHAPTER 2 - SELECTOR GUIDES ..... 2-1
MECL 10,000 Series ..... 2-2
MIL-M-38510 JAN Qualified MECL Devices ..... 2-4
MECL III MC1600 Series ..... 2-5
CHAPTER 3 - MECL 10,000 SERIES DATA SHEETS ..... 3-1
CHAPTER 4 - MECL III MC1600 SERIES DATA SHEETS ..... 4-1
CHAPTER 5 - MI 0800 PROCESSOR FAMILY ..... 5-1
CHAPTER 6 - PHASE-LOCKED LOOP COMPONENTS ..... 6-1
Device
Number Function Page
MC1648/MC1648M Voltage-Controlled Oscillator ..... 4-2
MC1650/MC1651 Dual A/D Converter ..... 4-10
MC1654Binary Counter4-20
MC1658MC1660
Voltage-Controlled Multivibrator ..... 4-22
Dual 4-Input Gate ..... 4-26
MC1662 Quad 2-Input NOR Gate ..... 4-27
MC1664 Quad 2-Input OR Gate ..... 4-28
MC1666
MC1668
MC1670
MC1672MC1674
MC1678
MC1688
MC1690
MC1692Dual Clocked R-S Flip-Flop4-29
Dual Clocked Latch ..... 4-30
Master-Slave Flip-Flop ..... 4-31
Triple 2-Input Exclusive-OR Gate ..... 4-34
Triple 2-Input Exclusive-NOR Gate ..... 4-35
Bi-Quinary Counter ..... 4-36
Dual 4-5-Input OR/NOR Gate ..... 4-38
UHF Prescaler Type D Flip-Flop ..... 4-39MC1694MC1697Quad Line Receiver4-41
1-GHz Divide-by-Four Prescaler ..... 4-444-Bit Shift Register4-43
MC1699 Divide-by-Four Gigahertz Counter ..... 4-47
MC10100/MC10500 Quad 2-Input NOR Gate with Strobe ..... 3-2
MC10101/MC10501 Quad OR/NOR Gate ..... 3-3
MC10102/MC10502 Quad 2-Input NOR Gate ..... 3-3
MC10103/MC10503 Quad 2-Input OR Gate ..... 3-4
MC10104/MC10504 Quad 2-Input AND Gate ..... 3-5
MC10105/MC10505 Triple 2-3-2 Input OR/NOR Gate ..... 3-6
MC10106/MC10506 Triple 4-3-3 Input NOR Gate ..... 3-6
MC10107/MC10507 Triple 2-Input Exclusive OR/Exclusive NOR ..... 3-7
MC10109/MC10509 Dual 4-5 Input OR/NOR Gate ..... 3-8
MC10110 Dual 3-Input 3-Output OR Gate ..... 3-9
MC10111 Dual 3-Input 3-Output NOR Gate ..... 3-9
MC10113/MC10513 Quad Exclusive OR Gate ..... 3-10
MC10114/MC10514 Triple Line Receiver ..... 3-11
MC10115/MC10515 Quad Line Receiver ..... 3-13
MC10116/MC10516 Triple Line Receiver ..... 3-13
MC10117/MC10517 Dual 2-Wide 2-3-Input OR-AND/OR-AND-INVERT Gate ..... 3-14
MC10118/MC10518 Dual 2-Wide 3-Input OR-AND Gate ..... 3-15
MC10119/MC10519 4-WIDE 4-3-3-3-Input OR-AND Gate ..... 3-16
MC10121/MC10521 4-Wide OR-AND/OR-AND-INVERT ..... 3-17
MC10123 Triple 4-3-3-Input Bus Driver ..... 3-18
MC10124/MC10524 Quad TTL-to-MECL Translator ..... 3-19
MC10125/MC10525 Quad MECL-to-TTL Translator ..... 3-21
MC10128 Dual Bus Driver (MECL 10,000 to TTL/IBM) ..... 3-24
MC10129 Quad Bus Receiver (TTL/IBM to MECL 10,000) ..... 3-30
MC10130/MC10530 Dual Latch ..... 3-34
MC10131/MC10531 Dual Type D Master-Slave Flip-Flop ..... 3-35
MC10132/MC10532 Dual Multiplexer with Latch and Common Reset ..... 3-37
MC10133/MC10533 Quad Latch ..... 3-39
MC10134/MC10534 Dual Multiplexer with Latch ..... 3-40
MC10135/MC10535 Dual J-K Master-Slave Flip-Flop ..... 3-41

## DEVICE INDEX (continued)

Device
NumberFunctionPage
MC10136/MC10536 Universal Hexadecimal Counter ..... 3-42
MC10137/MC10537 Universal Decade Counter ..... 3-47
MC10138/MC10538 Bi-Quinary Counter ..... 3-51
MCM10139!MCM10539
MC10141/MC10541 4-Bit Universal Shift Register ..... 3-53$32 \times 8$-Bit Programmable Read-Only Memory3-133
MCM10143
MCM10144MCM10544
MCM10145/
MCM10545
MCM10146/
MCM10546
MCM10147/
MCM10547
$8 \times 2$ Multiport Register File (RAM) ..... 3-137
$256 \times 1$-Bit Random Access Memory ..... 3-142
$16 \times 4$-Bit Register File (RAM) ..... 3-144
$1024 \times 1$-Bit Random Access Memory ..... 3-146
$126 \times 1$-Bit Random Access Memory ..... 3-148
MCM10148/MCM10548
MCM10149/MCM10549
MCM10152/MCM10552
MC10153/MC10553$64 \times 1$-Bit Random Access Memory3-150
$256 \times 4$-Bit Programmable Read-Only Memory ..... 3-152
$256 \times 1$-Bit Random Access Memory ..... 3-156MC10158/MC10558Quad Latch (Negative Clock)
3-55
Quad 2-Input Multiplexer (Non-Inverting) ..... 3-56
MC10159/MC10559 Quad 2-Input Multiplexer (Inverting) ..... 3-57
MC10160/MC10560 12-Bit Parity Generator/Checker ..... 3-58
MC10161/MC10561 Binary to 1-8 Line Decoder (Low) ..... 3-59
MC10162/MC10562 Binary to 1-8 Line Decoder (High) ..... 3-61
MC10163/MC10563 Error Detection/Correction Circuit (IBM Pattern) ..... 3-62
MC10164/MC10564 8-Line Multiplexer ..... 3-68
MC10165/MC10565 8-Input Priority Encoder ..... 3-70
MC10166/MC10566 5-Bit Magnitude Comparator ..... 3-73
MC10168/MC10568 Quad Latch (Common Clock) ..... 3-75
MC10170/MC10570 $9+2$-Bit Parity Checker ..... 3-76
MC10171/MC10571 Dual 4-Line Decoder (Low) ..... 3-77
MC10172/MC10572 Dual 4-Line Decoder (High) ..... 3-78
MC10173 Quad 2-Input Multiplexer/Latch ..... 3-79
MC10174/MC10574 Dual 4-to-1 Multiplexer ..... 3-80
MC10175/MC10575 Quint Latch ..... 3-81
MC10176/MC10576 Hex D Master-Slave Flip-Flop ..... 3-82
MC10177 Triple MECL-to-MOS Translator (N-Channel) ..... 3-83
MC10178/MC10578 Binary Counter ..... 3-86
MC10179/MC10579 Look Ahead Carry Block ..... 3-88
MC10180/MC10580 Dual 2-Bit Adder/Subtractor ..... 3-90
MC10181/MC10581 4-Bit Arithmetic Logic Unit and Function Generator ..... 3-92
MC10182/MC10582 2-Bit Arithmetic Logic Unit and Function Generator ..... 3-95
MC10183 $4 \times 2$ Multiplier ..... 3-98
MC10186/MC10586 Hex D Flip-Flop with Common Reset ..... 3-103
MC10188 Hex Buffer with Enable. ..... 3-105
MC10189 Hex Inverter with Enable ..... 3-106
MC10190/MC10590 Quad MST-to-MECL Translator ..... 3-107
MC10191/MC10591 Hex MECL-to-MST Translator ..... 3-109
MC10193/MC10593 Error Detection/Correction Circuit (Motorola Pattern) ..... 3-62
MC10194/MC10594 Dual Simultaneous Bus Transceiver ..... 3-111

## DEVICE INDEX (continued)

DeviceNumberFunction
Page
MC10195/MC10595 Hex Inverter/Buffer ..... 3-115
MC10197/MC10597 Hex AND Gate ..... 3-116
MC10198 Monostable Multivibrator ..... 3-117
MC10210/MC10610 High-Speed Dual 3-Input/3-Output OR Gate ..... 3-123
MC10211/MC10611 High-Speed Dual 3-Input/3-Output NOR Gate ..... 3-123
MC10212/MC10612 High-Speed Dual 3-Input/3-Output OR/NOR Gate ..... 3-124
MC10216/MC10616 High-Speed Triple Line Receiver ..... 3-125
MC10231/MC10631 High-Speed Dual D Master-Slave Flip-Flop ..... 3-126
MC10287/MC10687 High-Speed 2-Bit Multiplier ..... 3-127
MCM10139/
MCM10539MCM10143
MCM10144/
MCM10544
MCM10145/
MCM10545
MCM10146/MCM10546MCM10147/MCM10547
MCM10148/MCM10548MCM10149/MCM10549
MCM10152/
MCM10552
$32 \times 8$-Bit Programmable Read-Only Memory ..... 3-133
$8 \times 2$ Multiport Register File (RAM) ..... 3-137
$256 \times 1$-Bit Random Access Memory ..... 3-142
$16 \times 4$-Bit Register File (RAM). ..... 3-144
$1024 \times 1$-Bit Random Access Memory ..... 3-146
$126 \times 1$-Bit Random Access Memory ..... 3-148
$64 \times 1$-Bit Random Access Memory ..... 3-150
$256 \times 4$-Bit Programmable Read-Only Memory ..... 3-152
$256 \times 1$-Bit Random Access Memory ..... 3-156

# GENERAL INFORMATION SECTION I - HIGH-SPEED LOGICS 

High speed logic is used whenever improved system performance would increase a product's market value. For a given system design, highspeed logic is the most direct way to improve system performance and emitter-coupled logic (ECL) is today's fastest form of digital logic. Emitter-coupled logic offers both the logic speed and logic features to meet the market demands for higher performance systems.

## MECL PRODUCTS

Motorola introduced the original monolithic emitter-coupled logic family with MECL I (1962) and followed this with MECL II (1966). These two families are now obsolete and have given way to the MECL III (MC1600 series), MECL 10,000, MECL 10800, and PLL (MC12000 series) families.

Chronologically the third family introduced, MECL III (1968) is a higher power, higher speed logic. Typical 1 ns edge speeds and propagation delays along with greater than 500 MHz flip-flop toggle rates, make MECL III useful for high-speed test and communications equipment. Also, this family is used in the high-speed sections and critical timing delays of larger systems. For more general purpose applications, however, trends in large high-speed systems showed the need for an easy-to-use logic family with propagation delays on the order of 2 ns . To match this requirement, the MECL 10,000 Series was introduced in 1971.

An important feature of MECL 10,000 is its compatibility with MECL III to facilitate using both families in the same system. A second important feature is its significant power economy MECL 10,000 gates use less than one-half the power of MECL III. Finally, low gate power and advanced circuit design techniques have permitted a new level of complexity for MECL 10,000 circuits. For example, the complexity of the MC10803 Memory Interface Function compares favorably to that of any bipolar integrated circuit on the market.

The basic MECL 10,000 Series has been expanded by a subset of devices with even greater speed. This additional series provides a selection of MECL 10,000 logic functions with flip-flop repetition rates up to $200 \mathrm{MHz} \min$. The MECL 10,200 Series is meant for use in critical timing chains, and for clock distribution circuits. MECL 10,200 parts are otherwise identical to their 10,000 Series counterparts (subtract 100 from the MECL 10,200 part number to obtain the equivalent standard MECL 10,000 part number).

Continuing technical advances led more recently to the development of the M10800 LSI processor family. The M10800 family combines the performance of ECL with the system advantages of LSI density. Architectural features of the M10800 family significantly reduce the component count of a high-performance processor system. The M10800 LSI family is fully compatible with the MECL 10,000 and MECL III logic families for a complete selection of system design components.

MECL FAMILY COMPARISONS

| Feature | MECL 10,000 |  |  | MECL III |
| :---: | :---: | :---: | :---: | :---: |
|  | 10,100 Series 10,500 Series | 10,200 Series 10,600 Series | 10,800 LSI* |  |
| 1. Gate Propagation Delay <br> 2. Output Edge Speed <br> 3. Flip-Flop Toggle Speed <br> 4. Gate Power <br> 5. Speed Power Product | $\begin{gathered} 2 \mathrm{~ns} \\ 3.5 \mathrm{~ns} \\ 160 \mathrm{MHz} \\ 25 \mathrm{~mW} \\ 50 \mathrm{pJ} \end{gathered}$ | $\begin{gathered} 1.5 \mathrm{~ns} \\ 2.5 \mathrm{~ns} \\ 250 \mathrm{MHz} \\ 25 \mathrm{~mW} \\ 37 \mathrm{pJ} \end{gathered}$ | $\begin{gathered} 1-2.5 \mathrm{~ns} \\ 3.5 \mathrm{~ns} \\ \mathrm{~N} . \mathrm{A} . \\ 2.3 \mathrm{~mW} \\ 4.6 \mathrm{pJ} \end{gathered}$ | $\begin{gathered} 1 \mathrm{~ns} \\ 1 \mathrm{~ns} \\ 300-500 \mathrm{MHz} \\ 60 \mathrm{~mW} \\ 60 \mathrm{pJ} \end{gathered}$ |

*Average for Equivalent LSI Gate.

| Ambient <br> Temperature Range | MECL 10,000 | M10800 | MECL III | PLL |
| :---: | :---: | :---: | :---: | :---: |
| $d^{\circ}$ to $75^{\circ} \mathrm{C}$ | MCM10100 Series | - | MC1697P | MC12000 Series |
| $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MC10100 Series <br> MC10200 Series | MC10800 Series | MC1600 Series | MC12000 Series |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | MC10500 Series <br> MC10600 Series <br> MCM10500 Series | - | MC1648M | MC12500 Series |

FIGURE 1b - OPERATING TEMPERATURE RANGE

| Package Style | MECL 10,000 | M10800 | MECL III | PLL |
| :---: | :---: | :---: | :---: | :---: |
| 16-P in Plastic DIP <br> 16-Pin Ceramic DIP | MC10100P Series MC10200P Series | - | MC1658P | MC12000P Series |
|  | MC10100L Series MC10200L Series MC10500L Series MC10600L Series MCM10100L Series MCM10500L Series | MC10804L MC10807L | MC1600L Series | MC12000L Series MC12500L Series |
| 16-Pin Flat Package | MC10500F Series MC10600F Series MCM10500F Series | - | MC1600F Series | MC12513F |
| 20-Pin Ceramic DIP | - | MC10805L | - | - |
| 24-Pin Plastic Package | MC10181P | - | - | - |
| 24-Pin Ceramic DIP | MC10181L, MC10581L | MC10802L | - | - |
| 24-Pin Flat Package | MC10581F | - | - | - |
| 48-Pin Ceramic Quil | - | MC10800L Series | - | - |
| 14-Pin Plastic DIP | - | - | MC1648P | MC12000P MC12002P MC12020P MC12040P |
| 14-Pin Ceramic DIP | - | - | MC1648L | MC12000L MC12002L MC12020L MC12040L |
| 14-Pin Flat Package | - | - | MC1648F | MC12540F |
| 8-Pin Plastic DIP | - | - | MC1697P | - |

For package information see page 1-28.
FIGURE 1c - PACKAGE STYLES

## MECL IN PERSPECTIVE

In evaluating any logic line, speed and power requirements are the obvious primary considerations. Figure 1 provides the basic parameters of the MECL 10,000, M10800, and MECL III families. But these provide only the start of any comparative analysis, as there are a number of other important features that make MECL highly desirable for system implementation. Among these:

Complementary Outputs cause a function and its complement to appear simultaneously at the device outputs, without the use of external inverters. It reduces package count by eliminating the need for associated invert functions and, at the same time, cuts system power requirements and reduces timing differential problems arising from the time delays introduced by inverters.

High Input Impedance and Low Output Impedance permit large fan out and versatile drive characteristics.

Insignificant Power Supply Noise Generation, due to differential amplifier design which eliminates current spikes even during signal transition period.

Nearly Constant Power Supply Current Drain simplifies power-supply design and reduces costs.

Low Cross-Talk due to low-current switching in signal path and small. (typically 850 mV ) voltage swing, and to relatively long rise and fall times.

Wide Variety of Functions, including complex functions facilitated by low power dissipation (particularly in MECL 10,000 series). A basic MECL 10,000 gate consumes less than 8 mW in on-chip power in some complex functions.

Wide Performance Flexibility due to differential amplifier design which permits MECL circuits to be used as linear as well as digital circuits.

Transmission Line Drive Capability is afforded by the open emitter outputs of MECL devices. No "Line Drivers" are listed in MECL families, because every device is a line driver.

Wire-ORing reduces the number of logic devices required in a design by producing additional OR gate functions with only an interconnection.

Twisted Pair Drive Capability permits MECL circuits to drive twisted-pair transmission lines as long as 1000 feet.

Wire-Wrap Capability is possible with MECL 10,000 and the M10800 LSI family because of the slow rise and fall time characteristic of the circuits.

Open Emitter-Follower Outputs are used for MECL outputs to simplify signal line drive. The outputs match any line impedance and the absence of internal pulldown resistors saves power.

Input Pulldown Resistors of approximately $50 \mathrm{k} \Omega$ permit unused inputs to remain unconnected for easier circuit board layout.

## MECL APPLICATIONS

Motorola's MECL product lines are designed for a wide range of systems needs. Within the computer market, MECL 10,000 is used in systems ranging from special purpose peripheral controllers to large mainframe computers. Big growth areas in this market include disk and communication channel controllers for larger systems and high performance minicomputers.

The industrial market primarily uses MECL for high performance test systems such as IC or PC board testers. However, the high bandwidths of MECL 10,000, MECL III, and MC12,000 are required for many frequency synthesizer systems using high speed phase lock loop networks. MECL will continue to grow in the industrial market through complex medical electronic products and high performance process control systems.

MECL 10,000 and MECL III have been accepted within the Federal market for numerous signal processors and navigation systems. Full military temperature range MECL 10,000 is of-
fered in the MC10500 and MC10600 Series, and in the PLL family as the MC12500 Series.

## BASIC CONSIDERATIONS FOR HIGH-SPEED LOGIC DESIGN

High-speed operation involves only four considerations that differ significantly from operation at low and medium speeds:

1. Time delays through interconnect wiring, which may have been ignored in medium-speed systems, become highly important at state-of-theart speeds.
2. The possibility of distorted waveforms due to reflections on signal lines increases with edge speed.
3. The possibility of "crosstalk" between adjacent signal leads is proportionately increased in high-speed systems.
4. Electrical noise generation and pick-up are more detrimental at higher speeds.

In general, these four characteristics are speedand frequency-dependent, and are virtually independent of the type of logic employed. The merit of a particular logic family is measured by how well it compensates for these deleterious effects in system applications.

The interconnect-wiring time delays can be reduced only by reducing the length of the interconnecting lines. At logic speeds of two nanoseconds, an equivalent "gate delay" is introduced by every foot of interconnecting wiring. Obviously, for functions interconnected within a single monolithic chip, the time delays of signals travelling from one function to another are insignificant. But for a great many externally interconnected parts, this cari soon add up to an appreciable delay time. Hence, the greater the number of functions per chip, the higher the system speed. MECL circuits, particularly those of the MECL 10,000 Series are designed with a própensity toward complex functions to enhance overall system speed.

Waveform distortion due to line reflections also becomes troublesome principally at state-of-the-art speeds. At slow and medium speeds, reflections on interconnecting lines are not usually a serious problem. At higher speeds, however, line lengths can approach the wavelength of the signal and improperly terminated lines can result in reflections that will cause false triggering (see Figure 2). The solution, as in RF technology, is to employ "trans-mission-line" practices and properly terminate each signal line with its characteristic impedance at the end of its run. The low-impedance, emitterfollower outputs of MECL circuits facilitate trans-mission-line practices without upsetting the voltage levels of the system.

The increased affinity for crosstalk in highspeed circuits is the result of very steep leading and trailing edges (fast rise and fall times) of the highspeed signal. These steep wavefronts are rich in harmonics that couple readily to adjacent circuits. In the design of MECL 10,000, the rise and fall times have been deliberately slowed. This reduces
the affinity for crosstalk without compromising other important performance parameters.

From the above, it is evident that the MECL logic line is not simply capable of operating at high speed, but has been specifically designed to reduce the problems that are normally associated with high-speed operation.



FIGURE 2a-UNTERMINATED
TRANSMISSION LINE (No Ground Plane Used)


FIGURE 2b - PROPERLY TERMINATED TRANSMISSION LINE (Ground Plane Added)


FIGURE 3 - MECL GATE STRUCTURE AND SWITCHING BEHAVIOR

## CIRCUIT DESCRIPTION

The typical MECL circuit, Figure 3, consists of a differential-amplifier input circuit, a temperature and voltage compensated bias network, and emitterfollower outputs to restore dc levels and provide buffering for transmission line driving. High fanout operation is possible because of the high input impedance of the differential amplifier input and the low output impedance of the emitter follower outputs. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the OR function and its complement, the NOR furiction.

Power-Supply Connections - Any of the power supply levels, $\mathrm{V}_{\mathrm{TT}}, \mathrm{V}_{\mathrm{C}}$, or $\mathrm{V}_{\mathrm{EE}}$ may be used as ground; however, the use of the $V_{C C}$ node as ground results in best noise immunity. In such a case: $\mathrm{V}_{\mathrm{CC}}=0, \mathrm{~V}_{\mathrm{TT}}=-2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}$.

System Logic Specifications - The output logic swing of 0.85 V , as shown by the typical transfer characteristics curve, varies from a LOW state of $\mathrm{V}_{\mathrm{OL}}=-1.75 \mathrm{~V}$ to a HIGH state of $\mathrm{V}_{\mathrm{OH}}=$ -0.9 V with respect to ground.

Positive logic is used when reference is made to logical " 0 's" or " 1 's." Then

$$
\begin{aligned}
& " 0 "=-1.75 \mathrm{~V}=\text { LOW } \\
& " 1{ }^{\prime \prime} \text { " }=-0.9 \mathrm{~V}=\text { HIGH typical }
\end{aligned}
$$

Circuit Operation -- Beginning with all logic inputs LOW (nominal -1.75 V ), assume that Q1 through Q4 are cut off because their P-N baseemitter junctions are not conducting, and the for-
ward-biased Q 5 is conducting. Under these conditions, with the base of Q 5 held at -1.29 V by the $V_{B B}$ network, its emitter will be one diode drop ( 0.8 V ) more negative than its base, or -2.09 V . (The 0.8 V differential is a characteristic of this P-N junction.) The base-to-emitter differential across Q 1 - Q4 is then the difference between the common emitter voltage ( -2.09 V ) and the LOW logic level $(-1.75 \mathrm{~V})$ or 0.34 V . This is less than the threshold voltage of Q1 through Q4 so that these transistors will remain cut off.

When any one (or all) of the logic inputs are shifted upward from the -1.75 V LOW state to the -0.9 VHIGH state, the base voltage of that transistor increases beyond the threshold point and the transistor turns on. When this happens, the voltage at the common-emitter point rises from -2.09 V to -1.7 (one diode drop below the -0.9 V base voltage of the input transistor), and since the base voltage of the fixed-bias transistor ( O 5 ) is held at -1.29 V , the base-emitter voltage $Q 5$ cannot sustain conduction. Hence, this transistor is cut off.

This action is reversible, so that when the input signal(s) return to the LOW state, Q1 - Q4 are again turned off and Q5 again becomes forward biased. The collector voltages resulting from the switching action of Q1 - Q4 and Q5 are transferred through the output emitter-follower to the output terminal. Note that the differential action of the switching transistors (one section being off when the other is on) furnishes simultaneous complementary signals at the output. This action also maintains constant power supply current drain.

## DEFINITIONS OF LETTER SYMBOLS AND ABBREVIATIONS

| Current: |  |
| :---: | :---: |
| ${ }^{1} \mathrm{CC}$ | Total power supply current drawn from the positive supply by a MECL unit under test. |
| ICBO | Leakage current from input transistor on MECL devices without pulldown resistors when test voltage is applied. |
| ${ }^{1} \mathrm{CCH}$ | Current drain from $V_{C C}$ power supply with all inputs at logic HIGH level. |
| ${ }^{\text {I CCL }}$ | Current drain from $V_{\text {CC }}$ power supply with all inputs at logic LOW level. |
| IE | Total power supply current drawn from a MECL test unit by the negative power supply. |
| $I^{\prime}$ | Forward diode current drawn from an input of a saturated logic-to-MECL translator when that input is at ground potential. |
| $\mathrm{I}_{\text {in }}$. | Current into the input of the test unit when a maximum logic HIGH (V/H max) is applied at that input. |

${ }^{*}$ IINH
${ }^{*}$ IINL

IL Load current that is drawn from a MECL
circuit output when measuring the output HIGH level voltage.
${ }^{*} \mathrm{I} \mathrm{OH} \quad \mathrm{HIGH}$ level output current: the current flowing into the output, at a specified HIGH level output voltage.
*IOL LOW level output current: the current flowing into the output, at a specified LOW level output voltage.

IOS Output short circuit current.
lout
HIGH level input current into a node with a specified HIGH level ( $V_{\text {IH }}^{\text {max }}$ ) logic voltage applied to that node. (Same as $l_{\text {in }}$ for positive logic.)

IINL
LOW level input current, into a node with a specified LOW level (VIL min) logic voltage applied to that node.

Output current (from a device or circuit, under such conditions mentioned in context).

## Current (cont.) :

IR Reverse current drawn from a transistor input of a test unit when $V_{E E}$ is applied at that input.
ISC Short-circuit current drawn from a translator saturating output when that output is at ground potential.

## Voltage:

$V_{B B} \quad$ Reference bias supply voltage.
VBE Base-to-emitter voltage drop of a transistor at specified collector and base currents.
$V_{C B}$ Collector-to-base voltage drop of a transistor at specified collector and base currents.
VCC General term for the most positive power supply voltage to a MECL device (usually ground, except for translator and interface circuits).
$V_{\text {CC1 }} \quad$ Most positive power supply voltage (output devices). (Usually ground for MECL devices.)
$V_{C C 2} \quad$ Most positive power supply voltage (current switches and bias driver). (Usually ground for MECL devices.)
VEE Most negative power supply voltage for a circuit (usually -5.2 V for MECL devices).
$V_{F} \quad$ Input voltage for measuring IF on TTL interface circuits.
VIH Input logic HIGH voltage level (nominal value).
*VIH max Maximum HIGH level input voltage: The most positive (least negative) value of high-level input voltage, for which operation of the logic element within specification limits is guaranteed.
VIHA Input logic HIGH threshold voltage level.
$V_{\text {IHA }}$ min Minimum input logic HIGH level (threshold) voltage for which performance is specified.
*VIH min Minimum HIGH level input voltage: The least positive (most negative) value of HIGH level input voltage for which operation of the logic element within specification limits is guaranteed.
VIL Input logic LOW voltage level (nominal value).
*VIL max Maximum LOW level input voltage: The most positive (least negative) value of LOW level input voltage for which operation of the logic element within specification limits is guaranteed.

VILA max Maximum input logic LOW level (threshold) voltage for which performance is specified.
*VIL min Minimum LOW level input voltage: The least positive (most negative) value of LOW level input voltage for which operation of the logic element within specification limits is guaranteed.
$\mathrm{V}_{\text {in }} \quad$ Input voltage (to a circuit or device).
$V_{\text {max }} \quad$ Maximum (most positive) supply voltage, permitted under a specified set of conditions.
*VOH Output logic HIGH voltage level: The voltage level at an output terminal for a specified output current, with the specified conditions applied to establish a HIGH level at the output.
VOHA Output logic HIGH threshold voltage level.

VOHA min Minimum output HIGH threshold voltage level for which performance is specified.
$\mathrm{V}_{\text {OH max }}$ Maximum output HIGH or high-level voltage for given inputs.
$\mathrm{V}_{\mathrm{OH}}$ min Minimum output HIGH or high-level voltage for given inputs.
*VOL Output logic LOW voltage level: The voltage level at the output terminal for a specified output current, with the specified conditions applied to establish a LOW level at the output.
VOLA Output logic LOW threshold voltage level.
$V_{\text {OLA max }}$ Maximum output LOW threshold voltage level for which performance is specified.

VOL max Maximum output LOW level voltage for given inputs.
$V_{\text {OL min }}$ Minimum output LOW level voltage for given inputs.
$V_{T T} \quad$ Line load-resistor terminating voltage for outputs from a MECL device.
VOLS1 Output logic LOW level on MECL 10,000 line receiver devices with all inputs at $V_{E E}$ voltage level.
VOLS2 Output logic LOW level on MECL 10,000 line receiver devices with all inputs open.

[^0]
## Time Parameters:

| $t+$ | Waveform rise time (LOW to HIGH), 10\% to $90 \%$, or $20 \%$ to $80 \%$, as specified. |
| :---: | :---: |
| t- | Waveform fall time (HIGH to LOW), $90 \%$ to $10 \%$, or $80 \%$ to $20 \%$, as specified. |
| $\mathrm{tr}_{r}$ | Same as t+ |
| $\mathrm{t}_{\mathrm{f}}$ | Same as t- |
| t+ | Propagation Delay, see Figure 9. |
| t-+ | Propagation Delay, see Figure 9. |
| ${ }_{t p d}$ | Propagation delay, input to output from the $50 \%$ point of the iriput waveform at |
| $t_{x} \pm \mathrm{y} \pm$ | pin $\times$ (falling edge noted by -or rising edge noted by + ) to the $50 \%$ point of the output waveform at pin y (falling edge noted by - or rising edge noted by + ). (Cf Figure 9.) |
| $\mathrm{t}_{\mathrm{x}}+$ | Output waveform rise time as measured from $10 \%$ to $90 \%$ or $20 \%$ to $80 \%$ points on waveform (whichever is specified) at pin $\times$ with input conditions as specified. |
| $\mathrm{t}_{\mathrm{x}}$ - | Output waveform fall time as measured from $90 \%$ to $10 \%$ or $80 \%$ to $20 \%$ points on waveform (whichever is specified) at pin $x$, with input conditions as specified. |
| ${ }^{\text {T }}$ Tog | Toggle frequency of a flip-flop or counter device. |
| $\mathrm{f}_{\text {shift }}$ | Shift rate for a shift register. |
| Read Mode (Memories) |  |
| ${ }^{\text {t ACS }}$ | Chip Select Access Time |
| tres | Chip Select Recovery Time |
| ${ }^{\text {t }}$ A $A$ | Address Access Time |
| Write Mode (Memories) |  |
| ${ }^{\text {t }} \mathrm{N}$ | Write Pulse Width |
| tWSD | Data Setup Time Prior to Write |
| tWHD | Data Hold Time After Write |
| tWSA | Address setup time prior to write |

## tWHA Address hold time after write

tWSCS Chip select setup time prior to write
tWHCS Chip select hold time after write
tWS Write disable time
tWR Write recovery time
Temperature:
$\mathrm{T}_{\text {stg }}$ Maximum temperature at which device may be stored without damage or performance degradation.
TJ Junction (or die) temperature of an integrated circuit device.
TA Ambient (environment) temperature existing in the immediate vicinity of an integrated circuit device package.
$\theta$ JA Thermal resistance of an IC package, junction to ambient.
$\theta$ JC $\quad$ Thermal resistance of an IC package, junction to case.

Ifpm Linear feet per minute.
$\theta$ CA Thermal resistance of an IC package, case to ambient.

## Miscellaneous:

$\mathrm{e}_{\mathrm{g}} \quad$ Signal generator inputs to a test circuit.
$T P_{\text {in }} \quad$ Test point at input of unit under test.
TP out Test point at output of unit under test.
D.U.T. Device under test.
$\mathrm{C}_{\text {in }} \quad$ Input capacitance.
Cout Output capacitance.
$Z_{\text {out }} \quad$ Output impedance.
*PD The total dc power applied to a device, not including any power delivered from the device to a load.
$R_{L} \quad$ Load Resistance.
$\mathrm{R}_{\mathrm{T}}$. Terminating (load) resistor.
$R_{p} \quad$ An input pull-down resistor (i.e., connected to the most negative voltage).
P.U.T. Pin under test.
*JEDEC, EIA, NEMA standard definition

## GENERAL CHARACTERISTICS and SPECIFICATIONS

(See pages 1-6 through 1-8 for definitions of symbols and abbreviations.)

In subsequent sections of this Data Book, the important MECL parameters are identified and characterized, and complete data provided for each of the functions. To make this data as useful as possible, and to avoid a great deal of repetition, the data that is common to all functional blocks in a line is not repeated on each individual sheet. Rather, these common characteristics, as well as the application information that applies to each family, are discussed in this section.

In general, the common characteristics of major importance are:

Maximum Ratings, including both dc and ac characteristics and temperature limits;

Transfer Characteristics, which define logic levels and switching thresholds;

DC Parameters, such as output levels, threshold levels, and forcing functions.

AC Parameters, such as propagation delays, rise and fall times and other time dependent characteristics.

In addition, this section will discuss general layout and design guides that will help the designer in building and testing systems with MECL circuits.

## LETTER SYMBOLS AND ABBREVIATIONS

Throughout this section, and in the subsequent data sheets, letter symbols and abbreviations will be used in discussing electrical characteristics and specifications The symbols used in this book, and their definitions, are listed on the preceding pages.

## MAXIMUM RATINGS

The limit parameters beyond which the life of the devices may be impaired are given in Figure 4a. In addition, Table 4b provides certain limits which, if exceeded, will not damage the devices, but could degrade the performance below that of the guaranteed specifications.

## MECL TRANSFER CURVES

For MECL logic gates, the dual (complementary) outputs must be represented by two transfer curves: one to describe the OR switching action and one to describe the NOR switching action. A typical transfer curve and associated data for all MECL families is shown in Figure 5.

It is not necessary to measure transfer curves at all points of the curves. To guarantee correct operation it is sufficient merely to measure two sets of $\mathrm{min} / \mathrm{max}$ logic level parameters.

FIGURE 4a - LIMITS BEYOND WHICH DEVICE LIFE MAY BE IMPAIRED

| Characteristic | Symbol | Unit | MECL 10,000 | M10800 LSI | MECL III |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristic | $V_{\text {EE }}$ | Vdc | -8.0 to 0 | -8.0 to 0 | -8.0 to 0 |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}=0$ ) | $V_{\text {TT }}$ | Vdc | - | -4.0 to 0 | - |
| Input Voltage ( $\left.\mathrm{V}_{\mathrm{CC}}=0\right)$ | $V_{\text {in }}$ | Vdc | 0 to $\mathrm{V}_{\text {EE }}(-5.2 \mathrm{~V})$ | OtoVEE $(-5.2 \mathrm{~V})$ | 0 to $\mathrm{V}_{\text {EE }}(-5.2 \mathrm{~V})$ |
| Input Voltage Bus ( $\mathrm{V}_{\mathrm{CC}}=0$ ) | $V_{\text {in }}$ | Vdc | - | 0 to -2.0(1) | - |
| Output Source Current Continuous | l out | mAdc | 50 | 50 | 40 |
| Output Source Current Surge | lout | mAdc | 100 | 100 | - |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | ${ }^{\circ} \mathrm{C}$ | -55 to +150 | -55 to +150 | -55 to +150 |
| Junction Temperature Ceramic Package (2) | TJ | ${ }^{\circ} \mathrm{C}$ | 165 | 165 | 165(3) |
| Junction Temperature Plastic Package | TJ | ${ }^{\circ} \mathrm{C}$ | 150 | - | 150 |

NOTES: (1.)Input voltage limit is $V_{\text {CC }}$ to -2 volts when bus is used as an input and the output drivers are disabled.
(2.) Maximum $T_{J}$ may be exceeded ( $\leqslant 250^{\circ} \mathrm{C}$ ) for short periods of time ( $\leqslant 240$ hours) without significant reduction in device life.
(3.) Except MC1666 - MC1670 which have maximum junction temperatures $=145^{\circ} \mathrm{C}$.

FIGURE 4b - LIMITS BEYOND WHICH PERFORMANCE MAY BE DEGRADED

| Characteristics | Symbol | Unit | MECL 10,000 | M 10800 LSI | MECL III |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature <br> Range Commercial | $\mathrm{T}_{\mathrm{A}}$ | ${ }^{\circ} \mathrm{C}$ | MC: -30 to +85 MCM: 0 to 75 | -30 to +85 | -30 to +85 |
| Operating Temperature <br> Range MIL (1) | $\mathrm{T}_{\text {A }}$ | ${ }^{\circ} \mathrm{C}$ | -55 to +125 | - | $\begin{aligned} & -55 \text { to }+125 \\ & \text { (MC1648M) } \end{aligned}$ |
| Supply Voltage ( $\left.\mathrm{V}_{\mathrm{CC}}=0\right)^{(2)}$ | $V_{\text {EE }}$ | Vdc | $\begin{gathered} \text { MC: }-4.68 \text { to }-5.72 \\ \text { MCM: }-4.94 \text { to }-5.46 \end{gathered}$ | -4.68 to -5.72 | -4.68 to -5.72 |
| Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}=0$ ) | $V_{\text {TT }}$ | Vdc | - | -1.9 to -2.2 | - |
| Output Drive Commercial | - | $\Omega$ | $50 \Omega$ to -2.0 Vdc | $50 \Omega$ to -2.0 Vdc | $50 \Omega$ to $-2.0 \mathrm{Vdc}^{(4)}$ |
| Output Drive MIL | - | $\Omega$ | $100 \Omega$ to -2.0 Vdc | $100 \Omega$ to -2.0 Vdc | - |
| Maximum Clock Input Rise and Fall Time ( $20 \%$ to $80 \%$ ) | $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | ns | - | 10 | (3) |

NOTES: (1.) With airflow $>500 \mathrm{Ifpm}$.
(2.) Functionality only. Data sheet limits are specified for $-5.2 \mathrm{~V} \pm 0.010 \mathrm{~V}$.
(3.) 10 ns maximum limit for MC1690, MC1697, and MC1699.
(4.) Except MC1648 which has an internal output pulldown resistor.


FIGURE 5 - MECL TRANSFER CURVES (MECL 10,000 EXAMPLE) and SPECIFICATION TEST POINTS

The first set is obtained by applying test voltages, $\mathrm{V}_{\text {IL }}$ min and $\mathrm{V}_{\text {IH }}$ max (sequentially) to the gate inputs, and measuring the OR and NOR output levels to make sure they are between $V_{O L}$ max and $V_{O L}$ min, and $V_{O H m a x}$ and $V_{O H m i n}$ specifications.

The second set of logic level parameters relates to the switching thresholds. This set of data is distinguished by an " $A$ " in symbol subscripts. A test voltage, VILA max, is applied to the gate and the NOR and OR outputs are measured to see that they are above the VOHA min and below the $V_{\text {OLA }}$ max levels, respectively. Similar checks are made using the test input voltage VIHA min.

The result of these specifications insures that:
a) The switching threshold ( $\approx \mathrm{V}_{\mathrm{BB}}$ ) falls within the darkest rectangle; i.e. switching does not begin outside this rectangle;
b) Quiescent logic levels fall in the lightest shaded ranges;
c) Guaranteed noise immunity is met.

Figure 6 shows the guaranteed MECL 10,000 and MECL III logic levels and switching thresholds over specified temperature ranges. As shown in the Figure 6a Typical Transfer Curves, MECL outputs rise with increasing ambient temperature. All circuits in each family have the same worst-case output level specifications regardless of power dissipation or junction temperature differences to reduce loss of noise margin due to thermal differences.

All of these specifications assume -5.2 V power supply operation. Operation at other power-supply voltages is possible, but will result in further transfer curve changes. Transfer characteristic data obtained for a variety of supply voltages are shown in Figure 7. The table accompanying these graphs indicates the change rates of output voltages as a function of power supply voltages.

FIGURE 6a - TYPICAL TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE
(See tables below for data)

OUTPUT VOLTAGE (VOLTS)

| Forcing Function | Parameter | $-55^{\circ} \mathrm{C}$ (1) | $-30^{\circ} \mathrm{c}^{(2)}$ | $0^{\circ} \mathrm{C}^{(2)}$ | $25^{\circ} \mathrm{C}$ (2) | $25^{\circ} \mathrm{C}$ (1) | $75^{\circ} \mathrm{C}$ (3) | $85^{\circ} \mathrm{C}^{(2)}$ | $125^{\circ} \mathrm{C}$ (1) | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{1 H \text { max }}$ | $V_{\text {OHmax }}$ <br> $V_{\text {OHmin }}$ | MC10500 MC10600 MCM10500 | MC10100 MC10200 MC10800 | MCM10100 | MC10100 MC10200 MC10800 MCM10100 | MC10500 MC10600 MCM10500 | MCM10100 | MC10100 MC10200 MC10800 | MC10500 MC10600 MCM 10500 |  |
|  |  | $\begin{aligned} & -0.880 \\ & -1.080 \end{aligned}$ | $\begin{aligned} & -0.890 \\ & -1.060 \end{aligned}$ | $\begin{aligned} & -0.840 \\ & -1.000 \end{aligned}$ | $\begin{aligned} & -0.810 \\ & -0.960 \end{aligned}$ | $\begin{aligned} & -0.780 \\ & -0.930 \end{aligned}$ | $\begin{aligned} & -0.720 \\ & -0.900 \end{aligned}$ | $\begin{aligned} & -0.700 \\ & -0.890 \end{aligned}$ | $\begin{aligned} & -0.630 \\ & -0.825 \end{aligned}$ | Vdc |
| $\frac{V_{\text {IHAmin }}}{V_{\text {ILAmax }}}$ | VOHAmin | $\begin{aligned} & -1.100 \\ & -1.255 \end{aligned}$ | $\begin{aligned} & \hline-1.080 \\ & -1.205 \end{aligned}$ | $\begin{aligned} & \hline-1.020 \\ & -1.145 \end{aligned}$ | $\begin{aligned} & \hline-0.980 \\ & -1.105 \end{aligned}$ | $\begin{aligned} & -0.950 \\ & -1.105 \end{aligned}$ | $\begin{aligned} & \hline-0.920 \\ & -1.045 \end{aligned}$ | $\begin{aligned} & \hline-0.910 \\ & -1.035 \end{aligned}$ | $\begin{aligned} & \hline-0.845 \\ & -1.000 \end{aligned}$ | Vdc |
|  | $V_{\text {OLAmax }}$ | $\begin{aligned} & -1.510 \\ & -1.635 \end{aligned}$ | -1.500 -1.655 | $\begin{aligned} & -1.490 \\ & -1.645 \end{aligned}$ | $\begin{aligned} & \hline-1.475 \\ & -1.630 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline-1.475 \\ & -1.600 \end{aligned}$ | $\begin{aligned} & \hline-1.450 \\ & -1.605 \end{aligned}$ | $\begin{aligned} & -1.440 \\ & -1.595 \end{aligned}$ | $\begin{aligned} & -1.400 \\ & -1.525 \end{aligned}$ | Vdc |
| $V_{\text {ILmin }}$ | $V_{\text {OLmax }}$ <br> $V_{\text {OLmin }}(4)$ | -1.655 -1.920 | -1.675 -1.890 | -1.665 -1.870 | -1.650 -1.850 | -1.620 -1.850 | -1.625 -1.830 | -1.615 -1.825 | -1.545 -1.820 | Vdc |
| $V_{\text {ILmin }}$ | IINLmin | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.3 | 0.3 | 0.3 | $\mu \mathrm{A}$ |

NOTES: (1) MC10500, MC10600, and MCM10500 series specified driving $100 \Omega$ to -2.0 V .
(2.) $\mathrm{MC} 10100, \mathrm{MC} 10200, \mathrm{MC} 10800$ and MCM10100 series specified driving $50 \Omega$ to -2.0 V .
(3.) Memories (MCM10100) specified $0-75^{\circ} \mathrm{C}$ for commercial temperature range, $50 \Omega$ to -2.0 V . Military temperature range memories (MCM10500) specified per Note 1.
(4.) Special circuits such as MC10123, and MC10800 family bus outputs have lower than normal $V_{\text {OLmin. }}$ See individual data sheets for specific values.

Each MECL 10,000 series device has been designed to meet the dc specifications shown in the test table, after thermal equilibirum has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 linear fpm is maintained. $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 0.010 \mathrm{~V}$.

FIGURE 6b - MECL 10,000 DC TEST PARAMETERS

| Forcing <br> Function | Parameter | $-\mathbf{3 0}^{\circ} \mathbf{c}$ | $\mathbf{2 5}^{\circ} \mathbf{c}$ | $\mathbf{8 5}^{\circ} \mathbf{c}$ | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {IHmax }}$ | $=V_{\text {OHmax }}$ | -0.875 | -0.810 | -0.700 | Vdc |
|  | $V_{\text {OHmin }}$ | -1.045 | -0.960 | -0.890 |  |
|  | $V_{\text {OHAmin }}$ | -1.065 | -0.980 | -0.910 | Vdc |
| $V_{\text {IHAmin }}$ |  | -1.180 | -1.095 | -1.025 |  |
| $V_{\text {ILAmax }}$ |  | -1.515 | -1.485 | -1.440 | Vdc |
|  | $V_{\text {OLAmax }}$ | -1.630 | -1.600 | -1.555 |  |
|  | $V_{\text {OLmax }}$ | -1.650 | -1.620 | -1.575 | $V_{d c}$ |
| $V_{\text {ILmin }}$ | $V_{\text {OLmin }}$ | -1.890 | -1.850 | -1.830 |  |
| $V_{\text {ILmin }}$ | $V_{\text {INLmin }}$ | 0.5 | 0.5 | 0.3 | $\mu \mathrm{~A}$ |

NOTE: All outputs loaded $50 \Omega$ to -2.0 Vdc except MC1648 which has an internal output pulldown resistor.

## ELECTRICAL CHARACTERISTICS

Each MECL III series device has been designed to meet the dc specification shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 linear fpm is maintained. $V_{E E}=-5.2 \mathrm{~V} \pm 0.10 \mathrm{~V}$.


FIGURE 7a - MECL III/10,000 "OR"


FIGURE 7b - MECL III/10,000 "NOR"

| Voltage | MECL 10,000* | MECL III | M10800 LSI |
| :---: | :---: | :---: | :---: |
| $\Delta V_{\mathrm{OH}} / \Delta \mathrm{V}_{\mathrm{EE}}$ | 0.016 | 0.033 | 0.016 |
| $\Delta \mathrm{~V}_{\mathrm{OL}} / \Delta \mathrm{V}_{\mathrm{EE}}$ | 0.250 | 0.270 | 0.030 |
| $\Delta \mathrm{~V}_{\mathrm{BB}} / \Delta \mathrm{V}_{\mathrm{EE}}$ | 0.148 | 0.140 | 0.015 |

*and subsets: 10,200; 10,500; 10,600.

FIGURE 7C - TYPICAL LEVEL CHANGE RATES



Noise Margin Computations Specification Points for Determining Noise Margin


| Family | Guaranteed <br> Worst-Case dc <br> Noise Margin | Typical dc <br> Noise Margin |
| :---: | :---: | :---: |
| Âl MECL 10,000 | 0.125 | 0.210 |
| MECL III | 0.115 | 0.200 |

## NOISE MARGIN

"Noise margin" is a measure of a logic circuit's resistance to undesired switching. MECL noise margin is defined in terms of the specification points surrounding the switching threshold. The critical parameters of interest here are those designated with the " $A$ " subscript (VOHA min, $V_{O L A}$ max,$V_{\text {IHA }}$ min,$V_{\text {ILA max }}$ ) in the transfer characteristic curves.

FIGURE 8 - MECL Noise Margin Data

Guaranteed noise margin (NM) is defined as follows:
$\mathrm{NM}_{\text {HIGH LEVEL }}=V_{\text {OHA }}$ min $-V_{\text {IHA }}$ min
NM ${ }_{\text {LOW }}$ LEVEL $=V_{\text {ILA }} \max -V_{\text {OLA }}$ max
To see how noise margin is computed, assume a MECL gate drives a similar MECL gate, Figure 8.

At a gate input (point B) equal to VILA max, MECL gate \#2 can begin to enter the shaded transition region.

This is a "worst case" condition, since the $V_{\text {OLA }} \max$ specification point guarantees that no device can enter the transition region before an input equal to VILA max is reached. Clearly then, $V_{\text {ILA }}$ max is one critical point for noise margin computation, since it is the edge of the transition region.

To find the other critical voltage, consider the output from MECL gate \#1 (point A). What is the most positive value possible for this voltage (considering worst case specifications)? From Figure 8 it can be observed that the V OLA max specification insures that the LOW state OR output from gate \#1 can be no greater than $V_{\text {OLA max. }}$.

Note that VOLA max is more negative than $V_{\text {ILA }}$ max. Thus, with VOLA max at the input to gate \#2, the transition region is not yet reached. (The input voltage to gate \#2 is still to the left of VILA max on the transfer curve.)

In order to ever run the chance of switching gate \#2, we would need an additional voltage, to move the input from VOLA max to VILA max. This constitutes the "safety factor" known as noise margin. It can be calculated as the magnitude of the difference between the two specification voltages, or for the MECL 10,000 levels shown:

$$
\begin{aligned}
\text { NM }_{\text {LOW }} & =V_{\text {ILA }} \max -V_{\text {OLA }} \max \\
& =-1.475 \mathrm{~V}-(-1.630 \mathrm{~V}) \\
& =155 \mathrm{mV} .
\end{aligned}
$$

Similarly, for the HIGH state:
$\mathrm{NM}_{\text {HIGH }}=\mathrm{V}_{\text {OHA }}$ min $-V_{\text {IHA }}$ min $=-0.980 \mathrm{~V}-(-1.105 \mathrm{~V})$

$$
=125 \mathrm{mV}
$$

Analogous results are obtained when considering the "NOR" transfer data.

Note that these noise margins are absolute worst case conditions. The lesser of the two noise margins is that for the HIGH state, 125 mV . This then, constitutes the guaranteed margin against signal undershoot, and power or thermal disturbances.

As shown in the table, typical noise margins are usually better than guaranteed - by about 75 mV .

Noise margin is a dc specification that can be calculated, since it is defined by specification points tabulated on MECL data sheets. However, by itself, this specification does not give a complete picture regarding the noise immunity of a system built with a particular set of circuits. Overall system noise immunity involves not only noisemargin specifications, but also other circuit-related factors that determine how difficult it is to apply a noise signal of sufficient magnitude and duration to cause the circuit to propagate a false logic state. In general, then, noise immunity involves line impedances, circuit output impedances, and propagation delay in addition to noise-margin specifications. This subject is discussed in greater detail in Application Note AN-592.

## AC OR SWITCHING PARAMETERS

Time-dependent specifications are those that define the effects of the circuit on a specified input signal, as it travels through the circuit. They include the time delay involved in changing the output level from one logic state to another. In addition, they include the time required for the output of a circuit to respond to the input signal, designated as propagation delay, or access time, in the case of memories. Since this terminology has varied over the years, and because the "conditions" associated with a particular parameter may differ among logic families, the common MECL waveform and propagation delay terminologies are depicted in Figure 9. Specific rise, fall, and propagation delay times are given on the data sheet for each specific functional block, but like the transfer characteristics, ac parameters are temperature and voltage dependent. Typical variations for MECL 10,000 are given in the curves of Figure 10.

## SETUP AND HOLD TIMES

Setup and hold times are two ac parameters which can easily be confused unless clearly defined. For MECL logic devices, $\mathrm{t}_{\text {setup }}$ is the minimum time $(50 \%-50 \%)$ before the positive transition of the clock pulse (C) that information must be pres-


MECL WAVEFORM TERMINOLOGY


MECL III Rise and Fall Times


MECL 10,000 Rise and Fall Times


FIGURE 9a - TYPICAL LOGIC WAVEFORMS


FIGURE 9c - MEMORY ADDRESS ACCESS TIME WAVEFORM



FIGURE 10a - TYPICAL PROPAGATION DELAY t-- versus VEE AND TEMPERATURE (MECL 10,000)


FIGURE 10c - TYPICAL FALL TIME (90\% to 10\%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10,100)


FIGURE 10b - TYPICAL PROPAGATION DELAY t++ versus VeE AND TEMPERATURE (MECL 10,000)


FIGURE 10d - TYPICAL RISE TIME (10\% to 90\%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10,100)
sent at the Data input (D) to insure proper operation of the device. The thold is defined similarly as the minimum time after the positive transition of the clock pulse (C) that the information must remain unchanged at the Data input (D) to insure proper operation. Setup and hold waveforms for logic devices are shown in Figure 11a.


FIGURE 11a - SETUP AND HOLD WAVEFORMS
FOR MECL LOGIC DEVICES

For MECL memory devices, $\mathrm{t}_{\text {setup }}$ is the minimum time before the negative transition of the write enable pulse ( $\overline{W E}$ ) that information must be present at the chip select ( $\overline{\mathrm{CS}}$ ), Data (D), and address (A) inputs for proper writing of the selected cell. Similarly thold is the minimum time after the positive transition of the write enable pulse $(\overline{W E})$ that the information must remain unchanged
at the inputs to insure proper writing. Memory setup and hold waveforms are shown in Figure 11b.

In specifying devices, Motorola establishes and guarantees values (shown as minimums on the data sheets) for $t_{\text {setup }}$ and $t_{\text {hold }}$. For most MECL circuits, proper device operation typically occurs with the inputs present for somewhat less time than that specified for $t_{\text {setup }}$ and thold.

## TESTING MECL 10,000 and MECL III

To obtain results correlating with Motorola circuit specifications certain test techniques must be used. A schematic of a typical gate test circuit is shown in Figure 12a, and a typical memory test circuit in Figure 12b.

A solid ground plane is used in the test setup, and capacitors bypass $V_{C C 1}, V_{C C 2}$, and $V_{E E}$ pins to ground. All power leads and signal leads are kept as short as possible.

The sampling scope interface runs directly to the 50 -ohm inputs of Channel $A$ and $B$ via 50ohm coaxial cable. Equal-length coaxial cables must be used between the test set and the $A$ and B scope inputs. A 50 -ohm coax cable such as RG58/U or RG188A/U, is recommended.

Interconnect fittings should be 50 ohm GR, BNC, Sealectro Conhex, or equivalent. Wire length should be $<1 / 4$ inch from $T P_{\text {in }}$ to input pin and TP out to output pin.

FIGURE 11b - SETUP AND HOLD WAVEFORMS
FOR MECL MEMORIES (WRITE MODE)


The pulse generator must be capable of 2.0 ns rise and fall times for MECL 10,000 and 1.5 ns for MECL III. In addition, the generator voltage must have an offset to give MECL signal swings of $\approx$ $\pm 400 \mathrm{mV}$ about a threshold of $\approx+0.7 \mathrm{~V}$ when $V_{C C}=+2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{EE}}=-3.2 \mathrm{~V}$ for ac testing of logic devices.

The power supplies are shifted +2.0 V , so that the device under test has only one resistor value to load into - the precision 50 -ohm input impedance of the sampling oscilloscope. Use of this technique yields a close correlation between Motorola and customer testing. Unused outputs are loaded with a 50 -ohm resistor ( 100 -ohm for MIL temp devices) to ground. The positive supply ( $\mathrm{V}_{\mathrm{CC}}$ ) should be decoupled from the test board by RF type $25 \mu \mathrm{~F}$ capacitors to ground. The $V_{C C}$ pins are bypassed to ground with $0.1 \mu \mathrm{~F}$, as is the $V_{\text {EE }}$ pin.

Additional information on testing MECL 10,000 and understanding data sheets is found in Application Notes AN-579 and AN-701.


NOTE: All power supply levels are shown shifted 2 volts positive.

FIGURE 12a - MECL LOGIC SWITCHING TIME TEST SETUP


FIGURE 12b - MECL MEMORY SWITCHING TIME TEST CIRCUIT

## POWER SUPPLY CONSIDERATIONS

MECL circuits are characterized with the $V_{C C}$ point at ground potential and the $V_{\text {EE }}$ point at -5.2 V . While this MECL convention is not necessarily mandatory, it does result in maximum noise immunity. This is so because any noise induced on the $V_{E E}$ line is applied to the circuit as a commonmode signal which is rejected by the differential action of the MECL input circuit. Noise induced into the $V_{C C}$ line is not cancelled out in this fashion. Hence, a good system ground at the $V_{C C}$ bus is required for best noise immunity.

Power supply regulation which will achieve 10\% regulation or better at the device level is recommended. The -5.2 V power supply potential will result in best circuit speed. Other values for $V_{E E}$ may be used. A more negative voltage will increase noise margins at a cost of increased power dissipation. A less negative voltage will have just the opposite effect.

On logic cards, a ground plane or ground bus system should be used. A bus system should be wide enough to prevent significant voltage drops between supply and device and to produce a low source inductance.

Although little power supply noise is generated by MECL logic, power supply bypass capacitors are recommended to handle switching currents caused by stray capacitance and asymmetric circuit loading. A parallel combination of a $1.0 \mu \mathrm{~F}$ and a 100 pF capacitor at the power entrance to the board, and a $0.01 \mu \mathrm{~F}$ low-inductance capacitor between ground and the -5.2 V line every four to six packages, are recommended.

Most MECL 10,000 and MECL III circuits have two $V_{C C}$ leads. $V_{C C 1}$ supplies, current to the output transistors and $V_{C C 2}$ is connected to the circuit logic transistors. The separate $V_{C C}$ pins reduce cross-coupling between individual circuits within a package when the outputs are driving heavy loads. Circuits with large drive capability, similar to the MC10110, have two $V_{C C 1}$ pins. All $V_{C C}$ pins should be connected to the ground plane or ground bus as close to the package as possible.

For further discussion of MECL power supply considerations to be made in system designing, see MECL System Design Handbook.

## POWER DISSIPATION

The power dissipation of MECL functional blocks is specified on their respective data sheets. This specification does not include power dissipated in the output devices due to output termination. The omission of internal output pulldown resistors permits the use of external ter-
minations designed to yield best system performance. To obtain total operating power dissipation of a particular functional block in a system, the dissipation of the output transistor, under load, must be added to the circuit power dissipation.

The table in Figure 13 lists the power dissipation in the output transistors plus that in the external terminating resistors, for the more commonly used termination values and circuit configurations. To obtain true package power dissipation, one outputtransistor power-dissipation value must be added to the specified package power dissipation for each external termination resistor used in conjunction with that package. To obtain system power dissipation, the stated dissipation in the external terminating resistors must be added as well. Unused outputs draw no power and may be ignored.

| Terminating <br> Resistor Value | Output <br> Transistor <br> Power <br> Dissipation <br> (mW) | Terminating <br> Resistor <br> Power <br> Dissipation <br> (mW) |
| :--- | :---: | :---: |
| 150 ohms to -2.0 Vdc | 5.0 | 4.3 |
| 100 ohms to -2.0 Vdc | 7.5 | 6.5 |
| 75 ohms to -2.0 Vdc | 10 | 8.7 |
| 50 ohms to -2.0 Vdc | 15 | 13 |
| 2.0 k ohms to $\mathrm{V}_{\mathrm{EE}}$ | 2.5 | 7.7 |
| 1.0 k ohm to $\mathrm{V}_{\mathrm{EE}}$ | 4.9 | 15.4 |
| 680 ohms to $\mathrm{V}_{\mathrm{EE}}$ | 7.2 | 22.6 |
| 510 ohms to $\mathrm{V}_{\mathrm{EE}}$ | 9.7 | 30.2 |
| 270 ohms to $\mathrm{V}_{\mathrm{EE}}$ | 18.3 | 57.2 |
| 82 ohms to $\mathrm{V}_{\mathrm{CC}}$ and <br> 130 ohms to $\mathrm{V}_{\mathrm{EE}}$ | 15 | 140 |

FIGURE 13 - AVERAGE POWER DISSIPATION IN OUTPUT CIRCUIT WITH EXTERNAL TERMINATING RESISTORS

The power dissipation of MECL functional blocks varies with both temperature and $V_{E E}$. Typical variations are shown in Figure 14. The graph is normalized so that it applies to all MECL lines. The reference temperature is $25^{\circ} \mathrm{C}$ and the reference power is obtained by multiplying the typical ! E value (total power supply drain current specified on the data sheet) by $V_{E E}(5.2 \mathrm{~V})$. For those devices where only the maximum value of $I_{E}$ is specified on the data sheet, typical power dissipation is approximately $80 \%$ of that calculated with the $I_{E}$ (max) specification.


FIGURE 14 - NORMALIZED POWER DISSIPATION versus TEMPERATURE AND SUPPLY VOLTAGE

## LOADING CHARACTERISTICS

The differential input to MECL circuits offers several advantages. Its common-mode-rejection feature offers immunity against power-supply noise injection, and its relatively high input impedance makes it possible for any circuit to drive a relatively large number of inputs without deterioration of the guaranteed noise margin. Hence, dc fanout with MECL circuits does not normally present a design problem.

Graphs showing typical output voltage levels as a function of load current for MECL III and 10,000 are shown in Figure 15. These graphs can be used to determine the actual output voltages for loads exceeding normal operation.

While dc loading causes a change in output voltage levels, thereby tending to affect noise margins, ac loading increases the capacitances associated with the circuit and, therefore, affects circuit speed, primarily rise and fall times.

MECL 10,000 and MECL III circuits typically have a 7 ohm output impedance and are relatively unaffected by capacitive loading on a positivegoing output signal. However, the negative-going edge is dependent on the output pulldown or termination resistor. Loading close to a MECL output pin will cause an additional propagation delay of 0.1 ns per fanout load with a 50 ohm resistor to -2.0 Vdc or 270 ohms to -5.2 Vdc . A 100 ohm resistor to -2.0 Vdc or 510 ohms to -5.2 V dc results in an additional 0.2 ns propagation delay per fanout load.


FIGURE 15 - OUTPUT VOLTAGE LEVELS
versus DC LOADING

Terminated transmission line signal interconnections are used for best MECL 10,000 or MECL III system performance. The propagation delay and rise time of a driving gate are affected very little by capacitance loading along a matched parallel-terminated transmission line. However, the delay and characteristic impedance of the transmission line itself are affected by the distributed capacitance. Signal propagation down the line will be increased by a factor, $\sqrt{1+C_{d} / C_{o}}$. Here $C_{o}$ is the normal intrinsic line capacitance, and $C_{d}$ is the distributed capacitance due to loading and stubs off the line.

Maximum allowable stub lengths for loading off of a MECL 10,000 transmission line vary with the line impedance. For example, with $\mathrm{Z}_{\mathrm{O}}=50$ ohms, maximum stub length would be 4.5 inches ( 1.8 in . for MECL III). But when $Z_{o}=100$ ohms, the maximum allowable stub length is decreased to 2.8 inches ( 1.0 in . for MECL III ).

The input loading capacitance of a MECL 10,000 gate is about 2.9 pF and 3.3 pF for MECL III. To allow for the IC connector or solder connection and a short stub length, 5 to 7 pF is commonlyused in loading calculations.

The input impedance of a differential amplifier, as used in the typical MECL input circuit, is very high when the applied signal level is low. Under low-signal conditions, therefore, any leakage to the input capacitance of the gate could cause a gradual buildup of voltage on the input lead, thereby adversely affecting the switching characteristics at low repetition rates.

All single-ended input MECL logic circuits contain input pulldown resistors between the input transistor bases and $V_{E E}$. As a result, unused inputs may be left unconnected (the resistor provides a sink for ICBO leakage currents, and inputs are held sufficiently negative that circuits will not trigger due to noise coupled into such inputs).

Input pulldown resistor values are typically 50 $k \Omega$ and are not to be used as pulldown resistors for preceding open-emitter outputs.

Several MECL devices do not have input pulldowns. Examples are the differential line receivers. If a single differential receiver within a package is unused, one input of that receiver must be tied to the $V_{B B}$ pin provided, and the other input goes to $\mathrm{V}_{\mathrm{EE}}$. Also, several MECL memories do not have input pulldowns on all inputs.

Several MECL circuits do not operate properly when inputs are connected to $\mathrm{V}_{\mathrm{CC}}$ for a HIGH logic level. Proper design practice is to set a HIGH level as about -0.9 volts below $V_{C C}$ with a resistor divider, a diode drop, or an unused gate output.

## THERMAL MANAGEMENT

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of $25^{\circ} \mathrm{C}$ in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit-from the junction region to the ambient environment. The basic formula (a) for converting power dissipation to estimated junction temperature is:

$$
\begin{equation*}
T_{J}=T_{A}+P_{D}\left(\bar{\theta} J C+\bar{\theta}_{C A}\right) \tag{1}
\end{equation*}
$$

or

$$
\begin{equation*}
T_{J}=T_{A}+P_{D}(\bar{\theta} J A) \tag{2}
\end{equation*}
$$

where
$T_{J}=$ maximum junction temperature
$T_{A}=$ maximum ambient temperature
$P_{D}=$ calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).
$\begin{aligned} \bar{\theta}_{\mathrm{JC}}= & \text { average thermal resistance, junction } \\ & \text { to case }\end{aligned}$

This Motorola recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL-M-38510 (JAN) MECL 10,000 devices.

Only two terms on the right side of equation (1) can be varied by the user-the ambient temperature, and the device case-to-ambient thermal resistance, $\bar{\theta}_{\mathrm{CA}}$. (To some extent the device power dissipation can be also controlled, but under recommended use the $V_{E E}$ supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\bar{\theta} C A$ thermal resistance term. $\bar{\theta} \mathrm{JC}$ is essentially independent of air flow and external mounting method, but is sensitive to package material, die bonding method, and die area.

For applications where the case is held at essentially a fixed temperature by mounting on a large or temperature-controlled heat sink, the estimated junction temperature is calculated by:

$$
\begin{equation*}
T_{J}=T_{C}+P_{D}(\bar{\theta} J C) \tag{3}
\end{equation*}
$$

FIGURE 16 - THERMAL RESISTANCE VALUES FOR STANDARD MECL IC CERAMIC PACKAGES

| THERMAL RESISTANCE IN STILL AIR |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Package Type <br> (All Using Standard* Mounting) <br> (All Gold Eutectic Die Bond) | $\theta$ JA ( ${ }^{\circ} \mathrm{C} /$ Watt) |  | $\theta$ JC ( ${ }^{\circ} \mathrm{C} /$ Watt) |  |
|  | Average | Maximum | Average | Maximum |
| 14 Lead Dual-In-Line $1 / 4^{\prime \prime} \times 3 / 4^{\prime \prime}$ Alumina Die Area $=4096$ Sq. Mils | 100 | 130 | 25 | 40 |
| 14 Lead Flat Pack 1/4" $\times 1 / 4^{\prime \prime}$ Alumina Die Area: 4096 Sq. Mils | 165 | 205 | 40 | 60 |
| 16 Lead Dual-In-Line $1 / 4^{\prime \prime} \times 3 / 4^{\prime \prime}$ Alumina Die Area: 4096 Sq. Mils | 100 | 130 | 25 | 40 |
| $\begin{aligned} & 16 \text { Lead Flat Pack } \\ & 1 / 4^{\prime \prime} \times 3 / 8^{\prime \prime} \text { Beryllia } \\ & \text { Die Area }=4096 \text { Sq. Mils } \end{aligned}$ | 88 | 115 | 13 | 20 |
| $\begin{aligned} & 20 \text { Lead Dual-In-Line } \\ & 1 / 4^{\prime \prime} \times 1^{\prime \prime} \text { Alumina } \\ & \text { Die Area }=11,349 \text { Sq. Mils } \end{aligned}$ | 73 | 95 | 16 | 25 |
| 24 Lead Dual-In-Line $1 / 2^{\prime \prime} \times 1-1 / 4^{\prime \prime}$ Alumina Die Area $=8192$ Sq. Mils | 45 | 55 | 10 | 15 |
| 24 Lead Flat Pack $3 / 8^{\prime \prime} \times 5 / 8^{\prime \prime}$ Beryllia Die Area $=8192$ Sq. Mils | 40 | 52 | 6 | 10 |
| 48 Lead Quad-In-Line (QUIL) $1 / 2^{\prime \prime} \times 1-1 / 4^{\prime \prime}$ Alumina Die Area $=16,384$ Sq. Mils | 40 | 52 | 8 | 12 |

*Standard Mounting Methods:
Dual-In-Line: In socket or on PC Board with no contact between bottom of package and socket or PC Board.
Flat Pack: Bottom of Pack age in direct contact with non-metallized area of PC Board.
where $T_{C}=$ maximum case temperature and the other parameters are as previously defined.

The maximum and average thermal resistance values for standard MECL IC packages are given in Figure 16. In Figure 17, this basic data is converted into graphs showing the maximum power dissipation allowable at various ambient temperatures (still air) for circuits mounted in the different packages, taking into account the maximum permissible operating junction temperature for long term life ( $\geqslant 100,000$ hours).


FIGURE 17a - AMBIENT TEMPERATURE DERATING CURVES (CERAMIC DUAL-IN-LINE PKG)


FIGURE 17b - AMBIENT TEMPERATURE DERATING CURVES (CERAMIC FLAT PKG)

## AIR FLOW

The effect of air flow over the packages on $\bar{\theta} J A$ (due to a decrease in $\bar{\theta} \mathrm{CA}$ ) is illustrated in the graphs of Figure 18. This air flow reduces the thermal resistance of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.

As an example of the use of the information above, the maximum junction temperature for a 16 lead ceramic dual-in-line packaged MECL 10,000 quad OR/NOR gate (MC10101L) loaded with four 50 ohm loads can be calculated. Maximum total power dissipation (including 4 output loads) for this quad gate is 195 mW . Assume for this thermal study that air flow is 500 linear feet
per minute. From Figure $18, \bar{\theta} \mathrm{JA}$ is $50^{\circ} \mathrm{C} / \mathrm{W}$. With TA (air flow temperature at the device) equal to $25^{\circ} \mathrm{C}$, the following maximum junction temperature results:

$$
\begin{gathered}
T_{J}=P_{D}\left(\bar{\theta}_{J A}\right)+T_{A} \\
T_{J}=(0.195 \mathrm{~W})\left(50^{\circ} \mathrm{C} / \mathrm{W}+25^{\circ} \mathrm{C}=34.8^{\circ} \mathrm{C}\right.
\end{gathered}
$$

Under the above operating conditions, the MECL 10,000 quad gate has its junction elevated above ambient temperature by only $9.8^{\circ} \mathrm{C}$.


FIGURE 18a - AIRFLOW versus THERMAL RESISTANCE (CERAMIC DUAL-IN-LINE PKG)


## FIGURE 18b - AIRFLOW versus THERMAL RESISTANCE (CERAMIC FLAT PKG)

Even though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.

The majority of MECL $10,000,10800$, and MECL III users employ some form of air-flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last
package is a function of the air flow rate and individual package dissipations. Figure 19 provides gradient data at power levels of 200 mW .250 mW , 300 mW , and 400 mW with an air flow rate of 500 lfpm . These figures show the proportionate increase in the junction temperature of each dual in-line package as the air passes over each device. For higher rates of air flow the change in junction temperature from package to package down the airstream will be lower due to greater cooling.

| Power Dissipation <br> $(\mathrm{mW})$ | Junction-Temperature Gradient <br> $\mathbf{1}^{\circ} \mathbf{C} /$ Package $)$ |
| :---: | :---: |
| 200 | 0.4 |
| 250 | 0.5 |
| 300 | 0.63 |
| 400 | 0.88 |

Devices mounted on $0.062^{\prime \prime}$ PC board with $Z$ axis spacing of $0.5^{\prime \prime}$. Air flow is 500 Ifpm along the $Z$ axis.

## FIGURE 19 - THERMAL GRADIENT OF JUNCTION TEMPERATURE (16-Pin MECL Dual In-Line Package)

## THERMAL EFFECTS ON NOISE MARGIN

The data sheet dc specifications for standard MECL 10,000, 10800, and MECL 111 devices are given for an operating temperature range from $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}\left(0^{\circ}\right.$ to $+75^{\circ} \mathrm{C}$ for memories) in Figure $6 b$ and $6 c$ of Section II, TECHNICAL DATA. These values are based on having an airflow of 500 lfpm over socket or P/C board mounted packages with no special heat sinking (i.e., dual-inline package mounted on lead seating plane with no contact between bottom of package and socket or P/C board and flat package mounted with bottom in direct contact with non-metallized area of $\mathrm{P} / \mathrm{C}$ board). Under these conditions, adequate cooling is provided to keep the maximum operating junction temperatures below $145^{\circ} \mathrm{C}$ for MECL III device types 1666-1670 and below $165^{\circ} \mathrm{C}$ for all other MECL device types.

The designer may want to use MECL devices under conditions other than those given above. The majority of the low-power device types may be used without air and with higher $\bar{\theta}$ JA. However, the designer must bear in mind that junction temperatures will be higher for higher $\bar{\theta}$ JA, even though the ambient temperature is the same. Higher junction temperatures will cause logic levels to shift.

As an example, a 300 mW 16 lead dual-in-line ceramic device operated at $\bar{\theta} J A=100^{\circ} \mathrm{C} / \mathrm{W}$ (in still air) shows a HIGH logic level shift of about 21 mV above the HIGH logic level when operated with 500 lfpm air flow and a $\bar{\theta} J A=50^{\circ} \mathrm{C} / \mathrm{W}$. (Level shift $=\Delta T_{J} \times 1.4 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ).

If logic levels of individual devices shift by different amounts (depending on $P_{D}$ and $\theta J A$ ), noise margins are somewhat reduced. Therefore, the system designer must lay out his system bearing in mind that the mounting procedures to be used should minimize thermal effects on noise margin.

The following sections on package mounting and heat sinking are intended to provide the designer with sufficent information to insure good noise margins and high reliability in MECL system use.

## MOUNTING AND HEAT SINK SUGGESTIONS

With large high-speed logic systems, the use of multilayer printed circuit boards is recommended to provide both a better ground plane and a good thermal path for heat dissipation. Also, a multilayer board allows the use of microstrip line techniques to provide transmission line interconnections.

Two-sided printed circuit boards may be used where board dimensions and package count are small. If possible, the $V_{C C}$ ground plane should face the bottom of the package to form the thermal conduction plane. If signal lines must be placed on both sides of the board, the VEE plane may be used as the thermal plane, and at the same time may be used as a pseudo ground plane. The pseudo ground plane becomes the ac ground reference under the signal lines placed on the same side as the $\mathrm{V}_{\mathrm{CC}}$ ground plane (now on the opposite side of the board from the packages), thus maintaining a microstrip signal line environment.

Two-ounce copper P/C board is recommended for thermal conduction and mechanical strength. Also, mounting holes for low power devices may be countersunk to allow the package bottom to contact the heat plane. This technique used along with thermal paste will provide good thermal conduction.

Printed channeling is a useful technique for conduction of heat away from the packages when the devices are soldered into a printed circuit board. As illustrated in Figure 20, this heat dissipation method could also serve as $V_{E E}$ voltage distribution or as a ground bus. The channels should terminate into channel strips at each side or the rear of a plug-in type printed circuit board. The heat can then be removed from the circuit board, or board slide rack, by means of wipers that come into thermal contact with the edge channels.


FIGURE 20 - CHANNEL/WIPER HEAT SINKING ON DOUBLE LAYER BOARD

For operating some of the higher power device types* in 16 lead dual-in-line packages in still air, requiring $\bar{\theta}_{\mathrm{JA}}<100^{\circ} \mathrm{C} / \mathrm{W}$, a suitable heat sink is the IERC LIC-214A2WCB shown in Figure 21. This sink reduces the still air $\bar{\theta}_{J A}$ to around $55^{\circ} \mathrm{C} / \mathrm{W}$. By mounting this heat sink directly on a copper ground plane (using silicone paste) and passing 500 lfpm air over the packages, $\bar{\theta}$ JA is reduced to approximately $35^{\circ} \mathrm{C} / \mathrm{W}$, permitting use at higher ambient temperatures than $+85^{\circ} \mathrm{C}$ $\left(+75^{\circ} \mathrm{C}\right.$ for memories) or in lowering TJ for improved reliability.


FIGURE 21 - MECL HIGH-POWER DUAL-IN-LINE PACKAGE MOUNTING METHOD

It should be noted that the use of a heat sink on the top surface of the dual-in-line package is not very effective in lowering the $\bar{\theta} J A$. This is due to the location of the die near the bottom surface of the package.

Also, very little ( $<10 \%$ ) of the internal heat is withdrawn through the package leads due to the isolation from the ceramic by the solder glass seals and the limited heat conduction from the die through 1.0 to 1.5 mil aluminum bonding wires.

## INTERFACING MECL TO SLOWER LOGIC TYPES

MECL circuits are interfaceable with most other logic forms. For MECL/TTL/DTL interfaces, when MECL is operated at the recommended -5.2 volts and TTL/DTL at +5 V supply, currently available translator circuits, such as the MC10124 and MC10125, may be used.

For systems where a dual supply $(-5.2 \mathrm{~V}$ and +5 V ) is not practical, the MC12000 includes a single supply MECL to TTL and TTL to MECL translator, or a discrete component translator can be designed. For details, see MECL System Design Handbook. Such circuits can easily be made fast enough for any available TTL.

[^1]MECL also interfaces readily with MOS. With CMOS operating at +5 V , any of the MECL to TTL translators works very well. On the other hand, CMOS will drive MECL directly when using a common -5.2 V supply.

Specific circuitry for use in interfacing MECL families to other logic types is given in detail in the MECL System Design Handbook.

Complex MECL 10,000 functions are presently available to interface MECL 10,000 with MOS logic, MOS memories, TTL three-state circuits, and IBM bus logic levels. See Application Note AN-720 for additional interfacing information.

## CIRCUIT INTERCONNECTIONS

Though not necessarily essential, the use of multilayer printed circuit boards offers a number of advantages in the development of high-speed logic cards. Not only do multilayer boards achieve a much higher package density, interconnecting leads are kept shorter, thus minimizing propagation delay between packages. This is particularly beneficial with MECL III which has relatively fast ( 1 ns ) rise and fall times. Moreover, the unbroken ground planes made possible with multilayer boards permit much more precise control of transmission line impedances when these are used for interconnecting purposes. Thus multilayer boards are recommended for MECL III layouts and are justified when operating MECL 10,000 at top circuit speed, when high-density packaging is a requirement, or when transmision line interconnects are used.

Point-to-point back-plane wiring: without matched line terminations may be employed for MECL interconnections if line runs are kept short. At MECL 10,000 speeds, this applies to line runs up to 6 inches, and for MECL III up to 1 inch (maximum open wire lengths for less than 100 mV undershoot). But, because of the open-emitter outputs of MECL 10,000 and MECL III circuits, pull-down resistors are always required. Several ways of connecting such pull-down resistors are shown in Figure 22.

Resistor values for the connection in Figure 22a may range from 270 ohms to $2 \mathrm{k} \Omega$ depending on power and load requirements. (See MECL System Design Handbook.) Power may be saved by connecting pull-down resistors in the range of 50 ohms (100 ohm minimum for MC10,500 and MC10,600 Series parts) to 150 ohms, to -2.0 Vdc , as shown in Figure 22b. Use of a series damping resistor, Figure 22c, will extend permissible lengths of unmatched-impedance interconnections, with some loss of edge speed.

With proper choice of the series damping resistor, line lengths can be extended to any length,** while limiting overshoot and undershoot to a predetermined amount. Damping resistors usually range in value from 10 ohms to 100 ohms, depending on the line length, fanout, and line impedance. The open emitter-follower outputs of MECL III and MECL 10,000 give the system designer all possible line driving options.

[^2]

FIGURE 22 - PULL-DOWN RESISTOR TECHNIQUES

One major advantage of MECL over saturated logic is its capability for driving matched-impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The MECL III and MECL 10,000 emitter-follower output transistors will drive a 50 -ohm transmission line (100 ohms or greater for MECL 10,500 and MC10,600 Series) terminated to -2.0 Vdc . This is the equivalent current load of 22 mA in the HIGH logic state and 6 mA in the LOW state.

Parallel termination of transmission lines can be done in two ways. One, as shown in Figure 23a, uses a single resistor whose value is equal to the impedance $\left(Z_{0}\right)$ of the line. A terminating voltage $\left(V_{\mathrm{TT}}\right)$ of -2.0 Vdc must be supplied to the terminating resistor.

Another method of parallel termination uses a pair of resistors, R1 and R2. Figure 23b illustrates this method. The following two equations are used to calculate the values of R1 and R2:

$$
\begin{aligned}
& \mathrm{R} 1=1.6 \mathrm{Z}_{\mathrm{O}} \\
& \mathrm{R} 2=2.6 \mathrm{Z}_{\mathrm{o}}
\end{aligned}
$$



FIGURE 23a - PARALLEL TERMINATED LINE


FIGURE 23b - PARALLEL TERMINATION - THEVENIN EQUIV ALENT

Another popular approach is the seriesterminated transmission line (see Figure 24). This differs from parallel termination in that only one-half the logic swing is propagated through the lines. The logic swing doubles at the end of the transmission line due to reflection on an open line, again establishing a full logic swing.


FIGURE 24 - SERIES TERMINATED LINE

To maintain clean wave fronts, the input impedance of the driven gate must be much greater than the characteristic impedance of the transmission line. This condition is satisfied by MECL circuits which have high impedance inputs. Using the appropriate terminating resistor ( $R_{S}$ ) at point A (Figure 24), the reflections in the transmission line will be terminated.

The advantages of series termination include ease of driving multiple series-terminated lines, low power consumption, and low cross talk between adjacent lines. The disadvantage of this system is that loads may not be distributed along the transmission line due to the one-half logic swing present at intermediate points.

Fior board-to-board interconnections, coaxial cable may be used for signal conductors. The termination techniques just discussed also apply when using coax. Coaxial cable has the advantages of good noise immunity and low attenuation at high frequencies. No significant performance degradation occurs for lengths up to 20 feet for MECL III, and up to 50 feet for MECL 10,000.

Twisted pair lines are one of the most popular methods of interconnecting cards or panels. The complementary outputs of any MECL III or MECL 10,000 function are connected to one end of the twisted pair line, and any MECL differential line receiver to the other as shown in the example, Figure 25. $\mathrm{R}_{\mathrm{T}}$ is used to terminate the twisted pair line. The 1 to 1.5 V common-mode noise rejection of the line receiver ignores common-mode cross talk, permitting multiple twisted pair lines to be tied into cables. MECL signals may be sent very long distances ( $>1000$ feet) on twisted pair, although line attenuation will limit bandwidth, degrading edge speeds when long line runs are made.


## FIGURE 25 - TWISTED PAIR LINE DRIVER/RECEIVER

If timing is critical, parallel signal paths (shown in Figure 26) should be used when fanout to several cards is required. This will eliminate distortion caused by long stub lengths off a signal path.

Wire-wrapped connections can be used with MECL 10,000 . For MECL III, the fast edge speeds ( 1 ns ) create a mismatch at the wire-wrap connections which can cause reflections, thus reducing noise immunity. The mismatch occurs also with MECL 10,000, but the distance between the wire-wrap connection and the end of the line is generally short enough so the reflections cause no problem.


Series damping resistors may be used with wirewrapped lines to extend permissible backplane wiring lengths. Twisted pair lines may be used for even longer distances across large wire-wrapped cards. The twisted pair gives a more defined characteristic impedance (than a single wire), and can be connected either single-ended, or differentially using a line receiver.

The recommended wire-wrapped circuit cards have a ground plane on one side and a voltage plane on the other, to insure a good ground and a stable voltage source for the circuits. In addition, the ground plane near the wire-wrapped lines lowers the impedance of those lines and facilitates terminating the line. Finally, the ground plane serves to minimize cross talk between parallel paths in the signal lines. Point-to-point wire routing is recommended because cross talk will be minimized and line lengths will be shortest. Commercial wire-wrap boards designed for MECL 10,000 are available from several vendors.

## Microstrip and Stripline

Microstrip and stripline techniques are used with printed circuit boards to form transmission lines. Microstrip consists of a constant-width conductor on one side of a circuit board, with a ground plane on the other side (shown in Figure 27). The characteristic impedance is determined by the width and thickness of the conductor, the thickness of the circuit board, and the dielectric constant of the circuit board material.

Stripline is used with multilayer circuit boards as shown in Figure 27. Stripline consists of a constant-width conductor between two ground planes.

Refer to MECL System Design Handbook for a full discussion of the properties and use of these lines.


FIGURE 27 - PC INTERCONNECTION LINES FOR USE WITH MECL

FIGURE 26 - PARALLEL FANOUT TECHNIQUES

## CLOCK DISTRIBUTION

Clock distribution can be a system problem. At MECL 10,000 speeds, either coaxial cable or twisted pair line (using the MC10101 and MC10115) can be used to distribute clock signals throughout a system. Clock line lengths should be controlled and matched when timing could be critical. Once the clocking signals arrive on card, a tree distribution should be used for large-fanouts at high frequency. An example of the application of this technique is shown in Figure 28.


## FIGURE 28-64 FANOUT CLOCK DISTRIBUTION

Because of the very high clock rates encountered in MECL III systems, rules for clocking are more rigorous than in slower systems.

The following guidelines should be followed for best results:

## A. On-card Syncrhonous Clock Distribution via Transmission Line

1. Use the NOR output in developing clock chains or trees. Do not mix OR and NOR outputs in the chain.
2. Use balanced fanouts on the clock drivers.
3. Overshoot can be reduced by using two parallel drive lines in place of one drive line with twice the lumped load.
4. To minimize clock skewing problems on synchronous sections of the system, line delays should be matched to with in 1 ns .
5. Parallel drive gates should be used when clocking repetition rates are high, or when high capacitance loads occur. The bandwidth of a MECL III gate may be extended by paralleling both halves of a dual gate. Approximately 40 or 50 MHz bandwidth can be gained by paralleling two or three clock driver gates.
6. Fanout limits should be applied to clock distribution drivers. Four to six loads should be the maximum load per driver for best high speed performance. Avoid large lumped loads at the end of lines greater than 3 inches. A lumped load, if used, should be four or fewer loads.
7. For wire-OR (emitter dotting), two-way lines (busses) are recommended. To produce such lines, both ends of a transmission line are terminated with 100 -ohms impedance. This method should be used when wire-OR connections exceed 1 inch apart on a drive line.

## B. Off-Card Clock Distribution

1. The OR/NOR outputs of an MC1660 may be used to drive into twisted pair lines or into flat, fixed-impedance ribbon cable. At the far end of the twisted. pair an MC1692 differential line receiver is used. The line should be terminated as shown in Figure 25. This method not only provides high speed, board-to-board clock distribution, but also provides system noise margin advantages. Since the line receiver operates independently of the $V_{B B}$ reference voltage (differential inputs) the noise margin from board to board is also independent of temperature differentials.

## LOGIC SHORTCUTS

MECL circuitry offers several logic design conveniences. Among these are:

1. Wire-OR (can be produced by wiring MECL output emitters together outside packages).
2. Complementary Logic Outputs (both OR and NOR are brought out to package pins in most cases).

An example of the use of these two features to reduce gate and package count is shown in Figure 29.


FIGURE 29 - USE OF WIRE-OR AND COMPLEMENTARY OUTPUTS

The connection shown saves several gate circuits over performing the same functions with non-ECL type logic. Also, the logic functions in Figure 29 are all accomplished with one gate propagation delay time for best system speed. Wire-ORing permits direct connections of MECL circuits to busses. (MECL System Design Handbook and Application Note AN-726).

Propagation delay is increased approximately 50 ps per wire-OR connection. In general, wire-OR should be limited to 6 MECL outputs to maintain
a proper LOW logic level. The MC10123 is an exception to this rule because it has a special VOL level that allows very high fanout on a bus or wire-OR line. The use of a single output pulldown resistor is recommended per wire-OR, to economize on power dissipation. However, two pull-down resistors per wired-OR can improve fall times and be used for double termination of busses.

Wire-OR should be done between gates in a package or nearby packages to avoid spikes due to line propagation delay. This does not apply to bus lines which activate only one driver at a time.

SYSTEM CONSIDERATIONS - A SUMMARY OF RECOMMENDATIONS

|  | MECL 10,000 | MECL III |
| :---: | :---: | :---: |
| Power Supply Regulation | 10\% or better* | 10\% or better* |
| On-Card Temperature Gradient | Less Than $25^{\circ} \mathrm{C}$ | Less Than $25^{\circ} \mathrm{C}$ |
| Maximum Non-Transmission Line Length (No Damping Resistor) | 8' | $1^{\prime \prime}$ |
| Unused Inputs | Leave Open** | Leave Open** |
| PC Board | Standard 2-Sided or Multilayer | Multilayer |
| Special Cooling Requirements | No | No |
| Bus Connection Capability | Yes (Wire-OR) | Yes (Wire-OR) |
| MSI/LSI Parts | Yes | Yes (MSI) |
| Maximum Twisted Pair Length (Differential Drive) | Limited by Cable Response Only, Usually > 1000' | Limited by Cable Response Only, Usually > 1000' |
| The Ground Plane to Occupy Percent Area of Card | $>50 \%$ | $>75 \%$ |
| Wire Wrap may be used | Yes | Not Recommended |
| Compatible with.MECL 10,000 | - | Yes |

*At the devices.
**Except special functions without input pull-down resistors.

## PACKAGE OUTLINE DIMENSIONS

A letter suffix to the MECL logic function part number is used to specify the package style (see drawings below). See appropriate selector guide for specific packaging available for a given device type.




1. "Improve Fast-Logic Designs," by Bill Blood, Electronic Design, May 10, 1973.
2. "Interface TTL Systems with ECL Circuits," by George Adams, EDN, September 5, 1973.
3. "Increasing Minicomputer Speed with EmitterCoupled Logic," by Jon De Laune, Computer Design, February 1974.
4. "An Engineering Comparison Study MECL 10,000 and Schottky TTL," Motorola Inc., 1974.
5. "ECL Circuits Drive Light-Emitting Diodes," by Bill Blood, EDN, January 20, 1974.
6. "Four-Digit BCD Programmabiiity Featured in Variable Modulus 60 MHz Counter," by Tom Balph and Bill Blood, Electronic Design, March 15, 1974.
7. "Build a Low Cost ECL Logic Probe," by Tom Balph, Electronic Design, August 16, 1974.
8. "A CAD Program for High Speed Logic Element Interconnections," by Thomas Balph, William Blood, and Jerry Prioste, Computer Design, May 1975.
9. "Build a Clock Bias Circuit for ECL FlipFlops," by T. Balph and H. Gnauden, EDN, May 5, 1975.
10. '"M10800 Microprogrammed Demonstrator" by T. Balph, Electro 77, Session 31.
11. "Get the Best Processor Performance by Building It From ECL Bit Slices," by Tom Balph and Bill Blood, Electronic Design, June 7, 1977.
12. "M10800, A MECL Microprogrammable OnLine Demonstrator," by Tom Balph, Motorola Inc, 1977.
13. "MECL System Design Handbook," by Bill Blood, Motorola Inc.

## APPLICATION NOTES

Copies of these Application Notes and Engineering Bulletins can be obtained from your Motorola representative or authorized distributor, or from Technical Information Center, Motorola Semiconductor Products Inc., P.O. Box 20912, Phoenix, Arizona 85036.

AN-270 Nanosecond Pulse Handling Techniques AN-417B IC Crystal Controlled Oscillators
AN-504 The MC1600 Series MECL III Gates
AN-532A MTTL and MECL Avionics Digital Frequency Synthesizer
AN-556 Interconnection Techniques for Motorola's MECL 10,000 Series Emitter Coupled Logic
AN-565 Using Shift Registers as Pulse Delay Networks
AN-567 MECL Positive and Negative Logic
AN-579 Testing MECL 10,000 Integrated Logic Circuits
AN-581 An MSI 500 MHz Freuqency Counter Using MECL and MTTL
AN-583 A MECL 10,000 Main Frame Memory Employing Dynamic MOS RAMs
AN-584 Programmable Counters Using the MC10136 and MC10137 MECL 10,000 Universal Counters
AN-586 Measure Frequency and Propagation Delay with High Speed MECL Circuits
AN-592 AC Noise Immunity of MECL 10,000 Integrated Circuits
AN-700 Simulate MECL System Interconnections with a Computer Program

AN-701 Understanding MECL 10,000 DC and AC Data Sheet Specifications
AN-709 MECL 10,000 Arithmetic Elements, MC10179, MC10180, MC10181
AN-720 Interfacing with MECL 10,000 Integrated Circuits
AN-726 Bussing with MECL 10,000 Integrated Circuits
AN-730 A High-Speed FIFO Memory Using the MECL MCM10143 Register File
AN-742 A 200 MHz Autroranging MECL-McMOS Frequency Counter
AN-744 A Phase-Locked Loop Tuning System for Television
AN-746 A 3-1/2 Digit DVM Using an Integrated Circuit Dual Ramp System
AN-774 A Simple Hịh Speed Bipolar Microprocessor Illustrates System Design and Microprogram Techniques
AN-776 The M10800 MECL LSI Processor Family
EB-47 Event Counter and Storage Latches for High Frequency, High Resolution Counters
EB-48 A Time Base and Control Logic Subsystem for High Frequency, High ResoIution Counters

## SELECTOR GUIDES

LSUFFIX
CERAMIC PACKAGE
CASE 620
 CASE 648

| Function | Device Type |  | Case |
| :---: | :---: | :---: | :---: |
|  | -30 to $+85^{\circ} \mathrm{C}$ | -55 to $+125^{\circ} \mathrm{C}$ |  |
| NOR GATES |  |  |  |
| Quad 2-Input with Strobe <br> Quad 2-Input <br> Triple 4-3-3-Input <br> Dual 3-Input 3-Output <br> (High Speed) | MC10100 <br> MC10102 <br> MC10106 <br> MC10111 <br> MC10211 | MC10500 MC10502 MC10506 MC10611 | $\begin{gathered} 620,648,650 \\ 620,648,650 \\ 620,648,650 \\ 620,648 \\ 620,648,650 \end{gathered}$ |
| OR GATES |  |  |  |
| Quad 2-Input <br> Dual 3-Input 3-Output <br> (High Speed) | $\begin{aligned} & \hline \text { MC10103 } \\ & \text { MC10110 } \\ & \text { MC10210 } \\ & \hline \end{aligned}$ | MC10503 <br> MC10610 | $\begin{gathered} \hline 620,648,650 \\ 620,648 \\ 620,648,650 \\ \hline \end{gathered}$ |
| AND GATES |  |  |  |
| Quad 2-Input Hex | MC10104 MC10197 | $\begin{aligned} & \text { MC10504 } \\ & \text { MC10597 } \end{aligned}$ | $\begin{aligned} & 620,648,650 \\ & 620,648,650 \end{aligned}$ |
| COMPLEX GATES |  |  |  |
| Quad OR/NOR <br> Triple 2-3-2 Input OR/NOR <br> Triple 2-Input Exclusive OR/Exclusive NOR <br> Dual 4-5-Input OR/NOR <br> Quad Exclusive OR <br> Dual 2-Wide 2-3-input OR-AND/OR-AND-Invert <br> Dual 2-Wide 3-Input OR-AND <br> 4-Wide 4-3-3-3 Input OR-AND Gate <br> OR-AND/OR-AND-INVERT Gate <br> Hex Buffer with Enable <br> Hex Inverter with Enable <br> Hex Inverter/Buffer <br> High-Speed Dual 3-Input 3-Output OR/NOR | MC10101 MC10105 MC10107 MC10109 MC10113 MC10117 MC10118 MC10119 MC10121 MC10188 MC10189 MC10195 MC10212 | MC10501 <br> MC10505 <br> MC10507 <br> MC10509 <br> MC10513 <br> MC10517 <br> MC10518 <br> MC10519 <br> MC10521 <br> - <br> - <br> MC10595 <br> MC10612 | $620,648,650$ $620,648,650$ $620,648,650$ $620,648,650$ $620,648,650$ $620,648,650$ $620,648,650$ $620,648,650$ $620,648,650$ 620,648 620,648 $620,648,650$ $620,648,650$ |
| TRANSLATORS |  |  |  |
| Quad MTTL to MECL Quad MECL to MTTL Triple MECL to NMOS | $\begin{aligned} & \hline \text { MC10124 } \\ & \text { MC10125 } \\ & \text { MC10177 } \end{aligned}$ | MC10524 MC10525 - | $\begin{gathered} 620,648,650 \\ 620,648,650 \\ 620 \end{gathered}$ |
| RECEIVERS |  |  |  |
| Triple Line <br> Quad Line <br> Triple Line <br> (High Speed) <br> Quad Bus | MC10114 MC10115 MC10116 MC10216 MC10129 | MC10514 <br> MC10515 <br> MC10516 <br> MC10616 <br> - | $620,648,650$ $620,648,650$ $620,648,650$ $620,648,650$ 620 |

MECL 10,000 INTEGRATED CIRCUITS (continued)

| Function | Device Type |  | Case |
| :---: | :---: | :---: | :---: |
|  | -30 to $+85^{\circ} \mathrm{C}$ | -55 to $+125^{\circ} \mathrm{C}$ |  |
| FLIP.FLOPS |  |  |  |
| Dual Type D Master-Slave | MC10131 | MC10531 | 620,648,650 |
| (High Speed) | MC10231 | MC10631 | 620, 648, 650 |
| Dual J-K Master-Slave | MC10135 | MC10535 | 620,648,650 |
| Hex D Master-Slave | MC10176 | MC10576 | 620,648,650 |
| DRIVERS |  |  |  |
| Triple 4-3-3 Input Bus Driver | MC10123 | - | 620, 648 |
| Bus Driver | MC10128 | - | 620 |

PARITY CHECKER

| 12-Bit Parity Generator-Checker | MC10160 | MC10560 | $620,648,650$ |
| :--- | :--- | :--- | :--- |
| ENCODER |  |  |  |
| 8-Input Encoder | MC10165 | MC10565 | $620,648,650$ |
| DECODERS | MC10161 | MC10561 | $620,648,650$ |
| Binary to 1-8 (low) | MC10162 | MC10562 | $620,648,650$ |
| Binary to 1-8 (high) | MC10171 | MC10571 | $620,648,650$ |
| Dual Binary to 1-4 (low) | MC10172 | MC10572 | $620,648,650$ |
| Dual Binary to 1-4 (high) |  |  |  |

## DATA SELECTORS/MULTIPLEXERS

| Dual Multıplexer with Latch and Common Reset | MC10132 | MC10532 | $620,648,650$ |
| :--- | :--- | :--- | :---: |
| Dual Multıplexer with Latch | MC10134 | MC10534 | $620,648,650$ |
| Quad 2-Input Multiplexer (non-ınvertıng) | MC10158 | MC10558 | $620,648,650$ |
| Quad 2-Input Multıplexer (invertıng) | MC10159 | MC10559 | $620,648,650$ |
| 8-Line Multiplexer | MC10164 | MC10564 | $620,648,650$ |
| Quad 2-Input Multıplexer/Latch | MC10173 | - | 620,648 |
| Dual 4 to 1 Multiplexer | MC10174 | MC10574 | $620,648,650$ |
| LATCHES | MC10130 | MC10530 | $620,648,650$ |
| Quad (common clock) | MC10133 | MC10533 | $620,648,650$ |
| Quad (negative transition) | MC10153 | MC10553 | $620,648,650$ |
| Quad (positive transition) | MC10168 | MC10568 | $620,648,650$ |
| Quad | MC10175 | MC10575 | $620,648,650$ |
| Quint |  |  |  |

## MULTIVIBRATORS

| Monostable Multivibrator | MC10198 | - | 620,648 |
| :---: | :---: | :---: | :---: |

SHIFT REGISTERS

| Four-Bit Universal | MC10141 | MC10541 | $620,648,650$ |
| :--- | :--- | :--- | :--- |
| ERROR DETECTION-CORRECTION |  |  |  |
| IBM Code | MC10163 | MC10563 | $620,648,650$ |
| Motorola Code | MC10193 | MC10593 | $620,648,650$ |
| $\quad$ COUNTERS | MC10136 | MC10536 | $620,648,650$ |
| Universal Hexadecimal | MC10137 | MC10537 | $620,648,650$ |
| Universal Decade | MC10138 | MC10538 | $620,648,650$ |
| Bi-Quinary | MC10178 | MC10578 | $620,648,650$ |
| Binary |  |  |  |
| $\quad$ GENERATOR-CHECKER | MC10170 | MC10570 | $620,648,650$ |
| 9+2-Bit Parity | MC10186 | MC10586 | $620,648,650$ |
| Hex'D" Master-Slave/with Reset | MC10190 | MC10590 | $620,648,650$ |
| Quad MST-to-MECL 10,000 | MC10191 | MC10591 | $620,648,650$ |
| Hex MECL 10,000-to-MST |  |  |  |

BUS TRANSCEIVER

| Dual Simultaneous | MC10194 | MC10594 | $620,648,650$ |
| :--- | :--- | :--- | :---: |
| ARITHMETIC FUNCTIONS | MC10179 | MC10579 | $620,648,650$ |
| Look-Ahead Carry Block | MC10180 | MC10580 | $620,648,650$ |
| Dual High Speed Adder/Subtractor | MC10181 | MC10581 | $623,649,652$ |
| 4 -Bit Logic Unit/Function Generator | MC10182 | MC10582 | $620,648,650$ |
| 2 -Bit Logic Unit/Function Generator | MC10183 | - | 623 |
| $4 \times 2$ Multiplier | MC10287 | MC10687 | $620,648,650$ |
| $2 \times 1$-Bit Array Multiplier |  |  |  |
| (High Speed) |  |  |  |

MECL 10,000 INTEGRATED CIRCUITS (continued)

|  | , |  |  |
| :---: | :---: | :---: | :---: |
| \% Uunction | -30 to $+85^{\circ} \mathrm{C}$ | 55 to $+125^{\circ} \mathrm{C}$ | $\therefore$ Case |
| COMPARATOR |  |  |  |
| 5-Bit Magnitude | MC10166 | MC10566 | 620,648650 |
| MEMORIES |  |  |  |
| 16-Bit Multiport Register File (RAM) $(8 \times 2)$ <br> $64-$ Bit Random Access $(64 \times 1)$ <br> 64-Bit Register File (RAM) $(16 \times 4)$ <br> 128-Bit Random Access ( $128 \times 1$ ) <br> 256-Bit Random Access $(256 \times 1)$ <br> 256-Bit Random Access ( $256 \times 1$ ) <br> 1024-Bit Random Access ( $1024 \times 1$ ) <br> 256-Bit Programmable Read Only ( $32 \times 8$ ) <br> 1024-Bit Programmable Read Only ( $256 \times 4$ ) | MCM10143 <br> MCM10148 <br> MCM10145 <br> MCM10147 <br> MCM10144 <br> MCM10152 <br> MCM10146 <br> MCM10139 <br> MCM10149 | MCM10548 MCM10545 MCM10547 MCM10544 MCM10552 MCM10546 MCM10539 MCM10549 | 623 620,650 620,650 620,650 620,650 620,650 620,650 620,650 620,650 |

## MIL-M-38510 JAN QUALIFIED MECL DEVICES

| Function and Standard Equivalent | MIL-M-38510 Device |
| :--- | :--- |
| Quad OR/NOR Gate (MC10501) | JM38510/06001BEB, BFB |
| Quad 2-Input NOR Gate (MC10502) | JM38510/06002BEB, BFB |
| Triple 2-3-2 OR/NOR Gate (MC10505) | JM38510/06003BEB, BFB |
| Triple 4-3-3 NOR Gate (MC10506) | JM38510/06004BEB, BFB |
| Triple Exclusive OR/NOR Gate (MC10507) | JM38510/06005BEB, BFB |
| Dual 4-5 Input.OR/NOR Gate (MC10509) | JM38510/06006BEB, BFB |
| Dual D Flip-Flop (MC10531) | JM38510/06101BEB, BFB |
| Dual D Flip-Flop (MC10631) | JM38510/06102BEB, BFB |
| Hex D Flip-Flop (MC10576) | JM38510/06103BEB, BFB |
| Dual J-K Flip-Flop (MC10535) | JM38510/06104BEB, BFB |

MIL M-38510 PROCESSED MECL CIRCUITS are also available. Contact your Motorola sales representative or authorized distributor for details.

INTEGRATED CIRCUITS


F SUFFIX
CERAMIC PACKAGE CASE 607


L SUFFIX
CERAMICPACKAGE CASE 632



PSUFFIX
PLASTIC PACKAGE CASE 626

FSUFFIX
CEAAMIC PACKAGE CASE 650

| Function | Device Type |  |
| :---: | :---: | :---: |
|  | $-30^{\circ}$ to $+85^{\circ} \mathrm{C}$ | Case |

## GATES

| Dual 4-Input OR/NOR | MC1660 | 620,650 |
| :--- | :---: | :---: |
| Dual 4-5-Input OR/NOR | MC1688 | 650 |
| Quad 2-Input NOR | MC1662 | 620,650 |
| Triple 2-Input Exclusive NOR | MC1674 | 620,650 |
| Quad 2-Input OR | MC1664 | 620,650 |
| Triple 2-Input Exclusive OR | MC1672 | 620,650 |

FLIP-FLOPS

| Dual Clocked R-S | MC1666 | 620,650 |
| :--- | :--- | :--- |
| Dual Clocked Latch | MC1668 | 620,650 |
| Master-Slave Type D | MC1670 | 620,650 |
| UHF Prescaler Type D | MC1690 | 620,650 |

## COUNTERS

| Bınary | MC1654 | 620 |
| :--- | :---: | :---: |
| Bı-Quinary | MC1678 | 620 |
| 1 GHz Divide-by-Four | MC1699 | 620,650 |

SHIFT REGISTER

| 4-Bit Shift | MC1694 | 620 |
| :---: | :---: | :---: |
| MULTIVIBRATOR | MC1658 | $620,648,650$ |
| Voltage-Controlled | MC1648 | $607,632,646$ |
| OSCILLATOR | Emitter Coupled MC1650/MC1651 620,650 <br> COMPARATOR Dual A/D  |  | | \||c| |
| :--- |

RECEIVER

| Quad Line | MC1692 | 620,650 |
| :---: | :---: | :---: |
| PRESCALER |  |  |
| 1 GHz Divide-by-Four | MC1697 | 626 |

MECL 10,000 Series

## MC10100/MC10500

## QUAD 2-INPUT NOR GATE

WITH STROBE

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

|  | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristic |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | IE | - | 29 | - | 29 | - | 26 | - | 29 | - | 29 | mAdc |
| Input Current Independent Inputs Common Input | $\mathrm{I}_{\mathrm{inH}}$ | - | $\left\|\begin{array}{l} 415 \\ 800 \end{array}\right\|$ | - | 390 750 | - | $\begin{aligned} & 245 \\ & 470 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 490 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 470 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | ${ }^{\text {p }}$ d | 1.0 | 3.7 | 1.0 | 3.1 | 1.0 | 2.9 | 1.0 | 3.3 | 1.0 | 3.7 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t | 1.0 | 4.0 | 1.1 | 3.6 | 1.1 | 3.3 | 1.1 | 3.7 | 1.0 | 4.0 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

## MC10101/MC10501 <br> QUAD OR/NOR GATE <br> MC10102/MC10502

QUAD 2-INPUT NOR GATE


Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages. Numbers in parenthesis denote pin numbers for F package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $\mathrm{I}_{\mathrm{E}}$ | - | 29 | - | 29 | - | 26 | - | 29 | - | 29 | mAdc |
| Input Current Independent Inputs Common Input (MC10101/10501) | $\mathrm{I}_{\mathrm{inH}}$ | - | $\begin{aligned} & 450 \\ & 910 \end{aligned}$ | - | $\left.\begin{array}{\|l\|} 425 \\ 850 \end{array} \right\rvert\,$ | - | $\left.\begin{aligned} & 265 \\ & 535 \end{aligned} \right\rvert\,$ | - | $\begin{aligned} & 265 \\ & 535 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 535 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | ${ }^{\text {p }}$ pd | 1.0 | 3.7 | 1.0 | 3.1 | 1.0 | 2.9 | 1.0 | 3.3 | 1.0 | 3.7 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 4.0 | 1.1 | 3.6 | 1.1 | 3.3 | 1.1 | 3.7 | 1.0 | 4.0 | ns |

[^3]
## MC10103/MC10503 <br> QUAD 2-INPUT OR GATE




PSUFFIX
PLASTIC PACKAGE
CASE 648
MC10103 only


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX
CERAMIC PACKAGE
CASE 650 MC10503 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages. Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | ${ }^{\text {I }}$ E | - | 29 | - | 29 | - | 26 | - | 29 | - | 29 | mAdc |
| Input Current | 1 inH | - | 415 | - | 390 | - | 245 | - | 245 | - | 245 | $\mu$ Adc |
| Switching Times Propagation Delay | ${ }^{\text {p }}$ p | 1.0 | 3.7 | 1.0 | 3.1 | 1.0 | 2.9 | 1.0 | 3.3 | 1.0 | 3.7 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.1 | 4.0 | 1.1 | 3.6 | 1.1 | 3.3 | 1.1 | 3.7 | 1.1 | 4.0 | ns |

[^4]
$P_{D}=35 \mathrm{~mW}$ typ/gate (No load)
$t_{p d}=2.7 \mathrm{~ns}$ typ
$\mathrm{t}+$, $\mathrm{t}-=2.0 \mathrm{~ns}$ typ ( $20 \%-80 \%$ )
\[

$$
\begin{aligned}
& V_{C C 1}=\operatorname{Pin} 1(5) \\
& V_{C C 2}=\operatorname{Pin} 16(4) \\
& V_{E E}=\operatorname{Pin} 8(12)
\end{aligned}
$$
\]



P SUFFIX
PLASTIC PACKAGE CASE 648 MC10104 only


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX CERAMIC PACKAGE

$$
\text { CASE } 650
$$

MC10504 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | IE | - | 39 | - | 39 | - | 35 | - | 39 | - | 39 | mAdc |
| $\begin{aligned} & \hline \text { Input Current } \\ & \text { Pins } 4,7,10,13 \\ & \text { Pins 5, 6, 11, } 12 \\ & \hline \end{aligned}$ | $\mathrm{I}_{\mathrm{inH}}$ | - | $\left.\begin{aligned} & 450 \\ & 375 \end{aligned} \right\rvert\,$ | - | $\begin{aligned} & 425 \\ & 350 \end{aligned}$ | - | 265 220 | - | $\begin{aligned} & 265 \\ & 220 \end{aligned}$ | - | $\begin{aligned} & 265 \\ & 220 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | tpd | 1.0 | 4.3 | 1.0 | 4.3 | 1.0 | 4.0 | 1.0 | 4.2 | 1.0 | 4.7 | ns |
| Rise Time, Fall Time ( $20 \%$ to $80 \%$ ) | t+, t- | 1.3 | 3.8 | 1.5 | 3.7 | 1.5 | 3.5 | 1.5 | 3.6 | 1.2 | 4.1 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

## MC10105/MC10505

## TRIPLE 2-3-2 INPUT

OR/NOR GATE

## MC10106/MC10506

TRIPLE 4-3-3 INPUT
NOR GATE

MC10105/MC10505


P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10105 and
MC10106 only

(7) $P_{D}=30 \mathrm{~mW}$ typ/gate
(No Load)
$t_{p d}=2.0 \mathrm{~ns}$ typ
(10) $\mathrm{t}+, \mathrm{t}-=2.0 \mathrm{~ns}$ typ ( $20 \%$ to $80 \%$ ) (11)
(2) $\quad V_{\mathrm{CC}}=\operatorname{Pin} 1(5)$
$V_{\text {CC2 }}=\operatorname{Pin} 16(4)$
$V_{E E}=\operatorname{Pin} 8(12)$

LSUFFIX
CERAMIC PACKAGE CASE 620


MC10106/MC10506



F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10505 and MC10506 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | ${ }^{\text {E }}$ E | - | 24 | - | 23 | - | 21 | - | 23 | - | 24 | mAdc |
| Input Current | $\mathrm{I}_{\mathrm{inH}}$ | - | 450 | - | 425 | - | 265 | - | 265 | - | 265 | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | ${ }^{\text {p }}$ d | 1.0 | 3.7 | 1.0 | 3.1 | 1.0 | 2.9 | 1.0 | 3.3 | 1.0 | 3.7 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 4.0 | 1.1 | 3.6 | 1.1 | 3.3 | 1.1 | 3.7 | 1.0 | 4.0 | ns |

[^5]
## MC10107/MC10507

## TRIPLE 2-INPUT EXCLUSIVE

 OR/EXCLUSIVE NOR
$P_{D}=40 \mathrm{~mW}$ typ/gate (No Load)
$t_{p d}=2.8 \mathrm{~ns}$ typ
$\mathrm{t}+\mathrm{t}-\mathrm{-}=2.5 \mathrm{~ns}$ typ ( $20 \%$ to $80 \%$ )


P SUFFIX
CERAMICPACKAGE
CASE 648
MC10107 only


L SUFFIX
CERAMIC PACKAGE CASE 620


F SUFFIX
CERAMICPACKAGE CASE 650 MC10507 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | IE | - | 31 | - | 31 | - | 28 | - | 31 | - | 31 | mAdc |
| Input Current <br> Pins 4, 9, 14 <br> Pins 5, 7, 15 | $\mathrm{I}_{\mathrm{inH}}$ | - | $\left.\begin{aligned} & 450 \\ & 375 \end{aligned} \right\rvert\,$ | - | $\begin{aligned} & 425 \\ & 350 \end{aligned}$ | - | $\begin{aligned} & 265 \\ & 220 \end{aligned}$ | - | $\left.\begin{aligned} & 265 \\ & 220 \end{aligned} \right\rvert\,$ | - | $\begin{aligned} & 265 \\ & 220 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | $\mathrm{t}_{\mathrm{pd}}$ | 1.0 | 4.5 | 1.1 | 3.8 | 1.1 | 3.7 | 1.1 | 4.0 | 1.0 | 4.5 | ns |
| Rise Time, Fall Time (20\% to $80 \%$ ) | t+, t- | 1.0 | 4.3 | 1.1 | 3.5 | 1.1 | 3.5 | 1.1 | 3.8 | 1.0 | 4.3 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

## MC10109/MC10509

## DUAL 4-5 INPUT OR/NOR GATE


$t_{p d}=2.0 \mathrm{~ns}$ typ
$P_{D}=30 \mathrm{~mW}$ typ/gate (No Load)

$$
\mathrm{t}+, \mathrm{t}-=2.0 \mathrm{~ns} \text { typ }(20 \% \text { to } 80 \%)
$$

$V_{\mathrm{CC} 1}=\operatorname{Pin} 1(5)$
$V_{\mathrm{CC} 2}=\operatorname{Pin} 16$ (4)
$V_{E E}=\operatorname{Pin} 8$ (12)


LSUFFIX
CERAMIC PACKAGE
CASE 620

F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10509 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages. Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $I_{E}$ | - | 16 | - | 15 | - | 14 | - | 15 | - | 16 | mAdc |
| Input Current | $\mathrm{I}_{\text {inH }}$ | - | 450 | - | 425 | - | 265 | - | 265 | - | 265 | $\mu$ Adc |
| Switching Times Propagation Delay | ${ }^{\text {t }}$ pd | 1.0 | 3.7 | 1.0 | 3.1 | 1.0 | 2.9 | 1.0 | 3.3 | 1.0 | 3.7 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 4.0 | 1.1 | 3.6 | 1.1 | 3.3 | 1.1 | 3.7 | 1.0 | 4.0 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC $105 \times x$ devices only.


Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.

| Characteristic | Symbol | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $l_{\text {E }}$ | - | 42 | - | 38 | - | 42 | mAdc |
| Input Current | $\mathrm{l}_{\mathrm{inH}}$ | - | 680 | - | 425 | - | 425 | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | ${ }^{t} \mathrm{pd}$ | 1.4 | 3.5 | 1.4 | 3.5 | 1.5 | 3.8 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 3.5 | 1.1 | 3.5 | 1.2 | 3.8 | ns |

## MC10113/MC10513

## QUAD EXCLUSIVE

OR GATE


Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages. Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $I_{E}$ | - | 46 | - | 46 | - | 42 | - | 46 | - | 46 | mAdc |
| Input Current <br> Pins 4, 7, 10, 13 <br> Pins 5, 6, 11, 12 <br> Pin 9 | $\mathrm{l}_{\mathrm{inH}}$ | - | $\begin{aligned} & 450 \\ & 375 \\ & 925 \end{aligned}$ | - | $\begin{array}{\|l\|} \hline 425 \\ 350 \\ 870 \\ \hline \end{array}$ | - | $\begin{array}{\|l\|} 265 \\ 220 \\ 545 \\ \hline \end{array}$ | - | $\begin{aligned} & 265 \\ & 220 \\ & 545 \end{aligned}$ | - | $\begin{aligned} & 265 \\ & 220 \\ & 545 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay. Independent Inputs Enable Input | ${ }^{\text {p }}$ p | 1.1 1.3 | 4.9 | 1.1 1.3 | 4.7 | 1.3 | 4.5 | 1.3 | 5.0 | 1.3 | $\begin{aligned} & 5.3 \\ & 5.8 \end{aligned}$ | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.1 | 4.3 | 1.1 | 4.2 | 1.1 | 3.9 | 1.1 | 4.4 | 1.1 | 4.6 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.


Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for F package.

| ELECTRICAL CHARACTERISTICS | @ Test <br> Temperature | TEST VOLTAGE VALUES |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Volts |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\text {IH }}$ max | $\mathrm{V}_{\text {IL min }}$ | $\mathrm{V}_{\text {IHA }}$ min | $V_{\text {ILA }}$ max | $\mathrm{V}_{\mathrm{BB}}$ | $\mathrm{V}_{\text {IHH }}{ }^{*}$ | $\mathrm{V}_{\text {ILH }}{ }^{*}$ | $\mathrm{V}_{\text {IHL }}{ }^{*}$ | $\mathrm{V}_{\text {ILL }}$ * | $\mathrm{V}_{\text {EE }}$ |
|  |  | MC10114 |  |  |  |  |  |  |  |  |  |
|  | $-30^{\circ} \mathrm{C}$ | -0.890 | -1.890 | -1.205 | -1.500 | $\begin{gathered} \hline \text { From } \\ \text { Pin } \\ 11 \\ \hline \end{gathered}$ | +0.110 | -0.890 | -1.890 | -2.890 | -5.2 |
|  | $+25^{\circ} \mathrm{C}$ | -0.810 | -1.850 | -1.105 | -1.475 |  | +0.190 | -0.850 | -1.810 | -2.850 | -5.2 |
|  | $+85^{\circ} \mathrm{C}$ | -0.700 | -1.825 | -1.035 | -1.440 |  | +0.300 | -0.825 | -1.700 | -2.825 | -5.2 |
|  | . | MC10514 |  |  |  |  |  |  |  |  |  |
|  | $-55^{\circ} \mathrm{C}$ | -0.880 | -1.920 | -1.255 | -1.510 | From Pin 11 <br> (15) | +0.120 | -0.920 | -1.880 | -2.920 | -5.2 |
|  | $+25^{\circ} \mathrm{C}$ | -0.780 | -1.850 | -1.105 | -1.475 |  | +0.220 | -0.850 | -1.780 | -2.850 | -5.2 |
|  | $+125^{\circ} \mathrm{C}$ | -0.630 | -1.820 | -1.000 | -1.400 |  | +0.370 | -0.820 | -1.630 | -2.820 | -5.2 |


| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Power Supply Drain Current | ${ }^{\prime} \mathrm{E}$ | - | 39 | - | 39 | - | 35 | - | 39 | - | 39 | mAdc | $\begin{aligned} & V_{\text {in }}=V_{\text {IH max }}(\text { Pins } 4,9,12), V_{\text {IL min }} \\ & (\text { Pins } 5,10,13) \end{aligned}$ |
| Input Current | l inH | - | 80 | - | 70 | - | 45 | - | 45 | - | 45 | $\mu \mathrm{Adc}$ | Test one input at a time. $\mathrm{V}_{\text {in }}=\mathrm{V}_{1 \text { I }}$ max to P.U.T. and $V_{\text {IL }} \min$ to the other input of that gate. |
|  | 'CBO | - | 1.5 | - | 1.5 | - | 1.0 | - | 1.0 | - | 1.0 | $\mu \mathrm{Adc}$ | Test one input at a time. $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{EE}}$ |
| Reference Voltage | $V_{\text {BB }}$ | -1.440 | -1.320 | -1.420 | -1.280 | -1.350 | -1.230 | -1.295 | -1.150 | -1.240 | -1.120 | Vdc | One input from each gate tied to $\mathrm{V}_{\mathrm{BB}}$ (Pin 11). |
| Common Mode Rejection Test* <br> MC10114 <br> MC10514 | $\mathrm{V}_{\mathrm{OH}}$ | $-1.080$ | $\left\lvert\, \begin{gathered} - \\ -0.880 \end{gathered}\right.$ | $-1.060$ | -0.890 | $\begin{array}{\|} -0.960 \\ -0.930 \end{array}$ | $\left\lvert\, \begin{aligned} & -0.810 \\ & -0.780 \end{aligned}\right.$ | 亿 | $\left\|\begin{array}{c} -0.700 \\ - \end{array}\right\|$ | $\begin{gathered} - \\ -0.825 \end{gathered}$ | $\left\|\begin{array}{c} - \\ -0.630 \end{array}\right\|$ | Vdc | $V_{\text {in }}=V_{\text {IHH }}$ or $V_{\text {IHL }}$ to one input of each gate under test and $V_{\text {ILH }}$ or $V_{\text {ILL }}$, respectively, to the other input of each gate. |
| $\begin{aligned} & \text { MC10114 } \\ & \text { MC10514 } \end{aligned}$ | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{gathered} - \\ -1.920 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline- \\ -1.655 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline-1.890 \\ - \\ \hline \end{array}$ | -1.675 | $\begin{array}{\|l\|} \hline-1.850 \\ -1.850 \end{array}$ | $\begin{array}{\|l\|} \hline-1.650 \\ -1.620 \\ \hline \end{array}$ | $-1.825$ | $-1.615$ | $\begin{array}{\|c} \hline- \\ -1.820 \end{array}$ | $-1.545$ | Vdc |  |
| Switching Times Propagation Delay Rise Time, Fall Time | ${ }^{\text {tpd }}$ | 1.0 | 4.3 | 1.0 | 4.4 | 1.0 | 4.0 | 0.9 | 4.3 | 1.0 | 4.7 | ns | For single-ended input testing, one input from each gate must be tied to $\mathrm{V}_{\mathrm{BB}}$ (Pin 11). |
|  | t+, t- | 1.3 | 3.8 | 1.5 | 3.8 | 1.5 | 3.5 | 1.5 | 3.7 | 1.2 | 4.1 | ns | 20\% to 80\% |

* $V_{\text {IHH }}=$ Input logic " 1 " level shifted positive one volt for common mode rejection tests.
$V_{\text {ILH }}=$ Input logic " 0 " level shifted positive one volt for common mode rejection tests.
$V_{\text {IHL }}=$ Input logic " 1 " level shifted negative one volt for common mode rejection tests.
$V_{\text {ILL }}=$ Input logic " 0 " level shifted negative one volt for common mode rejection tests.
$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.


# MC10115/MC10515 

QUAD LINE RECEIVER

## MC10116/MC10516

TRIPLE LINE RECEIVER

MC10115/MC10515

(11)
(10)

(14)
(15) 1

(1)
(16) 1

(13)

These receivers are designed for use in sensing differential signals over long lines. The bias supply ( $V_{B B}$ ) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide these receivers with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to $V_{B B}$ to prevent upsetting the current source bias network.

MC10116/MC10516

$V_{C C 1}=\operatorname{Pin} 1(5)$
$V_{\mathrm{CC} 2}=\operatorname{Pin} 16(4)$
$V_{E E}=\operatorname{Pin} 8$ (12)


L SUFFIX
CERAMIC PACKAGE
CASE 620
$t_{p d}=2.0 \mathrm{~ns}$ typ
$P_{D}=85 \mathrm{~mW}$ typ/pkg (No Load)
$t_{p d}=2.0 \mathrm{~ns}$ typ
$P_{D}=110 \mathrm{~mW}$ typ/pkg (No Load)


P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10115 and
MC10116 only


F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10515 and
MC10516 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ package Numbers in parenthesis denote pin numbers for $F$ package

One input from each gate must be tied to $V_{B B}$ during testing.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current MC10115/10515 MC10116/10516 | 'E | - | $\begin{aligned} & 29 \\ & 24 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 29 \\ & 23 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 26 \\ 21 \\ \hline \end{array}$ | - | 29 23 | - | 29 24 | mAdc |
| Input Current | 1 inH | - | 165 | - | 150 | - | 95 | - | 95 | - | 95 | $\mu \mathrm{Adc}$ |
|  | ${ }^{\text {I CBO }}$ | - | 1.5 | - | 1.5 | - | 1.0 | - | 1.0 | - | 1.0 | $\mu \mathrm{Adc}$ |
| Reference Voltage | $V_{\text {BB }}$ | -1.440 | -1.320 | -1.420 | -1.280 | $-1.350$ | -1.230 | -1.295 | $-1.150$ | -1.240 | -1.120 | Vdc |
| Switching Times Propagation Delay | ${ }_{\text {t }}^{\text {pd }}$ | 1.0 | 3.5 | 1.0 | 3.1 | 1.0 | 2.9 | 1.0 | 3.3 | 1.0 | 4.0 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t - | 1.0 | 3.9 | 1.1 | 3.6 | 1.1 | 3.3 | 1.1 | 3.7 | 1.0 | 4.4 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

## MC10117/MC10517

## DUAL 2-WIDE 2-3-INPUT

## OR-AND/OR-AND-INVERT GATE



Numbers at ends of terminals denote pin numbers for $L$ and $P$ package Numbers in parenthesis denote pin numbers for $F$ package

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | IE | - | 29 | - | 29 | - | 26 | - | 29 | - | 29 | mAdc |
| Input Current <br> Pins 4, 5, 12, 13 <br> Pins 6, 7, 10, 11 <br> Pin 9 | 1 inH | - | $\left\|\begin{array}{l} 415 \\ 450 \\ 595 \end{array}\right\|$ | - | $\begin{aligned} & 390 \\ & 425 \\ & 560 \end{aligned}$ | - | $\left\|\begin{array}{l} 245 \\ 265 \\ 350 \end{array}\right\|$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | ${ }^{\text {tpd }}$ | 1.1 | 3.5 | 1.4 | 3.9 | 1.4 | 3.4 | 1.4 | 3.8 | 1.2 | 3.5 | ns |
| Rise Time, Fall Time (20\% to $80 \%$ ) | t+,t- | 1.0 | 4.1 | 0.9 | 4.1 | 1.1 | 4.0 | 1.1 | 4.6 | 0.9 | 4.1 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.



P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10118 only


L SUFFIX
CERAMICPACKAGE CASE 620


F SUFFIX
CERAMIC PACKAGE CASE 650 MC10518 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | ${ }^{\prime} \mathrm{E}$ | - | 29 | -- | 29 | - | 26 | - | 29 | - | 29 | mAdc |
| Input Current <br> Pins 3, 4, 5, 12, 13, 14 <br> Pins 6, 7, 10, 11 <br> Pin 9 | 1 inH | - | $\begin{array}{\|l} 415 \\ 450 \\ 595 \\ \hline \end{array}$ | - | $\begin{array}{\|l\|} 390 \\ 425 \\ 560 \\ \hline \end{array}$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \\ & \hline \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | ${ }^{\text {t }}$ pd | 1.1 | 3.5 | 1.4 | 3.9 | 1.4 | 3.4 | 1.4 | 3.8 | 1.2 | 3.5 | ns |
| Rise Time, Fall Time (20\% to 80\%) | $\mathrm{t}^{+}, \mathrm{t}^{-}$ | 1.3 | 4.1 | 0.8 | 4.1 | 1.5 | 4.0 | 1.5 | 4.6 | 1.2 | 4.0 |  |

[^6]
## MC10119/MC10519

4-WIDE 4-3-3-3-INPUT OR-AND GATE


Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | IE | - | 29 | - | 29 | - | 26 | - | 29 | - | 29 | mAdc |
| ```Input Current Pins 3, 4, 5, 6, 7, 9, 11, 12, 13,14,15 Pin 10``` | 1 inH | - | 415 525 | - | 390 495 | - | $\begin{aligned} & 245 \\ & 310 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 310 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 310 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | ${ }^{\text {p }}$ p | 1.1 | 3.5 | 1.4 | 3.9 | 1.4 | 3.4 | 1.4 | 3.8 | 1.2 | 3.5 | ns |
| Rise Time, Fall Time (20\% to 80\%) | $\mathrm{t}^{+}, \mathrm{t}^{-}$ | 1.3 | 4.1 | 0.8 | 4.1 | 1.5 | 4.0 | 1.5 | 4.6 | 1.2 | 4.3 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

$V_{C_{C} 1}=\operatorname{Pin} 1(5)$
$V_{\mathrm{CC} 2}=\operatorname{Pin} 16(4)$
$V_{E E}=\operatorname{Pin} 8(12)$
$P_{D}=100 \mathrm{~mW}$ typ/pkg (No Load)
$\mathrm{t}_{\mathrm{pd}}=2.3 \mathrm{~ns}$ typ
$\mathrm{t}+, \mathrm{t}-=2.5 \mathrm{~ns}$ typ (20\% to $80 \%$ )


F SUFFIX
CERAMIC PACKAGE CASE 650 MC10521 only

Numbers at ends of terminals denote pin number for $L$ and $P$ package Numbers in parenthesis denote pin numbers for $F$ package

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $l_{E}$ | - | 29 | - | 29 | - | 26 | - | 29 | - | 29 | mAdc |
| ```Input Current Pins 3, 4, 5, 6, 7, 9, 11, 12, 13,14,15 Pin 10``` | 1 inH | - | $\begin{aligned} & 415 \\ & 525 \end{aligned}$ | - | $\begin{aligned} & 390 \\ & 495 \end{aligned}$ | - | $\begin{array}{l\|l} 245 \\ 310 \end{array}$ | - | 245 310 | - | $\begin{array}{l\|l} 245 \\ 310 \end{array}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay | $t_{\text {pd }}$ | 1.2 | 3.6 | 1.4 | 3.9 | 1.4 | 3.4 | 1.4 | 3.8 | 1.1 | 3.5 | ns |
| Rise Time, Fall Time (20\% to 80\%) | $\mathrm{t}^{+}, \mathrm{t}^{-}$ | 1.0 | 4.5 | 0.9 | 4.1 | 1.1 | 4.0 | 1.1 | 4.6 | 0.9 | 4.4 | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to $\mathrm{MC} 105 \times x$ devices only.

## TRIPLE 4-3-3 INPUT BUS DRIVER

The MC10123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $\mathrm{V}_{\mathrm{OL}} \leqslant-2.0 \mathrm{Vdc}$ so that the bus may be terminated to -2.0 Vdc . The gate output, when low, appears as a high impedance to the bus, because the output emitter-followers of the MC10123 are "turned-off". This eliminates discontinuities in the characteristic impedance of the bus.

The $\mathrm{V}_{\mathrm{OH}}$ level is specified when driving a 25 -ohm load terminated to -2.0 Vdc , the equivalent of a 50 -ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10123, higher impedance values may be used with this part. A typical 50 -ohm bus is shown in Figure 1.


L SUFFIX
CERAMIC PACKAGE CASE 620

FIGURE 1 - 50.OHM BUS DRIVER


Outputs are terminated through a $25-\mathrm{ohm}$ resistor to -2.1 volts:

| Characteristic | Symbol | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $l_{E}$ | - | 82 | - | 75 | - | 82 | mAdc |
| Input Current | 1 inH | - | 350 | - | 220 | - | 220 | $\mu \mathrm{Adc}$ |
| Logic "0' Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | -2.100 | -2.030 | -2.100 | -2.030 | -2.100 | -2.030 | Vdc |
| Logic "0'" Threshold Voltage | V OLA | - | -2.010 | - | -2.010 | - | -2.010 | Vdc |
| Switching Times Propagation Delay | tpd | 1.2 | 4.6 | 1.2 | 4.4 | 1.2 | 4.8 | ns |
| Rise Time, Fall Time (20\% to 80\%) | t-, t+ | 1.0 | 3.7 | 1.0 | 3.5 | 1.0 | 3.9 | ns |



Gnd $=$ Pin 16 (4)
$V_{C C}(+5.0 V d c)=\operatorname{Pin} 9(13)$
$V_{E E}(-5.2 \mathrm{Vdc})=\operatorname{Pin} 8(12)$
$V_{C C_{\text {max }}}=7.0 \mathrm{Vdc}$
$P_{D}=380 \mathrm{~mW}$ typ/pkg (No Load)
$t_{\text {pd }}=3.5 \mathrm{~ns}$ typ ( +1.5 Vdc in to $50 \%$ out)
$\mathrm{t}+\mathrm{t}-=2.5 \mathrm{~ns}$ typ ( $20 \%$ to $80 \%$ )


P SUFFIX
CERAMIC PACKAGE
CASE 648
MC10124 only


L SUFFIX
CERAMIC PACKAGE
CASE 620

The MC10124/MC10524 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The device has TTL compatible inputs, and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a MECL Iow logic state and all inverting outputs to a MECL high logic state.

Power supply requirements are ground, +5.0 Volts, and -5.2 Volts. The dc levels are standard or Schottky TTL in, MECL 10,000 out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by any of the MECL line receivers or the MC10125 MECL to TTL translator or the MC10177 MECL to MOS translator.

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ $25^{\circ} \mathrm{C}$


NOTE: All power supply and logic levels are shown shifted 2 volts positive.

ELECTRICAL CHARACTERISTICS

| @ TestTemperature | TEST VOLTAGE/CURRENT VALUES |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Volts |  |  |  |  |  |  | mA |  |
|  | $\mathrm{V}_{\text {IH }}$ min | $\mathrm{V}_{\text {IL max }}$ | $\mathrm{V}_{\mathrm{RH}}$ | $\mathrm{V}_{\mathrm{F}}$ | $V_{R}$ | $\mathrm{V}_{\mathrm{cc}}$ | VEE | 111 | $1 / 2$ |
| MC10124 |  |  |  |  |  |  |  |  |  |
| $-30^{\circ} \mathrm{C}$ | +2.0 | +1.1 | +4.0 | +0.4 | +2.4 | +5.0 | -5.2 | -10 | -20 |
| $+25^{\circ} \mathrm{C}$ | +1.8 | +1.1 | +4.0 | +0.4 | +2.4 | +5.0 | -5.2 | -10 | -20 |
| $+85^{\circ} \mathrm{C}$ | +1.8 | +0.8 | +4.0 | +0.4 | +2.4 | +5.0 | -5.2 | -10 | -20 |
| MC10524 |  |  |  |  |  |  |  |  |  |
| $-55^{\circ} \mathrm{C}$ | +2.0 | +1.1 | +4.0 | +0.4 | +2.4 | +5.0 | - -5.2 | -10 | -20 |
| $+25^{\circ} \mathrm{C}$ | +1.8 | +1.1 | +4.0 | +0.4 | +2.4 | +5.0 | -5.2 | -10 | -20 |
| $+125^{\circ} \mathrm{C}$ | +1.8 | +0.8 | +4.0 | +0.4 | +2.4 | +5.0 | -5.2 | -10 | -20 |


| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mii) | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Negative Power Supply Drain Current | ${ }^{\text {I }}$ E | - | 72 | - | 72 | - | 66 | - | 72 | - | 72 | mAdc | All inputs and outputs open. |
| Positive Power Supply Drain Current | ${ }^{\text {I CCH }}$ | - | 16 | - | 16 | - | 16 | - | 18 | - | 18 | mAdc | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{RH}}$ all inputs. |
|  | ICCL | - | 25 | - | 25 | - | 25 | - | 25 | - | 25 | mAdc | $\mathrm{V}_{\text {in }}$ (strobe) $=\mathrm{V}_{\mathrm{F}}$ |
| Reverse Current Strobe Input Single Inputs | ${ }^{\prime} \mathrm{R}$ | - | 200 | - | 200 | - | 200 | - | 200 | - | 200 | $\mu \mathrm{Adc}$ | $\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{R}}$ (strobe), <br> $V_{F}$ (single inputs) |
|  |  | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | . | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{F}}$ (strobe), $\mathrm{V}_{\mathrm{R}}$ (P.U.T.) |
| Forward Current Strobe Input | ${ }^{\prime} \mathrm{F}$ | - | -12.8 | - | -12.8 | - | -12.8 | - | -12.8 | - | -12.8 | mAdc | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{F}}$ (strobe), $\mathrm{V}_{\mathrm{R}}$ (single inputs) |
| Single Inputs |  | - | -3.2 | - | -3.2 | - | -3.2 | - | -3.2 | - | -3.2 |  | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{R}}$ (strobe), $\mathrm{V}_{\mathrm{F}}$ (P.U.T.) |
| Input Breakdown Voltage | $B V_{\text {in }}$ | 5.5 | - | 5.5 | - | 5.5 | - | 5.5 | - | 5.5 | - | Vdc | At $\mathrm{l}_{\text {in }}=+1.0 \mathrm{mAdc}$. <br> $V_{\text {in }}$ (strobe) $=V_{F}$ while testing single inputs. |
| Clamp Input Voltage | $v_{1}$ | - | -1.5 | - | -1.5 | - | -1.5 | - | -1.5 | - | -1.5 | Vdc | Test one input at a time. $l_{11}$ (single inputs), $I_{12}$ (strobe). |
| Switching Times Propagation Delay Rise Time, Fall Time | ${ }^{\text {t }}$ pd | 1.0 | 8.0 | 1.0 | 6.8 | 1.0 | 6.0 | 1.0 | 6.8 | 1.0 | 8.0 | ns | +1.5 Vdc in to $50 \%$ out |
|  | ${ }^{\text {t+, }}$ - | 1.0 | 4.5 | 1.0 | 4.2 | 1.1 | 3.9 | 1.1 | 4.3 | 1.0 | 4.5 |  | 20\% to 80\% |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105XX devices only.

## MC10125/MC10525 <br> QUAD MECL-TO-TTL TRANSLATOR


$\mathrm{P}_{\mathrm{D}}=380 \mathrm{~mW}$ typ/pkg (No Load)
$\mathrm{t}_{\mathrm{pd}}=4.5 \mathrm{~ns} \operatorname{typ}(50 \%$ to +1.5 Vdc out $)$
$\mathrm{t}+\mathrm{t}-=2.5 \mathrm{~ns}$ typ $(1 \mathrm{~V}$ to 2 V )

## $V_{\text {CCmax }}=+7.0 \mathrm{Vdc}$ <br>  <br> P SUFFIX <br> PLASTIC PACKAGE <br> CASE 648 <br> MC10125 only



L SUFFIX
CERAMIC PACKAGE CASE 620

The MC10125/MC10525 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The $V_{B B}$ reference voltage is availabe on pin 1 for use in singleended input biasing. The outputs go to a low logic level whenever the inputs are left floating.

Power supply requirements are ground, +5.0 Volts and -5.2 Volts. The MC10125 has a fanout of 10 TTL loads. The dc levels are MECL 10,000 in and Schottky TTL or standard TTL out. This device has an input common mode noise rejection of $\pm 1.0 \mathrm{~V}$ olt.

An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL logic from the noisy TTL environment.

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.
SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ $25^{\circ} \mathrm{C}$


## ELECTRICAL CHARACTERISTICS

| @ Test Temperature | TEST VOLAGE AND CURRENT VALUES |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Volts |  |  |  |  |  |  |  |  |  |  | mA |  |
|  | $\mathrm{V}_{1 \text { I } \text { max }}$ | $V_{\text {IL min }}$ | VIHAmin | $V_{\text {ILA }}$ max | $\mathrm{V}_{\mathbf{1 H H}}{ }^{*}$ | $\mathrm{V}_{\text {ILH }}{ }^{*}$ | $\mathrm{V}_{\mathrm{IHL}}$ * | $\mathrm{V}_{\text {ILL }}{ }^{*}$ | $\mathrm{V}_{\text {BB }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\text {EE }}$ | ${ }^{1} \mathrm{OH}$ | IOL |
|  | MC10125 |  |  |  |  |  |  |  |  |  |  |  |  |
| $-30^{\circ} \mathrm{C}$ | -0.890 | -1.890 | -1.205 | -1.500 | +0.110 | -0.890 | -1.890 | -2.890 | From | +5.0 | -5.2 | -2.0 | +20 |
| $+25^{\circ} \mathrm{C}$ | -0.810 | -1.850 | -1.105 | -1.475 | +0.190 | -0.850 | -1.810 | -2.850 | Pin | +5.0 | -5.2 | -2.0 | +20 |
| $+85^{\circ} \mathrm{C}$ | -0.700 | -1.825 | -1.035 | -1.440 | +0.300 | -0.825 | -1.700 | -2.825 | 1 | +5.0 | -5.2 | -2.0 | $+20$ |
|  | MC10525 |  |  |  |  |  |  |  |  |  |  |  |  |
| $-55^{\circ} \mathrm{C}$ | -0.880 | -1.920 | -1.255 | -1.510 | +0.120 | -0.920 | -1.880 | -2.920 | From | +5.0 | -5.2 | -2.0 | +12 |
| $+25^{\circ} \mathrm{C}$ | -0.780 | -1.850 | -1.105 | -1.475 | +0.220 | -0.850 | -1.780 | -2.850 | Pin | +5.0 | -5.2 | -2.0 | +12 |
| $+125^{\circ} \mathrm{C}$ | -0.630 | -1.820 | -1.000 | -1.400 | +0.370 | -0.820 | -1.630 | -2.820 | 1 | +5.0 | -5.2 | -2.0 | +12 |


| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Negative Power Supply Drain Current | ${ }^{\prime} \mathrm{E}$ | - | 44 | - | 44 | - | 40 | - | 44 | - | 44 | mAdc | $\begin{aligned} & V_{\text {in }}=V_{B B}(\text { Pins } 3,7,11,15), \\ & V_{E E}(\text { Pins } 2,6,10,14) \end{aligned}$ |
| Positive Power Supply Drain Current | ${ }^{1} \mathrm{CCH}$ | - | 52 | - | 52 | - | 52 | - | 52 | - | 52 | mAdc | $\begin{aligned} & V_{\text {in }}=V_{B B}(\text { Pins } 3,7,11,15), \\ & V_{1 H} \text { max }(\text { Pins } 2,6,10,14) \end{aligned}$ |
|  | 'CCL | - | 39 | - | 39 | - | 39 | - | 39 | - | 39 | mAdc | $\begin{aligned} & V_{\text {in }}=V_{B B}(\text { Pins } 3,7,11,15), \\ & V_{E E}(\text { Pins } 2,6,10,14) \end{aligned}$ |
| Input Current | 1 inH | - | 195 | - | 180 | - | 115 | - | 115 | - | 115 | $\mu \mathrm{Adc}$ | One input from each gate tied to $V_{\text {BB }}$ while the other inputs are tested one at a time, $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }}$ max. |
| Input Leakage Current | 'cbo | - | 1.5 | - | 1.5 | - | 1.0 | - | 1.0 | - | 1.0 | $\mu \mathrm{Adc}$ | One input from each gate tied to $V_{B B}$ while the other inputs are tested one at a time, $\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{EE}}$. |
| Short-Circuit Current | Ios | 40 | 100 | 40 | 100 | 40 | 100 | 40 | 100 | 40 | 100 | mA | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{BB}}$ (Pins $3,7,11,15$ ), <br> $V_{I L}$ min $($ Pins 2, 6, 10, 14). <br> Connect outputs to ground, one at a time. |

[^7]| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| High Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.5 | - | -2.5 | - | 2.5 | - | 2.5 | - | 2.5 | -- | Vdc | $\begin{aligned} & \left.V_{\text {in }}=V_{\text {IL min }} \text { (Pins } 2,6,10,14\right), \\ & V_{\text {IH max }}(\text { Pins } 3,7,11,15) . \end{aligned}$ |
| Low Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | Vdc | $\begin{aligned} & V_{i n}=V_{\text {IL min }} \text { (Pins 3, 7, 11, 15) }, \\ & \left.V_{\text {IH } \max } \text { (Pins 2, } 6,10,14\right) . \end{aligned}$ |
| High Threshold Voltage | $\mathrm{V}_{\text {OHA }}$ | ' 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | Vdc | $V_{\text {in }}=V_{\text {BB }}$ (Pins 3, 7, 11, 15) , <br> $V_{\text {ILA }}$ max $($ Pins 2, $6,10,14$, one at a time). |
| Low Threshold Voltage | $\mathrm{v}_{\text {OLA }}$ | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | Vdc | $V_{\text {in }}=V_{B B}$ (Pins 3, 7, 11, 15), <br> $V_{\text {IHA }}$ max (Pins 2, $6,10,14$, one at a time). |
| Indeterminate Input Protection Tests | V OLS1 | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | Vdc | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{EE}}$ to both inputs of each gate, one gate at a time. |
|  | $\mathrm{V}_{\text {OLS2 }}$ | - | 0.5 | - | 0.5 | - | 0.5 | -- | 0.5 | - | 0.5 | Vdc | All inputs open. |
| Reference Voltage | $\mathrm{V}_{\text {BB }}$ | -1.440 | -1.320 | -1.420 | -1.280 | -1.350 | -1.230 | -1.295 | -1.150 | -1.240 | -1.120 | Vdc | One input from each gate tied to $V_{B B}(\operatorname{Pin} 1)$. |
| Common Mode Rejection Tests* | $\mathrm{V}_{\mathrm{OH}}$ | 2.5 | - | 2.5 | $\stackrel{-}{-}$ | 2.5 | - | 2.5 | - | 2.5 | - | Vdc | $V_{\text {in }}=V_{\text {IHH }}$ or $V_{\text {IHL }}$ to one input of each gate under test and $V_{1 L H}$ or $V_{\text {ILL }}$, respectively, to the other input of each gate. |
|  | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | - | 0.5 | Vdc |  |
| Switching Times Propagation Delay | ${ }^{\text {tpd }}$ | 1.0 | 6.5 | 1.0 | 6.0 | 1.0 | 6.0 | 1.0 | 6.0 | 1.0 | 7.0 | ns | $50 \%$ in to +1.5 Vdc out. For single-ended input testing, one input from each gate must be tied to $V_{B B}$ (Pin 1). |
| Rise Time, Fall Time | t+, t- | - | 4.5 | - | 3.3 | - | 3.3 | - | 3.3 | - | 5.3 | ns | +1.0 Vdc to +2.0 Vdc |

* $\mathrm{V}_{\text {IHH }}=$ Input logic " 1 " level shifted positive one volt for common mode rejection tests.
$V_{\text {ILH }}=$ Input logic " 0 " level shifted positive one volt for common mode rejection tests.
$V_{I H L}=$ Input logic " 1 " level shifted negative one volt for common mode rejection tests.
$V_{\text {ILL }}=$ Input logic " 0 " level shifted negative one volt for common mode rejection tests.
$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105XX devices only.

DUAL BUS DRIVER
(MECL 10,000 TO TTL/IBM)

The MC10128 is designed to provide outputs which are compatible with IBM-type bus levels; or, if desired, it will drive TTL type loads and/or provide TTL. three-state outputs. The inputs accept MECL 10,000 levels. The MC10128 output levels can be accepted by the MC10129 Bus Receiver.

The operating mode (IBM or TTL) is selected by tying the external control pins to ground or leaving them open. Leaving a control pin open selects the TTL mode, and tying a control pin to ground selects the IBM mode.

The TTL mode will drive a 25 -ohm load, terminated to +1.5 Vdc or a 50 -ohm load, terminated to ground. The device has totempole type outputs, but it also has a disable input for three-state logic operation when the
circuit is used in the TTL mode. When in the high state the disable input causes the output to exhibit a high impedance state when it would normally be a positive logic " 1 " state. When the strobe is in the high state it inhibits the output data to the low state.

Latches are provided on each data input for temporary storage. When the clock input is in the low logic state, information present at the data inputs D1 and D2 will be fed directly to the latch output. When the clock goes high, the input data is latched. The outputs are gated to allow full bus driving and strobing capability.

The MC10128 is useful in interfacing and bus applications in central processors, minicomputers, and peripheral equipment.

$$
\begin{array}{rlrl}
\mathrm{V}_{\mathrm{CC}} & =\text { Pin } 14 & & \mathrm{P}_{\mathrm{D}}=700 \mathrm{~mW} \text { pkg/typ (No Load) } \\
\text { Gnd } 2 & =\operatorname{Pin} 16 & & \mathrm{t}_{\mathrm{pd}}=12 \mathrm{~ns} 1 \\
\text { Gnd } 3 & =\operatorname{Pin} 9 & & \\
\text { Gnd } \\
\mathrm{V}_{\mathrm{EE}} & =\text { Pin } 8 & & \mathrm{~V}_{\mathrm{CC}} \text { Max }=+7.0 \mathrm{Vdc}
\end{array}
$$

1



TTL MODE
TEST VOLTAGE/CURRENT VALUES

| @ Test | TEST VOLTAGE VALUES |  |  |  |  |  | mAdc | $\mu \mathrm{Adc}$ | mAdc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Volts |  |  |  |  |  | ${ }^{\text {IOH1 }}$ | ${ }^{1} \mathrm{OH} 2$ | IOL |
| Temperature | $\mathrm{V}_{1 \text { H max }}$ | $\mathrm{V}_{\text {ILmin }}$ | $\mathrm{V}_{\text {IHAmin }}$ | $V_{\text {ILAmax }}$ | $V_{E E}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |  |  |
| $-30^{\circ} \mathrm{C}$ | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | +5.00. | -50 | -100 | +56 |
| $+25^{\circ} \mathrm{C}$ | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | +5.00 | -50 | -100 | +56 |
| $+85^{\circ} \mathrm{C}$ | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | +5.00 | -50 | -100 | +56 |

ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | $-30^{\circ} \mathrm{C}$ |  | +250\% |  | $+85^{\circ} \mathrm{C}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Negative Power Supply Drain Current | ${ }^{\prime} \mathrm{E}$ | - | - | - | 91 | - | - | mAdc | VIHmax to Data Inputs (Pins 6 and 11) |
| Positive Power Supply Drain Current | ${ }^{1} \mathrm{CC}$ | - | - | - | 50 | - | - | mAdc |  |
| Input Leakage Current <br> Pin 3 <br> Pin 7 <br> Pins 6, 10, 11 <br> Pins 5, 12 | $\mathrm{I}_{\mathrm{inH}}$ | - - - | - - - | - - - | $\begin{aligned} & 620 \\ & 350 \\ & 265 \\ & 485 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\mu \mathrm{Adc}$ | Test one input at a time. $\mathrm{V}_{\text {IHmax }}$ to P.U.T. |
| Logic "1" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $-$ | - | $\begin{aligned} & 2.5 \\ & 2.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | Vdc | $V_{\text {IHmax }}$ to Data Inputs, $I_{\text {out }}=I_{\mathrm{OH} 1}$ <br> $V_{\text {IHmax }}$ to Data Inputs, $I_{\text {out }}=I_{\mathrm{OH}}$ |
| Logic "0" Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | - | - | - | 0.5 | - | - | Vdc | $\mathrm{V}_{\text {IHmax }}$ to Strobe Input, $\mathrm{I}_{\text {out }}=1 \mathrm{OL}$ |
| Logic "1" Threshold Voltage | $\mathrm{V}_{\mathrm{OHA}}$ | - | - | 2.5 | - | - | - | Vdc | $V_{\text {IHmax }}$ to Data Inputs, apply pulse (1), or $V_{\text {IHAmin }}$ to Data Inputs (one at a time.) |
| Logic "0" Threshold Voltage | VOLA | - | - | - | 0.5 | - | - | Vdc | $V_{\text {ILAmax }}$ to Data Inputs (one at a time), or $V_{\text {IHmax }}$ to Data Inputs and $V_{1 \text { HAmin }}$ to Strobe. |
| Output Short Circuit Current | ISC | - | - | - | 260 | - | - | mAdc | $V_{\text {IHmax }}$ to Data Inputs, connect outputs to ground (one at a time). |
| Switching Times Propagation Delay <br> Data, $\overline{\text { Strobe }}$ <br> Clock, Reset | tpd | - | - | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 18 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & - \\ & - \end{aligned}$ | ns | $50 \%$ in to +1.5 V out. See switching circuit and waveforms. |
| Setup Time | $\mathrm{t}_{\text {set }}$ | - | - | - | - | - | - | ns |  |
| Hold Time | thold | - | - | - | - | - | - | ns |  |
| Rise Time, Fall Time | t+, t - | - | - | - | 8.0 | - | - | ns | +1.0 Vdc to +2.0 Vdc . |

(1) A pulse is applied to pin 10 .


TEST VOLTAGE/CURRENT VALUES

| TEST VOLTAGE VALUES |  |  |  |  |  | mAdc | $\mu \mathrm{Adc}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Volts |  |  |  |  |  | IOH1 | ${ }^{1} \mathrm{OH} 2$ | IOL |
| $\mathrm{V}_{1 \text { Hmax }}$ | $V_{\text {ILImin }}$ | $\mathrm{V}_{\text {! }}$ HAmin | VILAmax | $V_{E E}$ | $\mathrm{V}_{\mathrm{Cc}}$ |  |  |  |
| -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | +6.00 | -59.3 | -30 | -240 |
| -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | +6.00 | -59.3 | -30 | -240 |
| -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | +6.00 | -59.3 | -30 | -240 |

## ELECTRICAL CHARACTERISTIC

| Characteristic | Symbol | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Negative Power Supply Drain Current | 'E | - | - | - | 97 | - | - | mAdc | $V_{\text {IHmax }}$ to Data Inputs (Pins 6 and 11). |
| Positive Power Supply Drain Current | ${ }^{1} \mathrm{CC}$ | - | - | - | 73 | - | - | mAdc | $V_{\text {IHmax }}$ to $\overline{\text { Strobe }}$ Input (Pin 3). |
| Input Leakage Current <br> Pin 3 <br> Pin 7 <br> Pins 6, 10, 11 <br> Pins 5, 12 | 1 inH | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | - - - | $\begin{aligned} & 620 \\ & 350 \\ & 265 \\ & 485 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\mu \mathrm{Adc}$ | Test one input at a time. $\mathrm{V}_{\text {IHmax }}$ to P.U.T. |
| Logic "1" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $3.11$ | $5.85$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | Vdc | $\mathrm{V}_{\text {IHmax }}$ to Data Inputs, $\mathrm{I}_{\text {out }}=\mathrm{I}_{\mathrm{OH} 1}$ <br> $V_{\text {IHmax }}$ to Data Inputs, $I_{\text {out }}=I_{\mathrm{OH}}$ |
| Logic '0' Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | - | - | -0.5 | 0.15 | - | - | Vdc | $\mathrm{V}_{\text {IHmax }}$ to $\overline{\text { Strobe }}$ Input, $\mathrm{I}_{\text {Out }}=I_{\text {OL }}$ |
| Logic "1" Threshold Voltage | VOHA | - | - | - | 2.9 | - | - | Vdc | $V_{\text {IHmax }}$ to Data Inputs, apply pulse (1), or $V_{\text {IHAmin }}$ to Data Inputs (one at a time). |
| Logic "0' Threshold Voltage | V OLA | - | - | -0.5 | 0.15 | - | - | Vdc | $V_{\text {ILAmax }}$ to Data Inputs (one at a time), or $V_{\text {IHmax }}$ to Data Inputs and $V_{1 \text { HAmin }}$ to Strobe. |
| Output Short Circuit Current | ${ }^{\text {I SC }}$ | - | - | - | 320 | - | - | mAdc | $V_{\text {IHmax }}$ to Data Inputs, connect outputs to ground (one at a time). |
| Switching Times Propagation Delay Data, $\overline{\text { Strobe }}$ Clock, Reset | tpd | - | - | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 23 \\ & 23 \end{aligned}$ | - | $-$ | ns | $50 \%$ in to +1.5 V out. See switching circuit and waveforms. |
| Setup Time | $\mathrm{t}_{\text {set }}$ | - | - | - | - | - | - | ns |  |
| Hold Time | thold | - | - | - | - | - | - | ns |  |
| Rise Time, Fall Time | t+, t- | - | - | - | 8.0 | - | - | ns | +1.0 Vdc to +2.0 Vdc |

(1) A pulse is applied to pin 10.


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ $25^{\circ} \mathrm{C}$ - TTL MODE


Control pins open for TTL Mode


50 -ohm termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50 -ohm coaxial cable. Wire length should be $<1 / 4$ inch from TP in to input pin and $T_{\text {out }}$ to output pin.


Control pins grounded for IBM Mode


50 -ohm termination to ground 'located in each scope channel input. All input and output cables to the scope are equal lengths of 50 -ohm coaxial cable. Wire length should be $<1 / 4$ inch from TP in to input pin and TP out to output pin.

## SWITCHING WAVEFORMS



STROBE INPUT


CLOCK INPUT


RESET INPUT

Clock

TTL - MODE
$\mathrm{V}_{\mathrm{OL}}=0.5$ Volts Max
$\mathrm{V}_{\mathrm{OH}}=2.5$ Volts Min

IBM - MODE
$V_{O L}=0.15$ Volts Max
$\mathrm{V}_{\mathrm{OH}}=3.11$ Volts Min

## QUAD BUS RECEIVER

(TTL/IBM TO MECL 10,000)

The MC10129 bus receiver works in conjunction with the MC10128 to allow interfacing of MECL 10,000 to other forms of logic and logic buses. The data inputs are compatible with, and accept TTL logic levels as well as levels compatible with IBM-type buses. The clock, strobe, and reset inputs accept MECL 10,000 logic levels.

The data inputs include internal latches to provide temporary storage of the information after receiving it from the bus. The outputs can be strobed to allow accurate synchronization of signals and/or connection to MECL 10,000 level buses. When the clock is low, the outputs will follow the $D$ inputs, and the reset input is disabled. The latches will store the data on the rising edge of the clock. The outputs are enabled when the strobe input is high. Unused D inputs must be tied to $V_{\text {CC }}$ or Gnd. The clock, strobe, and reset inputs each have 50k ohm
pulldown resistors to $V_{E E}$. Clock and reset may be left floating, if not used. Strobe should be tied to $\mathrm{VOH}_{\mathrm{OH}}$ if unused.

The MC10129 will operate in either of two modes. The first mode is obtained by tying the hysteresis control input to $V_{E E}$. In this mode, the input threshold points of the $D$ inputs are fixed. The second mode is obtained by tying the hysteresis control input to ground. In this mode, input hysteresis is achieved as shown in the test table. This hysteresis is desirable where extra noise margin is required on the $D$ inputs. The other input pins are unaffected by the mode of operation used.

The outputs are standard MECL 10,000 logic levels regardless of input levels or mode of operation used.

The MC10129 is especially useful in interface applications for central processors, minicomputers, and peripheral equipment.

truth table

| D | C | STROBE | RESET | $\mathrm{Q}_{\mathrm{n}+1}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\phi$ | $\phi$ | L | $\phi$ | L |
| $\phi$ | H | $\phi$ | H | L |
| L | L | H | $\phi$ | L |
| $\phi$ | H | H | L | $\mathrm{Q}_{\mathrm{n}}$ |
| H | L | H | $\phi$ | H |

$\phi=$ Don't Care

| $\mathrm{P}_{\mathrm{D}}=$ | 750 mW typ/pkg |
| ---: | :--- |
|  | $($ No Load $)$ |
| $\mathrm{t}_{\mathrm{pd}}=$ | 10 ns typ |
| $\mathrm{V}_{\mathrm{CC}} \mathrm{Max}=$ | +7.0 Vdc |
| $\mathrm{V}_{\mathrm{CC}}=$ | Pin 9 |
| $\mathrm{Gnd}_{\mathrm{nd}}=$ | Pins 1 and 16 |
| $\mathrm{~V}_{\mathrm{EE}}=$ | Pin 8 |



LSUFFIX
CERAMICPACKAGE
CASE 620

|  | test voltage values |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (Volts) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | MECL $\mathbf{1 0 , 0 0 0}$ INPUT LEVELS |  |  |  | *MTTL INPUT levels (1) |  |  |  | *IBM INPUT <br> levels 1 |  |  |  | HYSTERESIS MODE input levels (2) |  |  |  |  |  |
| Temperature | $\mathrm{V}_{1}$ Hmax | $\mathrm{V}_{\text {ILmin }}$ | $\mathrm{V}_{1 \text { HAmin }}$ | $V_{1}$ LAmax | $\mathrm{V}_{1 \mathrm{H}}$ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IHA }}{ }^{\prime}$ | $\mathrm{V}_{\text {ILA }}{ }^{\text {- }}$ | $\mathrm{V}_{1 \mathrm{H}}$ | VIL | $\mathrm{V}_{\text {IHA }}{ }^{\text {a }}$ | $\mathrm{V}_{\text {ILA }}$ | $\mathrm{V}_{\text {IHA }}{ }^{\prime \prime}$ | VILA" | $V_{\text {IHA }}{ }^{\prime \prime}$ | $V_{\text {ILA }}{ }^{\prime \prime}$ | $\mathrm{v}_{\mathbf{c c}}$ (3) | $V_{E E}$ |
| $-30^{\circ} \mathrm{C}$ | -0.890 | -1.890 | -1.205 | -1.500 | 3.000 | 0.400 | 2.000 | 0.800 | 3.11 | 0.150 | - | - | 2.900 | 2.000 | 2.200 | 1.300 | +5.0 | -5.2 |
| $+25^{\circ} \mathrm{C}$ | -0.810 | -1.850 | -1.105 | -1.475 | 3.000 | 0.400 | 2.000 | 0.800 | 3.11 | 0.150 | 1.700 | 1.10 | 2.600 | 1.700 | 1.900 | 1.000 | +5.0 | -5.2 |
| , $+85^{\circ} \mathrm{C}$ | -0.700 | -1.825 | -1.035 | -1.440 | 3.000 | 0.400 | 2.000 | 0.800 | 3.11 | 0.150 | - | - | 2.300 | 1.400 | 1.600 | 0.700 | +5.0 | -5.2 |

## ELECTRICAL CHARACTERISTICS


(1) When testing choose either MTTL or IBM Input Levels.
(2) $V_{I H A}$ ", $V_{I L A}$ ", $V_{\text {IHA }}$ "', and $V_{\text {ILA }}$ "', are logic " 1 " and logic " 0 " threshold voltages in the hysteresis mode as shown in diagram.
(3) Operation and limits shown also apply for $V_{C C}=+6.0 \mathrm{~V}$.


*Hysterisis Control tied to $V_{E E}$ for fixed input reference, tied to pin 16 for input hysterisis mode.


## MC10130/MC10530

DUAL LATCH

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for F package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $I_{E}$ | - | 39 | - | 38 | - | 35 | - | 38 | - | 39 | mAdc |
| Input Current <br> Pins 6,11 <br> Pin 9 <br> Pins 4,5,7,10,12,13 | $\mathrm{l}_{\mathrm{inH}}$ | - | $\begin{aligned} & 375 \\ & 450 \\ & 485 \end{aligned}$ | - | 350 425 455 | - | $\begin{array}{\|l\|} 220 \\ 265 \\ 285 \end{array}$ | - | $\begin{aligned} & 220 \\ & 265 \\ & 285 \end{aligned}$ | - | $\begin{array}{\|l\|} 220 \\ 265 \\ 285 \\ \hline \end{array}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay Data Set, Reset Clock | ${ }^{\text {tpd }}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{array}{\|l} 3.9 \\ 3.9 \\ 4.3 \end{array}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | 3.5 3.5 4.0 | 1.0 1.0 1.0 | $\begin{aligned} & 3.8 \\ & 3.9 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.1 \\ & 4.7 \end{aligned}$ | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 3.9 | 1.0 | 3.6 | 1.1 | 3.5 | 1.1 | 3.8 | 1.0 | 4.1 | ns |
| Setup Time | $\mathrm{t}_{\text {set }}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| Hold Time | thold | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to $\mathrm{MC} 105 \times x$ devices only.

DUAL TYPE D MASTER-SLAVE
FLIP-FLOP


The MC10131/MC10531 is a dual masterslave type D flip-flop. Asynchronous Set (S) and Reset ( $R$ ) override Clock ( $C_{C}$ ) and Clock $\overline{\text { Enable }}(\overline{C E})$ inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.
RS TRUTH TABLE

| $R$ | $S$ | $Q_{n+1}$ |
| :---: | :---: | :---: |
| $L$ | $L$ | $Q_{n}$ |
| $L$ | $H$ | $H$ |
| $H$ | $L$ | $L$ |
| $H$ | $H$ | $N . D$. |

N.D. = Not Defined


P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10131 only

CLOCKED TRUTH TABLE

| $C$ | $D$ | $Q_{n+1}$ |
| :---: | :---: | :---: |
| $L$ | $\phi$ | $Q_{n}$ |
| $H$ | $L$ | $L$ |
| $H$ | $H$ | $H$ |

$\phi=$ Don't Care
$C=\bar{C}_{E}+C_{C}$.
A clock $H$ is a clock transition from a low to a high state.
$P_{D}=235 \mathrm{~mW}$ typ/pkg (No Load)
$\mathrm{f}_{\mathrm{Tog}}=160 \mathrm{MHz}$ typ
$\mathrm{t}_{\mathrm{pd}}=3.0 \mathrm{~ns}$ typ
$\mathrm{t}+\mathrm{t}-=2.5 \mathrm{~ns} \operatorname{typ}(20 \%-80 \%)$

$$
V_{C C 1}=\operatorname{Pin} 1(5)
$$

$V_{C C 2}=\operatorname{Pin} 16(4)$
$V_{E E}=\operatorname{Pin} 8(12)$


F SUFFIX
CERAMIC PACKAGE
CASE 650 MC10531 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

## ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | ${ }^{\prime} \mathrm{E}$ | - | 62 | - | 62 | - | 56 | - | 62 | - | 62 | mAdc |
| Input Current <br> Pins 4, 5, 12, 13 <br> Pins 6, 11 <br> Pins 7, 10 <br> Pin 9 | $\mathrm{I}_{\mathrm{inH}}$ | - | $\left\|\begin{array}{l} 565 \\ 375 \\ 415 \\ 450 \end{array}\right\|$ | - | $\begin{aligned} & 525 \\ & 350 \\ & 390 \\ & 425 \end{aligned}$ | - | $\left\|\begin{array}{l} 330 \\ 220 \\ 245 \\ 265 \end{array}\right\|$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 330 \\ & 220 \\ & 245 \\ & 265 \\ & \hline \end{aligned}$ | $-$ | $\begin{aligned} & 330 \\ & 220 \\ & 245 \\ & 265 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay Clock Set, Reset | ${ }^{\text {tpd }}$ | $\begin{aligned} & 1.7 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.5 \end{aligned}$ | 1.7 1.7 | $\begin{aligned} & 4.6 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ | 4.5 | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.8 \end{aligned}$ | $\left.\begin{aligned} & 1.8 \\ & 1.8 \end{aligned} \right\rvert\,$ | $\begin{aligned} & 5.0 \\ & 4.9 \end{aligned}$ | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 4.6 | 1.0 | 4.6 | 1.1 | 4.5 | 1.1 | 4.9 | 1.1 | 4.9 |  |
| Setup Time | $\mathrm{t}_{\text {set }}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| Hold Time | thold | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| Toggle Frequency | ${ }^{\text {f }}$ Tog | 115 | - | 125 | - | 125 | - | 125 | - | 125 | - | MHz |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105×x devices only.

DUAL MULTIPLEXER WITH LATCH AND COMMON RESET

$D=(\bar{A} \bullet D 11)+(A \bullet D 12)$
TRUTH TABLE

| $R$ | $D$ | $C_{C}$ | $\bar{C} E$ | $Q_{n+1}$ |
| :--- | :--- | :--- | :--- | :---: |
| $\phi$ | $L$ | $L$ | $L$ | $L$ |
| $L$ | $L$ | $L$ | $H$ | $Q_{n}$ |
| $L$ | $L$ | $H$ | $L$ | $Q_{n}$ |
| $L$ | $L$ | $H$ | $H$ | $Q_{n}$ |
| $\phi$ | $H$ | $L$ | $L$ | $H$ |
| $L$ | $H$ | $L$ | $H$ | $Q_{n}$ |
| $L$ | $H$ | $H$ | $L$ | $Q_{n}$ |
| $L$ | $H$ | $H$ | $H$ | $Q_{n}$ |
| $H$ | $\phi$ | $\phi$ | $H$ | $L$ |

$\phi=$ Don't Care

The MC10132/MC10532 is a dual multiplexer with clocked $D$ type latches. It incorporates common data select and reset inputs. Each latch maybe clocked separately by holding the common clock in the low state, and using the clock enable inputs for a clocking function. If the common clock is to be used to clock the latch, the clock enable ( $\overline{C E}$ ) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock ( $\mathrm{C}_{\mathrm{C}}$ ).

The data select (A) input determines which data input is enabled. A high ( $H$ ) level enables data inputs D12 and D22 and a low (L) level enables data inputs D11 and D21. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled when the clock is in the high state, and disabled when the clock is low.
$\mathrm{P}_{\mathrm{D}}=225 \mathrm{~mW}$ typ/pkg (No Load)
$\mathrm{t}_{\mathrm{pd}}=3.0 \mathrm{~ns}$ typ
$V_{\mathrm{CC} 1}=\operatorname{Pin} 1(5)$
$V_{\text {CC2 }}=\operatorname{Pin} 16(4)$
$V_{E E}=\operatorname{Pin} 8$ (12)

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85{ }^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $l_{\text {E }}$ | - | 61 | - | 60 | - | 55 | - | 60 | - | 61 | mAdc |
| Input Current | $\mathrm{I}_{\mathrm{inH}}$ |  |  |  |  |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |
| Pins 4, 5, 7, 12, 13 |  | - | 495 | - | 460 | - | 290 | - | 290 | - | 290 |  |
| Pin 6 |  | - | 660 | - | 620 | - | 390 | - | 390 | - | 390 |  |
| Pins 9, 10, 11 |  | - | 450 | - | 425 | - | 265 | - | 265 | - | 265 |  |
| Switching Times |  |  |  |  |  |  |  |  |  |  |  | ns |
| Propagation Delay | ${ }^{\text {tpd }}$ |  |  |  |  |  |  |  |  |  |  |  |
| Data |  | 1.0 | 3.7 | 1.0 | 3.6 | 1.0 | 3.3 | 1.0 | 3.7 | 1.0 | 3.9 |  |
| Reset |  | 1.0 | 4.1 | 1.0 | 4.0 | 1.0 | 3.8 | 1.0 | 4.2 | 1.0 | 4.8 |  |
| Clock |  | 1.0 | 6.2 | 1.0 | 6.0 | 1.0 | 5.7 | 1.0 | 6.3 | 1.0 | 6.7 |  |
| Select |  | 1.0 | 5.0 | 1.0 | 4.8 | 1.0 | 4.6 | 1.0 | 5.0 | 1.0 | 5.8 |  |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.5 | 3.8 | 1.5 | 3.7 | 1.5 | 3.5 | 1.5 | 3.8 | 1.5 | 4.1 | ns |
| Setup Time | ${ }^{\text {s }}$ et |  |  |  |  |  |  |  |  |  |  | ns |
| Data |  | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - |  |
| Select |  | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - | 3.5 | - |  |
| Hold Time | thold |  |  |  |  |  |  |  |  |  |  | ns |
| Data |  | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - |  |
| Select |  | 1.0 | - | 1.0 | - | 1.0 | - | 1.0 | - | 1.0 | - |  |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.


TRUTH TABLE

| $\bar{G}$ | $C$ | $D$ | $Q_{n+1}$ |
| :---: | :---: | :---: | :---: |
| $H$ | $\phi$ | $\phi$ | $L$ |
| $L$ | $L$ | $\phi$ | $Q_{n}$ |
| $L$ | $H$ | $L$ | $L$ |
| $L$ | $H$ | $H$ | $H$ |

$\phi=$ Don't Care $C=C_{C}+C_{E}$

$V_{\mathrm{CC} 1}=\operatorname{Pin} 1(5)$
$V_{\text {CC2 }}=P$ in $16(4)$
$V_{E E}=\operatorname{Pin} 8(12)$
$P_{D}=310 \mathrm{~mW}$ typ/pkg (No Load)
$\mathrm{t}_{\mathrm{pd}}=4.0 \mathrm{~ns}$ typ
$\mathrm{t}+, \mathrm{t}-=2.0 \mathrm{~ns}$ typ
(20\% to 80\%)

P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10133 only


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX
CERAMIC PACKAGE CASE 650 MC10533 only

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $I_{E}$ | - | 83 | - | 82 | - | 75 | - | 82 | - | 83 | mAdc |
| Input Current <br> Pins 3, 7, 9, 14 <br> Pins 4, 12 <br> Pins 5,10,13 | 1 inH | - | $\begin{aligned} & 415 \\ & 450 \\ & 595 \end{aligned}$ | - | $\begin{aligned} & 390 \\ & 425 \\ & 560 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \end{aligned}$ | - | $\begin{aligned} & 245 \\ & 265 \\ & 350 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching TimesPropagation Delay $\begin{array}{l}\text { Data } \\ \text { Clock }\end{array}$ <br> Gate  | $t_{\text {pd }}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.8 \\ & 5.8 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.4 \\ & 3.2 \end{aligned}$ | $\begin{array}{\|l} 1.0 \\ 1.0 \\ 1.0 \end{array}$ | $\begin{array}{\|l\|} 5.4 \\ 5.4 \\ 3.1 \end{array}$ | $\begin{aligned} & 1.1 \\ & 1.2 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.9 \\ & 6.0 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 6.3 \\ & 3.6 \end{aligned}$ | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 3.9 | 1.0 | 3.6 | 1.1 | 3.5 | 1.1 | 3.8 | 1.0 | 4.1 | ns |
| Setup Time | $\mathrm{t}_{\text {set }}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| Hold Time | thold | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only..

## MC10134/MC10534

## DUAL MULTIPLEXER WITH LATCH



Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for $F$ package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $l_{\text {E }}$ | - | 61 | - | 60 | - | 55 | - | 60 | - | 61 | mAdc |
| Input Current <br> Pins $4,5,7,12,13$ <br> Pins 6,9,10,11 | $\mathrm{l}_{\mathrm{inH}}$ | - | $\begin{aligned} & 495 \\ & 450 \end{aligned}$ | - | $\left.\begin{aligned} & 460 \\ & 425 \end{aligned} \right\rvert\,$ | - | $\begin{aligned} & 290 \\ & 265 \end{aligned}$ | - | $\begin{aligned} & 290 \\ & 265 \end{aligned}$ | - | $\begin{aligned} & 290 \\ & 265 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times Propagation Delay Data Clock Select | ${ }^{\text {tpd }}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 6.2 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 6.0 \\ & 4.8 \\ & \hline \end{aligned}$ | $\begin{gathered} 1.0 \\ 1.0 \\ 1.0 \\ \hline \end{gathered}$ | 3.3 5.7 4.6 | 1.0 1.0 1.0 | $\begin{aligned} & 3.6 \\ & 6.3 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{array}{r} 3.9 \\ 6.7 \\ 5.6 \\ \hline \end{array}$ | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.5 | 3.8 | 1.5 | 3.7 | 1.5 | 3.5 | 1.5 | 3.8 | 1.5 | 4.1 | ns |
| Setup Time Data Select | , $\mathrm{t}_{\text {set }}$ | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | - | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | - | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | - | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | - | $\begin{aligned} & 2.5 \\ & 3.5 \end{aligned}$ | - | ns |
| Hold Time Data Select | thold | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | - | 1.5 | - | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | - | ns |

[^8]

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for F package.

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $l_{E}$ | - | 75 | - | 75 | - | 68 | - | 75 | - | 75 | mAdc |
| Input Current <br> Pins 6,7,9,10,11 <br> Pins $4,5,12,13$ | $\mathrm{I}_{\mathrm{inH}}$ | - | $\begin{aligned} & 450 \\ & 660 \end{aligned}$ | - | $\left\|\begin{array}{l} 425 \\ 620 \end{array}\right\|$ | - | 265 390 | - | $\begin{aligned} & 265 \\ & 390 \end{aligned}$ | - | $\begin{aligned} & 265 \\ & 390 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Switching Times ' Propagation Delay Clock Set, Reset | ${ }^{\text {p }}$ pd | $\begin{aligned} & 1.7 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 5.4 \end{aligned}$ | 1.8 | $\begin{aligned} & 5.0 \\ & 5.6 \end{aligned}$ | 1.8 | 4.5 | 1.8 1.8 | 4.6 | 1.8 | $\begin{aligned} & 5.3 \\ & 5.9 \end{aligned}$ | ns |
| Rise Time, Fall Time (20\% to 80\%) | t+, t- | 1.0 | 4.8 | 1.1 | 4.8 | 1.1 | 4.5 | 1.1 | 4.7 | 1.0 | 5.3 | ns |
| Setup Time | $\mathrm{t}_{\text {set }}$ | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | 2.5 | - | ns |
| Hold Time | thold | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | 1.5 | - | ns |
| Toggle Frequency | ${ }^{\text {f }}$ Tog | 125 | - | 125 | - | 125 | - | 125 | - | 115 | - | MHz |

$-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

## MC10136/MC10536

## UNIVERSAL HEXADECIMAL

 COUNTER

Numbers at ends of terminals denote pin numbers for $L$ and $P$ packages.
Numbers in parenthesis denote pin numbers for F package.


PSUFFIX
PLASTIC PACKAGE CASE 648 MC10136 Only


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX
CERAMICPACKAGE CASE 650
MC10536 Only

## ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | $-55^{\circ} \mathrm{C}$ |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  | $+85^{\circ} \mathrm{C}$ |  | $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Power Supply Drain Current | $l_{\text {E }}$ | - | 165 | - | 165 | - | 150 | - | 165 | - | 165 | mAdc |
| Input Current | $\mathrm{l}_{\mathrm{inH}}$ |  |  |  |  |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |
| Pins 5, 6, 11, 12 |  | - | 375 | - | 350 | - | 220 | - | 220 | - | 220 |  |
| Pins 9, 10 |  | - | 415 | - | 390 | - | 245 | - | 245 | - | 245 |  |
| Pin 7 |  | - | 450 | - | 425 | - | 265 | - | 265 | - | 265 |  |
| Pin 13 |  | - | 495 | - | 460 | - | 290 | - | 290 | - | 290 |  |
| Switching Times | ${ }^{\text {tpd }}$ | $\begin{array}{\|l\|} \hline 0.8 \\ 2.0 \\ 1.6 \\ \hline \end{array}$ | $\begin{array}{\|r\|} 4.6 \\ 11.0 \\ 7.1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} 0.8 \\ 2.0 \\ 1.6 \\ \hline \end{array}$ | $\begin{array}{\|r\|} 4.8 \\ 10.9 \\ 7.4 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1.0 \\ 2.5 \\ 1.6 \\ \hline \end{array}$ | $\begin{array}{\|r\|} 4.5 \\ 10.5 \\ 6.9 \\ \hline \end{array}$ | $\begin{array}{\|l} 1.4 \\ 2.4 \\ 1.9 \\ \hline \end{array}$ | 5.0 <br> 11.5 <br> 7.5 | $\begin{aligned} & 1.4 \\ & 2.4 \\ & 1.9 \\ & \hline \end{aligned}$ | $\begin{array}{\|r\|} 5.2 \\ 12.6 \\ 7.6 \\ \hline \end{array}$ | ns |
| Propagation Delay |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock to Q |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock to Carry Out |  |  |  |  |  |  |  |  |  |  |  |  |
| $\overline{\text { Carry In to Carry Out }}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| R ise Time, Fall Time (20\% to 80\%) | t+, t- | 0.9 | 3.3 | 0.9 | 3.3 | 1.1 | 3.3 | 1.1 | 3.5 | 1.2 | 3.7 | ns |
| Setup Time | ${ }_{\text {tset }}$ | $\begin{array}{\|r\|} \hline 3.5 \\ 7.5 \\ 4.5 \\ -1.0 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{array}{r} 3.5 \\ 7.5 \\ 4.5 \\ -1.0 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{array}{r} 3.5 \\ 7.5 \\ 3.7 \\ -1.0 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{array}{r} 3.5 \\ 7.5 \\ 4.5 \\ -1.0 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{array}{\|r\|} 3.5 \\ 7.5 \\ 4.5 \\ -1.0 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | ns |
| Data (D0 to C) |  |  |  |  |  |  |  |  |  |  |  |  |
| Select ( S to C ) |  |  |  |  |  |  |  |  |  |  |  |  |
| $\overline{\text { Carry In }}$ ( $\overline{\mathrm{C}_{\text {in }}}$ to C $)$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ( C to $\overline{\mathrm{Cin}_{\text {in }}}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |
| Hold Time | thold | 0 | - | 0 | - | 0 | - |  | - | 0 | - | ns |
| Data (C to DO) |  |  |  |  |  |  |  |  |  |  |  |  |
| Select (C to S) |  | $\begin{array}{\|r\|} -2.5 \\ -1.6 \\ 4.0 \\ \hline \end{array}$ | - | -2.5 | - | -2.5 | - | -2.5 | - | -2.5 | - |  |
| $\overline{\text { Carry In ( } C \text { to } \overline{\mathrm{C}_{\text {in }}} \text { ) }}$ |  |  | - | $\begin{array}{r} -1.6 \\ 4.0 \\ \hline \end{array}$ | $-$ | $\begin{array}{r} -1.6 \\ 3.1 \\ \hline \end{array}$ | - | $\begin{array}{r} -1.6 \\ 4.0 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | $\begin{array}{r} -1.6 \\ י \\ 4.0 \\ \hline \end{array}$ | $-$ |  |
| ( $\overline{\mathrm{C}_{\text {in }}}$ to C ) |  |  |  |  |  |  |  |  |  |  |  |  |
| Counting Frequency | ${ }^{\text {f countup }}$ | 115 | - | 125 | - | 125 | - | 125 | - | 115 | - | MHz |
|  | ${ }^{\text {f countdown }}$ | 115 | - | 125 | - | 125 | - | 125 | - | 115 | - |  |

[^9]
## SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ $\mathbf{2 5}^{\circ} \mathrm{C}$

```
NOTE.
\(t_{\text {setup }}\) is the minimum time before the positive transition of the clock puise ( \(C\) ) that information must be present at the input \(D\) or \(S\).
thold is the minimum time after the positive transition of the clock pulse (C) that information must
``` remain unchanged at the input \(D\) or \(S\)

Input Pulse
\(t=\mathrm{t}-=2.0 \mathrm{~ns} \pm 0.2 \mathrm{~ns}\) (20 to 80\%)

Clock Input



Q Outpu


11 V
c


0


50 -ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50 -ohm coaxial cable. Wire length should be \(<1 / 4\) inch from \(T P_{\text {in }}\) to input pin and \(T P_{\text {out }}\) to output pin. \(V_{\text {out }}\) is \(2: 1\) attenuated.
Unused outputs are connected to a 50 ohm resistor to ground (100-ohm for MC105xx).

NOTE: All power supply and logic levels are shown shifted 2 volts positive.

\section*{SET UP AND HOLD TIMES}


\section*{APPLICATIONS INFORMATION}

To provide more than four bits of counting capability several MC10136/MC10536 counters may be cascaded. The Carry In input overrides the clock when the counter is either in the increment mode or the decrement mode of operation. This input allows several devices to be cascaded in a fully synchronous multistage counter as illustrated in Figure 1. The carry is advanced between stages as shown with no external gating. The Carry In of the first device may be left open. The system clock is common to all devices.

The various operational modes of the counter make it useful for a wide variety of applications. If used with MECL \(\|\|\) devices, prescalers with input toggle frequencies in excess of 300 MHz are possible. Figure 2 shows such a prescaler using the MC10136 and MC1670. Use of the MC10231 in place of the MC 1670 permits 200 MHz operation.

The MC10136 may also be used as a programmable counter. The configuration of Figure 3 requires no additional gates, although maximum frequency is limited to about 50 MHz . The divider modulus is equal to the program input plus one ( \(M=N+1\) ), therefore, the counter will divide by a modulus varying from 1 to 16.

A second programmable configuration is also illustrated in Figure 4. A pulse swallowing technique is used to speed the counter operation up to 110 MHz typically. The divider modulus for this figure is equal to the program input ( \(M=N\) ). The minimum modulus is 2 because of the pulse swallowing technique, and the modulus may vary from 2 to 15 . This programmable configuration requires an additional gate, such as \(1 / 2\) MC10109 and a flip-flop such as \(1 / 2 M C 10131\).

FIGURE 1-12 BIT SYNCHRONOUS COUNTER

Note: S1 and S2 are set either for increment or decrement operation.

FIGURE 2-300 MHz PRESCALER


FIGURE 3 - 50 MHz PROGRAMMABLE COUNTER

\(1 f_{\text {out }}=\frac{f_{\text {in }}}{\text { Program } \operatorname{lnput}+1}\)
\(2 f_{\text {max }} \cong 50 \mathrm{MHz}\) Typ.
3 Divide Ratio is from 1 to 16.

FIGURE \(4 \mathbf{- 1 0 0} \mathbf{~ M H z}\) PROGRAMMABLE COUNTER


UNIVERSAL DECADE COUNTER

SEQUENTIAL TRUTH TABLE*
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{INPUTS} & \multicolumn{5}{|c|}{OUTPUTS} \\
\hline S1 & S2 & D0 & D1 & D2 & D3 & \[
\overline{\frac{\text { Carry }}{\operatorname{In}}}
\] & Clock & Q0 & Q1 & Q2 & Q3 & \(\overline{\text { Carry }}\) \\
\hline L & L & H & H & H & L & ¢ & H & H & H & H & L & H \\
\hline L & H & ¢ & \(\phi\) & \(\phi\) & \(\phi\) & L & H & L & L & L & H & H \\
\hline L & H & ¢ & ¢ & \(\phi\) & ¢ & L & H & H & L & L & H & L \\
\hline L & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & L & H & L & L & L & L & H \\
\hline L & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & L & H & H & L & L & L & H \\
\hline L & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & H & H & H & L & L & L & H \\
\hline L & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & H & H & H & L & L & L & H \\
\hline H & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & H & H & L & L & L & H \\
\hline L & L & H & H & L & L & \(\phi\) & H & H & H & L & L & H \\
\hline H & L & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & L & H & L & H & L & L & H \\
\hline H & L & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & L & H & H & L & L & L & H \\
\hline H & L & \(\phi\) & ¢ & \(\phi\) & \(\phi\) & L & H & L & L & L & L & L \\
\hline
\end{tabular}

\section*{\(\phi=\) Don't care.}
- Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
* A clock \(H\) is defined as a clock input transition from a low to a high logic level.

FUNCTION SELECT TABLE
\begin{tabular}{|l|l|l|}
\hline S1 & S2 & Operating Mode \\
\hline L & L & Preset (Program) \\
\hline L & H & Increment (Count Up) \\
\hline H & L & Decrement (Count Down) \\
\hline H & H & Hold (Stop Count) \\
\hline
\end{tabular}
\(P_{D}=625 \mathrm{~mW}\) typ/pkg (No Load) \(f_{\text {count }}=150 \mathrm{MHz}\) typ \(t_{p d}=3.3 n s \operatorname{typ}(C-Q)\)
\(=7.0 \mathrm{~ns} \operatorname{typ}\left(\bar{C}-\overline{\mathrm{C}}_{\text {out }}\right)\)
\(=5.0\) ns typ \(\left(\bar{C}_{\text {in }}-\bar{C}_{\text {out }}\right)\)

The MC10137/MC10537 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz . The flexibility of this device allows the designer to use one basic counter for most applications. The snychronous count feature makes the MC10137 suitable for either computers or instrumentation.

Three control lines ( \(\mathrm{S} 1, \mathrm{~S} 2\), and \(\overline{\text { Carry In) }}\) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. \(\overline{\text { Carry }}\) Out goes low on the terminal count. The Carry \(\overline{\text { Out }}\) on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.


P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10137 only


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX CERAMICPACKAGE CASE 650 MC10537 only

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 165 & - & 165 & - & 150 & - & 165 & - & 165 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 5, 6, 11, 12 \\
Pins 9, 10 \\
Pin 7 \\
Pin 13
\end{tabular} & 1 inH & - & \[
\begin{aligned}
& 375 \\
& 415 \\
& 450 \\
& 495
\end{aligned}
\] & - & \[
\begin{aligned}
& 350 \\
& 390 \\
& 425 \\
& 460
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 245 \\
& 265 \\
& 290
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 245 \\
& 265 \\
& 290
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 245 \\
& 265 \\
& 290
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Clock to Q Clock to Carry Out \(\overline{\text { Carry In to }} \overline{\text { Carry Out }}\) & \({ }^{\text {p }}\) d & \[
\begin{aligned}
& 0.8 \\
& 2.0 \\
& 1.6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 4.6 \\
& 11 \\
& 7.1 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 2.0 \\
& 1.6 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 4.8 \\
10.9 \\
7.4 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 1.0 \\
& 2.5 \\
& 1.6 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 4.5 \\
10.5 \\
6.9 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 1.4 \\
& 2.4 \\
& 1.9 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
5.0 \\
11.5 \\
7.5 \\
\hline
\end{gathered}
\] & \[
\begin{array}{r}
1.4 \\
2.4 \\
1.9 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
5.2 \\
12.6 \\
7.6 \\
\hline
\end{array}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & \(\mathrm{t}^{+}, \mathrm{t}^{-}\) & 0.9 & 3.3 & 0.9 & 3.3 & 1.1 & 3.3 & 1.1 & 3.5 & 1.2 & 3.7 & ns \\
\hline Setup Time Data (DO to C) Select (S to C) \(\overline{\text { Carry } \operatorname{In}}\left(\overline{C_{i n}}\right.\) to \(\left.C\right)\) ( C to \(\overline{\mathrm{C}_{\text {in }}}\) ) & \({ }^{\text {s }}\) et & \[
\begin{array}{r}
3.5 \\
7.5 \\
4.5 \\
-1.0
\end{array}
\] & - & \[
\begin{array}{|r|}
3.5 \\
7.5 \\
4.5 \\
-1.0 \\
\hline
\end{array}
\] & -
-
-
- & \[
\begin{array}{|r|}
3.5 \\
7.5 \\
3.7 \\
-1.0 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{array}{r}
3.5 \\
7.5 \\
4.5 \\
-1.0 \\
\hline
\end{array}
\] & -
-
-
- & \[
\begin{array}{|r|}
\hline 3.5 \\
7.5 \\
4.5 \\
-1.0 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & ns \\
\hline Hold Time Data (C to DO) Select (C to S) \(\overline{\text { Carry In }}\left(\mathrm{C}\right.\) to \(\overline{\mathrm{C}_{\text {in }}}\) ) ( \(\overline{\mathrm{C}_{\text {in }}}\) to C ) & thold & \[
\begin{gathered}
0 \\
-2.5 \\
-1.6 \\
4.0
\end{gathered}
\] & - & \[
\left|\begin{array}{c}
0 \\
-2.5 \\
-1.6 \\
4.0
\end{array}\right|
\] & - & \[
\left|\begin{array}{c}
0 \\
-2.5 \\
-1.6 \\
3.1
\end{array}\right|
\] & - & \[
\begin{gathered}
0 \\
-2.5 \\
-1.6 \\
4.0
\end{gathered}
\] & - & \[
\left|\begin{array}{c}
0 \\
-2.5 \\
-1.6 \\
4.0
\end{array}\right|
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & ns \\
\hline Counting Frequency & \({ }^{\mathrm{f}}\) countup \(\mathrm{f}_{\text {countdn }}\) & \[
\begin{aligned}
& 115 \\
& 115
\end{aligned}
\] & - & \[
\begin{aligned}
& 125 \\
& 125
\end{aligned}
\] & - & \[
\left|\begin{array}{l}
125 \\
125
\end{array}\right|
\] & - & \[
\begin{aligned}
& 125 \\
& 125
\end{aligned}
\] & - & \[
\begin{aligned}
& 115 \\
& 115
\end{aligned}
\] & - & MHz \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\(V_{C C 1}=\operatorname{Pin} 1(5)\)
\(V_{C C 2}=\operatorname{Pin} 16(4)\)
\(V_{E E}=\operatorname{Pin} 8(12)\)

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.


\section*{COUNT DOWN}


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ \(25^{\circ} \mathrm{C}\)


NOTE: All power supply and logic levels are shown shifted 2 volts positive.

\section*{COUNTER TRUTH TABLES}

\section*{BI-QUINARY}
(Clock connected to C2 and Q 3 connected to C 1 )
\begin{tabular}{|c|c|c|c|c|}
\hline count & Q1 & Q2 & Q3 & Q0 \\
\hline 0 & \(L\) & \(L\) & \(L\) & \(L\) \\
1 & \(H\) & \(L\) & \(L\) & \(L\) \\
2 & \(L\) & \(H\) & \(L\) & \(L\) \\
3 & \(H\) & \(H\) & \(L\) & \(L\) \\
\hline 4 & \(L\) & \(L\) & \(H\) & \(L\) \\
5 & \(L\) & \(L\) & \(L\) & \(H\) \\
6 & \(H\) & \(L\) & \(L\) & \(H\) \\
7 & \(L\) & \(H\) & \(L\) & \(H\) \\
\hline 8 & \(H\) & \(H\) & \(L\) & \(H\) \\
9 & \(L\) & \(L\) & \(H\) & \(H\) \\
\hline
\end{tabular}

BCD
(Clock connected to C1 and QO connected to C 2 )
\begin{tabular}{|c|c|c|c|c|}
\hline count & Q0 & Q1 & Q2 & Q3 \\
\hline 0 & \(L\) & \(L\) & \(L\) & \(L\) \\
1 & \(H\) & \(L\) & \(L\) & \(L\) \\
2 & \(L\) & \(H\) & \(L\) & \(L\) \\
3 & \(H\) & \(H\) & \(L\) & \(L\) \\
\hline 4 & \(L\) & \(L\) & \(H\) & \(L\) \\
5 & \(H\) & \(L\) & \(H\) & \(L\) \\
6 & \(L\) & \(H\) & \(H\) & \(L\) \\
7 & \(H\) & \(H\) & \(H\) & \(L\) \\
\hline 8 & \(L\) & \(L\) & \(L\) & \(H\) \\
9 & \(H\) & \(L\) & \(L\) & \(H\) \\
\hline
\end{tabular}

The MC10138/MC10538 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse.

Set or reset inputs override the clock, allowing asynchronous "set" or "clear". Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.
\(\mathrm{P}_{\mathrm{D}}=370 \mathrm{~mW}\) typ/pkg (No Load)
\({ }^{\mathrm{f}} \mathrm{Tog}_{\mathrm{og}}=150 \mathrm{MHz}\) typ
\(t_{\mathrm{pd}}=3.5 \mathrm{~ns}\) typ
\(\mathrm{t}+\mathrm{t}-=2.5 \mathrm{~ns}\) typ ( \(20 \%\) to \(80 \%\) )

\[
\begin{aligned}
V_{C C 1} & =\operatorname{Pin} 1(5) \\
V_{C C 2} & =\operatorname{Pin} 16(4) \\
V_{E E} & =\operatorname{Pin} 8(12)
\end{aligned}
\]


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.


\footnotetext{
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.
}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{SELECT} & \multirow[b]{2}{*}{OPERATING MODE} & \multicolumn{4}{|c|}{OUTPUTS} \\
\hline S 1 & S2 & & Q0 \(\mathrm{n}^{\text {a }}\) 1 & Q1n+1 & \(\mathrm{Q} 2 \mathrm{n}_{\mathrm{n}+1}\) & \(\mathrm{Q} 3_{\mathrm{n}+1}\) \\
\hline L & L & Parallel Entry & DO & D1 & D2 & D3 \\
\hline L & H & Shift Right* & \(01 n\) & Q 2 n & \(\mathrm{O3}_{\mathrm{n}}\) & DR \\
\hline H & L & Shift Left * & DL & \(00_{n}\) & \(01{ }^{0}\) & Q 2 n \\
\hline H & H & Stop Shift & \(0_{n}\) & Q1n & Q2 \({ }^{\text {n }}\) & \(\mathrm{Q} 3_{\mathrm{n}}\) \\
\hline
\end{tabular}
- Outputs as exist atter pulse appears at " C " input with input conditions as shown (Pulse - Positive transition of clock input)

The MC10141/MC10541 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/ parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs, four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).
\[
\begin{gathered}
\mathrm{P}_{\mathrm{D}}=425 \mathrm{~mW} \text { typ/pkg (No Load) } \\
\mathrm{f}_{\text {Shift }}=200 \mathrm{MHz} \text { typ } \\
V_{C C 1}=\operatorname{Pin} 1(5) \\
V_{C C 2}=\operatorname{Pin} 16(4) \\
V_{E E}=\operatorname{Pin} 8(12)
\end{gathered}
\]

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for F package.


\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }^{\prime} \mathrm{E}\) & - & 112 & - & 112 & - & 102 & - & 112 & - & 112 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 5, 6, 9, 11, 12, 13 \\
Pins 7,10 \\
Pin 4
\end{tabular} & 1 inH & - & \[
\left|\begin{array}{l}
375 \\
415 \\
450
\end{array}\right|
\] & - & \[
\begin{aligned}
& 350 \\
& 390 \\
& 425
\end{aligned}
\] & - & \[
\begin{array}{|l|}
220 \\
245 \\
265 \\
\hline
\end{array}
\] & - & \[
\begin{aligned}
& 220 \\
& 245 \\
& 265
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 245 \\
& 265
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \({ }^{t} \mathrm{pd}\) & 1.7 & 4.1 & 1.7 & 3.9 & 1.8 & 3.8 & 2.0 & 4.2 & 2.0 & 4.5 & ns \\
\hline Rise Time, Fall Time ( \(20 \%\) to \(80 \%\) ) & t+, t - & 1.0 & 3.6 & 1.0 & 3.4 & 1.1 & 3.3 & 1.1 & 3.6 & 1.0 & 3.9 & ns \\
\hline Setup Time Data Select & \(\mathrm{t}_{\text {set }}\) & \[
\begin{aligned}
& 3.0 \\
& 7.0
\end{aligned}
\] & - & \[
\begin{aligned}
& 2.5 \\
& 5.5
\end{aligned}
\] & - & \[
\begin{aligned}
& 2.5 \\
& 5.0
\end{aligned}
\] & \[
-
\] & \[
\begin{aligned}
& 2.5 \\
& 5.5
\end{aligned}
\] & - & \[
\begin{aligned}
& 3.0 \\
& 7.0
\end{aligned}
\] & - & ns \\
\hline Hold Time Data, Select & thold & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & ns \\
\hline Shift Frequency & \({ }^{\text {f }}\) Shift \({ }^{\text {r }}\) & 150 & - & 150 & - & 150 & - & 150 & - & 150 & - & MHz \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{SHIFT FREQUENCY TEST CIRCUIT}

The MC10153/MC10553 is a high speed, low power, quad latch consisting of four bistable latch circuits with \(D\) type inputs and gated \(Q\) outputs, allowing direct wiring to a bus. When the clock is low, outputs will follow D inputs. Information is latched on the positive going transition of the clock. The MC10153/MC10553 provides the same logic function as the MC10133/MC10533 except for inversion of the clock.



F SUFFIX CERAMIC PACKAGE CASE 650 MC10553 only
\[
\mathrm{t}+\mathrm{t}-=2.0 \mathrm{~ns} \text { typ }(20 \% \text { to } 80 \%)
\]

P SUFFIX
PLASTIC PACKAGE CASE 648 MC10153 only

L SUFFIX
CERAMIC PACKAGE
CASE 620

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 83 & - & 83 & - & 75 & - & 83 & - & 83 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 3,4,7,9,12,14 \\
Pin 13 \\
Pins 5, 10
\end{tabular} & 1 inH & - & \[
\begin{array}{|l}
415 \\
495 \\
595
\end{array}
\] & - & \[
\begin{aligned}
& 390 \\
& 460 \\
& 560
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 290 \\
& 350
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 290 \\
& 350
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 290 \\
& 350
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Data \(\frac{\text { Clock }}{\text { Gate }}\) & \({ }^{t} \mathrm{pd}\) & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 5.8 \\
& 6.1 \\
& 3.4
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 5.6 \\
& 5.6 \\
& 3.2
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0 \\
& \hline
\end{aligned}
\] & 5.4
5.6
3.1 & \[
\begin{aligned}
& 1.1 \\
& 1.2 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 5.9 \\
& 6.2 \\
& 3.4 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 6.3 \\
& 6.6 \\
& 3.6
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 3.9 & 1.0 & 3.6 & 1.1 & 3.5 & 1.1 & 3.8 & 1.0 & 4.1 & ns \\
\hline Setup Time & \(\mathrm{t}_{\text {set }}\) & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & ns \\
\hline Hold Time & thold & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

\section*{MC10158/MC10558}

\section*{QUAD 2-INPUT MULTIPLEXER (Non-Inverting)}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 53 & - & 53 & - & 48 & - & 53 & - & 53 & mAdc \\
\hline ```
Input Current
    Pin }
    Pins 3,4,5,6,10,11,12,13
``` & \(\mathrm{l}_{\mathrm{inH}}\) & - & \[
\begin{aligned}
& 380 \\
& 425
\end{aligned}
\] & - & \[
\begin{aligned}
& 360 \\
& 400
\end{aligned}
\] & - & \[
\begin{aligned}
& 225 \\
& 250
\end{aligned}
\] & - & \[
\begin{aligned}
& 225 \\
& 250
\end{aligned}
\] & - & \[
\begin{aligned}
& 225 \\
& 250
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Data Select & \({ }^{\text {p }}\) d & \[
\begin{aligned}
& 1.5 \\
& 2.5
\end{aligned}
\] & 3.5
5.0 & 1.3
2.5 & 3.1
4.8 & 1.2 & 3.0 & 1.3 & 3.2 & 1.5 & \[
\begin{aligned}
& 3.5 \\
& 5.0
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.6 & 3.5 & 1.6 & 3.4 & 1.5 & 3.3 & 1.6 & 3.4 & 1.6 & 3.5 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{MC10159/MC10559}

\section*{QUAD 2-INPUT MULTIPLEXER} (Inverting)


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 58 & - & 58 & - & 53 & - & 58 & - & 58 & mAdc \\
\hline ```
Input Current
    Pin }
    Pins 3,4,5,6,7,10,11,12,13
``` & \(\mathrm{linH}^{\text {in }}\) & - & \[
\begin{aligned}
& 380 \\
& 425
\end{aligned}
\] & - & \[
\begin{aligned}
& 360 \\
& 400
\end{aligned}
\] & - & \[
\begin{aligned}
& 225 \\
& 250
\end{aligned}
\] & - & \[
\begin{aligned}
& 225 \\
& 250
\end{aligned}
\] & - & \[
\begin{aligned}
& 225 \\
& 250
\end{aligned}
\] & \(\mu\) Adc \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay Data \\
Select \\
Enable
\end{tabular} & \({ }^{\text {p }}\) pd & \[
\begin{aligned}
& 1.1 \\
& 1.5 \\
& 1.4
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 5.5 \\
& 5.5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.5 \\
& 1.4
\end{aligned}
\] & \[
\begin{array}{|c|}
3.8 \\
5.3 \\
5.3
\end{array}
\] & 1.2
1.5
1.5 & 3.3
5.0
5.0 & 1.1
1.5
1.4 & \[
\begin{aligned}
& 3.8 \\
& 5.3 \\
& 5.3 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.5 \\
& 1.4
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 5.5 \\
& 5.5 \\
& \hline
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 3.8 & 1.0 & 3.7 & 1.1 & 3.5 & 1.0 & 3.7 & 1.0 & 3.8 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{MC10160/MC10560}

12-BIT PARITY GENERATOR-CHECKER


PSUFFIX
PLASTIC PACKAGE
CASE 648
MC10160 only

The MC10160/MC10560 consists of nine EXCLUSIVE-OR gates in a single package, internally connected to provide odd parity checking or generation. Output goes high when an odd number of inputs are high. Unconnected inputs are pulled to low logic levels allowing parity detection and generation for less than 12 bits.
\begin{tabular}{|c|c|}
\hline INPUT & OUTPUT \\
\hline \begin{tabular}{c} 
Sum of \\
High Level \\
Inputs
\end{tabular} & Pin 2 \\
\hline Even & Low \\
\hline Odd & High \\
\hline
\end{tabular}


F SUFFIX
CERAMIC PACKAGE
CASE 650
MC10560 only

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 86 & - & 86 & - & 78 & - & 86 & - & 86 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 3,6,7,11,12,15 \\
Pins \(4,5,9,10,13,14\)
\end{tabular} & 1 inH & - & 450
375 & - & \[
\begin{aligned}
& 425 \\
& 350 \\
& \hline
\end{aligned}
\] & - & \[
\left\lvert\, \begin{aligned}
& 265 \\
& 220
\end{aligned}\right.
\] & - & \[
\begin{aligned}
& 265 \\
& 220
\end{aligned}
\] & \[
-
\] & \[
\begin{aligned}
& 265 \\
& 220
\end{aligned}
\] & ns \\
\hline Switching Times Propagation Delay & \({ }_{\text {t }}\) pd & 1.6 & 8.1 & 1.8 & 8.1 & 2.0 & 7.5 & 2.0 & 8.0 & 1.4 & 7.9 & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 3.4 & 1.1 & 3.5 & 1.1 & 3.3 & 1.0 & 3.5 & 0.9 & 3.4 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{13}{|c|}{TRUTH TABLE} \\
\hline \multicolumn{2}{|l|}{ENABLE INPUTS} & \multicolumn{3}{|l|}{INPUTS} & \multicolumn{8}{|c|}{OUTPUTS} \\
\hline E 1 & EO & C & B & A & 00 & Q1 & Q2 & Q3 & Q4 & Q5 & Q6 & Q7 \\
\hline L & L & L & L & L & L & H & H & H & H & H & H & H \\
\hline L & L & L & L & H & H & L & H & H & H & H & H & H \\
\hline L & L & L & H & L & H & H & L & H & H & H & H & H \\
\hline L & L & L & H & H & H & H & H & L & H & H & H & H \\
\hline L & L & H & L & L & H & H & H & H & L & H & H & H \\
\hline \(\llcorner\) & L & H & L & H & H & H & H & H & H & L & H & H \\
\hline \(\llcorner\) & L & H & H & L & H & H & H & H & H & H & L & H \\
\hline L & L & H & H & H & H & H & H & H & H & H & H & L \\
\hline H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & H & H & H & H & H & H & H & H \\
\hline \(\phi\) & H & \(\phi\) & \(\phi\) & \(\phi\) & H & H & H & H & H & H & H & H \\
\hline
\end{tabular}


P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10161 only

The MC10161/MC10561 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high.

The MC10161/MC10561 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders. This design provides the identical 4 ns delay from any address or enable input to any output.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1. This system, using the MC10136 control counters, has the capability of incrementing, decrementing or holding data channels. When both SO and S1 are low, the index counters reset, thus initializing both the mux and demux units. The four binary outputs of the counter are buffered by the MC10101s to send twistedpair select data to the multiplexer/demultiplexer units.
\begin{tabular}{ll}
\(P_{D}=315 \mathrm{~mW}\) typ/pkg (No Load) & \(V_{C C 1}=\operatorname{Pin} 1(5)\) \\
\(\mathrm{V}_{\mathrm{Pd}}=4.0 \mathrm{~ns}\) typ & \(V_{\mathrm{CC}}=\operatorname{Pin} 16(4)\) \\
& \(V_{E E}=\operatorname{Pin} 8(12)\)
\end{tabular}


LSUFFIX
CERAMIC PACKAGE
CASE 620

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{\text {E }}\) & - & 84 & - & 84 & - & 76 & - & 84 & - & 84 & mAdc \\
\hline Input Current & \(\mathrm{linH}^{\text {H }}\) & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \({ }^{\text {p }}\) pd & 1.2 & 6.5 & 1.5 & 6.2 & 1.5 & 6.0 & 1.5 & 6.4 & 1.3 & 7.0 & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t & 1.0 & 3.6 & 1.0 & 3.3 & 1.1 & 3.3 & 1.1 & 3.5 & 1.0 & 3.9 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.


FIGURE 1 - HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER

\title{
MC10162/MC10562 \\ BINARY TO 1-8 DECODER \\ (HIGH)
}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }^{\prime} \mathrm{E}\) & - & 84 & - & 84 & - & 76 & - & 84 & - & 84 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \(\mu\) Adc \\
\hline Switching Times Propagation Delay & \({ }_{\text {t }}^{\text {pd }}\) & 1.2 & 6.5 & 1.5 & 6.2 & 1.5 & 6.0 & 1.5 & 6.4 & 1.3 & 7.0 & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 3.6 & 1.0 & 3.3 & 1.1 & 3.3 & 1.1 & 3.5 & 1.0 & 3.9 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{ERROR DETECTION -} CORRECTION CIRCUITS

The MC10163/MC10563 and the MC10193/ MC10593 are error detection and correction circuits. They are building blocks designed for use with memory systems. They offer economy in the design of error detection/correction subsystems for main-frame and add-on memory systems. For example, using eight MC10163's together with eight 12 -bit parity checkers (MC10160), single-bit error detection/correction
and double-bit error detection can be done on a word of 64-bit length. Only eight check bits ( \(B 0-B 7\) ) need be added to the word. A useful feature of this building block is that the MC10193/MC10593 option generates the parity of all inputs to the block. Thus, if the MC10193 is applied in a byte sequence, individual byte parity is automatically available.

MC10163/MC10563 LOGIC DIAGRAM
MC10193/MC10593 LOGIC DIAGRAM


IBM CODE
\(P O_{A}=B 1, B 2, B 4, B 7\)
\(P O_{B}=B 0, B 3, B 5, B 6\)
\(P 1=B 1, B 3, B 5, B 7\)
\(P 2=B 2, B 3, B 6, B 7\)
\(P 3=B 4, B 5, B 6, B 7\)
\(P_{D}=520 \mathrm{~mW}\) typ/pkg (No Load)
\(\mathrm{t}_{\mathrm{pd}}=5.0\) ns typ
\(V_{\text {CC1 }}=\operatorname{Pin} 1(5)\)
\(V_{\text {CC2 }}=\operatorname{Pin} 16(4)\)
\(V_{E E}=\operatorname{Pin} 8(12)\)

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

MC10163/MC10563, MC10193/MC10593

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 137 & - & 137 & - & 125 & - & 137 & - & 137 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 4,6,10 \\
Pins 5, 7, 9, 11, 12
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & - & \[
\begin{aligned}
& 375 \\
& 450
\end{aligned}
\] & - & 350
425 & - & 220 & - & \[
\left.\begin{aligned}
& 220 \\
& 265
\end{aligned} \right\rvert\,
\] & - & \[
\begin{aligned}
& 220 \\
& 265
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline \begin{tabular}{l}
Switching Times \\
Propagation Delay \\
MC10163/MC10563 \\
MC10193/MC10593 B to P1 -P4 \(B\) to P5
\end{tabular} & \({ }^{t} \mathrm{pd}\) & \[
\begin{aligned}
& 1.3 \\
& 1.3 \\
& 1.8
\end{aligned}
\] & \[
\begin{array}{r}
7.0 \\
7.1 \\
9.1 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 1.3 \\
& 1.3 \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& 6.8 \\
& 6.8 \\
& 8.9 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 1.5 \\
& 2.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 6.5 \\
& 6.5 \\
& 8.5 \\
& \hline
\end{aligned}
\] & 1.5
1.5
2.0 & \[
\begin{aligned}
& 7.1 \\
& 7.1 \\
& 9.2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 1.5 \\
& 2.0 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
7.5 \\
11 \\
10
\end{gathered}
\] & ns \\
\hline ```
Rise Time, Fall Time
    (20% to 80%)
        MC10163/MC10563
        MC10193/MC10593
``` & t+, t- & \[
\begin{aligned}
& 1.1 \\
& 1.1
\end{aligned}
\] & 4.4 & 1.1 & 4.2 & 1.1 & 3.9 & 1.1 & 4.4 & 1.1 & \[
\begin{aligned}
& 4.5 \\
& 4.6
\end{aligned}
\] & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{MC10163/MC10563 APPLICATIONS INFORMATION}

The MC10163/MC10563 is a building block for generating the modified Hamming single-error-correction, double-error-detection (SEC-DED) code used in the IBM370/145 memory. While the MC10163 can also be used for generating other patterns, it is optimized for generating the pattern shown in the \(H\) matrix of Figure 1.

When writing into a memory, the MC10163 is used to generate the eight check bits (CO-C32, CT) which are stored with the 64 data bits (BO-B63). These check bits are generated by taking the parity of all data bits marked with an \(X\) in the appropriate row of the H matrix. (C0, C1, C32, CT, are even parity; C2, C4, C8, C17, are odd parity.) To generate these check bits with the building blocks, eight MC10163's and eight MC10160 parity checkers are used. One MC10163 is connected to each byte of data and the outputs of these building blocks are connected to the eight MC10160 parity checkers, one for each check bit. Figure 2 shows which connections are required (i.e., CO is the even parity of output \(\mathrm{PO}_{\mathrm{A}}\) of the MC10163 on the "zero" byte of data, output
\(\mathrm{PO}_{\mathrm{B}}\) of the "zero" byte, \(\mathrm{PO} A\) of the "one" byte, \(---\mathrm{PO}_{\mathrm{B}}\) of the "three byte and data bit 32.)

During the memory read operation, the fetched check bits previously generated (as described) are exclusive-ORed with newly generated C0-C32 to generate syndrome bits SO-S32. Syndrome ST is a special case where ST is the even parity of all eight fetched check bits and all 64 fetched data bits. For determining the type and location of an error:
1. If all syndromes (SO-S32 and ST) are false, there is no error.
2. If ST is true and S0-S32 are false, the CT is in error.
3. If ST is false and one or more of SO-S32 is true, an uncorrectable error has occurred.
4. If ST is true and one or more of SO-S32 is true, simply add the \(\mathrm{S} 1-\mathrm{S} 32\) bits to get the binary location of the error (S1 has weight 1, S2 weight 2, S 4 weight 4, etc.)

Data bits BO and B32 are special cases of this location technique: BO is in error if \(\mathrm{ST}, \mathrm{SO}\), and S32 are true; B32 is in error if ST, S0, S1, and S32 are true.

FIGURE 1 - 370/145 PATTERN


FIGURE 2 - 370/145 PATTERN GENERATION



The MC10193/MC10593 is a building block for generating modified Hamming SEC-DED codes. It can be used for any length data word and for a variety of codes. The MC10193 is optimized for codes organized on a byte repetitive basis and has the advantage of automatically supplying whole byte parity (P5 output). While it is possible to use a number of criteria for choosing a pattern, the pattern of Figure 3 was chosen on the basis of speed and ease of error location decode. As can be seen in the H matrix of Figure 3 , the pattern is repetitive by byte with the various rows generated by only five combinations of bit parities with in the bytes. For the 64 bit data word in the example of Figure 3, the eight check bits (B64 to B71) are generated by the odd parity of all data bits indicated by an \(X\) in the appropriate row. The syndromes S1 to S8 are generated by including the fetched check bits in the same generator that originally generated the check bits.

The pattern of Figure 3 is easily generated by using eight MC10193 devices, one for each data byte and eight MC10160 parity checkers, one for each syndrome/check bit. The connections of building blocks and parity checkers are shown in tabular form in Figure 4 and in schematic form in Figure 6.

Once the syndrome bits (S1 to S8) have been formed from fetched data ( \(B 0\) to \(B 63\) ) and fetched check bits ( \(B 64\) to \(B 71\) ), the determination of type and location of error is simply done:
1. If all syndromes are false, there is no error.
2. If one syndrome is true, the corresponding check bit is in error.
3. If more than one syndrome is true, and the parity of all syndromes is even, a multiple (uncorrectable) error has occurred.
4. If more than one syndrome is true, and the parity of all syndromes is odd, a single error has occurred and is easily located by the circuit of Figure 5.

Figure 5 gives the error location circuit for the example pattern. The outputs EBO to EB6 are a one-of-eight-high code giving the byte in error. Outputs ECO to EC3 give the binary location of the bit in error within the located byte. Since this location process can occur simultaneously with the determination of error type described, the entire error correction sequence (using a toggling fetched data latch) takes less than 20 ns . This is because an error occurrence detector is a simple ORing of S1 to S8. The error locator has simultaneously located the error which is then corrected as through the error was a single (and therefore correctable) error. The parity of syndromes then determines if the error was indeed single, and interrupts the CPU if the error was an uncorrectable (multiple) error. Since uncorrec-
table data is unusable without special handling, the CPU would be interrupted anyway; therefore this automatic correction of any error as if it were single does not create any problems. This fast error correction technique allows
single erorr correction on a non-interrupt basis with only a 20 ns memory system access time penalty.

These techniques can, of course, be extended to large or smaller data words.

FIGURE 4 - M2 PATTERN BUILDING BLOCK


FIGURE 5 - M2 PATTERN CORRECTION MATRIX
\(\overline{\mathrm{S} 5} \overline{\mathrm{~S} 6} \overline{\mathrm{~S} 7} \mathrm{~S}\)
\begin{tabular}{|c|c|}
\hline S1 - ECO & \\
\hline S2 - EC1 & Bytes 0-3 \\
\hline S3 - EC2 & \\
\hline S5 - ECO ( & \\
\hline S6-EC1 & Bytes 4-7 \\
\hline S7 - EC2 & \\
\hline
\end{tabular}

FIGURE 6 - SYNDROME AND CHECK BIT GENERATOR, M2 PATTERN


\section*{MC10164/MC10564}

\section*{8-LINE MULTIPLEXER}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 83 & - & 83 & - & 75 & - & 83 & - & 83 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\text {inH }}\) & - & 450 & - & 425 & - & 265 & - & 265 & - & 265 & \(\mu \mathrm{Adc}\) \\
\hline Switching Times & & & & & & & & & & & & ns \\
\hline Propagation Delay & \({ }^{\text {tpd }}\) & & & & & & & & & & & \\
\hline X0-X7 & & 1.3 & 4.6 & 1.5 & 4.7 & 1.5 & 4.5 & 1.6 & 4.8 & 1.2 & 4.5 & \\
\hline A, B, C & & 1.8 & 6.1 & 1.9 & 6.3 & 2.0 & 6.0 & 2.2 & 6.5 & 1.9 & 6.0 & \\
\hline Enable & & 0.9 & 3.0 & 0.9 & 3.3 & 1.0 & 2.9 & 1.0 & 3.1 & 0.9 & 2.9 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 0.9 & 3.3 & 0.9 & 3.3 & 1.1 & 3.3 & 1.2 & 3.6 & 0.9 & 3.4 & ns \\
\hline
\end{tabular}

\footnotetext{
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.
}

FIGURE 1 - 1-OF-64 LINE MULTIPLEXER


The Bit chosen is dependent on six-bit code present on inputs \(7,9,14\) of the MC10161 and the A, B, C inputs of the MC10164.

\section*{MC10165/MC10565}

\section*{8-INPUT PRIORITY ENCODER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{DATA INPUTS} & \multicolumn{4}{|c|}{OUTPUTS} \\
\hline DO & D1 & D2 & D3 & D4 & D5 & D6 & D7 & Q3 & Q2 & Q1 & , Q0 \\
\hline H & \(\phi\) & \(\phi\) & ¢ & \(\phi\) & ¢ & \(\phi\) & ¢ & H & L & L & L \\
\hline L & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & H & \(L\) & L & H \\
\hline L & L & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & H & L & H & L \\
\hline L & L & L & H & \(\phi\) & \(\phi\) & \(\phi\) & \(\phi\) & H & L & H & H \\
\hline L & L & L & L & H & \(\phi\) & \(\phi\) & \(\phi\) & H & H & L & L \\
\hline L & L & L & L & L & H & \(\phi\) & \(\phi\) & H & H & L & H \\
\hline L & \(L\) & \(L\) & L & L & L & H & \(\phi\) & H & H & H & L \\
\hline L & L & L & L & \(L\) & L & \(L\) & H & H & H & H & H \\
\hline L & L & \(L\) & L & L & \(L\) & L & L & L & L & L & L \\
\hline
\end{tabular}
\(\phi=\) Don't Care
\(P_{D}=545 \mathrm{~mW}\) typ/pkg (No Load) \(\mathrm{t}_{\mathrm{pd}}=4.5 \mathrm{~ns}\) typ (Data to Output)


P SUFFIX PLASTIC PACKAGE CASE 648 MC10165 only


L SUFFIX CERAMIC PACKAGE CASE 620


F SUFFIX
CERAMIC PACKAGE CASE 650 MC10565 only
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 144 & - & 144 & - & 131 & - & 144 & - & 144 & mAdc \\
\hline ```
Input Current
    Pin 4
    Pin \(5,6,7,9,10,11,12,13\)
``` & \(\mathrm{I}_{\mathrm{inH}}\) & - & \[
\begin{aligned}
& 415 \\
& 375
\end{aligned}
\] & - & \[
\left.\begin{aligned}
& 390 \\
& 350
\end{aligned} \right\rvert\,
\] & - & \[
\begin{aligned}
& 245 \\
& 220
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 220
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 220
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Data Clock & \({ }^{\text {p }}\) d & \[
\begin{aligned}
& 2.0 \\
& 1.5
\end{aligned}
\] & 7.5 & 2.0 & 7.0 & 2.0 & 7.0 & 2.0 & 8.0 & 2.0 & \[
\begin{aligned}
& 8.5 \\
& 5.5
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+,t- & 1.1 & 3.8 & 1.1 & 3.5 & 1.1 & 3.3 & 1.1 & 3.5 & 1.1 & 4.5 & ns \\
\hline Setup Time & \(\mathrm{t}_{\text {set }}\) & 6.0 & - & 6.0 & - & 6.0 & - & 6.0 & - & 6.0 & - & ns \\
\hline Hold Time & thold & 1.0 & - & 1.0 & - & 1.0 & - & 1.0 & - & 1.0 & - & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

A typical application of the MC10165/ MC10565 is the decoding of system status on a priority basis. A 64 line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will
select the one of 64 different system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.


\section*{MC10166/MC10566}

\section*{5-BIT MAGNITUDE COMPARATOR}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

MC10166/MC10566
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 117 & - & 117 & - & 106 & - & 117 & - & 117 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Data Enable & \({ }^{t} \mathrm{pd}\) & 1.0
1.0 & 8.2 & 1.0 & 8.0
3.8 & 1.0
1.0 & 7.6 & 1.0
1.0 & 8.4 & 1.0 & \[
\begin{aligned}
& 8.9 \\
& 4.2
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+,t-- & 1.1 & 3.8 & 1.0 & 3.6 & 1.1 & 3.5 & 1.1 & 3.8 & 1.1 & 4.1 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.



Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) package
Numbers in parenthesis denote pin numbers for \(F\) package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(\mathrm{I}_{\mathrm{E}}\) & - & 83 & - & 82 & - & 75 & - & 82 & - & 83 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 3, 7,9, 14 \\
Pins 4,5,10,12 \\
Pin 13
\end{tabular} & 1 inH & - & \[
\left|\begin{array}{l}
415 \\
450 \\
495
\end{array}\right|
\] & - & \[
\begin{aligned}
& 390 \\
& 425 \\
& 460
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 265 \\
& 290 \\
& \hline
\end{aligned}
\] & - & \[
\begin{array}{|l|}
245 \\
265 \\
290 \\
\hline
\end{array}
\] & - & \[
\begin{array}{|l|}
245 \\
265 \\
290 \\
\hline
\end{array}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Data \(\overline{\text { Gate }}\) Clock & \({ }^{\text {tpd }}\) & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 5.8 \\
& 3.4 \\
& 6.1 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 5.6 \\
& 3.2 \\
& 5.8 \\
& \hline
\end{aligned}
\] & 1.0
1.0
1.0 & \[
\begin{aligned}
& 5.4 \\
& 3.1 \\
& 5.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.0 \\
& 1.2
\end{aligned}
\] & \[
\begin{aligned}
& 5.9 \\
& 3.4 \\
& 6.2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 6.3 \\
& 3.6 \\
& 6.6 \\
& \hline
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 3.9 & 1.0 & 3.6 & 1.1 & 3.5 & 1.1 & 3.8 & 1.0 & 4.0 & ns \\
\hline Setup Time & \(\mathrm{t}_{\text {set }}\) & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & ns \\
\hline Hold Time & thold & 1.0 & - & 1.0 & - & 1.0 & - & 1.0 & - & 1.0 & - & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

\section*{MC10170/MC10570}

\section*{9 + 2-BIT PARITY GENERATOR-CHECKER}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for F package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 78 & - & 78 & - & 71 & - & 78 & - & 78 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline Switching Times & & & & & & & & & & & & ns \\
\hline Propagation Delay & \({ }^{\text {tpd }}\) & & & & & & & & & & & \\
\hline Control & & 1.5 & 4.6 & 1.5 & 4.2 & 1.5 & 4.0 & 1.5 & 4.4 & 1.5 & 4.8 & \\
\hline Data to A & & 2.0 & 7.5 & 2.0 & 6.6 & 2.0 & 6.0 & 2.0 & 6.6 & 2.0 & 8.0 & \\
\hline Data to B & & 4.0 & 10 & 4.0 & 9.5 & 4.0 & 8.8 & 4.0 & 9.5 & 4.0 & 10.5 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.5 & 4.5 & 1.5 & 4.3 & 1.5 & 3.9 & 1.5 & 4.3 & 1.5 & 4.8 & ns \\
\hline
\end{tabular}

\footnotetext{
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.
}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }^{\prime} \mathrm{E}\) & - & 85 & - & 85 & - & 77 & - & 85 & - & 85 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \(\mu\) Adc \\
\hline Switching Times Propagation Delay & \({ }_{\text {t }}\) d & 1.3 & 6.5 & 1.5 & 6.2 & 1.5 & 6.0 & 1.5 & 6.4 & 1.2 & 7.0 & ns \\
\hline Rise Time, Fall Time & t+, t- & 1.0 & 3.6 & 1.0 & 3.3 & 1.1 & 3.3 & 1.1 & 3.4 & 1.0 & 3.9 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{MC10172/MC10572}

\section*{DUAL BINARY TO 1-4 DECODER (HIGH)}


The MC10172/MC10572 is a binary-coded 2 line to dual 4 line decoder with selected outputs high. With either EO or E1 low, the corresponding selected 4 outputs are low. The common enable \(E\), when high, forces all outputs low.

\(V_{C C 1}=\operatorname{Pin} 1(5)\)
\(V_{\mathrm{CC} 2}=\operatorname{Pin} 16(4)\)
\[
V_{E E}=\operatorname{Pin} 8(12)
\]
\(P_{D}=325 \mathrm{~mW}\) typ/pkg (No Load)
\(t_{p d}=4.0 \mathrm{~ns} \operatorname{typ}\)

PSUFFIX PLASTIC PACKAGE CASE 648 MC10172 only


L SUFFIX
CERAMIC PACKAGE CASE 620

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline E & E1 & E0 & A & B & Q1 0 & Q1 1 & Q1 2 & Q1 3 & Q0 0 & Q0 1 & Q0 2 & Q0 3 \\
\hline L & H & H & L & L & H & L & L & L & H & L & L & L \\
L & H & H & L & H & L & H & L & L & L & H & L & L \\
L & H & H & H & L & L & L & H & L & L & L & H & L \\
L & H & H & H & H & L & L & L & H & L & L & L & H \\
L & H & H & L & L & L & L & L & H & L & L & L & H \\
H & \(\emptyset\) & \(\emptyset\) & \(\emptyset\) & \(\emptyset\) & L & L & L & L & L & L & L & L \\
\hline
\end{tabular}

\footnotetext{
\(\emptyset=\) Don't Care
}

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 85 & - & 85 & - & 77 & - & 85 & - & 85 & mAdc \\
\hline Input Current & 1 inH & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \({ }^{\text {tpd }}\) & 1.3 & 6.5 & 1.5 & 6.2 & 1.5 & 6.0 & 1.5 & 6.4 & 1.2 & 7.0 & ns \\
\hline Rise Time, Fall Time & t+, t- & 1.0 & 3.6 & 1.0 & 3.3 & 1.1 & 3.3 & 1.1 & 3.4 & 1.0 & 3.9 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

QUAD 2-INPUT MULTIPLEXER/LATCH

\(P_{D}=275 \mathrm{~mW}\) typ/pkg (No Load)
\(\mathrm{t}_{\mathrm{pd}}=2.5 \mathrm{~ns}\) typ

The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

TRUTH TABLE
\begin{tabular}{|c|c|c|}
\hline SELECT & CLOCK & QO \(_{\mathrm{n}+1}\) \\
\hline H & L & D00 \\
L & L & D01 \\
\(\phi\) & H & \(\mathrm{QO}_{\mathrm{n}}\) \\
\hline
\end{tabular}
\(V_{\text {CC }}=\operatorname{Pin} 16\)
\(V_{E E}=\operatorname{Pin} 8\)
\(\phi=\) Don't Care


P SUFFIX
PLASTIC PACKAGE CASE 648


L SUFFIX
CERAMICPACKAGE CASE 620
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 73 & - & 66 & - & 73 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 3,4,5,6,10,11,12,13 \\
Pins 7,9
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & - & \[
\left.\begin{array}{|l|}
470 \\
400
\end{array} \right\rvert\,
\] & - & \[
\left|\begin{array}{l}
295 \\
250
\end{array}\right|
\] & - & \[
\begin{array}{l|l}
295 \\
250
\end{array}
\] & \(\mu \mathrm{Adc}\) \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay Data \\
Clock \\
Select
\end{tabular} & \({ }^{\text {tpd }}\) & \[
\begin{aligned}
& 0.8 \\
& 1.6 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 3.7 \\
& 7.2 \\
& 6.2
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.6 \\
& 1.3
\end{aligned}
\] & \[
\begin{aligned}
& 3.5 \\
& 6.8 \\
& 5.7
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.4 \\
& 1.2
\end{aligned}
\] & \[
\begin{aligned}
& 5.3 \\
& 6.8 \\
& 6.7
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+,t- & 1.2 & 4.0 & 1.5 & 3.5 & 1.4 & 4.0 & ns \\
\hline \begin{tabular}{l}
Setup Time \\
Data \\
Select
\end{tabular} & \(\mathrm{t}_{\text {set }}\) & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & - & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & - & \[
\begin{aligned}
& 2.0 \\
& 3.0
\end{aligned}
\] & - & ns \\
\hline Hold Time Data Select & thold & \[
\begin{aligned}
& 2.5 \\
& 1.5
\end{aligned}
\] & - & \[
\begin{aligned}
& 2.5 \\
& 1.5
\end{aligned}
\] & - & \[
\begin{array}{|l}
2.5 \\
1.5
\end{array}
\] & - & ns \\
\hline
\end{tabular}

\section*{MC10174/MC10574}

\section*{DUAL 4-TO-1 MULTIPLEXER}

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for F package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{\text {I }}\) & - & 80 & - & 80 & - & 73 & - & 80 & - & 80 & mAdc \\
\hline \begin{tabular}{l}
Inpuit Current \\
Pins 3,4,5,6,7,9,10,11,12,13 \\
Pin 14
\end{tabular} & \(\mathrm{linH}_{\mathrm{in}}\) & - & \[
\left|\begin{array}{l}
375 \\
565
\end{array}\right|
\] & - & \[
\begin{aligned}
& 350 \\
& 525
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 330
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 330
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 330
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay Data \\
Select (A, B) Enable
\end{tabular} & \({ }^{\text {p }}\) pd & \[
\begin{aligned}
& 1.3 \\
& 1.8 \\
& 0.9 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 4.6 \\
& 6.1 \\
& 3.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.4 \\
& 1.9 \\
& 1.0 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
4.8 \\
6.4 \\
3.1 \\
\hline
\end{tabular} & \begin{tabular}{l}
1.5 \\
2.0 \\
1.0 \\
\hline 1.1
\end{tabular} & \[
\begin{aligned}
& 4.5 \\
& 6.0 \\
& 2.9 \\
& \hline
\end{aligned}
\] & \begin{tabular}{|l|l|}
1.4 \\
2.1 \\
0.9 \\
\hline
\end{tabular} & \[
\begin{aligned}
& 4.8 \\
& 6.4 \\
& 3.2 \\
& \hline
\end{aligned}
\] & 1.2
1.9
0.9 & \[
\begin{aligned}
& 4.5 \\
& 6.0 \\
& 2.9 \\
& \hline
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 0.9 & 3.3 & 1.0 & 3.4 & 1.1 & 3.3 & 1.1 & 3.6 & 0.9 & 3.4 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{MC10175/MC10575}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 107 & - & 107 & - & 97 & - & 107 & - & 107 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 5,6,7,9,10,12,13 \\
Pin 11
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & -- & \[
\begin{gathered}
495 \\
1100
\end{gathered}
\] & - & \[
\begin{gathered}
460 \\
1000
\end{gathered}
\] & - & \[
\begin{aligned}
& 290 \\
& 650
\end{aligned}
\] & - & 290
650 & - & \[
\begin{aligned}
& 290 \\
& 650
\end{aligned}
\] & \(\mu\) Adc \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay Data \\
Clock \\
Reset
\end{tabular} & \({ }^{t} \mathrm{pd}\) & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 3.8 \\
& 4.6 \\
& 4.2
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 3.6 \\
& 4.7 \\
& 4.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 3.5 \\
& 4.3 \\
& 3.9
\end{aligned}
\] & 1.0
1.0
1.0 & \[
\begin{aligned}
& 3.6 \\
& 4.4 \\
& 4.2
\end{aligned}
\] & 1.0
1.0
1.0 & \[
\begin{aligned}
& 4.1 \\
& 5.0 \\
& 4.6
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+,t- & 1.0 & 3.8 & 1.0 & 3.6 & 1.1 & 3.5 & 1.1 & 3.7 & 1.0 & 4.1 & ns \\
\hline Setup Time & \({ }^{\text {s }}\) set & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & ns \\
\hline Hold Time & thold & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

\section*{MC10176/MC10576}

HEX D MASTER-SLAVE FLIP-FLOP


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{\text {I }}\) & - & 121 & - & 121 & - & 110 & - & 121 & - & 121 & mAdc \\
\hline Input Current Pins 5,6,7,10,11,12 Pin 9 & \(\mathrm{linH}_{\mathrm{in}}\) & - & \[
\left.\begin{aligned}
& 375 \\
& 525
\end{aligned} \right\rvert\,
\] & - & \[
\left.\begin{aligned}
& 350 \\
& 495
\end{aligned} \right\rvert\,
\] & - & \[
\left|\begin{array}{l}
220 \\
310
\end{array}\right|
\] & - & \[
\begin{aligned}
& 220 \\
& 310
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 310
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
Switching Times Propagation Delay Rise Time, Fall Time ( \(20 \%\) to \(80 \%\) ) \\
Setup Time \\
Hold Time \\
Toggle Frequency
\end{tabular}} & \({ }^{\text {tpd }}\) & 1.6 & 4.9 & 1.6 & 4.6 & 1.6 & 4.5 & 1.6 & 5.0 & 1.6 & 5.3 & ns \\
\hline & t+, t- & 1.0 & 4.3 & 1.0 & 4.1 & 1.1 & 4.0 & 1.1 & 4.4 & 1.0 & 4.7 & ns \\
\hline & \(\mathrm{t}_{\text {set }}\) & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & ns \\
\hline & thold & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & ns \\
\hline & \({ }^{\text {f }}\) Tog & 125 & - & 125 & - & 125 & - & 125 & - & 125 & - & MHz \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{TRIPLE MECL-TO-NMOS TRANSLATOR}



\(P_{D}=1.0 \mathrm{~W}\) typ/pkg @ 5.0 MHz
Operating Rate: 5.0 MHz typ
(all 3 translators in use simultaneously
Input: MECL 10,000 (differential)
Output: NMOS \(+0.5 \vee V_{O L \max }\)
\[
+3.0 \vee \vee_{\mathrm{OHmin}}{ }^{*}
\]
\({ }^{*}\) May be raised by increasing \(V_{\text {SS }}\).

The MC10177 consists of three MECL to MOS translators which convert MECL 10,000 logic levels to NMOS levels. It is designed for use in \(N\)-channel memory systems as a Read/ Write, Data/Address driver. It may also be used as a high fanout (30) MECL to TTL translator, or in other applications requiring the capability to drive high capacitive loads. A separate lead from each of the three translators is brought out of the package. These leads may be connected to \(V_{S S}\), or to an external capacitor ( 0.01 to \(0.05 \mu \mathrm{~F}\) to ground), for waveform improvement, and short circuit protection. When connection is made to an external capacitor, \(V_{S S}\) line fluctuations due to transient currents are also reduced.
\[
\begin{aligned}
& V_{\mathrm{CC}}=\text { Gnd }=\operatorname{Pins} 1,16 \\
& V_{E E}=\operatorname{Pin} 8=-5.2 \mathrm{Vdc} \pm 5 \% \\
& V_{\mathrm{SS}}=\operatorname{Pin} 9(+5.0 \mathrm{Vdc} \text { or }+6.0 \mathrm{Vdc} \pm 10 \%)
\end{aligned}
\]


L SUFFIX
CERAMIC PACKAGE CASE 620

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{@ Test Temperature} & \multicolumn{8}{|c|}{TEST VOLTAGE/CURRENT VALUES} \\
\hline & \multicolumn{5}{|c|}{Volts} & \multicolumn{3}{|c|}{mAdc \(\pm\) 1\%} \\
\hline & \(\mathrm{V}_{\text {IH }}\) max & \(V_{\text {IL min }}\) & \(\mathrm{V}_{\text {IHAmin }}\) & \(V_{\text {ILA max }}\) & VEE & 'OL1 & IOL2 & \({ }^{1} \mathrm{OH}\) \\
\hline \(-30^{\circ} \mathrm{C}\) & -0.890 & -1.890 & -1.205 & -1.500 & -5.2 & +1.0 & +20 & -15 \\
\hline \(+25^{\circ} \mathrm{C}\) & -0.810 & -1.850 & -1.105 & -1.475 & -5.2 & +1.0 & +20 & -15 \\
\hline \(+85^{\circ} \mathrm{C}\) & -0.700 & -1.825 & -1.035 & -1.440 & -5.2 & +1.0 & +20 & -15 \\
\hline
\end{tabular}

NOTE: \(\mathrm{V}_{\text {SS }}(\operatorname{Pin} 9)=+5.0 \mathrm{Vdc}\) unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Conditions}} \\
\hline & & Min & Max & Min & Max & Min & Max & & & \\
\hline Power Supply Drain Current & \(l_{\text {I }}\) & - & 106 & - & 96 & - & 106 & mAdc & \multicolumn{2}{|l|}{Pin 9 and all inputs and outputs open.} \\
\hline Negative & ISSO & - & 88 & - & 88 & - & 88 & \multirow[t]{3}{*}{mAdc} & \multicolumn{2}{|l|}{All inputs and outputs open.} \\
\hline Positive Output Low & ISSL & - & 88 & - & 88 & - & 88 & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH max }}(\) Pins \(10,12,14), \mathrm{V}_{\text {IL min }}(\) Pins 11, 1315\()\).} \\
\hline Output High & ISSH & - & 44 & - & 44 & - & 44 & & \multicolumn{2}{|l|}{\(V_{\text {in }}=V_{1 L \min }(\) Pins \(10,12,14), V_{1 H \text { max }}(\) Pins \(11,13,15)\).} \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & 1.6 & - & 1.0 & - & 1.0 & mA & \multicolumn{2}{|l|}{\(V_{\text {in }}=V_{\text {IH }}^{\text {max }}\) to \(P . U . T ., V_{\text {IL min }}\) to the other input of that gate. Test one input at a time.} \\
\hline Input Leakage Current & \({ }^{\text {I CBO }}\) & - & 1.5 & - & 1.0 & - & 1.0 & \(\mu\) Adc & \multicolumn{2}{|l|}{\begin{tabular}{l}
\(V_{\text {in }}=V_{\text {EE }}\) to P.U.T., \(V_{\text {IH }}\) max to the other input of that gate. \\
Test one input at a time.
\end{tabular}} \\
\hline \multirow[t]{2}{*}{Logic "1" Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OH}}\)} & 3.0 & - & 3.0 & - & 3.0 & - & \multirow[t]{2}{*}{Vdc} & \(\mathrm{V}_{\text {SS }}=+5.0 \mathrm{Vdc}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{\text {in }}=V_{I H \max }(\text { Pins } 11,1315)
\] \\
\(V_{\text {IL min }}(\) Pins \(10,12,14) . \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{mAdc}\).
\end{tabular}} \\
\hline & & 4.0 & - & 4.0 & - & 4.0 & - & & \(\mathrm{V}_{\mathrm{SS}}=+6.0 \mathrm{Vdc}\) & \\
\hline \multirow[t]{2}{*}{Logic " 0 " Output Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & - & 0.5 & - & 0.5 & - & 0.5 & \multirow[t]{2}{*}{Vdc} & \(1 \mathrm{OL} 1=+1.0 \mathrm{mAdc}\) & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{\text {in }}=V_{\text {IH max }}(\text { Pins } 10,1214), \\
& V_{\text {IL'min }}(\operatorname{Pins} 11,1315) .
\end{aligned}
\]} \\
\hline & & - & 0.6 & - & 0.6 & - & 0.6 & & \(\mathrm{I}_{\text {OL2 }}=+20 \mathrm{mAdc}\) & \\
\hline \multirow[t]{2}{*}{Logic "1" Threshold Voltage} & \multirow[t]{2}{*}{V OHA} & 3.0 & - & 3.0 & - & 3.0 & - & \multirow[t]{2}{*}{Vdc} & \(\mathrm{V}_{\text {SS }}=+5.0 \mathrm{Vdc}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\(V_{i n}=V_{I H A \min }(\) Pins \(11,13,15\), one at a time \()\), \\
\(V_{\text {IL min }}(\) Pins \(10,12,14) . \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{mAdc}\).
\end{tabular}} \\
\hline & & 4.0 & - & 4.0 & - & 4.0 & - & & \(\mathrm{V}_{\text {SS }}=+6.0 \mathrm{Vdc}\) & \\
\hline \multirow[t]{2}{*}{Logic "0' Threshold Voltage} & \multirow[t]{2}{*}{\(V_{\text {OLA }}\)} & - & 0.5 & - & 0.5 & - & 0.5 & \multirow[t]{2}{*}{Vdc} & \(1 \mathrm{OL1}=+1.0 \mathrm{mAdc}\) & \multirow[t]{2}{*}{\begin{tabular}{l}
\(V_{\text {in }}=V_{\text {IH max }}(\) Pins \(10,12,14)\), \\
\(V_{\text {ILA max }}\) ( \(P\) ins 11, 13, 15, one at a time).
\end{tabular}} \\
\hline & & - & 0.6 & - & 0.6 & - & 0.6 & & \(\mathrm{I}^{\mathrm{OL} 2}=+20 \mathrm{mAdc}\) & \\
\hline Output Short-Circuit Current & ISC & -50 & -90 & -50 & -90 & -50 & -90 & mAdc & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IL min }}\) (Pins 10, 12, 14), \(\mathrm{V}_{\text {IH max }}\) (Pins 11, 1315 ) . Ground outputs, one at a time.} \\
\hline Switching Times Propagation Delay & \({ }^{\text {p }}\) pd & 2.0 & 12.5 & 2.0 & 12.5 & 2.0 & 12.5 & ns & \multicolumn{2}{|l|}{\(50 \%\) in to \(10 \%\) or \(90 \%\) out. See switching time test circuit} \\
\hline Rise Time, Fall Time & t+, t- & 3.0 & 12 & 3.0 & 11 & 3.0 & 11 & ns & \multicolumn{2}{|l|}{10\% to 90\%} \\
\hline Supply Source Current & ISS & - & 110 & - & 110 & - & 110 & mA & \multicolumn{2}{|l|}{@ \(5.0 \mathrm{MHz}, 350 \mathrm{pF}\) load, \(\mathrm{V}_{\text {SS }}=+6.0 \mathrm{Vdc}\)} \\
\hline
\end{tabular}

\section*{SWITCHING TIME TEST CIRCUIT}


\section*{SWITCHING WAVEFORMS @ \(25^{\circ} \mathrm{C}\)}

Switching times are measured after the device under test reaches a stabilized temperature (air flow \(\geqslant 500\) Ifpm)


\section*{MC10178/MC10578}

BINARY COUNTER


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) package.
Numbers in parenthesis denote pin numbers for F package.

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 97 & - & 97 & - & 88 & - & 97 & - & 97 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 10,12 \\
Pins 5,6,7,11 \\
Pin 9
\end{tabular} & \(\mathrm{l}_{\mathrm{inH}}\) & - & \[
\begin{array}{|l|}
\hline 415 \\
375 \\
700 \\
\hline
\end{array}
\] & - & 390
350
650 & - & \[
\begin{aligned}
& 245 \\
& 220 \\
& 410
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 220 \\
& 410
\end{aligned}
\] & - & \[
\begin{aligned}
& 245 \\
& 220 \\
& 410
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay \\
Clock to QO \\
Clock to Q1 \\
Clock to Q2 \\
Clock to Q3 \\
Set, Reset
\end{tabular} & \({ }^{t} \mathrm{pd}\) & \[
\begin{aligned}
& 1.4 \\
& 1.9 \\
& 2.9 \\
& 3.9 \\
& 1.4
\end{aligned}
\] & \[
\begin{aligned}
& 5.0 \\
& 9.9 \\
& 13 \\
& 16 \\
& 5.6
\end{aligned}
\] & \[
\begin{array}{|l}
1.4 \\
1.9 \\
2.9 \\
3.9 \\
1.4
\end{array}
\] & \[
\begin{array}{|c}
5.0 \\
9.4 \\
12.3 \\
14.9 \\
5.2
\end{array}
\] & \[
\begin{aligned}
& 1.5 \\
& 2.0 \\
& 3.0 \\
& 4.0 \\
& 1.5
\end{aligned}
\] & \[
\begin{gathered}
4.8 \\
9.2 \\
12 \\
14.5 \\
5.0
\end{gathered}
\] & \[
\begin{aligned}
& 1.5 \\
& 2.0 \\
& 3.0 \\
& 4.0 \\
& 1.5
\end{aligned}
\] & 5.3
9.8
12.8
15.5
5.5 & \[
\begin{aligned}
& 1.5 \\
& 2.0 \\
& 3.0 \\
& 4.0 \\
& 1.5
\end{aligned}
\] & \[
\begin{array}{|c}
5.6 \\
10.8 \\
14 \\
17 \\
6.1
\end{array}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.1 & 4.9 & 1.1 & 4.7 & 1.1 & 4.5 & 1.1 & 5.0 & 1.1 & 5.3 & ns \\
\hline & \(\mathrm{f}_{\text {count }}\) & 125 & - & 125 & - & 125 & - & 125 & - & 125 & - & MHz \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{MC10179/MC10579}

LOOK-AHEAD CARRY BLOCK

\[
\begin{array}{rlrl}
\mathrm{P}_{\mathrm{D}} & =300 \mathrm{~mW} \text { typ/pkg (No Load) } & V_{C C 1}=\operatorname{Pin} 1(5) \\
\mathrm{t}_{\mathrm{pd}} & =3.0 \mathrm{~ns} \text { typ (Carry, Propagate) } & & V_{C C 2}=\operatorname{Pin} 16(4) \\
& =4.0 \mathrm{~ns} \text { typ (Generate) } & & V_{E E}=\text { Pin } 8(12)
\end{array}
\]

The MC10179/MC10579 is a high speed, low power, standard MECL complex function that is designed to perform the look-ahead carry function. This device can be used with the MC10181/MC10581 4-unit ALU directly, or with the MC10180/MC10580 dual arithmetic unit in any computer, instrumentation or digital communication application requiring high speed arithmetic operation on long words.

When used with the MC10181/MC10581, the MC10179/MC10579 performs a second order or higher look-ahead. Figure 2 shows a 16-bit look-ahead carry arithmetic unit. Second order carry is valuable for longer binary words. As an example, addition of two 32-bit words is improved from 30 nanoseconds with ripple-carry techniques, to 18 nanoseconds with carry look-ahead techniques. A block diagram of a 32-bit ALU is shown in Figure 1. The MC10179/MC10579 may also be used in many other applications. It can, for example, reduce system package count when used to generate functions of several variables.
\(P_{G}=P 0+P_{1}+P_{2}+P_{3}\)
\(\mathrm{G}_{\mathrm{G}}=(\mathrm{G} 0+\mathrm{P} 1+\mathrm{P} 2+\mathrm{P} 3)(\mathrm{G} 1+\mathrm{P} 2+\mathrm{P} 3)(\mathrm{G} 2+\mathrm{P} 3) \mathrm{G} 3\)
\(C_{n+2}=\left(C_{n}+P 0+P 1\right)(G 0+P 1) G 1\)
\(C_{n+4}=\left(C_{n}+P 0+P 1+P 2+P 3\right)(G 0+P 1+P 2+P 3)(G 1+P 2+P 3)(G 2+P 3) G 3\)


P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10179 only


CERAMIC PACKAGE CASE 650
MC10579 only CERAMICPACKAGE

CASE 620

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages. Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol \({ }^{\text {- }}\)} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 79 & - & 79 & - & 72 & - & 79 & - & 79 & mAdc \\
\hline Input Current & \multirow[t]{6}{*}{\(\mathrm{I}_{\mathrm{inH}}\)} & & & & & & & & & & & \(\mu \mathrm{Adc}\) \\
\hline Pins 5,9 & & - & 380 & - & 360 & - & 225 & - & 225 & - & 225 & \\
\hline Pins 4,7,11 & & - & 460 & - & 430 & - & 270 & - & 270 & - & 270 & \\
\hline Pin 14 & & - & 600 & - & 565 & - & 355 & - & 355 & - & 355 & \\
\hline Pin 12 & & - & 670 & - & 630 & - & 395 & - & 395 & - & 395 & \\
\hline Pins 10,13 & & - & 750 & - & 700 & - & 440 & - & 440 & - & 440 & \\
\hline Switching Times & \multirow{4}{*}{\({ }^{t} \mathrm{pd}\)} & & & & & & & & & & & ns \\
\hline Propagation Delay & & & & & & & & & & & & \\
\hline G or \(\mathrm{C}_{\mathrm{n}}\) to Carry; G or P to \(\mathrm{G}_{\mathrm{G}}\) & & 1.0 & 5.9 & 1.0 & 5.8 & 1.0 & 5.5 & 1.0 & 6.1 & 1.0 & 6.4 & \\
\hline \(P\) to \(P_{G}\) & & 1.0 & 3.9 & 1.0 & 3.7 & 1.0 & 3.5 & 1.0 & 3.9 & 1.0 & 4.1 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 3.9 & 1.1 & 3.7 & 1.1 & 3.5 & 1.1 & 3.9 & \(1!.0\) & 4.1 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

FIGURE 1 - 32-BIT ALU WITH CARRY LOOK-AHEAD



FIGURE 2 - 16-BIT FULL LOOK-AHEAD CARRY ARITHMETIC LOGIC UNIT

\section*{MC10180/MC10580}

\section*{DUAL 2-BIT ADDER/SUBTRACTOR}

\[
A^{\prime}=\overline{A \oplus \operatorname{Sel}_{A}}=A \odot \operatorname{Sel}_{A}
\]
The MC10180/MC10580 is a high speed, low power general-purpose adder/subtracter. Inputs for each adder are Carry-in, operand A, and operand B; outputs are Sum, \(\overline{\text { Sum, and }}\) Carry-out; The common Select inputs serve as a control line to invert \(A\) for subtract, and a control line to invert \(B\).
\[
\mathrm{B}^{\prime}=\overline{\mathrm{B} \oplus \mathrm{Sel}_{\mathrm{B}}}=\mathrm{B} \odot \odot^{-\mathrm{Sel}_{\mathrm{B}}}
\]


P SUFFIX
PLASTIC PACKAGE
CASE 648 MC10180 only
\[
S=\bar{C}_{\text {in }}\left(\bar{A}^{\prime} B^{\prime}+A^{\prime} \bar{B}^{\prime}\right)+C_{\text {in }}\left(A^{\prime} B^{\prime}+\bar{A}^{\prime} \bar{B}^{\prime}\right)
\]
\[
C_{\text {out }}=C_{\text {in }} A^{\prime}+C_{\text {in }} B^{\prime}+A^{\prime} B^{\prime}
\]
\[
V_{C C}=P \text { in } 16(4)
\]
\[
V_{E E}=P \text { in } 8(12)
\]
\[
P_{D}=360 \mathrm{~mW} \text { typ } / \mathrm{pkg} \text { (No Load) }
\]
\[
\mathrm{t}_{\mathbf{p d}}=2.2 \text { ns typ }\left(\mathrm{C}_{\text {in }} \text { to } \mathrm{C}_{\text {out }}\right)
\]
\[
=4.5 \mathrm{~ns} \operatorname{typ}\left(\mathrm{~A}_{0} \text { to } \mathrm{S}_{0} \text { or } \mathrm{C}_{\text {out }}\right)
\]


F SUFFIX
CERAMICPACKAGE
CASE 650
MC10580 only

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{FUNCTION} & \multicolumn{5}{|c|}{INPUTS} & \multicolumn{3}{|c|}{OUTPUTS} \\
\hline & \(\mathrm{Sel}_{A}\) & \(\mathrm{Sel}_{\mathrm{B}}\) & AO & B 0 & \(C_{1 n}\) & So & SO & \(\mathrm{C}_{\text {out }}\) \\
\hline \multirow[t]{8}{*}{ADD} & H & H & L & L & L & L & H & L \\
\hline & H & H & L & L & H & H & L & \(L\) \\
\hline & H & H & L & H & L & H & L & L \\
\hline & H & H & L & H & H & L & H & H \\
\hline & H & H & H & L & L & H & L & 1 \\
\hline & H & H & H & L & H & L & H & H \\
\hline & H & H & H & H & 1 & \(L\) & H & H \\
\hline & H & H & H & H & H & H & L & H \\
\hline \multirow[t]{8}{*}{SUBTRACT} & H & L & L & L & 1 & H & L & L \\
\hline & H & L & L & L & H & L & H & H \\
\hline & H & L & L & H & L & L & H & L \\
\hline & H & L & L & H & H & H & 1 & L \\
\hline & H & L & H & L & L & L & H & H \\
\hline & H & L & H & \(\llcorner\) & H & H & L & H \\
\hline & H & L & H & H & L & H & L & L \\
\hline & H & L & H & H & H & L & H & H \\
\hline \multirow[t]{16}{*}{REVERSE SUBTRACT} & L & H & L & L & L & H & L & L \\
\hline & L & H & L & L & H & L & H & H \\
\hline & L & H & L & H & L & \(L\) & H & H \\
\hline & L & H & L & H & H & H & L & H \\
\hline & \(L\) & H & H & L & L & L & H & L \\
\hline & L & H & H & L & H & H & L & L \\
\hline & L & H & H & H & L & H & L & L \\
\hline & L & H & H & H & H & \(L\) & H & H \\
\hline & L & L & L & L & 'L & L & H & H \\
\hline & L & L & L & L & H & H & L & H \\
\hline & L & L & L & H & L & H & L & L \\
\hline & L & L & L & H . & H & L & H & H \\
\hline & L & L & H & L. & L & H & L & L \\
\hline & L & L & H & \(L\) & H & L & H & H \\
\hline & L & L. & H & H & L & \(L\) & H & L \\
\hline & L & L & H & H & H & H & \(L\) & L \\
\hline
\end{tabular}

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{\text {E }}\) & - & 95 & - & 95 & - & 86 & - & 95 & - & 95 & mAdc \\
\hline Input Current & 1 inH & & & & & & & & & & & \(\mu \mathrm{Adc}\) \\
\hline Pins 5,6,10,11 & & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \\
\hline Pins 7,9 & & - & 495 & - & 460 & - & 290 & - & 290 & - & 290 & \\
\hline Pins 4, 12 & & - & 630 & - & 590 & - & 370 & - & 370 & - & 370 & \\
\hline Switching Times & & & & & & & & & & & & ns \\
\hline Propagation Delay & \({ }^{\text {tpd }}\) & & & & & & & & & & & \\
\hline Operand, Select & & 1.0 & 5.8 & 1.3 & 5.8 & 1.3 & 5.4 & 1.1 & 5.8 & 1.0 & 6.3 & \\
\hline Carry-in & & 1.0 & 3.6 & 1.0 & 3.4 & 1.0 & 3.3 & 0.9 & 3.6 & 1.0 & 3.9 & \\
\hline Rise Time, Fall Time ( \(20 \%\) to \(80 \%\) ) & t+, t- & 1.0 & 4.0 & 1.0 & 3.8 & 1.1 & 3.7 & 1.1 & 3.9 & 1.0 & 4.3 & ns \\
\hline
\end{tabular}

\footnotetext{
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.
}

\section*{MC10181/MC10581}

\section*{4-BIT ARITHMETIC LOGIC UNIT and FUNCTION GENERATOR}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Function Select} & M is High \(\mathrm{C}=\mathrm{D} . \mathrm{C}\). & \(M\) is Low \(C_{n}\) is low \\
\hline S3 & S2 & S1 & S0 & F & F \\
\hline L & L & L & L & \(F=\bar{A}\) & \(F=A\) plus 0 \\
\hline L & L & L & H & \(F=\bar{A}+\bar{B}\) & \(F=A\) plus \((A \bullet \bar{B})\) \\
\hline L & L & H & L & \(F=\bar{A}+B\) & \(F=A\) plus \((A \bullet B)\) \\
\hline L & L & H & H & \(F=\) Logical " 1 " & \(F=A\) times 2 \\
\hline L & H & L & L & \(F=\bar{A} \cdot \bar{B}\) & \(F=(A+B)\) plus 0 \\
\hline L & H & L & H & \(F=\bar{B}\) & \(F=(A+B)\) plus \((A \bullet \bar{B})\) \\
\hline L & H & H & L & \(F=A \bigcirc B\) & \(F=A\) plus \(B\) \\
\hline L & H & H & H & \(F=A+\bar{B}\) & \(F=A\) plus \((A+B)\) \\
\hline H & L & L & L & \(F=\bar{A} \bullet B\) & \(F=(A+\bar{B})\) plus 0 \\
\hline H & L & L & H & \(F=A \oplus B\) & \(F=A\) minus \(B\) minus 1 \\
\hline H & L & H & L & \(F=B\) & \(F=(A+\bar{B})\) plus \((A \bullet B)\) \\
\hline H & L & H & H & \(F=A+B\) & \(F=A\) plus \((A+\bar{B})\) \\
\hline H & H & L & L & \(F=\) Logical " 0 " & \(F=\) minus 1 (two's complement) \\
\hline H & H & L & H & \(F=A \bullet \bar{B}\) & \(F=(A \bullet \bar{B})\) minus 1 \\
\hline H & H & H & L & \(F=A \bullet B\) & \(F=(A \bullet B)\) minus 1 \\
\hline H & H & H & H & \(F=A\) & \(F=A\) minus 1 \\
\hline
\end{tabular}

The MC10181/MC10581 is a high-speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four-bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S1 through S3) as indicated in the table of arithmetic/logic functions. Groulp carry propagate \(\left(\mathrm{P}_{\mathrm{G}}\right)\) and carry generate \(\left(\mathrm{G}_{\mathrm{G}}\right)\) are provided to allow fast operations on very long words using a second order look ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

When used with the MC10179, full-carry look-ahead, as a second order look ahead block, the MC10181 provides high speed arithmetic operations on very long words.
\[
P_{D}=600 \mathrm{~mW} \text { typ } / \mathrm{pkg} \text { (No Load) }
\]
\(t_{p d}=6.5 \mathrm{~ns} \operatorname{typ}(A 1\) to \(F)\)
\(=3.1 \mathrm{~ns}\) typ \(\left(C_{n}\right.\) to \(\left.C_{n+4}\right)\)
\(=5.0\) ns typ ( \(A 1\) to \(P_{G}\) or \(C_{n+4}\) )
\(=4.5\) ns typ ( A 1 to \(\mathrm{G}_{\mathrm{G}}\) )


P SUFFIX
PLASTIC PACKAGE
CASE 649 MC10181 only


L SUFFIX
CERAMIC PACKAGE
CASE 623


F SUFFIX
CERAMIC PACKAGE CASE 652 MC10581 only
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{\text {I }}\) & - & 160 & - & 159 & - & 145 & - & 159 & - & 160 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\text {inH }}\) & & & & & & & & & & & \(\mu \mathrm{Adc}\) \\
\hline Pins 9,11,19,20 & & - & 415 & - & 390 & - & 245 & - & 245 & - & 245 & \\
\hline Pins 10,16,18,21 & & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \\
\hline Pins 13,23 & & - & 340 & - & 320 & - & 200 & - & 200 & - & 220 & \\
\hline Pins 14,15,17 & & - & 450 & - & 425 & - & 265 & - & 265 & - & 265 & \\
\hline Pin 22 & & - & 495 & - & 460 & - & 290 & - & 290 & - & 290 & \\
\hline
\end{tabular}

See following page for Switching Times.
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

SWITCHING TIMES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Propagation Delay & \({ }_{\text {tpd }}\) & & & & & & & & & & & ns \\
\hline \(\mathrm{C}_{\mathrm{n}}\) to \(\mathrm{C}_{\mathrm{n}+4}\) & & 1.0 & 5.1 & 1.0 & 5.1 & 1.1 & 5.0 & 1.1 & 5.4 & 0.9 & 5.1 & \\
\hline \(\mathrm{C}_{\mathrm{n}}\) to F & & 1.9 & 7.1 & 1.7 & 7.2 & 2.0 & 7.0 & 2.0 & 7.5 & 2.0 & 7.1 & \\
\hline A to F & & 2.9 & 10.1 & 2.6 & 10.4 & 3.0 & 10 & 3.0 & 10.8 & 2.8 & 10.2 & \\
\hline A to \(\mathrm{P}_{\mathrm{G}}\) & & 1.8 & 6.6 & 1.6 & 7.0 & 2.0 & 6.5 & 2.0 & 7.0 & 1.8 & 6.5 & \\
\hline A to \(\mathrm{G}_{\mathrm{G}}\) & & 1.9 & 7.1 & 1.1 & 7.4 & 2.0 & 7.0 & 1.3 & 7.7 & 2.0 & 7.1 & \\
\hline A to \(\mathrm{C}_{\mathrm{n}+4}\) & & 2.0 & 7.1 & 1.7 & 7.3 & 2.0 & 7.0 & 2.0 & 7.8 & 1.9 & 7.1 & \\
\hline \(B\) to \(F\) & & 2.9 & 11.1 & 2.7 & 11.3 & 3.0 & 11 & 3.0 & 11.9 & 2.7 & 11.2 & \\
\hline B to \(\mathrm{P}_{\mathrm{G}}\) & & 1.8 & 7.6 & 1.6 & 7.7 & 2.0 & 7.5 & 2.0 & 8.0 & 1.6 & 7.6 & \\
\hline \(B\) to \(\mathrm{G}_{\mathrm{G}}\) & & 1.9 & 8.1 & 1.7 & 8.2 & 2.0 & 8.0 & 2.0 & 8.6 & 2.0 & 8.1 & \\
\hline \(B\) to \(\mathrm{C}_{\mathrm{n}+4}\) & & 1.9 & 8.1 & 1.8 & 8.2 & 2.0 & 8.0 & 2.0 & 8.7 & 1.9 & 8.1 & \\
\hline M to F & & 2.8 & 10.3 & 2.4 & 10.3 & 3.0 & 10 & 3.0 & 10.8 & 2.8 & 10.2 & \\
\hline \(S\) to \(F\) & & 2.7 & 10.2 & 2.5 & 10.7 & 3.0 & 10 & 3.0 & 10.8 & 2.6 & 10.2 & \\
\hline S to \(\mathrm{PG}_{\mathrm{G}}\) & & 1.9 & 8.1 & 1.7 & 8.3 & 2.0 & 8.0 & 2.0 & 8.4 & 1.8 & 8.1 & \\
\hline S to \(\mathrm{G}_{\mathrm{G}}\) & & 1.7 & 9.2 & 1.5 & 9.6 & 2.0 & 9.0 & 1.9 & 9.7 & 1.7 & 9.1 & \\
\hline \(S\) to \(\mathrm{C}_{\mathrm{n}+4}\) & & 1.9 & 9.1 & 1.6 & 9.3 & 2.0 & 9.0 & 2.0 & 9.9 & 1.8 & 9.1 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+,t- & & & & & & & & & & & ns \\
\hline \(\mathrm{C}_{\mathrm{n}}\) to \(\mathrm{C}_{\mathrm{n}+4}\) & & 0.9 & 3.1 & 1.0 & 3.2 & 1.0 & 3.0 & 1.0 & 3.2 & 0.8 & 3.1 & \\
\hline \(\mathrm{C}_{\mathrm{n}}\) to F & & 1.3 & 5.2 & 1.3 & 5.3 & 1.5 & 5.0 & 1.5 & 5.3 & 1.3 & 5.3 & \\
\hline \(A\) to \(F\) & & 1.3 & 5.2 & 1.3 & 5.4 & 1.5 & 5.0 & 1.5 & 5.3 & 1.3 & 5.2 & \\
\hline \(A\) to \(\mathrm{P}_{\mathrm{G}}\) & & 0.9 & 3.5 & 0.8 & 3.7 & 1.1 & 3.5 & 1.1 & 3.8 & 1.0 & 3.6 & \\
\hline \(A\) to \(\mathrm{G}_{\mathrm{G}}\) & & 1.3 & 5.2 & 1.2 & 5.1 & 1.5 & 5.0 & 1.2 & 5.3 & 1.3 & 5.2 & \\
\hline A to \(\mathrm{C}_{\mathrm{n}+4}\) & & 0.9 & 3.0 & 1.0 & 3.1 & 1.0 & 3.0 & 1.0 & 3.2 & 0.9 & 3.1 & \\
\hline \(B\) to \(F\) & & 1.3 & 5.2 & 1.2 & 5.3 & 1.5 & 5.0 & 1.5 & 5.3 & 1.3 & 5.2 & \\
\hline \(B\) to \(\mathrm{PG}_{\mathrm{G}}\) & & 1.0 & 3.5 & 1.0 & 3.6 & 1.1 & 3.5 & 1.1 & 3.9 & 0.9 & 3.5 & \\
\hline B to \(\mathrm{G}_{\mathrm{G}}\) & & 1.3 & 5.0 & 1.4 & 5.2 & 1.5 & 5.0 & 1.2 & 5.4 & 1.3 & 5.0 & \\
\hline \(B\) to \(\mathrm{C}_{\mathrm{n}+4}\) & & 0.9 & 3.0 & 0.9 & 3.1 & 1.0 & 3.0 & 1.0 & 3.2 & 0.9 & 3.0 & \\
\hline M to F & & 1.3 & 5.2 & 1.1 & 5.1 & 1.5 & 5.0 & 1.5 & 5.3 & 1.3 & 5.2 & \\
\hline \(S\) to \(F\) & & 1.3 & 5.2 & 1.0 & 5.4 & 1.5 & 5.0 & 1.5 & 5.4 & 1.3 & 5.2 & \\
\hline \(S\) to \(\mathrm{P}_{\mathrm{G}}\) & & 1.0 & 5.1 & 0.8 & 5.1 & 1.1 & 5.0 & 1.1 & 5.2 & 1.0 & 5.1 & \\
\hline S to \(\mathrm{G}_{\mathrm{G}}\) & & 0.8 & 6.2 & 0.8 & 6.2 & 0.8 & 6.0 & 0.8 & 6.5 & 0.8 & 6.2 & \\
\hline S to \(\mathrm{C}_{\mathrm{n}+4}\) & & 1.0 & 5.1 & 0.9 & 5.3 & 1.1 & 5.0 & 1.0 & 5.2 & 1.0 & 5.1 & \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC \(105 \times x\) devices only.

\[
\begin{aligned}
& V_{C C 1}=\operatorname{Pin} 1(7) \\
& V_{C C 2}=\operatorname{Pin} 24(6) \\
& V_{E E}=P \text { in } 12(18)
\end{aligned}
\]

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

\section*{2-BIT ARITHMETIC LOGIC UNIT and FUNCTION GENERATOR}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Function Select}} & \multicolumn{2}{|c|}{POSITIVE LOGIC} \\
\hline & & \multirow[t]{2}{*}{Logic Function \(M\) is High F} & \multirow[t]{2}{*}{Arithmetic Operation \(M\) is Low F} \\
\hline S1 & SO & & \\
\hline L & L & \(F=A \odot B\) & \(F=A\) plus \(B\) plus Carry \\
\hline L & H & \(F=A \oplus B\) & \(F=\bar{A}\) plus \(B\) plus Carry \\
\hline H & L & \(F=A \bullet B\) & \(F=A\) plus \(\bar{B}\) plus Carry \\
\hline H & H & \(F=A+B\) & F \(=\) A times 2 \\
\hline
\end{tabular}
\(P_{D}=575 \mathrm{~mW}\) typ/pkg (No Load)
\(\mathrm{t}_{\mathrm{pd}}=7.5\) ns typ ( \(A\) or \(B\) to \(F\) or \(C_{n+2}\) )
\(=2.7\) ns typ \(\left(C_{n}\right.\) to \(C_{n+2}\) or \(\left.F\right)\)
\(=6.5 \mathrm{~ns} \operatorname{typ}\left(\mathrm{~A}\right.\) to \(\mathrm{P}_{\mathrm{G}}\) or \(\mathrm{G}_{\mathrm{G}}\) )


L SUFFIX CERAMICPACKAGE

CASE 620

The MC10182/MC10582 is a high-speed arithmetic logic unit capable of performing 4 logic operations and 4 arithmetic operations on two 2-bit words. Full internal carry is incorporated for arithmetic operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs ( SO and S 1 ) as indicated in the tables of arithmetic/logic functions. Group carry propagate ( \(\mathrm{P}_{\mathrm{G}}\) ) and carry generate ( \(\mathrm{G}_{\mathrm{G}}\) ) are provided for a second order look ahead carry using the MC10179. The internal carry is enabled by applying a low level voltage to the mode control input (M).

The MC10182 provides an alternate to the MC10181 four-bit ALU for applications not requiring the extended functions of the MC10181 or for applications requiring a 16 -pin package. The MC10182 also differs from the MC10181 in that Word A and Word B are treated equally for addition and subtraction (A plus B, A minus B, B minus A).

\section*{PSUFFIX}

PLASTIC PACKAGE
CASE 648
MC10182 only


FSUFFIX
CERAMICPACKAGE
CASE 650
MC10582 only
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 152 & - & 152 & - & 138 & - & 152 & - & 152 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & & & & & & & & & & & \(\mu \mathrm{Adc}\) \\
\hline Pins 7,9,10 & & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \\
\hline Pins 5,12 & & - & 660 & - & 620 & - & 390 & - & 390 & - & 390 & \\
\hline Pins 6,11 & & - & 495 & - & 460 & - & 290 & - & 290 & - & 290 & \\
\hline Pin 13 & & - & 595 & - & 560 & - & 350 & - & 350 & - & 350 & \\
\hline Switching Times & & & & & & & & & & & & ns \\
\hline Propagation Delay & \(t_{\text {pd }}\) & & & & & & & & & & & \\
\hline \(C_{n}\) to \(C_{n+2}\) or \(F\) & & 1.5 & 6.1 & 1.5 & 5.9 & 1.5 & 5.6 & 1.6 & 6.2 & 1.6 & 6.6 & \\
\hline M or S to \(\mathrm{F} ; \mathrm{A}\) or B to \(\mathrm{P}_{\mathrm{G}}\) or \(\mathrm{G}_{\mathrm{G}}\) & & 2.3 & 10.8 & 2.3 & 10.5 & 2.3 & 10 & 2.4 & 11 & 2.4 & 11.7 & \\
\hline A0 or B0 to F; A1 or B1 to F1 & & 2.3 & 10.8 & 2.3 & 10.5 & 2.3 & 10 & 2.4 & 11 & 2.4 & 11.7 & \\
\hline \(A 0, B 0\), or \(A 1\) to \(C_{n+2}\) & & 2.3 & 10.8 & 2.3 & 10.5 & 2.3 & 10 & 2.4 & 11 & 2.4 & 11.7 & \\
\hline B 1 to \(\mathrm{C}_{\mathrm{n}+2}\) & & 2.8 & 13 & 2.8 & 12.6 & 2.8 & 12 & 2.9 & 13.2 & 2.9 & 14 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.5 & 4.9 & 1.5 & 4.7 & 1.5 & 4.5 & 1.6 & 5.0 & 1.6 & 5.3 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & M & & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{H} & \multicolumn{5}{|c|}{H} & \multicolumn{5}{|c|}{H} & \multicolumn{6}{|c|}{H} \\
\hline Inpu & & & S1 & & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{H} & \multicolumn{5}{|c|}{H} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{H} & \multicolumn{6}{|c|}{H} \\
\hline & & & So & & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{H} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{H} & \multicolumn{5}{|c|}{L} & \multicolumn{5}{|c|}{H} & \multicolumn{5}{|c|}{L} & \multicolumn{6}{|c|}{H} \\
\hline A1 & B1 & AO & & & \multicolumn{5}{|l|}{F1 FO P \(\mathrm{P}_{\mathrm{G}} \mathrm{G}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} & \multicolumn{5}{|l|}{F1 F0 \(\mathrm{PGGG}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} & \multicolumn{5}{|l|}{F1 FO P \({ }_{\mathrm{G}} \mathrm{G}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} & \multicolumn{5}{|l|}{F1 F0 P \(\mathrm{PG} \mathrm{G}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} & \multicolumn{5}{|l|}{F1 \(\mathrm{FO}_{\mathrm{GG}} \mathrm{G}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} & \multicolumn{5}{|l|}{F1 \(\mathrm{FO}^{\text {PG }} \mathrm{G}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} & \multicolumn{5}{|l|}{F1 F0 PG \(\mathrm{G}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} & \multicolumn{6}{|l|}{F1 F0 PG \(\mathrm{G}_{\mathrm{G}} \mathrm{C}_{\mathrm{n}+2}\)} \\
\hline L L & L & L & & & & L & H & L & L & H & H & \(L\) & H & L & H & H & L & H & L & L & L & H & L & L & H & H & H & L & \(L\) & & L & \(L\) & H & L & & - L & L & H & L & L & L & L L & L & L & L \\
\hline L & L & L & & & & H & H & L & L & & L & L & H & H & & L & L & H & H & & H & H & L & L & H & H & H & L & \(L\) & & L & L. & H & H & & L L & L. & H & H & & L & L & L & L & \(L\) \\
\hline L L & L & L & H & \(L\) & & H & H & L & L & & L & H & H & H & H & L & H & L & L & & L & H & L & L & H & L & H & L & L & & H & H & H & H & & L L & L & L & L. & & H & H H & H & L & L \\
\hline L & L & L & H & H & & L & H & L & L & L & H. & H & H & H & H & H & H & L & L & L & H & H & L & L & H & L & H & L & \(L\) & & H & H & H & H & & L & L & L & L & & H & H H & H & L & \(L\) \\
\hline & L & H & L & & & H & H & L & L & H & L & H & L & L & & L & H & H & H & & L & H & L & L & & L & H & L & \(L\) & & H & H & L & \(L\) & & L L & L & H & L & & H & H H & H & L & L \\
\hline \(L\) & \(L\) & H & L & & & L & H & L & \(L\) & H & H & H & L & L & & H & H & H & H & & H & H & L & L & & L & H & \(L\) & \(L\) & & H & H & L & \(L\) & & L L & L & H & H & & H & H H & H & L & L \\
\hline L & L & H & H & L & H & L & H & L & L & H & H & L & H & L & H & H & L & H & L & H & L & H & L & L & H & H & H & L & L & & L & L & H & \(L\) & & H & H H & H & H & & H & H H & H & L & \(L\) \\
\hline L & L & H & H & H & & H & H & L & L & L & L & L & H & H & \(L\) & L & L & H & H & H & H & H & L & L & H & H & H & L. & \(L\) & & L L & L & H & H & & L H & H H & H & H & L & & H H & H & L & L \\
\hline L & H & L & & L & H & L & H & L & L & L & H & H & H & H & L & H & H & L & L & L & L & H & L & L & L & H & H & L & L & & H L & H & H & H & & - L & L & L & \(L\) & H & & L H & H & L & L \\
\hline L H & H & L & & H & & H & H & L & L & H & L & H & H & H & H & L & H & L & L & & H & H & L & L & & H & H & L & \(L\) & & H L & H & H & H & & L & L & L & L. & H & L & L H & H & L & L \\
\hline L H & H & L & H & L & & H & L & H & L & H & L & H & H & H & & L & H & L & L & & L & H & L & L & & L & L & H & L & & H H & H & H & H & & L & \(L\) & L & \(L\) & H & H & H H & H & L & \(L\) \\
\hline L & H & L & H & H & & L & L & H & H & H & H & H & H & H & & H & H & L & L & & H & H & L & L & & L & L & H & H & & H H & H & H & H & & - L & L & \(L\) & L & H & & H H & H & L & L \\
\hline L & H & H & L & & & H & L & H & L & L & L & H & H & H & H & L & H & L & L & H & L & H & L & L & & L & L & H & L & & H H & H & H & H & & - L & \(L\) & \(L\) & \(L\) & H & & H H & H & L & \(L\) \\
\hline L & H & H & L & H & & L & L & H & H & & H & H & H & H & H & H & H & L & L & & H & H & L & L & & L & L & H & H & & H H & H & H & H & & L L & L & L & \(L\) & H & & H H & H & L & \(L\) \\
\hline L & H & H & H & L & & L & H & H & H & & H & H & H & H & & H & H & L & L & H & L & H & L & L & & H & H & H & H & & H L & H & H & H & & H & H H & L & L & H & & H H & H & L & \(L\) \\
\hline L & H & H & H & H & & H & H & H & H & H & L & H & H & H & H & L & H & L & L & H & H & H & L & L & & H & H & H & H & & H L & H & H & H & & L H & H H & L & L & H & & H H & H & L & L \\
\hline H & L & L & L & L & H & L & H & L & L & L & H & H & L & L & L & H & H & H & H & L & L & H & H & H & & H & H & \(L\) & L & & H L & H & L & L & & - L & L & H & L & H & & L H & H & H & H \\
\hline H & L & L & L & & & H & H & L & L & H & L & H & L & L & H & L & H & H & H & & H & H & H & H & & H & H & L & L & & H L & H & L & \(L\) & & L L & L & H & H & H & & L H & H & H & H \\
\hline H & L & L & \(\mathrm{H}^{\prime}\) & L & H & H & L & H & L & H & L & H & L & L & L & L & H & H & H & & L & H & H & H & & L & L & H & L & & H H & H & L & L & & L L & L & L & L & H & & H H & H & H & H \\
\hline H & L & L & H & H & & L & L & H & H & H & H & H & L & \(L\) & L & H & H & H & H & & H & H & H & H & & L & L & H & H & & H H & H & L & L & & L L & L & L & L. & H & & H H & H & H & H \\
\hline H & L & H & L & & H & H & L & H & L & L & L & H & L & L & H & L & H & H & H & & L & H & H & H & & L & 1 & H & \(L\) & & H H & H & L & L & & L L & L & H & \(L\) & H & & H H & H & H & H \\
\hline H & L & H & L & H & & L & L & H & H & & H & H & L & L & H & H & H & H & H & & H & H & H & H & & L & L & H & H & & H H & H & L & \(L\) & & L L & L & \(\mathrm{H}^{\prime}\) & H & H & & H H & H & H & H \\
\hline H & L & H & H & L & & L & H & H & H & L & H & H & L & L & & H & H & H & H & & L & H & H & H & & H & H & H & H & & H L & H & L & L & & H & H H & H & H & H & & H H & H & H & H \\
\hline H & L & H & H & H & L & H & H & H & H & H & L & H & L & L & H & L & H & H & H & H & H & H & H & H & L & H & H & H & H & & H L & H & L & \(L\) & & - H & H H & H & H & H & & H H & H & H & H \\
\hline H & H & L & L & L & & L & H & H & H & H & H & L & H & L & & H & L & H & L & & L & H & H & H & & H & H & H & H & & L & L & H & L & & H L & H & H & H & H & & L H & H & H & H \\
\hline H & H & \(L\) & L & H & & H & H & H & H & L & L & \(L\) & H & H & L & L & L & H & H & & H & H & H & H & & H & H & H & H & & L L & L & H & H & & H L & H & H & H & H & & L H & H & H & H \\
\hline H & H & L & H & L & L & H & H & H & H & L & L & H & H & H & H & L & H & L & L & & L & H & H & H & H & L & H & H & H & & H & H & H & H & & H L & - H & H & H & H & & H H & H & H & H \\
\hline H & H & L & H & H & H & L & H & H & H & L & H & H & H & H & H & H & H & L & L & & H & H & H & H & H & L & H & H & H & & H & H & H & H & & H L & H & H & H & H & H & H H & H & H & H \\
\hline H & H & H & L & L & L & H & H & H & H & H & L & H & L & L & L & L & H & H & H & & L & H & H & H & & L & H & H & H & & H & H & L & \(L\) & & H L & H & \(\mathrm{H}^{\text {H }}\) & H & H & & H H & H & H & H \\
\hline H & H & H & L & H & & L & H & H & H & H & H & H & L & L & & H & H & H & H & & H & H & H & H & & L & H & H & H & & H & H & L & \(L\) & & H L & H & H & H & H & & H H & H & H & H \\
\hline H & H & H & H & L & H & L & H & H & H & H & H & L & H & L & H & H & L & H & L & & L & H & H & H & & H & H & H & H & & L & L & H & L & & H H & H H & H & H & H & & H H & & H & H \\
\hline H & H & H & H & H & H & H & H & H & H & L & L & L & H & H & L & L & L & H & H & H & H & H & H & H & H & H & H & H & H & & L & L & H & H & & H H & H H & H & H & H & H & H H & H & H & H \\
\hline
\end{tabular}

These outputs are not normally used during logic operation.

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Y-1 & YO & Y 1 & \(\overline{\mathbf{P}}\) & A & B & C & Operation & Complementor \\
\hline L & L & L & H & L & \(L\) & L & Add Zero & Direct \\
\hline H & L & L & H & H & L & L & Add 1X & Direct \\
\hline L & H & \(L\) & H & H & \(L\) & \(L\) & Add 1X & Direct \\
\hline H & H & L & H & L. & H & L & Add 2X & Direct \\
\hline L & L & H & H & \(L\) & H & H & Sub 2X & Invert \\
\hline H & L & H & H & H & L & H & Sub 1x & Invert \\
\hline L & H & H & H & H & \(L\) & H & Sub 1x & Invert \\
\hline H & H & H & H & L & L & H & Sub Zero & Invert \\
\hline L & L & L & L & L & \(L\) & L & Sub Zero & Direct \\
\hline H & \(L\) & L & \(L\) & H & \(L\) & H & Sub 1x & Invert \\
\hline L & H & L & L & H & L & H & Sub 1x & Invert \\
\hline H & H & L & L & \(L\) & H & H & Sub 2x & Invert \\
\hline L & \(L\) & H & L & \(L\) & H & L & Add 2X & Direct \\
\hline H & L & H & L & H & \(L\) & L & Add \(1 \times\) & Direct \\
\hline L & H & H & \(L\) & H & \(L\) & L & Add \(1 \times\) & Direct \\
\hline H & H & H & L & L & L & H & Add Zero & Invert \\
\hline
\end{tabular}

The MC10183 is a \(4 \times 2\) bit multiplier that can multiply 2 's complement numbers producing a 2 's complement product without correction. The device can be used as a \(4 \times 2\) bit multiplier cell to build larger iterative arrays.

The part performs the function defined as \(F=X Y+K\), where \(K\) is an input field used to add partial products in an array or to add a constant to the least significant part of the array product. The algorithm used is a modified Booth's algorithm or multiplier coding technique. The device consists of a shift network and an adder/subtracter in which 0, 1 times \(X\), or 2 times \(X\) is either added or subtracted to input constant \(K\). The \(Y\) inputs control multiplication as shown in the Truth Table.

The most significant digit in a word carries a negative weight allowing 2's complement numbers of various lengths to be multiplied. An \(M\)-bit by \(N\)-bit multiplication produces an \(M+N\) bit product.

The \(\bar{P}\) polarity input allows multiplication in either positive logic ( \(\bar{P}=h i g h\) ) or negative logic ( \(\bar{P}=\) low) representation. Also, mode control \(M\) inverts \(\bar{C}_{n}\) when high and passes \(\bar{C}_{n}\) directly when left low.
\(P_{D}=760 \mathrm{~mW}\) typ/pkg (No Load)
\(\mathrm{t}_{\mathrm{pd}}=50 \mathrm{~ns}\) typ \((8 \times 8\) bit product \()\)
\(\mathrm{t}+, \mathrm{t}-=3.5 \mathrm{~ns}\) typ \((20 \%-80 \%)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 201 & - & 183 & - & 201 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins \(8,9,11,14,15,16,20\) \\
Pins 17,18,19 \\
Pins 5, 6, 7, 10, 13
\end{tabular} & 1 inH & - & 350
320
390 & - & 220
200
245 & - & \[
\begin{aligned}
& 220 \\
& 220 \\
& 245
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times & & & & & & & & ns \\
\hline Propagation Delay & \(t_{\text {pd }}\) & & & & & & & \\
\hline \(\underline{\bar{C}}_{n}\) to \(\overline{\mathrm{C}}_{n+4}\) & & 1.0 & 5.3 & 1.0 & 5.0 & 1.0 & 5.5 & \\
\hline \(\bar{C}_{n}\) to \(\mathrm{S} ; \mathrm{X}\) to \(\overline{\mathrm{C}}_{n+4}\) & & 1.8 & 8.4 & 1.8 & 8.0 & 1.8 & 8.8 & \\
\hline K or X to \(\mathrm{S} ; \overline{\mathrm{C}}_{\mathrm{n}}\) to S4, S5 & & 2.5 & 11 & 2.5 & 10.5 & 2.5 & 11.5 & \\
\hline \(K\) to \(\overline{\mathrm{C}}_{n+4}\) & & 1.6 & 7.3 & 1.6 & 7.0 & 1.6 & 7.7 & \\
\hline \(Y\) to \(S\) or \(\bar{C}_{n+4}\) & & 3.2 & 14.1 & 3.2 & 13.5 & 3.2 & 14.8 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 6.3 & 1.0 & 6.0 & 1.0 & 6.6 & ns \\
\hline
\end{tabular}

POSITIVE LOGIC DIAGRAM


\section*{MC10183 APPLICATIONS INFORMATION}

The MC10183 is a \(4 \times 2\) bit multiplier that uses a modified Booth's algorithm or multiplier coding technique. The device generates the function: \(S=X \cdot Y+K\)
where
\[
\begin{aligned}
& X=4 \text {-bit multiplicand } \\
& Y=2 \text {-bit multiplier } \\
& K=4 \text {-bit constant }
\end{aligned}
\]

The addition of the constant allows the device to be used in an iterative array of parts for larger words. The algorithm for multiplication is:
\begin{tabular}{|c|c|c|c|}
\hline \(y_{i-1}\) & \(y_{i}\) & \(y_{i+1}\) & Operation \\
\hline 0 & 0 & 0 & add zero \\
\hline 1 & 0 & 0 & add multiplicand \\
\hline 0 & 1 & 0 & add multiplicand \\
\hline 1 & 1 & 0 & add 2 times multiplicand \\
\hline 0 & 0 & 1 & sub 2 times multiplicand \\
\hline 1 & 0 & 1 & sub multiplicand \\
\hline 0 & 1 & 1 & sub multiplicand \\
\hline 1 & 1 & 1 & sub zero \\
\hline
\end{tabular}

\section*{DEVICE OPERATION}

The device consists of three main sections; a decoder, a shifter, and a high speed lookahead carry adder/subtractor.
1. The decoder uses the \(Y\) inputs to generate the control signals for the shifter and the adder/subtractor. Also, the polarity control \(\bar{P}\) is used to allow operation in either positive or negative logic. Referring to the logic diagram, the control signals are:
\[
\begin{aligned}
\mathrm{A}= & \mathrm{Y}_{-1} \oplus \mathrm{Y}_{0}(1 \text { times multiplicand }) \\
\mathrm{B}= & \mathrm{Y}_{-1} \mathrm{Y}_{0} \bar{Y}_{1}+\bar{Y}_{-1} \overline{\mathrm{Y}}_{0} Y_{1} \\
& (2 \text { times multiplicand }) \\
\overline{\mathrm{C}}= & \overline{\mathrm{P}}_{1}+\bar{Y}_{-1} \bar{Y}_{0} \bar{Y}_{1}+\mathrm{PY}_{1}\left(\bar{Y}_{-1}+\bar{Y}_{0}\right) \\
& (\text { add/subtract })
\end{aligned}
\]

The \(\bar{P}\) input is tied to a high logic level or ground for positive logic operation.
2. The shift network is a multiplexer that ripples through number \(X(1\) times multiplicand), shifts number \(X\) by one bit ( 2 times multiplicand), or sets the output to zero. The network is controlled by decoder functions \(A\) and \(B\) which are generated in accordance with the multiply algorithm.
3. The adder/subtractor follows the shift network which performs the actual multiplication. The adder/subtractor produces the sum or difference of the newly formed partial product and the accumulated partial product (constant \(K\) ). Subtraction is accomplished by inverting the shifted product and doing a two's complement addition. The carry in of the least significant bit must be a logic one during subtraction.

The two most significant bits of the product are used for sign detection and overflow for a two's complement multiply. These outputs are used only as the two most significant bits of the accumulated product at each addition level within a multiplier array.

Overflow can occur either as the result of 2 times the multiplicand, and/or of an addition or subtraction. To show all possible conditions (including overflow), the most significant bit (S5) must carry a negative binary weight. To show this for a \(4 \times 2\) bit multiply plus constant, consider the following addition:
\begin{tabular}{ll} 
& \(X_{4}^{\prime} \cdot X_{3}^{\prime} X_{2}^{\prime} X_{1}^{\prime} X_{0}^{\prime}\) \\
+ & Shifter outputs \\
\hline S5 S4 K 3 K 2 K 1 KO & constant \\
\hline
\end{tabular}

The shift network produces 5 product bits (maximum value of 2 times multiplicand) and a 4-bit constant is added to the least signficant end of the product. The K3 bit is repeated to hold the proper binary weight. Because S 5 has a negative weight all possible combinations are represented properly.

If no overflow occurs S4 \(=\mathrm{S} 5\), and S 4 can be used as a sign bit. Under overflow conditions S4 \(\neq \mathrm{S} 5\), and overflow can be detected by EXCLUSIVE-ORing S4 and S5.

\section*{USAGE RULES}

The MC10183 can be used in larger arrays to produce a two's complement product of 2 two's complement numbers. The following rules apply:
1. For an M-bit by \(N\)-bit multiplier, an \((M+N)\)-bit product is formed. The number of MC10183's equals ( \(M^{*} N\) )/8. As an example, an \(8 \times 8\) bit (Figure 1) array requires \((8 \times 8) / 8=\) 8 packages.
2. The MC10183 can be used directly for both positive logic and negative logic representations. The \(\bar{P}\) input can be tied to ground or to a high logic level for positive logic operation, or left at a low logic level for negative logic operation.
3. The \(M\) mode control input is used to invert \(\bar{C}_{n}\) when placed at a high logic level or ground, or passes \(\bar{C}_{n}\) directly when left as a low logic level. When \(\overline{\mathrm{C}}_{n}\) is driven from \(\overline{\mathrm{C}}_{n+4}\) of a preceding device, \(M\) control is left in a low logic state. When \(\bar{C}_{n}\) is the least significant input carry bit for a level of addition with in an array, \(\bar{C}_{n}\) is tied to \(Y_{1}\) of the same device, and the \(M\) input is placed at a high logic level. \(\mathrm{Y}_{1}\) controls when subtraction occurs, and carry in must be equal to a logic one during subtraction.


3

FIGURE 1 - 8-BIT \(\times 8\)-BIT 2 's COMPLEMENT MULTIPLIER

\section*{MC10183}

\section*{\(8 \times 4\) BIT EXAMPLE}

Figure 2 shows 4 MC10183's in an \(8 \times 4\) bit array. A 12 -bit two's complement product is produced from a 4-bit multiplier and an 8-bit multiplicand. The array is used for positive logic representation, and all \(\bar{P}\) inputs are tied to ground. At the first level of multiplication, the \(X_{-1}\) and \(Y_{-1}\) inputs are left open (logic " 0 ") because the initial condition is treated as an add operation. The \(K\) inputs are used to add the accumulated partial product at each level of the array. If the initial partial product is zero, the least significant \(K\) inputs are left at a zero logic state (CONSTANT inputs in the figure). However, these inputs can also be used to add a constant to the least significant end of the product.

When the MC10183 is expanded to longer numbers, the carry out \(\left(\bar{C}_{n+4}\right)\) of a device must be rippled to the carry in ( \(\bar{C}_{n}\) ) of the next most significant device at the same level of multiplication. The least significant device must have the carry input equal to zero for an add and equal to one for a subtraction. In observing the multiplication algorithm \(y_{i+1}\) is always equal to 1 for a subtraction, and the carry input can be tied to \(\mathrm{Y}_{1}\). However, the M mode input must be tied to ground for this device to invert the carry input ( \(\bar{C}_{n}\) ) because the input requires a complemented signal.

The S4 and S5 outputs are used only at the most significant part of the array. These two sum outputs only have meaning as the two most significant bits of a two's complement number.

\section*{OTHER ARRAYS}

The normal parallelogram structure consists of several stages, each multiplying two bits of multiplier times the multiplicand and adds the partial product. In larger arrays, faster configurations can be made by moving some multiplier blocks while maintaining the relative weight of each partial product. The typical times possible for various N -bit \(\times \mathrm{N}\)-bit arrays are:
\begin{tabular}{ccc}
\begin{tabular}{c} 
Number \\
of \\
Bits
\end{tabular} & \begin{tabular}{c} 
Total \\
Multiply \\
Time (ns)
\end{tabular} & \begin{tabular}{c} 
Package \\
Count
\end{tabular} \\
\cline { 1 - 1 } 12 & & 43 \\
16 & 97 & \begin{tabular}{c}
8 \\
18
\end{tabular} \\
& 90 & 32
\end{tabular}

The times do not include wiring delays.
Because of the versatility of the MC10183, many other types of arrays can also be built. Faster arrays using additional adders, pipeline techniques, one's complement and magnitude multipliers, and truncated product multipliers can all be built.

\section*{Multiplicand}


FIGURE 2 - 8-BIT BY 4-BIT 2's COMPLEMENT MULTIPLIER

\title{
MC10186/MC10586
}

HEX D MASTER-SLAVE FLIP-FLOP WITH RESET


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

ELECTRICAL CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 121 & - & 121 & - & 110 & - & 121 & - & 121 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 5, 6, 7, 10, 11, 12 \\
Pin 9 \\
Pin 1
\end{tabular} & 1 inH & - & \[
\left|\begin{array}{l}
375 \\
525 \\
975
\end{array}\right|
\] & - & \[
\begin{aligned}
& 350 \\
& 495 \\
& 920
\end{aligned}
\] & - & \[
\begin{aligned}
& 220 \\
& 310 \\
& 575
\end{aligned}
\] & - & \[
\left|\begin{array}{l}
220 \\
310 \\
575
\end{array}\right|
\] & - & \[
\begin{aligned}
& 220 \\
& 310 \\
& 575
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \({ }_{\text {tpd }}\) & 1.6 & 4.9 & 1.6 & 4.6 & 1.6 & 4.5 & 1.6 & 5.0 & 1.6 & 5.3 & ns \\
\hline Rise Time, Fall Time ( \(20 \%\) to \(80 \%\) ) & t+, t- & 1.0 & 4.3 & 1.0 & 4.1 & 1.1 & 4.0 & 1.1 & 4.4 & 1.0 & 4.7 & ns \\
\hline Setup Time & \(\mathrm{t}_{\text {set }}\) & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & 2.5 & - & ns \\
\hline Hold Time & thold & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & 1.5 & - & ns \\
\hline Toggle Frequency & \({ }^{\text {f }}\) og & 125 & - & 125 & - & 125 & - & 125 & - & 125 & - & MHz \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Typ & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 46 & - & 34 & 42 & - & 46 & mAdc \\
\hline ```
Input Current
    Pins 5, 6, 7, 10, 11, 12
    Pin 9
``` & 1 inH & - & \[
\begin{aligned}
& 425 \\
& 460
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Data (B) Enable (A) & \(t_{\text {pd }}\) & - & - & - & \[
\begin{aligned}
& 2.0 \\
& 2.5
\end{aligned}
\] & - & - & - & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & \(\mathrm{t}^{+}, \mathrm{t}^{-}\) & - & - & - & 2.0 & - & - & - & ns \\
\hline
\end{tabular}

This is advance information and specifications are subject to change without notice.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 44 & - & 40 & - & 44 & mAdc \\
\hline ```
Input Current
    Pins 5, 6, 7, 10, 11, }1
    Pin 9
``` & 1 inH & - & \[
\begin{aligned}
& 425 \\
& 890
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 555
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 555
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay Data (B) \\
Enable (A)
\end{tabular} & \({ }^{\text {p }}\) d & \[
\begin{aligned}
& 1.0 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 3.3 \\
& 3.9
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.1
\end{aligned}
\] & 2.9
3.5 & \[
\begin{aligned}
& 1.0 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 3.3 \\
& 3.9
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & \(\mathrm{t}^{+}, \mathrm{t}^{-}\) & 1.1 & 3.7 & 1.1 & 3.3 & 1.1 & 3.7 & ns \\
\hline
\end{tabular}
(8)

\(V_{\mathrm{CC} 1}=\operatorname{Pin} 1(5)\)
\(V_{\text {CC2 }}=\operatorname{Pin} 16(4)\)
\(V_{E E}=\operatorname{Pin} 8(12)\)
\(V_{S S}=\) Pin 9 (13) Translator \(V_{C C}=\operatorname{Pin} 9\) (13) Receiver
(15)

\(P_{D}=245 \mathrm{~mW}\) typ/pkg (No Load)
\(\mathrm{t}_{\mathrm{pd}}=2.5 \mathrm{~ns}\) typ
\(\mathrm{t}+, \mathrm{t}-=2.0 \mathrm{~ns}\) typ ( \(20 \%\) to \(80 \%\) )


P SUFFIX
PLASTIC PACKAGE
CASE 648
MC10190 only


L SUFFIX
CERAMIC PACKAGE
CASE 620

The MC10190/MC10590 is a quad translator for interfacing from IBM MST-type logic signals to standard MECL 10,000 logic levels. This circuit features differential inputs for high noise environments or may be used with single ended lines by tieing one of the inputs to ground (translator), or \(\mathrm{V}_{\mathrm{BB}} \cong 1.29 \mathrm{~V}\) (receiver). Since the device is designed to accept signals centered around ground, it is a useful interface element for many communication systems. When pin 9 is connected to \(\mathrm{V}_{\mathrm{CC}}\) (Gnd) the circuit becomes a line receiver for MECL signals. The outputs go to a low level whenever the inputs are left floating.


F SUFFIX
CERAMIC PACKAGE
CASE 650 MC10590 only

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

\section*{SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ \(25^{\circ} \mathrm{C}\)}


NOTE: All power supply and logic levels are shown shifted 2 volts positive.

ELECTRICAL CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\begin{tabular}{l}
@ Test \\
Temperature
\end{tabular}} & \multicolumn{12}{|c|}{TEST VOLTAGE VALUES} \\
\hline & \multicolumn{12}{|c|}{(Volts)} \\
\hline & \(\mathrm{V}_{\text {IH } \text { max }}\) & \(V_{\text {IL min }}\) & \(\mathrm{V}_{\text {IHA } \text { min }}\) & \(V_{\text {ILA max }}\) & \(\mathrm{V}_{\text {IHM }}{ }^{*}\) & \(\mathrm{V}_{\text {ILM }}{ }^{*}\) & \(\mathrm{V}_{\mathrm{IHH}}{ }^{*}\) & \(\mathrm{V}_{\text {ILH }}{ }^{*}\) & \(\mathrm{V}_{\mathrm{IHL}}{ }^{*}\) & \(\mathrm{V}_{\text {ILL }}{ }^{*}\) & \(\mathrm{V}_{\text {SS }}{ }^{*}\) & \(\mathrm{V}_{\mathrm{EE}}\) \\
\hline & \multicolumn{12}{|l|}{MC10190} \\
\hline \(-30^{\circ} \mathrm{C}\) & -0.890 & -1.890 & -1.205 & -1.500 & +0.374 & -0.523 & +0.186 & -0.850 & -1.486 & -2.53 & +1.25 & -5.2 \\
\hline \(+25^{\circ} \mathrm{C}\) & -0.810 & -1.850 & -1.105 & -1.475 & +0.440 & -0.490 & +0.186 & -0.850 & -1.486 & -2.53 & +1.25 & -5.2 \\
\hline \(+85^{\circ} \mathrm{C}\) & -0.700 & -1.825 & -1.035 & -1.440 & +0.548 & -0.454 & +0.186 & -0.850 & -1.486 & -2.53 & +1.25 & -5.2 \\
\hline & \multicolumn{12}{|l|}{MC10590} \\
\hline \(-55^{\circ} \mathrm{C}\) & -0.880 & -1.920 & -1.255 & -1.510 & +0.344 & -0.538 & +0.186 & -0.850 & -1.486 & -2.53 & +1.25 & -5.2 \\
\hline \(+25^{\circ} \mathrm{C}\) & -0.780 & -1.850 & -1.105 & -1.475 & +0.440 & -0.490 & +0.186 & -0.850 & -1.486 & -2.53 & +1.25 & -5.2 \\
\hline \(+125^{\circ} \mathrm{C}\) & -0.630 & -1.820 & -1.000 & -1.400 & +0.620 & -0.430 & +0.186 & -0.850 & -1.486 & -2.53 & +1.25 & -52. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multirow[b]{2}{*}{Conditions} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & & \\
\hline \multirow[t]{2}{*}{Power Supply Drain Current} & IE & - & 57 & - & 57 & - & 52 & - & 57 & - & 57 & mAdc & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{\text {in }}=V_{I H \max }(\text { Pins } 4,6,10,12), \\
& V_{\text {IL }} \min (\text { Pins } 5,7,11,13) .
\end{aligned}
\]} \\
\hline & \({ }^{\text {ICC }}\) & - & 27 & - & 27 & - & 27 & - & 27 & - & 27 & mAdc & \\
\hline Input Current & 1 inH & - & 80 & - & 70 & - & 45 & - & 45 & - & 45 & \(\mu\) Adc & \(\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {IH }}\) max to P.U.T., \(\mathrm{V}_{\text {IL }}\) min to the other input of that gate. Test one input at a time. \\
\hline Reverse Leakage Current & \({ }^{\text {I CBO }}\) & - & 1.5 & - & 1.5 & - & 1.0 & - & 1.0 & - & 1.0 & \(\mu \mathrm{Adc}\) & \(V_{\text {in }}=V_{E E}\) to P.U.T., one input at a time. \\
\hline \begin{tabular}{l}
Output Logic Levels \\
(Translator) \\
Common Mode \\
Rejection Test (Receiver) \\
MC10190 \\
MC10590
\end{tabular} & \(\mathrm{V}_{\mathrm{OH}}\) & \[
-1.080
\] & \[
-\overline{-}
\] & \[
\left\lvert\, \begin{gathered}
-1.060 \\
-
\end{gathered}\right.
\] & \[
\left\lvert\, \begin{gathered}
-0.890 \\
-
\end{gathered}\right.
\] & \[
\left|\begin{array}{l}
-0.960 \\
-0.930
\end{array}\right|
\] & \[
\left|\begin{array}{l}
-0.810 \\
-0.780
\end{array}\right|
\] & \[
-0.890 \mid
\] & -0.700
- & -0.825 & \[
-\frac{-}{-0.630}
\] & Vdc & \begin{tabular}{l}
Translator (Pin 9 \(=\mathrm{V}_{\mathrm{SS}}=+1.25\) Vdc : \(\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {ILM }}\) to one input of the gate under test and \(V_{\text {IHM }}\) to the other input of that gate. \\
Receiver (Pin \(9=V_{C C}=\) Ground): \(V_{\text {in }}=V_{\text {IHH }}\) or \(V_{\text {IHL }}\) to one input of each gate under test and \(V_{\text {ILH }}\)
\end{tabular} \\
\hline \begin{tabular}{l}
MC10190 \\
MC10590
\end{tabular} & \(\mathrm{V}_{\mathrm{OL}}\) & \[
-1 . \overline{-}
\] & \[
-1.655
\] & -1.890 & -1.675 & \[
\begin{array}{|c|}
\hline-1.850 \\
-.1 .850
\end{array}
\] & \[
\left|\begin{array}{l}
-1.650 \\
-1.620
\end{array}\right|
\] & \[
-1.825
\] & -1.615 & \[
\left|\begin{array}{c}
- \\
-1.820
\end{array}\right|
\] & \[
-1 .
\] & Vdc & or \(V_{\text {ILL }}\), respectively, to the other input of that gate. \\
\hline Switching Times Propagation Delay & \({ }^{t} \mathrm{pd}\) & 1.0 & 4.0 & 1.0 & 3.9 & 1.0 & 3.7 & 1.0 & 4.1 & 1.0 & 4.3 & ns & See switching times test circuit and waveforms. \\
\hline Rise Time, Fall Time & t+, t- & 1.1 & 4.6 & 1.1 & 4.5 & 1.5 & 4.3 & 1.1 & 4.7 & 1.1 & 5.0 & ns & \\
\hline
\end{tabular}
\({ }^{*} \mathrm{~V}_{\mathrm{SS}}=\) IBM Supply \(\mathrm{V}_{\text {oltage }}\). Unless otherwise specified, \(\mathrm{Pin} 9=\mathrm{V}_{\mathrm{SS}}=+1.25 \mathrm{Vdc}\).
\(V_{\text {IHM }}=\) Input logic " 1 " for IBM levels.
\(V_{\text {ILM }}=\) Input logic " 0 " for IBM levels.
\(V_{\text {IHH }}=\) Input logic " 1 " level shifted positive for common mode rejection tests.
\(V_{\text {ILH }}=\) Input logic " 0 " level shifted positive for common mode rejection tests.
\(V_{\text {IHL }}=\) Input logic " 1 " level shifted negative for common mode rejection tests.
\(V_{\text {ILL }}=\) Input logic " 0 " level shifted negative for common mode rejection tests.
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{MC10191/MC10591 \\ HEX MECL 10,000 TO MST TRANSLATOR}
The MC10191/MC10591 is a hex MECL 10,000 to IBM MST type logic translator. A common enable (active low) is provided for gating. Open emitter outputs are provided to permit direct transmission line driving.
The MC10191/MC10591 is useful for interfacing to both MST-II and MST-IV systems.
\begin{tabular}{|c|c|c|}
\hline Data & Enable & Output \\
\hline\(L\) & \(L\) & \(L\) \\
\(L\) & \(H\) & \(L\) \\
\(H\) & \(L\) & \(H\) \\
\(H\) & \(H\) & \(L\) \\
\hline
\end{tabular}
\(V_{\mathrm{CC} 1}=\operatorname{Pin} 1(5)=+1.25 \mathrm{Vdc}\)
\(V_{C C 2}=P\) in \(16(4)=\) Gnd
\(V_{E E}=P\) in \(8(12)=-5.2 \mathrm{Vdc}\)
\(P_{D}=170 \mathrm{~mW}\) typ/pkg (No Load)
\(t_{p d}=2.2 \mathrm{~ns}\) typ (Data to Output)
\(=3.3 \mathrm{~ns}\) typ (Enable to Output)

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline \multirow[t]{2}{*}{Power Supply Drain Current} & \({ }^{\prime} \mathrm{E}\) & - & 39 & - & 39 & - & 35 & - & 39 & \(\rightarrow\) & 39 & mAdc \\
\hline & \({ }^{\prime} \mathrm{CC}\) & - & 23 & - & 23 & - & 23 & - & 23 & - & 23 & mAdc \\
\hline \multirow[t]{4}{*}{Input Current Pins 5, 6, 7, 10, 11, 12 Pin 9} & \multirow[t]{3}{*}{\(\mathrm{l}_{\text {inH }}\)} & & & & & & & & & & & \multirow[t]{3}{*}{\(\mu \mathrm{Adc}\)} \\
\hline & & - & 415 & - & 390 & - & 245 & - & 245 & - & 245 & \\
\hline & & - & 450 & - & 425 & - & 265 & - & 265 & - & 265 & \\
\hline & \(\mathrm{I}_{\text {inL }}\) & 0.5 & - & 0.5 & - & 0.5 & - & 0.3 & - & 0.3 & - & \(\mu \mathrm{Adc}\) \\
\hline Logic "1" Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & +0.111 & +0.344 & +0.156 & \(+0.374\) & +0.255 & +0.440 & +0.327 & +0.548 & +0.375 & +0.620 & Vdc \\
\hline Logic ' 0 "' Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & -0.538 & -0.338 & -0.523 & -0.323 & -0.490 & -0.290 & -0.454 & -0.254 & -0.430 & -0.230 & Vdc \\
\hline Logic "1" Threshold Voltage & \(\mathrm{V}_{\mathrm{OHA}}\) & +0.091 & - & +0.136 & - & +0.235 & - & +0.307 & - & +0.355 & - & Vdc \\
\hline Logic " 0 " Threshold Voltage & \(\mathrm{V}_{\text {OLA }}\) & - & -0.318 & - & -0.303 & - & -0.270 & - & -0.234 & - & -0.210 & Vdc \\
\hline Switching Times & & & & & & & & & & & & ns \\
\hline Propagation Delay & \({ }^{\text {tpd }}\) & & & & & & & & & & & \\
\hline Data & & 1.0 & 3.7 & 1.0 & 3.6 & 1.0 & 3.4 & 1.0 & 3.7 & 1.0 & 4.0 & \\
\hline Enable & & 1.0 & 4.9 & 1.0 & 4.7 & 1.0 & 4.5 & 1.0 & 5.0 & 1.0 & 5.3 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.1 & 4.6 & 1.1 & 4.5 & 1.1 & 4.3 & 1.1 & 4.7 & 1.1 & 5.0 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ \(25^{\circ} \mathrm{C}\)


50 -ohm termination to ground lo-
cated in each scope channel input.



P SUFFIX
PLASTIC PACKAGE CASE 648 MC10194 Only


L SUFFIX
CERAMICPACKAGE
CASE 620



\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multirow[b]{2}{*}{Conditions} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & & \\
\hline Power Supply Drain Current & \[
I_{E}
\] & - & 107 & - & 107 & - & 97 & - & 107 & - & 107 & mAdc & Inputs open. See DC Test Configuration and Logic Level Description \\
\hline \begin{tabular}{l}
Input Current \\
Data Inputs \\
Bus Terminals
\end{tabular} & 1 inH & - & \[
\begin{gathered}
565 \\
45
\end{gathered}
\] & - & \[
\begin{gathered}
525 \\
40
\end{gathered}
\] & - & \[
\begin{gathered}
330 \\
25
\end{gathered}
\] & - & \[
\begin{gathered}
330 \\
25
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{gathered}
330 \\
25
\end{gathered}
\] & \(\mu \mathrm{Adc}\) & \begin{tabular}{l}
\(V_{\text {IHMAX }}\) to Data Inputs. \\
\(\mathrm{V}_{\mathrm{CH}}\) to Bus terminals, Data inputs open.
\end{tabular} \\
\hline Input Leakage Current Bus Terminals & \(l_{\text {inL }}\) & - & \[
35
\] & - & 32 & - & 20 & - & 20 & - & 20 & \(\mu \mathrm{Adc}\) & \(\mathrm{V}_{\mathrm{CL}}\) to Bus termınals, Data inputs open. \\
\hline Bus Driver Zero Voltage Level & \(V_{\text {Bus0 }}\) & -10 & +10 & -10 & +10 & -10 & +10 & -10 & +10 & -10 & +10 & mVdc & \({ }^{\text {I }} \mathrm{CS}\) off, Data inputs open or \(\mathrm{V}_{\text {IL }}\) - \\
\hline Bus Driver High Voltage Level & \(V_{\text {BusH }}\) & -0.890 & -0.690 & -0.915 & -0.715 & -0.970 & -0.770 & -1.030 & -0.830 & -1.070 & -0.870 & Vdc & \({ }^{\text {I }} \mathrm{CS}\) off, \(\mathrm{V}_{\text {IHMAX }}\) to Data Inputs. Or ICS on, Data inputs open or \(V_{\text {IL }}\). \\
\hline Bus Driver Low Voltage Level & \(V_{\text {BusL }}\) & -1.658 & -1.458 & -1.708 & -1.508 & -1.818 & -1.618 & -1.938 & -1.738 & -2.018 & -1.818 & Vdc & 'CS on, V/IHMAX to Data Inputs. \\
\hline Bus Driver Zero Threshold Voltage Level & V Bus0A & -30 & - & \(-30\) & - & -30 & 1 - & -30 & - & -30 & - & mVdc & Ics off, VILAMAX to Data inputs (one at a time). \\
\hline \multirow[t]{2}{*}{Bus Driver High Threshold Voltage Level} & \(\mathrm{V}_{\text {Bus }}{ }^{\text {a }}\) (1) & -0.910 & -0.670 & -0.935 & -0.695 & -0.990 & -0.750 & \(-1.050\) & -0.810 & -1.090 & -0.850 & Vdc & 'CS off, VIHAMIN to Data inputs (one at a time). \\
\hline & VBusHA (2) & -0.910 & -0.670 & -0.935 & -0.695 & -0.990 & -0.750 & -1.050 & -0.810 & -1.090 & -0.850 & Vdc & ICS on, VILAMAX to Data inputs (one at a time). \\
\hline Bus Driver Low Threshold Voltage Level & VBusLA & - & \(-1.438\) & - & -1.488 & - & -1.598 & - & -1.718 & - & -1.798 & Vdc & ICS on, VIHA MIN to Data inputs (one at a time). \\
\hline Switching Times Propagation Delay Data to Bus Bus to Data Out & \({ }^{t} \mathrm{pd}\) & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 3.2 \\
& 4.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 3.1 \\
& 4.5
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.9 \\
& 4.3
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 3.2 \\
& 4.7
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 3.4 \\
& 5.0
\end{aligned}
\] & ns & 50\% to 50\%. See Switching Time Test Circuit and Waveforms. \\
\hline Rise Time, Fall Time Data Outputs Bus Outputs & \[
\mathrm{t}+\mathrm{t}-
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{array}{r}
4.5 \\
3.6
\end{array}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 4.4 \\
& 3.5
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 4.2 \\
& 3.3
\end{aligned}
\] & \[
\begin{aligned}
& 1.1 \\
& 1.1
\end{aligned}
\] & \[
\begin{aligned}
& 4.6 \\
& 3.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 4.9 \\
& 3.9
\end{aligned}
\] & ns & 20\% to 80\% \\
\hline
\end{tabular}
(1) \(V_{\text {Bushat }}\) denotes the upper output threshold level with \(\mathrm{V}_{1}\) HAmin applied and the external current source, ICS off.


\section*{Definitions}
\(V_{C L}=\) Low bias voltage for testing bus driver input loading
\(V_{\mathrm{CH}}=\) High bias voltage for testing bus driver input loading
'CS1 = External current source input to the bus driver
ICS1A = Upper threshold level of external current source input to the bus driver
ICSOA = Lower threshold level of external current source input to the bus driver

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ \(\mathbf{2 5}^{\circ} \mathrm{C}\)

50.0 hm termination to ground 10 cated in each scope channel input.

All input and output cables to the scope are equal lengths of 50 -ohm coaxial cable. Wire length should be \(<1 / 4\) inch from \(T P_{\text {in }}\) to input pin and TPout to output pin.


Data to Bus


Bus to Data

NOTE: All power supply and logic levels are shown shifted 2 volts positive.

The MC10194/MC10594 Dual Simultaneous Bus Driver/Receiver is designed for high speed data transfer over multi-port bus lines. Full duplex data transmission can improve system performance by increasing message density and overcoming the requirement to wait two line propagation delay times between messages.

Figure 1 illustrates two types of system operation. One mode of operation is with two drivers on the bus line at locations \(X\) and \(Z\). Any input to \(D_{\text {in }} X\) is seen at \(D_{\text {out }} Z\) one line propagation delay later. Similarly, any input to \(D_{\text {in }} Z\) is transmitted to \(D_{\text {out }} X\). Each driver inhibits the data being sent on the bus from appearing at its receiver output, so full duplex signal transmission is possible. In addition, current source drivers allow two messages to pass on the same line so there are no timing restrictions between sending messages.

A second type of system operation is with a multi-terminal bus as illustrated in Figure 1 by points \(X, Y\), and \(Z\). In this mode, any one terminal can transmit data and all other points will receive the message. Alternately, any two terminals can simultaneously exchange data, but the other receivers will not see valid data.

The MC10194 uses current source line driving and is designed to operate with a load to \(V_{\text {CC }}\) (normally ground). This load is usually the line termination resistors at each end of the line as shown in Figure 2. In addition, to match the driver to a given impedance line, an external resistor equal to one-half the line termination resistor value is connected between the \(R_{E}\) out-
put and \(V_{E E}\). When the circuit is used with a multi-terminal bus, each driver must have the resístor between \(R_{E}\) and \(V_{E E}\), but the termination resistors are required only at each end of the bus line.

Each MC10194 driver in a package is capable of driving 75 -ohm lines. Higher impedance lines may be used with no loss of performance if the line is properly matched with \(R_{E}\). If it is desirable to drive 50 -ohm lines, both drivers in a package should be operated in parallel with each having 50 -ohm resistors at \(R_{E}\) and the driver outputs both connected to the 50-ohm bus line.

To allow very high data rates, the rise and fall times on the bus line are quite fast (typicalIy 1.0 ns ). With full duplex operation, it is possible to get a crosstalk pulse of several hundred mV at a receiver output. A 10-20 pF capacitor connected between each driver output and \(V_{E E}\) will slow down the rise and fall times, greatly reduce any crosswalk pulse, and still give good system performance.

The adjustable current source drive feature of the MC10194 makes this circuit a useful output driver for many applications. For example, it is possible to drive the 50 -ohm to ground load required by many interface systems. This driver will sink the 14 to 18 mA required to meet the AEC Committee specification for Nuclear Instrument Modules. The MC10114 MECL Line Receiver makes a good interface receiver for the MC10194 driver in these applications.

FIGURE 1 - MC10194/MC10594 SYSTEM OPERATION


FIGURE 2 - BUS LINE INTERFACE


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 54 & - & 54 & - & 49 & - & 54 & - & 54 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 5,6,7,10,11,12 \\
Pin 9
\end{tabular} & \(\mathrm{l}_{\mathrm{inH}}\) & - & \[
\begin{aligned}
& 450 \\
& 495
\end{aligned}
\] & - & \[
\begin{aligned}
& 425 \\
& 460
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Data (B) Enable (A) & \({ }^{\text {tpd }}\) & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & 4.3 & 1.1 & 4.2 & 1.1 & 4.0 & 1.1 & 4.4 & 1.0
1.0 & 4.7
5.9 & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 4.9 & 1.1 & 4.7 & 1.1 & 4.5 & 1.1 & 5.0 & 1.0 & 5.3 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

\section*{MC10197/MC10597}

\section*{HEX AND GATE}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 54 & - & 54 & - & 49 & - & 54 & - & 54 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 5,6,7,10,11,12 \\
Pin 9
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & - & \[
\left|\begin{array}{l}
450 \\
495
\end{array}\right|
\] & - & \[
\begin{aligned}
& 425 \\
& 460
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & - & \[
\begin{aligned}
& 265 \\
& 290
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay \\
Data (B) \\
Enable (A)
\end{tabular} & \({ }^{\text {tpd }}\) & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & \[
\begin{aligned}
& 4.3 \\
& 5.4
\end{aligned}
\] & 1.1 & 4.2
5.3 & 1.1 & 4.0
5.0 & 1.1
1.1 & 4.4
5.5 & 1.0
1.0 & \[
\begin{aligned}
& 4.7 \\
& 5.9
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+,t- & 1.0 & 4.9 & 1.1 & 4.7 & 1.1 & 4.5 & 1.1 & 5.0 & 1.0 & 5.3 & ns \\
\hline
\end{tabular}

\footnotetext{
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.
}


The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).

For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are stand-

TRUTH TABLE
\begin{tabular}{|c|c|l|}
\hline \multicolumn{2}{|c|}{ INPUT } & \multicolumn{1}{|c|}{ OUTPUT } \\
\hline \(\bar{E}_{\text {Pos }}\) & \(\bar{E}_{\text {Neg }}\) & \\
\hline L & L & Triggers on both positive \& negative input slopes \\
L & \(H\) & Triggers on positive input slope \\
\(H\) & L & Triggers on negative input slope \\
\(H\) & \(H\) & Trigger is disabled \\
\hline
\end{tabular}


L SUFFIX
CERAMICPACKAGE
CASE 620


P SUFFIX
PLASTIC PACKAGE
CASE 648
\[
\begin{aligned}
\mathrm{P}_{\mathrm{D}}= & 415 \mathrm{~mW} \text { typ/pkg (No Load) } \\
\mathrm{t}_{\mathrm{pd}}= & 4.0 \mathrm{~ns} \text { typ Trigger Input to } \mathrm{Q} \\
& 2.0 \mathrm{~ns} \text { typ Hi-Speed Input to } \mathrm{Q}
\end{aligned}
\]
\begin{tabular}{|c|c|c|}
\hline Min Timing Pulse Width & \(\mathrm{PW}_{\text {Qmin }}\) & 10 ns typ \({ }^{(1)}\) \\
\hline Max Timing Pulse Width & \(\mathrm{PW}_{\text {Omax }}\) & >10 ns typ(2) \\
\hline Min Trigger Pulse Width & \(\mathrm{PW}_{\text {T }}\) & 2.0 ns typ \\
\hline Min Hi -Speed Trigger Pulse Width & \(\mathrm{PW}_{\mathrm{HS}}\) & 3.0 ns typ \\
\hline Enable Setup Time & \(\mathrm{t}_{\text {set }}\) & 1.0 ns typ \\
\hline Enable Hold Time & thold & 1.0 ns typ \\
\hline
\end{tabular}
(1.) \(\mathrm{C}_{\text {Ext }}=0\) (Pin 4 open), \(R_{E x t}=0\) ( P in 6 to \(V_{E E}\) )
(2.) \(\mathrm{C}_{E_{X t}}=10 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{Ext}}=2.7 \mathrm{k} \Omega\)

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & 110 & - & 100 & - & 110 & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pin 5, 10 \\
Pin 13 \\
Pin 15
\end{tabular} & \(\mathrm{l}_{\mathrm{inH}}\) & - & \[
\begin{aligned}
& 415 \\
& 350 \\
& 560 \\
& \hline
\end{aligned}
\] & - & 260
220
350 & - & \[
\begin{aligned}
& 260 \\
& 220 \\
& 350
\end{aligned}
\] & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Trigger Hi-Speed & \({ }^{\text {p }}\) d & \[
\begin{aligned}
& 2.5 \\
& 1.5
\end{aligned}
\] & 6.5 & 2.5 & 5.5
2.8 & \[
\begin{aligned}
& 2.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 6.5 \\
& 3.2
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (20\% to \(80 \%\) ) & t+,t- & 1.5 & 4.0 & 1.5 & 3.5 & 1.5 & 4.0 & ns \\
\hline
\end{tabular}

TABLE 1 - PRECONDITION SEQUENCE

1. At \(t=0\) a.) Apply VIHmax to Pin 5 and 10.
b.) Apply \(V_{\text {ILmin }}\) to Pin 15.
c.) Ground Pin 4.
2. At \(t \geqslant 10 \mathrm{~ns}\)
a.) Open Pin 1.
b.) Apply -3.0 Vdc to Pin 4. Hold these conditions for \(\geqslant 10 \mathrm{~ns}\).
3. Return Pin 4 to Ground and perform test as indicated in Table 2.

\section*{TABLE 2 - CONDITIONS FOR TESTING OUTPUT LEVELS (See Table 1 for Precondition Sequence)}


Pins 1, \(16=V_{C C}=\) Ground
Pins 6, \(8=V_{E E}=-5.2 \mathrm{Vdc}\)
Outputs loaded \(50 \Omega\) to -2.0 Vdc


\section*{MC10198}


High-Speed
Trigger Input

Q


\section*{CIRCUIT OPERATION}
1. PULSE WIDTH TIMING-The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with R Ext. Pin 7, the external pulse width control, is a constant voltage node (-3.60 \(V\) nominally). A resistance connected in series from this node to \(V_{\text {EE }}\) sets a constant timing current \(I^{T}\). This current determines the discharge rate of the capacitor:
\[
I_{T}=C_{E \times t} \Delta V
\]
where
\(\Delta T=\) pulse width
\(\Delta V=1.9 \mathrm{~V}\) change in capacitor voltage
Then:
\[
\Delta T=C_{E \times t} \frac{1.9 \mathrm{~V}}{I_{T}}
\]

If \(R_{E x t}+R_{\text {Int }}\) are in series to \(V_{E E}\) :
\(I_{T}=[(-3.60 \mathrm{~V})-(-5.2 \mathrm{~V})] \div\left[R_{E \times t}+284 \Omega\right]\)
\[
I_{T}=1.6 \mathrm{~V} /\left(R_{E x t}+284\right)
\]

The timing equation becomes:
\[
\begin{gathered}
\Delta T=\left[\left(C_{E x t}\right)(1.9 \mathrm{~V})\right] \div\left[1.6 \mathrm{~V} /\left(R_{E x t}+284\right)\right] \\
\Delta T=C_{E x t}\left(R_{E x t}+284\right) 1.19
\end{gathered}
\]
where \(\Delta T=\) Sec
\[
\begin{aligned}
& R_{E x t}=O h m s \\
& C_{E x t}=F_{\text {arads }}
\end{aligned}
\]

Figure 2, shows typical curves for pulse width versus \(C_{E x t}\) and \(R_{\text {Ext }}\) (total resistance
includes \(\left.R_{\mid n t}\right)\). Any low leakage capacitor can be used and \(R_{\text {Ext }}\) can vary from 0 to 16 k ohms. Note that for capacitance less than 20 to 30 pF , actual pulse width tends to be longer than values calculated by the timing equation.
2. TRIGGERING-The \(\bar{E}_{\text {Pos }}\) and \(\bar{E}_{\text {Neg }}\) inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is shown on the first page of the data sheet.

The device is totally retriggerable. However, as duty cycle approaches \(100 \%\), pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance \(\mathrm{C}_{\text {Ext }}\). Figure 3 shows typical recovery time versus capacitance at \(I_{T}=5 \mathrm{~mA}\).

FIGURE 1 -


FIGURE 2 - TIMING PULSE WIDTH versus \(C_{\text {Ext }}\) and Rext \(^{\text {Ext }}\)

3. HI-SPEED INPUT - This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high-speed input. The MC10198 triggers on the rising edge using this input, and input pulse width should be narrow, typically less than 10 nanoseconds.

\section*{USAGE RULES}
1. Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times.
2. The \(\bar{E}\) inputs should not be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a -0.7 to - 0.9 voltage level.
3. For optimum pulse width stability versus temperature and power supply variation, a nominal timing current of approximately 0.5 mA is used. Figures 4 and 5 show typical voltage change at Pin 7 for power supply and temperature variation. Figure 6 shows typical pulse width versus temperature and power supply variation.
4. Pulse Width modulation can be attained with the EXTERNAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
(a) The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 7. A graph of pulse width versus timing current ( \(C_{E x t}=13 \mathrm{pF}\) ) is shown in Figure 8.
(b) A control voltage can also be used to vary the pulse width using an additional resistor (Figure 9). The current ( \(I_{T}+I_{C}\) ) is set by the voltage drop across \(R_{I n t}+R_{E x t}\). The control current \(I_{C}\) modifies \(I_{T}\) and alters the pulse width. Current \(I_{C}\) should never force \(I_{T}\) to zero. R C typically \(1 \mathrm{k} \Omega\) :
5. The MC10198 can be made non-retriggerable. The \(Q\) output is fed back to disable the trigger input during the triggered state (Figure 10). The example shows a positive triggered configuration, a similar configuration can be made for negative triggering.

FIGURE 3 - RECOVERY TIME versus \(C_{E x t} @ I_{T}=5 \mathrm{~mA}\)


FIGURE 4 - TYPICAL VOLTAGE AT PIN 7 (EXTERNAL PULSE WIDTH CONTROL) versus
SUPPLY VOLTAGE VEE @ \(\mathrm{I}_{\mathbf{T}}=0.5 \mathrm{~mA}, \mathrm{TEMPERATURE}=25^{\circ} \mathrm{C}\)


FIGURE 5 - TYPICAL VOLTAGE AT PIN 7 (EXTERNAL PULSE WIDTH CONTROL) versus
TEMPERATURE @ \(\mathrm{I}_{\mathrm{T}}=0.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{EE}}=-5.20 \mathrm{VOLTS}\)


FIGURE 6 - PULSE WIDTH versus TEMPERATURE AND SUPPLY VOLTAGE


FIGURE 7


FIGURE 8 - PULSE WIDTH
versus \(I_{T} @ C_{E x t}=13 \mathrm{pF}\)


FIGURE 9


FIGURE 10


\title{
MC10210/MC10610
}

HIGH-SPEED DUAL 3-INPUT 3-OUTPUT OR GATE

\section*{MC10211/MC10611}

HIGH-SPEED DUAL 3-INPUT 3-OUTPUT NOR GATE

\section*{MC10210/MC10610}


MC10211/MC10611


P SUFFIX
PLASTIC PACKAGE CASE 648
MC10210/MC10211
only

The MC10210/MC10610 and MC10211/ MC10611 are higher speed versions of the MC10110/MC10111. They are pin-for-pin replacements for those devices. Three \(V_{\text {CC }}\) pins are provided and each one should be used.
\[
\begin{aligned}
& V_{C C 1}=1(5), 15(3) \\
& V_{C C 2}=16(4) \\
& V_{E E}=8(12)
\end{aligned}
\]
\(P_{D}=160 \mathrm{~mW}\) typ/pkg (No Load)
\(t_{p d}=1.5\) ns typ (All Outputs Loaded) \(\mathrm{t}+\mathrm{t}-=1.5 \mathrm{~ns}\) typ(20\% to 80\%)
(All Outputs Loaded)


L SUFFIX
CERAMIC PACKAGE CASE 620


F SUFFIX
CERAMIC PACKAGE
CASE 650 MC10610/MC10611 only

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & 42 & - & 42 & - & 38 & - & 42 & - & 42 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & 700 & - & 650 & - & 410 & - & 410 & - & 410 & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \(t_{\text {pd }}\) & 1.0 & 2.9 & 1.0 & 2.6 & 1.0 & 2.5 & 1.0 & 2.8 & 1.0 & 3.0 & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t & 1.0 & 2.9 & 1.0 & 2.6 & 1.0 & 2.5 & 1.0 & 2.8 & 1.0 & 3.0 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC \(106 \times \times\) devices only.

\section*{MC10212/MC10612}

HIGH-SPEED DUAL 3-INPUT
3-OUTPUT OR/NOR GATE


P SUFFIX
PLASTIC PACKAGE CASE 648 MC10212 only
\(P_{D}=160 \mathrm{~mW}\) typ/pkg (No Load)
\(t_{p d}=1.5 \mathrm{~ns}\) typ (All Outputs Loaded)
\(\mathrm{t}+\mathrm{t}-=1.5 \mathrm{~ns}\) typ ( \(20 \%\) to \(80 \%\) )
(All Outputs Loaded)

Three \(V_{C C}\) pins are provided and each one should be used.
\[
\begin{gathered}
V_{C C 1}=1(5), 15(3) \\
V_{C C 2}=16(4) \\
V_{E E}=8(12)
\end{gathered}
\]


L SUFFIX
CERAMICPACKAGE CASE 620


F SUFFIX
CERAMICPACKAGE CASE 650 MC10612 only

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for F package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }^{\prime} \mathrm{E}\) & - & 42 & - & 42 & - & 38 & - & 42 & - & 42 & mAdc \\
\hline Input Current & 1 inH & - & 700 & - & 650 & - & 410 & - & 410 & - & 410 & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \({ }^{\text {p }}\) p & 1.0 & 2.9 & \[
1.0
\] & 2.6 & 1.0 & 2.5 & 1.0 & 2.8 & 1.0 & 3.0 & ns \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 2.9 & 1.0 & 2.6 & 1.0 & 2.5 & 1.0 & 2.8 & 1.0 & 3.0 & ns \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC106xx devices only.

HIGH-SPEED TRIPLE LINE RECEIVER


The MC10216/MC10616 is a high speed triple differential amplifier designed for use in sensing differential signals over long lines. The bias supply ( \(V_{B B}\) ) is made available at pin 11 'to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10216 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to \(V_{B B}\) (pin 11) to prevent upsetting the current source bias network.
\(P_{D}=100 \mathrm{~mW}\) typ/pkg (No Load)
\(\mathrm{t}_{\mathrm{pd}}=1.8 \mathrm{~ns}\) typ (Single ended)
\(=1.5\) ns typ (Differential)


P SUFFIX
PLASTIC PACKAGE CASE 648
MC10216 only


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX
CERAMIC PACKAGE
CASE 650 MC10616 only

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

One input from each gate must be tied to \(V_{B B}\) during testing.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 28 & - & 27 & - & 25 & - & 27 & - & 28 & mAdc \\
\hline Input Current & \[
\begin{aligned}
& \hline \mathrm{I}_{\mathrm{inH}} \\
& \mathrm{I}_{\mathrm{CBO}}
\end{aligned}
\] & - & \[
\begin{array}{r}
195 \\
1.5 \\
\hline
\end{array}
\] & - & \[
\begin{array}{r}
180 \\
1.5 \\
\hline
\end{array}
\] & - & \[
\begin{array}{r}
115 \\
1.0 \\
\hline
\end{array}
\] & - & \[
\begin{array}{r}
115 \\
1.0 \\
\hline
\end{array}
\] & - & \[
\begin{array}{r}
115 \\
1.0 \\
\hline
\end{array}
\] & \begin{tabular}{l}
\(\mu \mathrm{Adc}\) \\
\(\mu \mathrm{Adc}\)
\end{tabular} \\
\hline Reference Voltage & \(\mathrm{V}_{\text {BB }}\) & -1.440 & -1.320 & -1.420 & -1.280 & -1.350 & -1.230 & -1.295 & -1.150 & -1.240 & -1.120 & Vdc \\
\hline Switching Times Propagation Delay & \({ }^{\text {tpd }}\) & 1.0 & 2.7 & 1.0 & 2.6 & 1.0 & 2.5 & 1.0 & 2.8 & 1.0 & 2.9 & ns \\
\hline Rise Time, Fall Time (20\% to \(80 \%\) ) & t+,t- & 1.0 & 2.7 & 1.0 & 2.6 & 1.0 & 2.5 & 1.0 & 2.8 & 1.0 & 2.9 & ns \\
\hline
\end{tabular}

\footnotetext{
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC106xx devices only.
}

\section*{MC10231/MC10631}

\section*{HIGH-SPEED DUAL TYPE D MASTER-SLAVE FLIP-FLOP}


Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for F package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{+1250C} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 72 & - & 72 & - & 65 & - & 72 & - & 72 & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & & & & & & & & & & & \(\mu \mathrm{Adc}\) \\
\hline Pins 6,7,10,11 & & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \\
\hline Pin 9 & & - & 495 & - & 460 & - & 290 & - & 290 & - & 290 & \\
\hline Pins 4,5,12,13 & & - & 700 & - & 650 & - & 410 & - & 410 & - & 410 & \\
\hline Switching Times & & & & & & & & & & & & ns \\
\hline Propagation Delay & \(t_{\text {pd }}\) & & & & & & & & & & & \\
\hline Clock & & 1.3 & 3.7 & 1.5 & 3.4 & 1.5 & 3.3 & 1.6 & 3.7 & 1.2 & 3.9 & \\
\hline Set, Reset & & 1.0 & 3.7 & 1.1 & 3.4 & 1.1 & 3.3 & 1.2 & 3.7 & 1.0 & 3.9 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+, t- & 1.0 & 3.4 & 0.9 & 3.3 & 1.0 & 3.1 & 1.0 & 3.6 & 1.0 & 3.6 & ns \\
\hline Setup Time & \({ }_{\text {t }}^{\text {set }}\) & 1.5 & - & 1.5 & - & 1.0 & - & 1.5 & - & 1.5 & - & ns \\
\hline Hold Time & thold & 0.9 & - & 0.9 & - & 0.75 & - & 0.9 & - & 0.9 & - & ns \\
\hline Toggle Frequency & \(\mathrm{f}_{\text {Tog }}\) & 200 & - & 200 & - & 200 & - & 200 & - & 200 & - & MHz \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC106xx devices only.

\section*{HIGH-SPEED \\ \(2 \times 1\) BIT ARRAY MULTIPLIER \\ BLOCK}

The MC10287/MC10687 is a dual high speed iterative multiplier. It is designed for use as an array multiplier block. Each device is a modified full adder/subtractor that forms a single-bit binary product at each operand input of the adder. Internal carry lookahead is employed for high speed operation.

An addition or subtraction is selected by mode controls (M0, M1). The mode controls are buffered such that they can be grounded or taken to a standard high logic level to accomplish subtraction. When left open or taken to a low logic level, M0 and M1 cause addition.

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for \(F\) package.

FUNCTIONAL TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline M1 & Mo & b1 b1' & a1 a & & & bó & a0 & & Co & So & S1 & & \multirow[b]{2}{*}{Word} \\
\hline 14 & 3 & 1312 & 111 & 10 & 4 & 5 & 6 & 7 & 9 & 2 & 1 & 15 & \\
\hline H & H & H H & H & H & H & H & H & H & H & H & H & H & 0 \\
\hline H & H & H H & H H & H & H & H & H & H & L & & L & L & 1 \\
\hline H & & H H & H H & H & H & H & L & L & H & & L & L & 2 \\
\hline H & H & H H & H & H & H & H & L & L & L & H & L & L & 3 \\
\hline H & H & H H & H & H & L & L & H & H & H & L & H & H & 4 \\
\hline H & H & H H & H & H & L & L & H & H & L & H & H & H & 5 \\
\hline H & H & H H & H H & H & L & L & L & L & H & H & H & H & 6 \\
\hline H & H & H H & H H & H & L & L & L & L & L & L & L & L & 7 \\
\hline H & H & H H & L L & L & H & H & H & H & H & H & L & L & 8 \\
\hline H & H & H H & L & L & H & H & H & H & L & L & H & L & 9 \\
\hline H & H & H H & L & L & H & H & L & L & H & L & H & L & 10 \\
\hline H & H & H H & L L & L & H & H & L & L & L & H & H & L & 11 \\
\hline H & H & H H & L L & L & L & L & H & H & H & L & L & \(L\) & 12 \\
\hline H & H & H H & L L & L & L & L & H & H & L & H & L & L & 13 \\
\hline H & H & H H & L & L & L & L & L & L & H & H & L & L & 14 \\
\hline H & H & H H & L & L & L & L & L & L & L & L & H & L & 15 \\
\hline H & H & L L & H & H & H & H & H & H & H & H & L & H & 16 \\
\hline H & H & L L & H & H & H & H & H & H & L & L & H & H & 17 \\
\hline H & H & L L & H H & H & H & H & L & L & H & L & H & H & 18 \\
\hline H & H & L L & H H & H & H & H & L & L & L & H & H & H & 19 \\
\hline H & H & L L & H H & H & L & L & H & H & H & L & L & H & 20 \\
\hline H & H & L L & H H & H & L & L & H & H & L & H & L & H & 21 \\
\hline H & H & L L & H H & H & L & L & L & L & H & H & L & H & 22 \\
\hline H & H & L L & H & H & L & L & L & L & L & L & H & H & 23 \\
\hline H & H & L L & L L & L & H & H & H & H & H & H & H & H & 24 \\
\hline H & H & L L & L L & L & H & H & H & H & L & L & L & L & 25 \\
\hline H & H & L L & L L & L & H & H & L & L & H & L & L & L & 26 \\
\hline H & H & L L & L L & L & H & H & L & L & L & H & L & L & 27 \\
\hline H & H & L L & L L & L & L & L & H & H & H & L & H & H & 28 \\
\hline H & H & L L & L L & L & L & L & H & H & L & H & H & H & 29 \\
\hline H & H & L L & L L & L & L & L & L & L & H & & H & H & 30 \\
\hline H & H & L L & L L & L & 'L & L & L & L & L & L & L & L & 31 \\
\hline H & L & H H & H H & H & H & H & H & H & H & H & H & H & 32 \\
\hline H & L & H H & H H & H & H & H & H & H & L & L & H & H & 33 \\
\hline H & L & H H & H & H & H & H & L & L & H & L & H & H & 34 \\
\hline H & L & H H & H & H & H & H & L & L & L & H & L & L & 35 \\
\hline H & L & H H & H & H & L & L & H & H & H & L & H & H & 36 \\
\hline H & L & H H & H H & H & L & L & H & H & L & H & L & L & 37 \\
\hline H & L & H H & H H & & L & L & L & L & H & H & L & L & 38 \\
\hline H & L & H H & H H & H & L & L & L & L & L & L & L & L & 39 \\
\hline H & L & H H & L L & L & H & H & H & H & H & H & L & L & 40 \\
\hline H & L & H H & L L & & H & H & H & H & L & L & L. & L & 41 \\
\hline H & L & H H & L L & L & H & H & L & L & H & L & L & L & 42 \\
\hline H & L & H H & L L & L & H & H & L & L & L & H & H & L & 43 \\
\hline H & L & H H & L L & & L & L & H & H & H & L & L & L & 44 \\
\hline H & L & H H & L L & L & L & L & H & H & L & H & H & L & 45 \\
\hline H & L & H H & L L & L & L & L & L & L & H & H & H & L & 46 \\
\hline H & L & H H & L L & L & L & L & L & L & L & L & H & L & 47 \\
\hline H & L & L L & H H & H & H & H & H & H & H & H & L & H & 48 \\
\hline H & L & L L & H H & & H & H & H & H & L & L & L & H & 49 \\
\hline H & L & L L & H H & H & H & H & L & L & H & & L & H & 50 \\
\hline H & L & L L & H H & H & H & H & L & L & L & H & H & H & 51 \\
\hline H & L & L L & H H & H & L & L & H & H & H & L & L & H & 52 \\
\hline H & L & L L H & H H & H & L & L H & H & H & L & H & H & H & 53 \\
\hline H & L & L L & H H & H & L. & L & L & L & H & H & H & H & 54 \\
\hline H & L & L L H & H H & H & L & L & L & L & L & L & H & H & 55 \\
\hline H & L & L L & L L & L & H & H & H & H & H & H & H & H & 56 \\
\hline H & L & L L & L L & & H & H & H & H & L & L & H & H & 57 \\
\hline H & L & L L & L L & & H H & H & L & L & H & L & H & H & 58 \\
\hline H & L & L L & L L & L & H & H & L & L & L & H & L & L & 59 \\
\hline H & L & L L & \(\llcorner L\) & & L & L H & H & H & H & L & H & H & 60 \\
\hline H & L & L L L & L L & & L & L H & H & H & L & & L & L & 61 \\
\hline H & L & L L L & L L & L & L & L L & L & L & H & H & L & L & 62 \\
\hline H & L & L L & L L & L & L & L & L & L & L & L & L & L & 63 \\
\hline L & H & H H & H H & & H & H & H & H & H & H & H & H & 64 \\
\hline L & & H H & H H & H & H & H & H & H & L & L & L & H & 65 \\
\hline L & H & H H & H H & & & H & L & L & H & L & L & H & 66 \\
\hline L & H & H H & H H & H & H & H & L & L & L & H & L & H & 67 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline M1 M0 & b1 b1' & a1 a1 & b0 b & bơ a0 & & CO & So & S 1 & & \multirow[b]{2}{*}{Word} \\
\hline 143 & 13121 & 1110 & 4 & 56 & 7 & 9 & 2 & 1 & 15 & \\
\hline L H & H H & H H & L L & L H & H & H & L & H & H & 68 \\
\hline L H & H H & H H & L L & L H & H & L & H & H & H & 69 \\
\hline L H & H H & H H & L L & L L & L & H & H & H & H & 70 \\
\hline L H & H H & H H & L L & L L & L & L & L & L & H & 71 \\
\hline L H & H H & L L & H & H H & H & H & H & L & H & 72 \\
\hline L H & H. H & L L & H & H H & H & L & L & H & L & 73 \\
\hline L H & H H & L L & & H L & L & H & & H & L & 74 \\
\hline L H & H H & L L & & H L & L & L & H & H & L & 75 \\
\hline L H & H H & L L & L L & L H & H & H & L & L & H & 76 \\
\hline L H & H H & L L & & L H & H & L & H & L & H & 77 \\
\hline L H & H H & L L & & L L & L & H & H & L & H & 78 \\
\hline L H & H H & L L & L L & L L & L & L & L H & H & L & 79 \\
\hline L H & L L & H H & & H H & H & H & H & L & H & 80 \\
\hline L H & L L & H H & H & H H & H & L & L & H & L & 81 \\
\hline L H & L L & H H & H H & H L & L & H & L & H & L & 82 \\
\hline L H & L L & H H & & H L & L & L & H & H & L & 83 \\
\hline L H & L L & H H & L L & L H & H & H & L & L & H & 84 \\
\hline L H & L L & H H & L L & L H & H & L & H & L & H & 85 \\
\hline L H & L L & H H & L L & L L & L & H & H & L & H & 86 \\
\hline L H & L. L & H H & L & L & L & L & L & H & L & 87 \\
\hline L H & L L & L L & & H H & H & H & H & H & L & 88 \\
\hline L H & L L & L L & & H H & H & L & L & L. & L & 89 \\
\hline L H & L L & L L & H & H L & L & H & L & L & L & 90 \\
\hline L H & L L & L L & & H L & L & L & H & L & L & 91 \\
\hline L H & L L & L L & L L & L H & H & H & L & H & L & 92 \\
\hline L H & L L & L L & L L & L H & H & L & H & H & L & 93 \\
\hline L H & L L - L & L L & L L & L L & L & H & & H & L & 94 \\
\hline L H & L L & L L & L L & L L & L & L & L & L & L & 95 \\
\hline L L & H H & H H & & H H & H & H & H & H & H & 96 \\
\hline L L & H H & H H & H H & H H & H & L & L & H & H & 97 \\
\hline L L & H H & H H & & H L & L & H & & H & H & 98 \\
\hline L L & H H & H H & H & H L & L & L & H & L & H & 99 \\
\hline L L & H H & H H & & L H & H & H & L & H & H & 100 \\
\hline L L & H H & H H & L L & L H & H & L & H & L & H & 101 \\
\hline L L & H H & HH & & 1. L & L & H & H & L & H & 102 \\
\hline L L & H H & H H & & L L & L & L & & L & H & 103 \\
\hline L L & H H & L L & & H H & H & H & H & L & H & 104 \\
\hline L L & H H & L L & H & HH & H & L & L & L & H & 105 \\
\hline L L & H H & L L & H & H L & L & H & L & L & H & 106 \\
\hline L L & H H & L L & H & H L & L & L & H & H & L & 107 \\
\hline L L & H H & L L & & L H & H & H & L & L & H & 108 \\
\hline \(L \quad L\) & H H & L L & & L H & H & L & H & H & L & 109 \\
\hline L L & H H & L L & & L L & L & H & H & H & L & 110 \\
\hline L L & H H & L L & L L & L L & L & L & L & H & L & 111 \\
\hline L L & L L & H H & H & H H & H & H & H & L & H & 112 \\
\hline L L & L L & H H & & H H & H & L & L & L & H & 113 \\
\hline L L & L L & H H & & H L & L & H & L & L- & H & 114 \\
\hline L L & L L H & H H & H & H L & L & L & H & H & L & 115 \\
\hline L L & L L & H H & L L & L. H & H & H & L & L & H & 116 \\
\hline L L & L L & H H & L L & L H. & H & L & H & H & L & 117 \\
\hline L L & L L & H H & & L L & L & H & H & H & L & 118 \\
\hline L L & L L H & H H & L L & L L & L & L & L & H & L & 119 \\
\hline L L & L L L & L L & H & H H & H & H & H & H & L & 120 \\
\hline L L & L L & L L & H & H H & H & L & L & H & L & 121 \\
\hline L L & L L & L L & H H & H L & L & H & L & H & L & 122 \\
\hline L L & L L & \(L\) L & & H L & L & L & & L & L & 123 \\
\hline L L & L L & L L & L L & L. H & H & H & L & H & L & 124 \\
\hline L L & L L & L L & L L & L H & H & L & H & L & L & 125 \\
\hline L L & L L. L & L L & L L & L L & L & H & H & L & L & 126 \\
\hline L L & L L & L L & L L & L L & L & L & L L & L & L & 127 \\
\hline L L & H L & L L & & L L & L & L & L & H & L & 128 \\
\hline L L & L H & L L & L L & L. L & L & L & L & H & L & 129 \\
\hline L L & L L & H L & L L & L L & L & L & L & H & L & 130 \\
\hline L L & L L & L H & L L & L L & L & L & L & H & L & 131 \\
\hline L L & L L & L L & H L & L L & L & L & H & L & L & 132 \\
\hline L L & L L & L L & & H L & L & L & & L & L & 133 \\
\hline L L & L L & L L & L & L H & L & L & H & L & L & 134 \\
\hline ᄂ L & L L & L L & L L & L L & H & L & H & L & L & 135 \\
\hline
\end{tabular}


L SUFFIX
CERAMICPACKAGE CASE 620


F SUFFIX CERAMICPACKAGE CASE 650 MC10687 only

Numbers at ends of terminals denote pin numbers for \(L\) and \(P\) packages.
Numbers in parenthesis denote pin numbers for F package.

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & 106 & - & 106 & - & 96 & - & 106 & - & 106 & mAdc \\
\hline Input Current & \(\mathrm{l}_{\mathrm{inH}}\) & & & & & & & & & & & \(\mu \mathrm{Adc}\) \\
\hline Pins 3,14 & & - & 340 & - & 320 & - & 200 & - & 200 & - & 200 & \\
\hline Pins 4,5,12,13 & & - & 375 & - & 350 & - & 220 & - & 220 & - & 220 & \\
\hline Pins 6, 7, 10, 11 & & - & 450 & - & 425 & - & 265 & - & 265 & - & 265 & \\
\hline Pin 9 & & - & 700 & - & 650 & - & 410 & - & 410 & - & 410 & \\
\hline Switching Times & & & & & & & & & & & & ns \\
\hline Propagation Delay & \(\mathrm{t}_{\mathrm{pd}}\) & & & & & & & & & & & \\
\hline C0 to SO, C2 & & 1.1 & 4.0 & 1.1 & 3.6 & 1.1 & 3.4 & 1.1 & 3.7 & 1.1 & 4.2 & \\
\hline C 0 to S1 & & 1.1 & 4.9 & 1.1 & 4.7 & 1.1 & 4.5 & 1.1 & 4.7 & 1.1 & 4.9 & \\
\hline \(a 0, a 0^{\prime}, \mathrm{bO}, \mathrm{bO}^{\prime}\) to \(\mathrm{SO}, \mathrm{C} 2\) & & 1.1 & 5.0 & 1.1 & 4.9 & 1.1 & 4.7 & 1.1 & 5.2 & 1.1 & 7.0 & \\
\hline \(a 0, a 0^{\prime}, b 0, b 0^{\prime}\) to S 1 & & 2.0 & 6.2 & 1.4 & 6.1 & 1.4 & 5.8 & 1.4 & 6.4 & 2.0 & 6.6 & \\
\hline a1, \(\mathrm{l}^{\prime}, \mathrm{b} 1, \mathrm{~b} 1^{\prime}\) to \(\mathrm{S} 1, \mathrm{C} 2\) & & 1.1 & 4.7 & 1.1 & 4.7 & 1.1 & 4.5 & 1.1 & 4.8 & 1.5 & 5.2 & \\
\hline M 0 to S1; M1 to C 2 & & 3.0 & 14 & 3.0 & 13 & 3.0 & 12.5 & 3.0 & 13.5 & 3.0 & 14.5 & \\
\hline MO to C2 & & 2.5 & 14 & 2.5 & 13 & 3.0 & 12.5 & 2.5 & 13.5 & 2.5 & 14.5 & \\
\hline Rise Time, Fall Time (20\% to 80\%) & t+,t- & 1.1 & 3.4 & 1.1 & 3.3 & 1.1 & 3.1 & 1.1 & 3.4 & 1.1 & 3.6 & ns \\
\hline
\end{tabular}

\footnotetext{
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC106xx devices only.
}

\section*{APPLICATION INFORMATION}

The MC10287/687 is a stand alone fully iterative dual multiplier cell. It is intended for use in parallel multiplier arrays where maximum speed is desired. Each cell is a modified gated adder/subtractor individually controlled by a mode select line. Internal carry lookahead (also called anticipated carry) is used to minimize sum and carry out delay times.

The mode controls are specifically buffered such that they can be grounded. Normally, MECL 10,000 device inputs should not be placed at ground to establish a high logic level. However, M0 and M1 can be used at ground potential for ease of layout in large arrays.

An array multiplier is defined as a multi-input, multioutput combinational logic circuit that forms the product of two binary numbers. Binary multiplication can be treated in two categories, that is, simple magnitude multiplication and 4 -quadrant multiplication (requiring both positive and negative numbers).

\section*{MAGNITUDE BINARY MULTIPLICATION}

Magnitude multiplication consists of the product of two binary numbers in which all digits are number bits (no sign bit). Magnitude representation then includes only positive numbers.

Thus, for a 4 -bit number \(X\) the representation is:
\[
x=x_{3} \times 2 \times 1 \times 0
\]

A 4-bit by 4 -bit product becomes:
\[
Z=X \bullet Y=\left(x_{3} x_{2} x_{1} \times x_{0}\right) \bullet\left(y_{3} y_{2} y_{1} y_{0}\right)
\]

The product consists of the sum of the single-bit products formed by this expression. The standard "parallelo-
gram" matrix of the single-bit products (or summands) can be written:


The MC10287 is used in an array summing the singlebit products to form the final result. It is observed that the arithmetic product of binary digits \(x_{j}\) and \(y_{i}\) is also the logical product ( \(\mathrm{x}_{\mathrm{j}}\) times \(\mathrm{y}_{\mathrm{i}}=\mathrm{x}_{\mathrm{j}}\) AND \(\mathrm{y}_{\mathrm{i}}\). The AND function on the operand inputs of the MC10287 forms the single-bit products of the matrix directly and sums them internally. For magnitude binary multiplication, the MC10287 functions as a dual full adder (M0, M1 are both low).

The partial product array can be summed using a number of different techniques. The fastest technique is some form of matrix reduction scheme that prevents carry propagation until the final level of summation. Several of these schemes are discussed in detail in Reference 1.

As an example, if the matrix is rearranged and written in a different form:
\[
\begin{aligned}
& \times 0 \vee 3
\end{aligned}
\]

TABLE 1 - TYPICAL MULTIPLY TIME FOR AN n-BIT BY n-BIT BINARY MAGNITUDE ARRAY MULTIPLIER

FIGURE 1 - 4-BIT BY 4-BIT MAGNITUDE ARRAY MULTIPLIER
\begin{tabular}{|c|c|c|}
\hline Number of Bits & \begin{tabular}{c} 
Total Multiply Time \\
(ns)
\end{tabular} & Package Count \\
\hline 4 & 14 & 6 \\
8 & 25 & 28 \\
12 & 39 & 66 \\
16 & 44 & 120 \\
\hline
\end{tabular}

The summation of the partial products for this configuration is shown in Figure 1. The number of MC10287's for an \(n\)-bit by \(n\)-bit array is \(n(n-1) / 2\). Note also that the least significant product bit ( \(z_{0}=x_{0} y_{0}\) ) is formed by an individual AND gate (negative logic).

Table 1 gives package count and typical multiplication times for \(n\)-bit by \(n\)-bit magnitude multiplier arrays. The multiply times do not include wiring delays, and the package count does not include the gate for the least significant product bit.

\section*{FOUR-QUADRANT MULTIPLICATION}

Sign-magnitude and 2's complement representations are commonly used for 4 -quadrant multiplication. For sign-magnitude representation, the binary word consists of a sign bit and magnitude bits which indicate the absolute value of the number. For a 4-bit example:
\[
x=x_{s} x_{2} x_{1} x_{0}
\]

For \(X \bullet Y=Z\)
\[
Z=X \cdot Y=\left(x_{s} x_{2} x_{1} x_{0}\right) \cdot\left(y_{s} y_{2} y_{1} y_{0}\right)
\]

An array multiplier for this representation consists of an ( \(\mathrm{n}-1\) )-bit by ( \(\mathrm{n}-1\) )-bit magnitude multiplier that produces the product of the magnitude bits of \(X\) and \(Y\) and of logic that produces the proper product sign bit ( \(z_{\mathrm{s}}=\mathrm{x}_{\mathrm{s}} \oplus \mathrm{y}_{\mathrm{s}}\) ).

2's complement representation also includes a sign bit which is a negative bit. That is:
\[
x=-x_{3} x_{2} x_{1} \times 0
\]
where \(x_{3}\) is the sign bit. The product of two 4 -bit 2's complement numbers becomes:
\[
Z=X \cdot Y=\left(-x_{3} \times_{2} \times x_{1} x_{0}\right) \bullet\left(-y_{3} y_{2} y_{1} y_{0}\right)
\]

The matrix for this expression is:
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & & & \(-\times 3 y 0\) & \(\times 2 \mathrm{y} 0\) & \(\times 1 \times 0\) & \multirow[t]{4}{*}{x 0 yo} \\
\hline & & & -x3y1 & \(\mathrm{x}_{2} \mathrm{Y}_{1}\) & x1y1 & \(\times 0 \times 1\) & \\
\hline & & \(-\times 3 y_{2}\) & \(\times 2 \mathrm{Y} 2\) & x1y2 & \(\mathrm{xOY}_{2}\) & & \\
\hline & \(\times 3 \mathrm{Y} 3\) & \(-\times 2 y 3\) & -x1y3 & -x0y 3 & & & \\
\hline -27 & z6 & z 5 & 24 & 23 & z2 & Z1 & 20 \\
\hline
\end{tabular}

The product is the sum of this array of single-bit products. However, notice that several summands are negative quantities. Therefore, they can not be simply added as is the magnitude binary multiplier. The subtraction capability of the MC10287 is utilized when considering these negative quantities.

A standard full adder is symbolized as:

in which all inputs are positive quantities. If one input is negative (such as \(B\) ), the outputs \(C_{\text {out }}\) and S must be coded such that they can represent the 4 possible output conditions. If B can be a negative one or zero, the net output can then be:
\[
\text { net output }=\left\{\begin{array}{r}
-1 \\
0 \\
+1 \\
+2
\end{array}\right.
\]

If \(C_{\text {out }}\), whose weight is twice that of \(S\), is assigned a positive value and S is a negative value, the above values can be represented:
\[
\text { net output }=2 \cdot C_{\text {out }}-S
\]
where:
\[
\begin{aligned}
-1 & =0-1 \\
0 & =0-0 \\
+1 & =2-1 \\
+2 & =2-0
\end{aligned}
\]

If the truth table is written and logic equations generated, the result is a subtractor. That is, a subtractor used in place of a full adder produces the proper outputs. The symbol for the subtractor is:


Also, if the input variables are multiplied by -1 , the outputs also are multiplied by \(-T\). Thus, the following devices are equivalent:


A basic adder/subtractor can then handle all the varying situations that appear in the multiplication matrix.

If the 2 's complement matrix is rearranged:


The adder/subtractor array for this configuration is shown in Figure 2. Care must be taken to insure that the proper mode of operation (add or subtract) appears at each summing node as a function of the positive and negative weighted inputs.

The summand matrix can be altered different ways to speed up the multiplier array. Reference 2 discusses the algorithm used with the MC10287 in detail. Also, the techniques of Reference 1 also apply to 2's complement arrays using the MC10287.

Table 2 gives typical multiply times for 2 's complement arrays for \(n\)-bit by \(n\)-bit multipliers.

TABLE 2 - TYPICAL MULTIPLY TIME FOR AN n-BIT BY n-BIT 2's COMPLEMENT ARRAY MULTIPLIER
\begin{tabular}{|c|c|c|}
\hline Number of Bits & \begin{tabular}{c} 
Total Multiply Time \\
(ns)
\end{tabular} & Package Count \\
\hline 4 & 14 & 6 \\
8 & 25 & 28 \\
12 & 39 & 66 \\
16 & 44 & 120 \\
\hline
\end{tabular}

\section*{IMPROVED SWITCHING DELAYS}

The specified ac switching delays are given for output loading of \(50 \Omega\) to -2 volts. With lower output current, propagation delays will be improved and decreased multiply times can result. For output loading of \(1 \mathrm{k} \Omega\) to \(V_{E E}\), the following delays are typical.
\begin{tabular}{ccc} 
Input & Output & Delay (ns) \\
co & C2 & 1.7 \\
aO & C2 & 2.8 \\
a0 & SO & 2.7 \\
b0 & SO & 3.1 \\
aO & S1 & 3.9 \\
b0 & S1 & 4.4 \\
MO & S1 & 8.5
\end{tabular}

\section*{REFERENCE AND ACKNOWLEDGEMENT}

The techniques for implementing the MC10287 in multiplier arrays resulted from work done originally at M.I.T. Lincoln Laboratories. Also, applications information presented here developed in part from personal correspondence with P. Blankenship of Lincoln Labs. The following references are useful in developing multipliers using the MC10287:
1. A. Habibi and P.A. Wintz, "Fast Multipliers," IEEE Trans. Computers (Short Notes), Vol. C-19, Feb. 1970, pp. 153-157.
2. S.D. Pezaris, "A 40-ns 17 -Bit by 17 -Bit Array Multiplier", IEEE Trans. Computers, Vol. C-20, Number 4, April, 1971, pp. 442-447.

FIGURE 2-4-BIT BY 4-BIT 2's COMPLEMENT ARRAY MULTIPLIER



L SUFFIX
CERAMIC PACKAGE CASE 620


F SUFFIX
CERAMIC PACKAGE CASE 650

- Typical Address Access Time \(=15\) ns
- Typical Chip Select Access Time \(=10 \mathrm{~ns}\)
- \(50 \mathrm{k} \Omega\) Input Pulldown Resistors on all inputs
- Power Dissipation ( 520 mW typ @ \(25^{\circ} \mathrm{C}\) )

Decreases with Increasing Temperature

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(-0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+75{ }^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IEE & - & 160 & - & 150 & - & 145 & - & 140 & - & 160 & mAdc \\
\hline Input Current High & \(\mathrm{I}_{\text {inH }}\) & - & 450 & - & 265 & - & 265 & - & 265 & - & 265 & \(\mu \mathrm{Adc}\) \\
\hline \begin{tabular}{l}
Logic "0' Output Voltage MCM10139 \\
MCM10539
\end{tabular} & \(\mathrm{V}_{\mathrm{OL}}\) & \[
-2 .
\] & -1.655 & -2.010 & -1.665 & \[
\left|\begin{array}{l}
-1.990 \\
-1.990
\end{array}\right|
\] & \[
\left|\begin{array}{l}
-1.650 \\
-1.620
\end{array}\right|
\] & \[
|-1.970|
\] & -1.625 & \[
-1.960
\] & \[
|\overline{-1.545}|
\] & Vdc \\
\hline
\end{tabular}

\section*{SWITCHING CHARACTERISTICS (Note 1)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & MCM10139 & MCM10539 & \multirow[b]{2}{*}{Conditions} \\
\hline & & \[
\begin{aligned}
& \left(\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{Vdc} \pm 5 \% ;\right. \\
& \left.\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}\right)
\end{aligned}
\] & \[
\begin{aligned}
& \left(\mathrm{V}_{E E}=-5.2 \mathrm{Vdc} \pm 5 \% ;\right. \\
& \left.T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right)
\end{aligned}
\] & \\
\hline Chip Select Access Time Chip Select Recovery Time Address Access Time & \[
\begin{aligned}
& t_{\mathrm{A} A C S} \\
& \mathrm{t}_{\mathrm{R}} \mathrm{CB} \\
& \mathrm{t}_{\mathrm{AA}}
\end{aligned}
\] & 15 ns Max 15 ns Max 20 ns Max & * & Measured from 50\% of input to 50\% of output. See Note 2 \\
\hline Rise and Fall Time & \(t_{r}, \mathrm{t}_{\mathrm{f}}\) & 3.0 ns Typ & * & Measured between 20\% and 80\% points. \\
\hline Input Capacitance Output Capacitance & \(\mathrm{C}_{\text {in }}\) Cout & \begin{tabular}{l}
5.0 pF Max \\
8.0 pF Max
\end{tabular} & * & Measured with a pulse technique. \\
\hline
\end{tabular}

NOTES: 1. Test circuit characteristics: \(R_{T}=50 \Omega, M C M 10139 ; 100 \Omega, M C M 10539 . C_{L} \leqslant 5.0\) pFincluding jig and stray capacitance. For Capacitance Loading \(\leqslant 50 \mathrm{pF}\), delay should be derated by \(30 \mathrm{ps} / \mathrm{pF}\).
2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
*To be determined; contact your Motorola representative for up-to-date information.

\section*{RECOMMENDED PROGRAMMING PROCEDURE*}

The MCM10139 is shipped with all bits at logical "0" (low). To write logical "1s", proceed as follows.

\section*{MANUAL (See Figure 1)}

Step 1 Connect \(V_{E E}\left(\right.\) Pin 8) to -5.2 V and \(V_{C C}(P \not n 16)\) to 0.0 V . Address the word to be programmed by applying -1.2 to -0.6 volts for a logic " 1 " and -5.2 to -4.2 volts for a logic " 0 " to the appropriate address inputs.

Step 2 Raise \(V_{C C}(\) Pin 16) to +6.8 volts.
Step 3 After \(V_{C C}\) has stabilized at +6.8 volts (including any ringıng which may be present on the \(\mathrm{V}_{\mathrm{CC}}\) lıne), apply a current pulse of 2.5 mA to the output pin corresponding to the bit to be programmed to a logic " 1 ".

Step 4 Return \(V_{\text {CC }}\) to 0.0 Volts.

\section*{CAUTION}

To prevent excessive chip temperature rise, \(\mathrm{V}_{\mathrm{CC}}\) should not be allowed to remain at +6.8 volts for more than 1 second.

Step 5 Verify that the selected bit has programmed by connecting a \(460 \Omega\) resistor to -5.2 volts and measuring the voltage at the output pin. If a logic " 1 " is not detected at the output, the procedure should be repeated once. During verification \(V_{1 H}\) should be -1.0 to -0.6 volts.

Step 6 If verification is positive, proceed to the next bit to be programmed.

\section*{AUTOMATIC (See Figure 2)}

Step 1 Connect \(V_{\text {EE }}\left(\right.\) Pin 8) to -5.2 volts and \(V_{C C}\) (Pin 16) to 0.0 volts. Apply the proper address data and raise \(V_{C C}\) ( \(P\) in 16) to +6.8 volts.

Step 2 After a minimum delay of \(100 \mu\) s and a maximum delay of 1.0 ms , apply a 2.5 mA current pulse to the first bit to be programmed ( \(0.1 \leqslant \mathrm{PW} \leqslant 1 \mathrm{~ms}\) ).

Step 3 Repeat Step 2 for each bit of the selected word specified as a logic " 1 ". (Program only one bit at a time. The delay between output programming pulses should be equal to or less than 1.0 ms .)

Step 4 After all the desired bits of the selected word have been programmed, change address data and repeat Steps 2 and 3.

NOTE: If all the maximum tımes listed above are maintained, the entire memory will program in less than 1 second. Therefore, it would be permissible for \(\mathrm{V}_{\mathrm{CC}}\) to remain at +6.8 volts during the entire programming time.

Step 5 After stepping through all address words, return \(V_{C C}\) to 0.0 volts and verify that each bit has programmed. If one or more bits have not programmed, repeat the entire procedure once. During verification \(\mathrm{V}_{\mathrm{IH}}\) should be -1.0 to -0.6 volts.
*NOTE: For devices that program incorrectly-return, serialized units with individual truth tables. Noncompliance voids warranty.

\section*{PROGRAMMING SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{3}{|c|}{Limits} & \multirow[b]{2}{*}{Units} & \multirow[b]{2}{*}{Conditions} \\
\hline & & Min & Typ & Max & & \\
\hline Power Supply Voltage & \(V_{\text {EE }}\) & -5.46 & -5.2 & -4.94 & \(V \mathrm{dc}\) & \\
\hline To Program & \(V_{\text {CCP }}\) & +6.04 & +6.8 & +7.56 & \(V \mathrm{dc}\) & \\
\hline To Verify & \(V_{\text {CCV }}\) & 0 & 0 & 0 & \(V \mathrm{dc}\) & \\
\hline Programming Supply Current & \({ }^{\text {I CCP }}\) & - & 200 & 600 & mA & \(\mathrm{V}_{\mathrm{CC}}=+6.8 \mathrm{Vdc}\) \\
\hline Address Voltage & \(\mathrm{V}_{\text {IH }}\) Program & -1.2 & - & -0.6 & V dc & \\
\hline Logical "1" & \(V_{\text {IH }}\) Verify & -1.0 & - & -0.6 & \(V\) dc & \\
\hline Logical "0" & \(\mathrm{V}_{\text {IL }}\) & -5.2 & - & -4.2 & Vdc & \\
\hline Maximum Time at \(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCP}}\) & - & - & - & 1.0 & sec & \\
\hline Output Programming Current & IOP & 2.0 & 2.5 & 3.0 & mAdc & \\
\hline Output Program Pulse Width & \({ }^{\text {tp }}\) & 0.5 & - & 1.0 & ms & \\
\hline Output Pulse Rise Time & - & - & - & 10 & \(\mu \mathrm{s}\) & \\
\hline Programming Pulse Delay (1) & & & & & & \\
\hline Following \(\mathrm{V}_{\text {CC }}\) change & \(\mathrm{t}_{\mathrm{d}}\) & 0.1 & - & 1.0 & ms & \\
\hline Between Output Pulses & \(t_{d} 1\) & 0.01 & - & 1.0 & ms & \\
\hline
\end{tabular}

NOTE 1. Maximum is specified to minimize the amount of tıme \(V_{C C}\) is at +6.8 volts.


FIGURE 2 - AUTOMATIC PROGRAMMING CIRCUIT


\section*{\(8 \times 2\) MULTIPORT REGISTER FILE (RAM)}

The MCM10143 is an 8 word by 2 bit multiport register file (RAM) capable of reading two locations and writing one location simultaneously. Two sets of eight latches are used for data storage in this LSI circuit.

\section*{WRITE}

The word to be written is selected by addresses \(\mathrm{A}_{0}-\mathrm{A}_{2}\). Each bit of the word has a separate write enable to allow more flexibility in system design. A write occurs on the positive transition of the clock. Data is enabled by having the write enables at a low level when the clock makes the transition. To inhibit a bit from being written, the bit enable must be at a high level when the clock goes low and not change until the clock goes high. Operation of the clock and the bit enables can be reversed. While the clock is low a positive transition of the bit enable will write that bit into the address selected by \(A_{0}-A_{2}\).

\section*{READ}

When the clock is high any two words may be read out simultaneously, as selected by addresses \(\mathrm{B}_{0}-\mathrm{B}_{2}\) and \(\mathrm{C}_{0}-\mathrm{C}_{2}\), including the word written during the preceding half clock cycle. When the clock goes low the addressed data is stored in the slaves. Level changes on the read address lines have no effect on the output until the clock again goes high. Read out is accomplished at any time by enabling output gates \(\left(\mathrm{B}_{0}-\mathrm{B}_{1}\right),\left(\mathrm{C}_{0}-\mathrm{C}_{1}\right)\).
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{pd}}: \\
& \text { Clock to Data out }=5 \mathrm{~ns} \text { (typ) } \\
& \quad \text { (Read Selected) } \\
& \text { Address to Data out }=10 \mathrm{~ns} \text { (typ) } \\
& \text { (Clock High) } \\
& \text { Read Enable to Data out }=2.8 \mathrm{~ns} \text { (typ) } \\
& \text { (Clock high, Addresses present) } \\
& \text { PD }_{\mathrm{D}}=610 \mathrm{~mW} / \mathrm{pkg} \text { (typ no load) }
\end{aligned}
\]
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{12}{|c|}{TRUTH TABLE} \\
\hline - MODE & \multicolumn{7}{|c|}{INPUT} & \multicolumn{4}{|c|}{OUTPUT} \\
\hline & * Clock & \(\overline{W E}_{0}\) & \(\overline{W E}_{1}\) & \(\mathrm{D}_{0}\) & D1 & \(\overline{R E}_{B}\) & \(\overline{\mathrm{RE}}_{\mathrm{C}}\) & \(\mathrm{QB}_{0}\) & QB1 & \(\mathrm{QC}_{0}\) & QC 1 \\
\hline Write & \(\mathrm{L} \rightarrow \mathrm{H}\) & L & L & H & H & H & H & L & L & L & L \\
\hline Read & H & Q & \(\bigcirc\) & ¢ & ¢ & L & L & H & H & H & H \\
\hline Read & \(\mathrm{H} \rightarrow \mathrm{L}\) & \(\phi\) & \(\bigcirc\) & ¢ & \(\bigcirc\) & L & L & H & H & H & H \\
\hline Read & \(\mathrm{L} \rightarrow \mathrm{H} \rightarrow \mathrm{L}\) & H & H & \(\bigcirc\) & Q & L & L. & H & H & H & H \\
\hline Write & \(\mathrm{L} \rightarrow \mathrm{H}\) & L & L & L & H & H & H & L & L & L & L \\
\hline Read & H & \(\phi\) & \(\phi\) & \(\bigcirc\) & \(\bigcirc\) & L & L & L & H & L & H \\
\hline
\end{tabular}

\footnotetext{
*Note Clock occurs sequentially through Truth Table
*Note AO.A2, BO.B2, and CO C2 are all set to same address location throughout Table
\(\phi\) - Don't Care
}


\section*{ELECTRICAL CHARACTERISTICS}

(1)AC timing figures do not show all the necessary presetting conditions.

\section*{READ TIMING DIAGRAMS}


Enable


Data
(Address Selected)


Setup and Hold


FIGURE 4


Enable Hold


FIGURE 6

\section*{Address}



ELECTRICAL CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+75{ }^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{\text {EE }}\) & - & 140 & - & 135 & - & 130 & - & 125 & - & 125 & mAdc \\
\hline Input Current High & \(\mathrm{I}_{\text {inH }}\) & - & 375 & - & 220 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristics} & \multirow[b]{3}{*}{Symbol} & \multicolumn{2}{|l|}{MCM10144} & \multicolumn{2}{|l|}{MCM10544} & \multirow[b]{3}{*}{Unit} & \multirow[b]{3}{*}{Conditions} \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=0 \text { to } \\
+75^{\circ} \mathrm{C}, \\
\mathrm{~V}_{\mathrm{EE}}= \\
-5.2 \mathrm{Vdc} \\
\pm 5 \%
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=-55 \mathrm{to} \\
+125^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{EE}}= \\
-5.2 \mathrm{Vdc} \\
\pm 5 \%
\end{gathered}
\]} & & \\
\hline & & Min & Max & Min & Max & & \\
\hline Read Mode Chip Select Access Time Chip Select Recovery Time Address Access Time & \begin{tabular}{l}
\({ }^{t}\) ACS \\
\({ }^{t}\) RCS \\
\({ }^{t}\) AA
\end{tabular} & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 7.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 26 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 7.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 26 \\
& \hline
\end{aligned}
\] & ns & Measured from 50\% of input to \(50 \%\) of output. See Note 2. \\
\hline \begin{tabular}{l}
Write Mode \\
Write Pulse Width \\
Data Setup Time Prior to Write \\
Data Hold Time After Write \\
Address Setup Time Prior to Write \\
Address Hold Time After Write \\
Chip Select Setup Time Prior to Write \\
Chip Select Hold Time After Write Write Disable Time \\
Write Recovery Time
\end{tabular} & \begin{tabular}{l}
\({ }^{t}\) WSD \\
tWHD \\
tWSA \\
tWHA \\
twSCS \\
tWHCS \\
tWS \\
tWR
\end{tabular} & \[
\begin{aligned}
& 25 \\
& 2.0 \\
& 2.0 \\
& 8.0 \\
& 2.0 \\
& 2.0 \\
& 2.0 \\
& 2.5 \\
& 2.5
\end{aligned}
\] & -
-
-
-
-
-
-
10
10 & \[
\begin{aligned}
& 25 \\
& 2.0 \\
& 2.0 \\
& 8.0 \\
& 2.0 \\
& 2.0 \\
& 2.0 \\
& 2.5 \\
& 2.5
\end{aligned}
\] & \[
\begin{gathered}
- \\
- \\
- \\
- \\
- \\
- \\
10 \\
10
\end{gathered}
\] & ns & \({ }^{t}\) WSA \(=8.0 \mathrm{~ns}\) Measured at \(50 \%\) of input to \(50 \%\) of output. \(\mathrm{t}_{\mathrm{W}}=25 \mathrm{~ns}\). \\
\hline \begin{tabular}{l}
Rise and Fall Time \\
Address to Output \(\overline{\mathrm{CS}}\) or \(\overline{W E}\) to Output
\end{tabular} & \(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & \[
\begin{aligned}
& 1.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 7.0 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 7.0 \\
& 5.0
\end{aligned}
\] & ns & Measured between 20\% and 80\% points. \\
\hline Capacitance Input Capacitance Output Capacitance & \(C_{\text {in }}\) Cout & - & \[
\begin{aligned}
& 5.0 \\
& 8.0
\end{aligned}
\] & - & \[
\begin{aligned}
& 5.0 \\
& 8.0
\end{aligned}
\] & pF & Measured with a pulse technique. \\
\hline
\end{tabular}

NOTES: 1. Test circuit characteristics: \(R_{T}=50 \Omega, M C M 10144 ; 100 \Omega, M C M 10544 . C_{L} \leqslant 5.0 \mathrm{pF}\) (including jig and stray capacitance). Delay should be derated \(30 \mathrm{ps} / \mathrm{pF}\) for capacitive load up to 50 pF .
2. The maximum Addres's Access Time is guaranteed to be the Worst-Case Bit in the Memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

\section*{MCM10145/MCM10545}

\section*{16 X 4-BIT REGISTER FILE (RAM)}


The MCM10145/10545 is a 16 word \(\times 4\)-bit RAM. Bit selection is achieved by means of a 4-bit address A0 through A3.

The active-low chip select allows memory expansion up to 32 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM ( \(\overline{\mathrm{CS}}\) input low) is controlled by the \(\overline{W E}\) input. With \(\overline{W E}\) low the chip is in the write mode-the output is low and the data present at \(D_{n}\) is stored at the selected address. With \(\overline{W E}\) high the chip is in the read mode-the data state at the selected memory location is presented noninverted at \(Q_{n}\).
- Typical Address Access Time \(=10 \mathrm{~ns}\)
- Typical Chip Select Access Time \(=4.5 \mathrm{~ns}\)
- \(50 \mathrm{k} \Omega\) Pulldown Resistors on All Inputs
- Power Dissipation (470 mW typ @ \(25^{\circ} \mathrm{C}\) )

Decreases with Increasing Temperature

PIN ASSIGNMENT


L SUFFIX CERAMIC PACKAGE CASE 620
\begin{tabular}{|l|c|c|c|c|}
\hline TRUTH TABLE \\
\hline & \multicolumn{3}{|c|}{ INPUT } & OUTPUT \\
\hline & \(\overline{C S}\) & \(\overline{W E}\) & \(D_{n}\) & \(\mathrm{Q}_{\mathrm{n}}\) \\
\hline Write " 0 " & L & L & L & L \\
\hline Write " 1 " & L & L & H & L \\
\hline Read & L & H & \(\phi\) & Q \\
\hline Disabled & H & \(\phi\) & \(\phi\) & L \\
\hline
\end{tabular}

\(\phi=\) Don't Care.


F SUFFIX
CERAMIC PACKAGE CASE 650

FIGURE 1 - CHIP ENABLE STROBE MODE


\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \(-55^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) & \(+25^{\circ} \mathrm{C}\) & \(+75^{\circ} \mathrm{C}\) & \(+125^{\circ} \mathrm{C}\) & \multirow[b]{2}{*}{Unit} \\
\hline & & Min Max & Min Max & Min Max & Min Max & Min Max & \\
\hline Power Supply Drain Current & \(I_{\text {EE }}\) & - 135 & - 130 & - 125 & - 120 & - 120 & mAdc \\
\hline Input Current High & \(\mathrm{l}_{\mathrm{inH}}\) & - 375 & - 220 & - 220 & - 220 & - 220 & \(\mu \mathrm{Adc}\) \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristics} & \multirow[b]{3}{*}{Symbol} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \mathrm{MCM} 10145 \\
\hline \mathrm{~T}_{\mathrm{A}}=0 \text { to } \\
+75^{\circ} \mathrm{C}, \\
\mathrm{~V}_{\mathrm{EE}}= \\
-5.2 \mathrm{Vdc} \\
\pm 5 \%
\end{array}
\]}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline \text { MCM } 10545 \\
\hline \mathrm{~T}_{\mathrm{A}}=-55 \mathrm{to} \\
+125^{\circ} \mathrm{C}, \\
\mathrm{~V}_{\mathrm{EE}}= \\
-5.2 \mathrm{Vdc} \\
\pm 5 \%
\end{array}
\]}} & \multirow[b]{3}{*}{Unit} & \multirow[b]{3}{*}{Conditions} \\
\hline & & & & & & & \\
\hline & & Min & Max & Min & Max & & \\
\hline Read Mode Chip Select Access Time Chip Select Recovery Time Address Access Time & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{ACS}} \\
& \mathrm{t}_{\mathrm{R} C S} \\
& \mathrm{t}_{\mathrm{AA}}
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 4.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 8.0 \\
& 8.0 \\
& 15
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 4.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 18
\end{aligned}
\] & ns & Measured from 50\% of input to \(50 \%\) of output. See Note 2. \\
\hline \begin{tabular}{l}
Write Mode \\
Write Pulse Width \\
Data Setup Time Prior to Write \\
Data Hold Time After Write Address Setup Time Prior to Write Address Hold Time After Write Chip Select Setup Time Prior to Write \\
Chip Select Hold Time After Write Write Disable Time Write Recovery Time
\end{tabular} &  & \[
\begin{gathered}
8.0 \\
0 \\
3.0 \\
5.0 \\
1.0 \\
0 \\
\\
0 \\
2.0 \\
2.0
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& 8.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{gathered}
8.0 \\
0 \\
4.0 \\
5.0 \\
3.0 \\
5.0 \\
\\
0 \\
2.0 \\
2.0
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& 10 \\
& 10
\end{aligned}
\] & ns & \begin{tabular}{l}
\({ }^{t} W S A=5 \mathrm{~ns}\) \\
Measured at 50\% of input to \(50 \%\) of output.
\[
\mathrm{t}_{\mathrm{W}}=8 \mathrm{~ns} .
\]
\end{tabular} \\
\hline \begin{tabular}{l}
Chip Enable Strobe Mode \\
Data Setup Prior to Chip Select \\
Write Enable Setup Prior to Chip Select \\
Address Setup Prior to Chip Select Data Hold Time After Chip Select Write Enable Hold Time After Chip Select \\
Address Hold Time After Chip Select \\
Chip Select Minimum Pulse Width
\end{tabular} & \begin{tabular}{l}
\({ }^{\mathrm{t}} \mathrm{CSD}\) \\
\({ }^{t} \mathrm{CSW}\) \\
\({ }^{t}\) CSA \\
\({ }^{\mathrm{t}} \mathrm{CHD}\) \\
\({ }^{\mathrm{t}} \mathrm{CHW}\) \\
\({ }^{\mathrm{t}} \mathrm{CHA}\) \\
\({ }^{\mathrm{t}} \mathrm{CS}\)
\end{tabular} & \begin{tabular}{l}
0
0 \\
0 \\
2.0 \\
0 \\
4.0 \\
18
\end{tabular} &  & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& - \\
& - \\
& -
\end{aligned}
\] & ns & Guaranteed but not tested on standard product. See Figure 1. \\
\hline Rise and Fall Time Address to Output \(\overline{\mathrm{CS}}\) to Output & \(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & \[
\begin{aligned}
& 1.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 7.0 \\
& 5.0
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 7.0 \\
& 5.0
\end{aligned}
\] & ns & Measured between 20\% and 80\% points. \\
\hline Capacitance Input Capacitance Output Capacitance & \begin{tabular}{l}
\(\mathrm{C}_{\text {in }}\) \\
Cout
\end{tabular} & - & \[
\begin{aligned}
& 6.0 \\
& 8.0
\end{aligned}
\] & - & \[
\begin{aligned}
& 6.0 \\
& 8.0
\end{aligned}
\] & pF & Measured with a pulse technique. \\
\hline
\end{tabular}

NOTES: 1. Test circuit characteristics: \(R_{T}=50 \Omega, M C M 10145 ; 100 \Omega, M C M 10545 . C_{L} \leqslant 5.0 \mathrm{pF}\) lincluding jig and Stray Capacitance). Delay should be derated \(30 \mathrm{ps} / \mathrm{pF}\) for capacitive loads up to 50 pF .
2. The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

\section*{\(1024 \times 1\)-BIT RANDOM ACCESS MEMORY}


TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|}
\hline MODE & \multicolumn{3}{|c|}{ INPUT } & OUTPUT \\
\hline & \(\overline{C S}\) & \(\overline{W E}\) & \(D_{\text {in }}\) & Dout \\
\hline Write \(^{\prime} 0^{\prime \prime}\) & L & L & L & L \\
\hline Write \(" 1 "^{\prime}\) & L & L & H & L \\
\hline Read & L & H & \(\phi\) & Q \\
\hline Disabled & H & \(\phi\) & \(\phi\) & L \\
\hline
\end{tabular}
\(\phi=\) Don't Care.

L. SUFFIX

CERAMIC PACKAGE
CASE 620

The MCM10146/10546 is a \(1024 \times 1\)-bit RAM. Bit selection is achieved by means of a 10 -bit address, A0 to A9.

The active-low chip select is provided for memory expansion up to 2048 words.

The operating mode of the RAM ( \(\overline{\mathrm{CS}}\) input low) is controlled by the \(\overline{W E}\) input. With \(\overline{W E}\) low, the chip. is in the write mode, the output, Dout, is low and the data state present at \(D_{\text {in }}\) is stored at the selected address. With \(\overline{W E}\) high, the chip is in the read mode and the data stored at the' selected memory location will be presented non-inverted at Dout. (See Truth Table.)
- Pin-for-Pin Compatible with the 10415
- Power Dissipation ( 520 mW typ @ \(25^{\circ} \mathrm{C}\) )

Decreases with Increasing Temperature
- Typical Address Access of 24 ns
- Typical Chip Select Access of 4.0 ns
- \(50 \mathrm{k} \Omega\) Pulldown Resistor on Chip Select Input

PIN ASSIGNMENT


F SUFFIX
CERAMIC PACKAGE CASE 650-03

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+75^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IEE & - & 155 & - & 150 & - & 145 & - & 125 & - & 125 & mAdc \\
\hline Input Current High & \(\mathrm{I}_{\mathrm{inH}}\) & - & 375 & - & 220 & - & 220 & - & 220 & - & 220 & \(\mu\) Adc \\
\hline Logic "0' Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & -1.970 & -1.655 & -1.920 & -1.665 & -1.900 & -1.650 & -1.880 & -1.625 & -1.870 & -1.545 & Vdc \\
\hline
\end{tabular}

NOTE: \(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MCM105XX only.

SWITCHING CHARACTERISTICS (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristics} & \multirow[b]{3}{*}{Symbol} & \multicolumn{2}{|l|}{MCM10146} & \multicolumn{2}{|l|}{MCM10546} & \multirow[b]{3}{*}{Unit} & \multirow[b]{3}{*}{Conditions} \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=0 \text { to } \\
+75^{\circ} \mathrm{C} \\
\mathrm{~V} \mathrm{EE} \\
=-5.2 \mathrm{Vdc} \\
\pm 5 \%
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
\mathrm{T}_{\mathrm{A}} & =-55 \text { to } \\
+ & 125^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{EE}} & =-5.2 \mathrm{Vdc} \\
& \pm 5 \%
\end{aligned}
\]} & & \\
\hline & & Min & Max & Min & Max & & \\
\hline \begin{tabular}{l}
Read Mode \\
Chip Select Access Time \\
Chip Select Recovery Time \\
Address Access Time
\end{tabular} & \[
\begin{aligned}
& { }^{\mathrm{t}} \mathrm{ACS} \\
& { }^{\mathrm{t}} \mathrm{RCS} \\
& { }^{\mathrm{t}} \mathrm{AAA}
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{aligned}
& 7.0 \\
& 7.0 \\
& 29 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{aligned}
& 8.0 \\
& 8.0 \\
& 40
\end{aligned}
\] & ns & \begin{tabular}{l}
Measured at 50\% of input to \(50 \%\) of output. \\
See Note 2.
\end{tabular} \\
\hline \begin{tabular}{l}
Write Mode \\
Write Pulse Width \\
(To guarantee writing) \\
Data Setup Time Prior to Write \\
Data Hold Time After Write \\
Address Setup Time Prior to Write \\
Address Hold Time After Write \\
Chip Select Setup Time Prior to Write \\
Chip Select Hold Time After Write Write Disable Time Write Recovery Time
\end{tabular} & \begin{tabular}{l}
\({ }^{t} W\) \\
\({ }^{t}\) WSD \\
tWHD \\
tWSA \\
tWHA \\
twSCS \\
tWHCS \\
\({ }^{t}\) WS \\
twr
\end{tabular} & \[
\begin{aligned}
& 25 \\
& 5.0 \\
& 5.0 \\
& 8.0 \\
& 2.0 \\
& 5.0 \\
& 5.0 \\
& 2.8 \\
& 2.8
\end{aligned}
\] & \begin{tabular}{l}
- \\
- \\
- \\
- \\
- \\
7.0 \\
7.0
\end{tabular} & \[
\begin{gathered}
25 \\
5.0 \\
5.0 \\
10 \\
8.0 \\
5.0 \\
5.0 \\
2.8 \\
2.8
\end{gathered}
\] & -
-
-
-
-
-
-
12
12 & ns & \begin{tabular}{l}
\[
{ }^{t} \text { WSA }=8.0 \mathrm{~ns} .
\] \\
Measured at \(50 \%\) of input to \(50 \%\) of output.
\[
\mathrm{t}_{\mathrm{W}}=25 \mathrm{~ns}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
Rise and Fall Time \(\overline{\mathrm{CS}}\) or \(\overline{\mathrm{WE}}\) to Output \\
Address to Output
\end{tabular} & \(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & \[
\begin{aligned}
& 1.5 \\
& 1.5
\end{aligned}
\] & 4.0
8.0 & \[
\begin{aligned}
& 1.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 8.0
\end{aligned}
\] & ns & Measured between 20\% and 80\% points. \\
\hline \begin{tabular}{l}
Capacitance \\
Input Capacitance \\
Output Capacitance
\end{tabular} & \begin{tabular}{l}
\(C_{\text {in }}\) \\
Cout
\end{tabular} & - & \[
\begin{aligned}
& 5.0 \\
& 8.0 \\
& \hline
\end{aligned}
\] & - & \[
\begin{aligned}
& 5.0 \\
& 8.0 \\
& \hline
\end{aligned}
\] & pF & Measured with a pulse technique. \\
\hline
\end{tabular}

NOTES: 1. Test circuit characteristics: \(R_{T}=50 \Omega, M C M 10146 ; 100 \Omega, M C M 10546 . C_{L} \leqslant 5.0\) pf including jig and stray capacitance. For Capacitance Loading \(\leqslant 50 \mathrm{pF}\), delay should be derated by \(30 \mathrm{ps} / \mathrm{pF}\).
2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

\section*{MCM10147/MCM10547}

\author{
\(128 \times 1\)-BIT \\ RANDOM ACCESS MEMORY
}


\section*{PIN ASSIGNMENT}


The MCM1047/10547 is a fast 128-word \(X\) 1-bit RAM. Bit selection is achieved by means of a 7 -bit address, A0 through A6.

The active-low chip selects and fast chip select access time allow easy memory expansion up to 512 words without affecting system performance.

The operating mode ( \(\overline{\mathrm{CS}}\) inputs low) is controlled by the \(\overline{W E}\) input. With \(\overline{W E}\) low the chip is in the write mode-the output is low and the data present at \(D_{\text {in }}\) is stored at the selected address. With \(\overline{W E}\) high the chip is in the read mode-the data state at the selected memory location is presented non-inverted at \(D_{\text {out }}\).
- Typical Address Access Time of 10 ns
- Typical Chip Select Access Time of 4.0 ns
- \(50 \mathrm{k} \Omega\) Input Pulldown Resistors on All Inputs
- Power Dissipation ( 420 mW typ @ \(25^{\circ} \mathrm{C}\) )

Decreases with Increasing Temperature
- Similar to F10405

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|}
\hline MODE & \multicolumn{3}{|c|}{ INPUT } & OUTPUT \\
\hline & \(\overline{\mathrm{CS}}\) & \(\overline{\mathrm{WE}}\) & \(\mathrm{D}_{\text {In }}\) & Dout \\
\hline Write "0" & L & L & L & L \\
\hline Write "1" & L & L & H & L \\
\hline Read & L & H & \(\phi\) & Q \\
\hline Disabled & H & \(\phi\) & \(\phi\) & L \\
\hline
\end{tabular}
\[
\bullet \overline{\mathrm{CS}}=\overline{\mathrm{CS} 1}+\overline{\mathrm{CS} 2} \quad \phi=\text { Don't Care }
\]

F SUFFIX
CERAMIC PACKAGE CASE 650

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+75{ }^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IEE & - & 115 & - & 105 & - & 100 & - & 95 & - & 95 & mAdc \\
\hline Input Current High & 1 inH & - & 375 & - & 220 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

\section*{SWITCHING CHARACTERISTICS (Note 1)}


NOTES: 1. Test circuit characteristics: \(R_{T}=50 \Omega\), MCM10147; \(100 \Omega\), MCM10547.
\(C_{L} \leqslant 5.0 \mathrm{pF}\) (including jig and stray capacitance).
Delay should be derated \(30 \mathrm{ps} / \mathrm{pF}\) for capacitive load up to 50 pF .
2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
*To be determined; contact your Motorola representative for up-to-date information.

\section*{MCM10148/MCM10548}

\section*{\(64 \times 1-\) BIT}

RANDOM ACCESS MEMORY


PIN ASSIGNMENT



L SUFFIX CERAMIC PACKAGE CASE 620

The MCM10148/10548 is a fast 64 -word \(X\) 1 -bit RAM. Bit selection is achieved by means of a 6 -bit address, AO through A5.

The active-low chip selects and fast chip select access time allow easy memory expansion up to 256 words without affecting system performance.

The operating mode ( \(\overline{\mathrm{CS}}\) inputs low) is controlled by the \(\overline{W E}\) input. With \(\overline{W E}\) low the chip is in the write mode-the output is low and the data present at \(\mathrm{D}_{\mathrm{in}}\) is stored at the selected address. With \(\overline{W E}\) high the chip is in the read mode-the data state at the selected memory location is presented non-inverted at Dout.
- Typical Address Access Time of 10 ns
- Typical Chip Select Access Time of 4.0 ns
- \(50 \mathrm{k} \Omega\) Input Pulldown Resistors on All Inputs
- Power Dissipation ( 420 mW typ @ \(25^{\circ} \mathrm{C}\) ) Decreases with Increasing Temperature

TRUTH TABLE
\begin{tabular}{|c|c|c|c|c|}
\hline MODE & \multicolumn{3}{|c|}{ INPUT } & OUTPUT \\
\hline & \(\overline{\text { CS }} \cdot\) & \(\overline{\text { WE }}\) & \(\mathrm{D}_{\text {in }}\) & D out \\
\hline Write " \(0^{\prime \prime}\) & L & L & L & L \\
\hline Write " 1 ' & L & L & H & L \\
\hline Read & L & H & \(\phi\) & Q \\
\hline Disabled & H & \(\phi\) & \(\phi\) & L \\
\hline
\end{tabular}
\(\cdot \overline{\mathrm{CS}}=\overline{\mathrm{Cs} 1}+\overline{\mathrm{CS} 2}+\overline{\mathrm{CS} 3} \quad \phi=\) Don't Care .

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+75^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }_{\text {I EE }}\) & - & 115 & - & 105 & - & 100 & - & 95 & - & 95 & mAdc \\
\hline Input Current High & 1 inH & - & 375 & - & 220 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

\section*{SWITCHING CHARACTERISTICS (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristics} & \multirow[b]{3}{*}{Symbol} & & & & & \multirow[b]{3}{*}{Unit} & \multirow[b]{3}{*}{Conditions} \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
\mathrm{T}_{\mathrm{A}} & =0 \text { to }+75^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{EE}} & =-5.2 \mathrm{Vdc} \pm 5 \%
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=-55 \text { to }+125^{\circ} \mathrm{C}, \\
& \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{Vdc} \pm 5 \%
\end{aligned}
\]} & & \\
\hline & & Min & Max & Min & Max & & \\
\hline \begin{tabular}{l}
Read Mode \\
Chip Select Access Time Chip Select Recovery Time Address Access Time
\end{tabular} &  & - & \[
\begin{aligned}
& 7.5 \\
& 7.5 \\
& 15 \\
& \hline
\end{aligned}
\] & - &  & ns & Measured from 50\% of input to \(50 \%\) of output. See Note 2. \\
\hline \begin{tabular}{l}
Write Mode \\
Write Pulse Width Data Setup Time Prior to Write Data Hold Time After Write Address Setup Time Prior to Write Address Hold Time After Write Chip Select Setup Time Prior to Write Chip Select Hold Time After Write Write Disable Time Write Recovery Time
\end{tabular} & \begin{tabular}{l}
tw \\
\({ }^{t}\) WSD \\
tWHD \\
tWSA \\
tWHA \\
\({ }^{t}\) WSCS \\
twhCS \\
tWS \\
tWR
\end{tabular} & \[
\begin{gathered}
8.0 \\
3.0 \\
2.0 \\
5.0 \\
3.0 \\
3.0 \\
0 \\
2.0 \\
2.0
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& 7.5 \\
& 7.5
\end{aligned}
\] & * &  & ns & \begin{tabular}{l}
\({ }^{t}\) WSA \(=5.0 \mathrm{~ns}\) \\
Measured at \(50 \%\) of input to \(50 \%\) of output.
\[
\mathrm{t}_{\mathrm{w}}=8.0 \mathrm{~ns} .
\]
\end{tabular} \\
\hline Rise and Fall Time & \(\mathrm{t}_{\mathrm{r}}, \mathrm{tf}_{f}\) & 1.5 & 5.0 & * & * & ns & Measured between 20\% and \(80 \%\) points. \\
\hline Capacitance Input Capacitance Output Capacitance & \(\mathrm{C}_{\text {in }}\) Cout & - - & \[
\begin{aligned}
& 5.0 \\
& 8.0 \\
& \hline
\end{aligned}
\] & \[
-
\] & * & pF & Measured with a pulse technique. \\
\hline
\end{tabular}

\footnotetext{
NOTES: 1. Test circuit characteristics: \(\mathrm{R}_{\mathrm{T}}=50 \Omega, \mathrm{MCM} 10148 ; 100 \Omega, \mathrm{MCM} 10548\).
\(C_{L} \leqslant 5.0 \mathrm{pF}\) (including jig and stray capacitance)
Delay should be derated \(30 \mathrm{ps} / \mathrm{pF}\) for capacitive load up to 50 pF .
2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
*To be determined; contact your Motorola representative for up-to-date information.
}

\section*{MCM10149/MCM10549}

\section*{\(256 \times\) 4-BIT PROGRAMMABLE READ-ONLY MEMORY}

\section*{3}

PIN ASSIGNMENT


The MCM10149/10549 is a 256 -word \(\times 4\)-bit field programmable read only memory (PROM). Prior to programming, all stored bits are at logic 1 (high) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The memory has a single negative logic chip enable. When the chip is disabled ( \(\overline{\mathrm{CS}}=\) high), all outputs are forced to a logic 0 (low).
- Typical Address Access Time of 20 ns
- Typical Chip Select Access Time of 8.0 ns
- \(50 \mathrm{k} \Omega\) Input Pulldown Resistors on All Inputs
- Power Dissipation ( 540 mW typ @ \(25^{\circ} \mathrm{C}\) )

Decreases with Increasing Temperature


L SUFFIX
CERAMIC PACKAGE CASE 620


F SUFFIX
CERAMIC PACKAGE
CASE 650


\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+75^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IEE & - & 140 & - & 135 & - & 130 & - & 125 & - & 125 & mAdc \\
\hline Input Current High & 1 inH & - & 450 & - & 265 & -- & 265 & - & 265 & - & 265 & \(\mu \mathrm{Adc}\) \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105xx devices only.

\section*{SWITCHING CHARACTERISTICS (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristics} & \multirow[b]{3}{*}{Symbol} & \multicolumn{2}{|c|}{MCM10149} & \multicolumn{2}{|c|}{MCM10549} & \multirow[b]{3}{*}{Unit} & \multirow[b]{3}{*}{Conditions} \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=0 \text { to }+75^{\circ} \mathrm{C}, \\
\mathrm{VEE}_{\mathrm{E}}=-5.2 \mathrm{Vdc} \pm 5 \%
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=-55 \text { to }+125^{\circ} \mathrm{C}, \\
& V_{E E}=-5.2 \mathrm{Vdc} \pm 5 \%
\end{aligned}
\]} & & \\
\hline & & Min & Max & Min & Max & & \\
\hline \begin{tabular}{l}
Read Mode \\
Chip Select Access Time Chip Select Recovery Time Address Access Time
\end{tabular} & \begin{tabular}{l}
\({ }^{t}\) ACS \\
\(t^{t}\) RCS \\
\({ }^{t}\) AA
\end{tabular} & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 7.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 10 \\
& 10 \\
& 25
\end{aligned}
\] & * & * & ns & Measured from \(50 \%\) of input to \(50 \%\) of output. See Note 1. \\
\hline Rise and Fall Time & \(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & 1.5 & 7.0 & * & * & ns & Measured between 20\% and 80\% points. \\
\hline \begin{tabular}{l}
Capacitance \\
Input Capacitance Output Capacítance
\end{tabular} & \begin{tabular}{l}
\(C_{i n}\) \\
Cout
\end{tabular} & - & \[
\begin{aligned}
& 5.0 \\
& 8.0
\end{aligned}
\] & - & \[
\begin{aligned}
& 5.0 \\
& 8.0
\end{aligned}
\] & pF & Measured with a pulse technique. \\
\hline
\end{tabular}

NOTES: 1. Test circuit characteristics: \(\mathrm{R}_{\mathrm{T}}=50 \Omega\), MCM10149; \(100 \Omega\), MCM10549.
\(C_{L} \leqslant 5.0 \mathrm{pF}\) (including jig and stray capacitance)
Delay should be derated \(30 \mathrm{ps} / \mathrm{pF}\) for capacitive load up to 50 pF
2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
4. \(V_{C P}=V_{C C}=G\) nd for normal operation.
*To be determined; contact your Motorola representative for up-to-date information.

\section*{PROGRAMMING THE MCM10149 \(\dagger\)}

During programming of the MCM10149, input pins 7, 9, and 10 are addressed with standard MECL 10K logic levels. However, during programming input pins 2, 3, 4, 5, and 6 are addressed with \(0 \vee \leqslant V_{I H} \leqslant+0.25 \vee\) and \(V_{E E} \leqslant V_{I L} \leqslant\) -3.0 V . It should be stressed that this deviation from standard input levels is required only during the programming mode. During normal operation, standard MECL 10,000 input levels must be used.

With these requirements met, and with \(V_{C P}=\) \(V_{C C}=0 \vee\) and \(V_{E E}=-5.2 \vee \pm 5 \%\), the address is set up. After a minimum of 100 ns delay, \(\mathrm{V}_{\mathrm{CP}}\) (pin 1) is ramped up to \(+12 \mathrm{~V} \pm 0.5 \mathrm{~V}\) (total voltage \(V_{C P}\) to \(V_{E E}\) is now \(17.2 \mathrm{~V},+12 \mathrm{~V}\) -\([-5.2 \mathrm{~V}])\). The rise time of this \(\mathrm{V}_{\mathrm{CP}}\) voltage pulse should be in the 1-10 \(\mu\) s range, while its pulse width ( \(t_{w 1}\) ) should be greater than \(100 \mu \mathrm{~s}\) but less than 1 ms . The \(V_{C P}\) supply current at +12 \(\checkmark\) will be approximately 525 mA while current drain from \(\mathrm{V}_{\mathrm{C}}\) will be approximately 175 mA . A current limit should therefore be set on both of these supplies. The current limit on the \(V_{C P}\) supply should be set at 700 mA while the \(V_{C C}\) supply should be limited to 250 mA . It should be noted that the \(V_{E E}\) supply must be capable of sinking the combined current of the \(V_{C C}\) and \(V_{\text {CP }}\) supplies while maintaining a voltage of \(-5.2 \vee \pm 5 \%\).

Coincident with, or at some delay after the \(V_{\text {CP }}\) pulse has reached its \(100 \%\) level, the desired bit to be fused can be selected. This is done by taking the corresonding output pin to a voltage of \(+2.85 \mathrm{~V} \pm 5 \%\). It is to be noted that only one bit is to be fused at a time. The other three unselected outputs should remain terminated through their 50 ohm load resistor ( 100 ohm for MCM10549) to -2.0 V . Current into the selected output is 5 mA maximum.

After the bit select pulse has been applied to the appropriate output, the fusing current is sourced out of the chip select pin 13 . The \(0 \%\) to \(100 \%\) rise time of this current pulse should be 250 ns max. Its pulse width should be greater than \(100 \mu \mathrm{~s}\). Pulse magnitude is \(50 \mathrm{~mA} \pm 5.0 \mathrm{~mA}\). The voltage clamp on this current source is to be-6.0 V.

After the fusing current source has ;eturned 0 mA , the bit select pulse is returned to it initial level, i.e., the output is returned through its load to -2.0 V . Thereafter, \(\mathrm{V}_{\mathrm{CP}}\) is returned to 0 V . Strobing of the outputs to determine success in programming should occur no sooner than 100 ns after \(\mathrm{V}_{\mathrm{CP}}\) has returned to 0 V . The remaining bits are programmed in a similar fashion.

\footnotetext{
\(\dagger\) NOTE: For devices that program incorrectly, return serialized units with individual truth tables.
Non compliance voids warranty.
}

\section*{PROGRAMMING SPECIFICATIONS}

The following timing diagrams and fusing information represent programming specifications for the MCM10149.


The timing diagram is shown for programming one bit. Note that only one bit is blown at a time. All addressing must be done 100 ns prior to the beginning of the \(V_{C P}\) pulse, i.e., \(V_{C P}=0 \mathrm{~V}\). Likewise, strobing of the outputs to determine success in programming should occur no sooner than 100 ns after \(\mathrm{V}_{\mathrm{CP}}\) returns to 0 V .

Note that the fusing current is defined as a positive current out of the chip select, pin 13. A programming duty cycle of \(\leqslant 15 \%\) is to be observed.

Definitions and values of timing symbols are as follows.
\begin{tabular}{|c|c|c|}
\hline Symbol & Definition & Value \\
\hline \(t_{r} 1\) & Rise Time, Programming Voltage & \(\geqslant 1 \mu \mathrm{~s}\) \\
\hline \(t_{w 1}\) & Pulse Width, Programming Voltage & \(\geqslant 100 \mu \mathrm{~s}<1 \mathrm{~ms}\) \\
\hline \({ }^{t} \mathrm{D} 1\) & Delay Time, Programming Voltage Pulse to Bit Select Pulse & \(\geqslant 0\) \\
\hline \(t_{w} 2\) & Pulse Width, Bit Select & \(\geqslant 100 \mu \mathrm{~s}\) \\
\hline \({ }^{t} \mathrm{D} 2\) & \begin{tabular}{l}
Delay Time, Bit Select \\
Pulse to Programming \\
Voltage Pulse
\end{tabular} & \(\geqslant 0\) \\
\hline \({ }^{\text {t }}\) D 3 & Delay Time, Bit Select Pulse to Programming Current Pulse & \(\geqslant 1 \mu \mathrm{~s}\) \\
\hline \(t_{\text {r }}\) & Rise Time, Programming Current Pulse & 250 ns max \\
\hline \(t_{w}\) 3 & Pulse Width, Programming Current Pulse & \(\geqslant 100 \mu \mathrm{~s}\) \\
\hline \({ }^{t}\) D4 & Delay Time, Programming Current Pulse to Bit Select Pulse & \(\geqslant 1 \mu \mathrm{~s}\) \\
\hline
\end{tabular}


\section*{MCM10152/MCM10552}

\section*{\(256 \times 1\)-BIT}

RANDOM ACCESS MEMORY


ELECTRICAL CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+75^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{\text {IEE }}\) & - & 140 & - & 135 & - & 130 & - & 125 & - & 125 & mAdc \\
\hline Input Current High & 1 inH & - & 375 & - & 220 & - & 220 & - & 220 & - & 220 & \(\mu \mathrm{Adc}\) \\
\hline
\end{tabular}
\(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) test values apply to MC105×x devices only.

\section*{SWITCHING CHARACTERISTICS (Note 1)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristics} & \multirow[b]{3}{*}{Symbol} & \multicolumn{2}{|c|}{MCM10152} & \multicolumn{2}{|c|}{MCM10552} & \multirow[b]{3}{*}{Unit} & \multirow[b]{3}{*}{Conditions} \\
\hline & & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=0 \text { to }+75^{\circ} \mathrm{C}, \\
& \mathrm{VEE}=-5.2 \mathrm{Vdc} \pm 5 \%
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& T_{A}=-55 \text { to }+125^{\circ} \mathrm{C}, \\
& V_{E E}=-5.2 \mathrm{Vdc} \pm 5 \%
\end{aligned}
\]} & & \\
\hline & & Min & Max & Min & Max & & \\
\hline \begin{tabular}{l}
Read Mode \\
Chip Select Access Time Chip Select Recovery Time Address Access Time
\end{tabular} & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{A}} \mathrm{ACS} \\
& \mathrm{t}_{\mathrm{R}} \mathrm{t} A
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.0 \\
& 7.0
\end{aligned}
\] & \[
\begin{aligned}
& 7.5 \\
& 7.5 \\
& 15
\end{aligned}
\] & * &  & & Measured from \(50 \%\) of input to \(50 \%\) of output. See Note 2. \\
\hline \begin{tabular}{l}
Write Mode \\
Write Pulse Width \\
Data Setup Time Prior to Write Data Hold Time After Write Address Setup Time Prior to Write Address Hold Time After Write Chip Select Setup Time Prior to Write Chip Select Hold Time After Write Write Disable Time Write Recovery Time
\end{tabular} & \begin{tabular}{l}
tw \\
\({ }^{t}\) WSD \\
\({ }^{t}\) WHD \\
tWSA \\
tWHA \\
\({ }^{t}\) wSCS \\
twhCS \\
tWS \\
tWR
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 2.0 \\
& 2.0 \\
& 5.0 \\
& 3.0 \\
& 2.0 \\
& 2.0 \\
& 2.5 \\
& 2.5
\end{aligned}
\] & -
-
-
-
-
-
7.5
7.5 & * &  & ns & \begin{tabular}{l}
\({ }^{t} W S A=5.0 \mathrm{~ns}\) \\
Measured at 50\% of input to \(50 \%\) of output.
\[
\mathrm{t}_{\mathrm{w}}=10 \mathrm{~ns} .
\]
\end{tabular} \\
\hline Rise and Fall Time & \(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\) & 1.5 & 5.0 & * & * & ns & Measured between 20\% and \(80 \%\) points. \\
\hline Capacitance Input Capacitance Output Capacitance & \(\mathrm{C}_{\text {in }}\) Cout & - & \[
\begin{aligned}
& 5.0 \\
& 8.0
\end{aligned}
\] & - & * & pF & Measured with a pulse technique. \\
\hline
\end{tabular}

NOTES: 1. Test circuit characteristics: \(R_{T}=50 \Omega\), MCM10152; \(100 \Omega\), MCM10552.
\(C_{L} \leqslant 5.0 \mathrm{pF}\) (including jig and stray capacitance).
Delay should be derated \(30 \mathrm{ps} / \mathrm{pF}\) for capacitive load up to 50 pF .
2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
*To be determined; contact your Motorola representative for up-to-date information.

\section*{MC1648/MC1648M}

\section*{VOLTAGE-CONTROLLED OSCILLATOR}


FIGURE 1 - CIRCUIT SCHEMATIC


FIGURE 2 - SPECTRAL PURITY OF SIGNAL AT OUTPUT

B.W. \(=10 \mathrm{kHz}\)

Center Frequency \(=100 \mathrm{MHz}\) Scan Width \(=50 \mathrm{kHz} /\) div Vertical Scale \(=10 \mathrm{~dB} / \mathrm{d} / \mathrm{V}\)

\begin{tabular}{l|l|l|l|l|} 
& \\
\(-30^{\circ} \mathrm{C}\) & +2.00 & +1.50 & 5.0 & -5.0 \\
\hline\(+25^{\circ} \mathrm{C}\) & +1.85 & +1.35 & 5.0 & -5.0 \\
\hline & \(+85^{\circ} \mathrm{C}\) & +1.70 & +1.20 & 5.0 \\
\cline { 2 - 5 } & &
\end{tabular}
\begin{tabular}{rl|l|l|l|}
\multicolumn{5}{c|}{ MC1648M } \\
\cline { 2 - 5 }\(-55^{\circ} \mathrm{C}\) & +2.07 & +1.57 & 5.0 & -5.0 \\
\hline & \(+25^{\circ} \mathrm{C}\) & +1.85 & +1.35 & 5.0 \\
\hline \(125^{\circ} \mathrm{C}\) & +1.60 & +1.10 & 5.0 & -5.0 \\
\cline { 2 - 5 } & & &
\end{tabular}

ELECTRICAL CHARACTERISTICS
Supply Voltage \(=+5.0\) Volts
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{3}{|c|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multirow[b]{2}{*}{Conditions} \\
\hline & & \multicolumn{2}{|l|}{Min} & Max \({ }^{-1}\) & \multicolumn{2}{|l|}{Min} & Max & \multicolumn{2}{|l|}{Min} & Max & \multicolumn{2}{|l|}{Min} & Max & \multicolumn{2}{|l|}{Min} & Max & & \\
\hline Power Supply Drain Current & IE & \multicolumn{2}{|l|}{-} & - & \multicolumn{2}{|l|}{-} & - & \multicolumn{2}{|l|}{-} & 41 & \multicolumn{2}{|l|}{-} & - & \multicolumn{2}{|l|}{-} & - & mAdc & Inputs and outputs open. \\
\hline Logic "1" Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{2}{|l|}{3.92} & 4.13 & \multicolumn{2}{|l|}{3.955} & 4.185 & \multicolumn{2}{|l|}{4.04} & 4.25 & \multicolumn{2}{|l|}{4.11} & 4.36 & \multicolumn{2}{|l|}{4.16} & 4.40 & Vdc & \(V_{\text {ILmin }}\) to \(\operatorname{Pin} 12,1_{L} @ \operatorname{Pin} 3\). \\
\hline Logic "0' Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \multicolumn{2}{|l|}{3.13} & 3.38 & \multicolumn{2}{|l|}{3.16} & 3.40 & \multicolumn{2}{|l|}{3.20} & 3.43 & \multicolumn{2}{|l|}{3.22} & 3.475 & \multicolumn{2}{|l|}{3.23} & 3.51 & Vdc & \(V_{\text {IHmax }}\) to \(\operatorname{Pin} 12, I_{L} @ \operatorname{Pin} 3\). \\
\hline \multirow[t]{2}{*}{Bias Voltage} & \multirow[t]{2}{*}{\(V_{\text {Bias* }}\)} & \multicolumn{2}{|l|}{1.67} & 1.97 & \multicolumn{2}{|l|}{1.60} & 1.90 & \multicolumn{2}{|l|}{1.45} & 1.75 & 1.30 & \multicolumn{2}{|r|}{1.60} & \multicolumn{2}{|l|}{1.20} & 1.50 & \multirow[t]{2}{*}{Vdc} & \multirow[t]{2}{*}{\(V_{\text {ILmin }}\) to \(\operatorname{Pin} 12\).} \\
\hline & & Min \({ }^{\text {- }}\) & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & & \\
\hline Peak-to-Peak Tank Voltage & \(V_{\text {P-P }}\) & - & - & - & - & - & - & - & 400 & - & - & - & - & - & - & - & mV & \multirow{3}{*}{See Figure 3.} \\
\hline Output Duty Cycle & \(V_{\text {DC }}\) & - & - & - & - & - & - & - & 50 & - & - & - & - & - & - & - & \% & \\
\hline Oscillation Frequency & \(\mathrm{f}_{\text {max** }}\) & - & 225 & - & - & 225 & - & 200 & 225 & - & - & 225 & - & - & 225 & - & MHz & \\
\hline
\end{tabular}
*This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor turning diode at this point.
** Frequency variation over temperature is a direct function of the \(\Delta \mathrm{C} / \Delta\) Temperature and \(\Delta \mathrm{L} / \Delta\) Temperature.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\begin{tabular}{l}
@ Test \\
Temperature
\end{tabular}} & \multicolumn{4}{|c|}{TEST VOLTAGE/CURRENT VALUES} \\
\hline & \multicolumn{3}{|c|}{(Volts)} & mAdc \\
\hline & \(\mathrm{V}_{\text {IH }}\) max & \(\mathrm{V}_{\text {ILImin }}\) & \(\mathrm{V}_{\mathrm{CC}}\) & \(I_{L}\) \\
\hline \multicolumn{5}{|c|}{MC1648} \\
\hline \(-30^{\circ} \mathrm{C}\) & \(-3.20\) & -3.70 & -5.2 & -5.0 \\
\hline \(+25^{\circ} \mathrm{C}\) & -3.35 & -3.85 & -5.2 & -5.0 \\
\hline \(+85^{\circ} \mathrm{C}\) & -3.50 & -4.00 & -5.2 & -5.0 \\
\hline
\end{tabular}
\begin{tabular}{r|r|r|r|r|}
\multicolumn{4}{c|}{ MC1648M } \\
\(-55^{\circ} \mathrm{C}\) & -3.13 & -3.63 & -5.2 & -5.0 \\
\(+25^{\circ} \mathrm{C}\) & -3.35 & -3.85 & -5.2 & -5.0 \\
\hline\(+125^{\circ} \mathrm{C}\) & -3.60 & -4.10 & -5.2 & -5.0 \\
\cline { 2 - 5 } &
\end{tabular}

\section*{ELECTRICAL CHARACTERISTICS}

Supply Voltage \(=-5.2\) Volts
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{3}{|c|}{\(-55^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+125^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multirow[b]{2}{*}{Conditions} \\
\hline & & \multicolumn{2}{|l|}{Min} & Max & \multicolumn{2}{|l|}{Min} & Max & \multicolumn{2}{|l|}{Min} & Max & \multicolumn{2}{|l|}{Min} & Max & \multicolumn{2}{|l|}{Min} & Max & & \\
\hline Power Supply Drain Current & \(\mathrm{I}_{\mathrm{E}}\) & \multicolumn{2}{|l|}{-} & - & \multicolumn{2}{|l|}{-} & - & \multicolumn{2}{|l|}{-} & 41 & \multicolumn{2}{|l|}{-} & - & \multicolumn{2}{|l|}{-} & - & mAdc & Inputs and outputs open. \\
\hline Logic "1" Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{2}{|l|}{-1.080} & -0.870 & \multicolumn{2}{|l|}{-1.045} & -0.815 & \multicolumn{2}{|l|}{-0.960} & -0.750 & \multicolumn{2}{|l|}{-0.890} & -0.640 & \multicolumn{2}{|l|}{-0.840} & -0.600 & Vdc & \(V_{\text {IL min }}\) to Pin 12, \(\mathrm{I}_{\mathrm{L}}\) @ Pin 3. \\
\hline Logic '0" Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \multicolumn{2}{|l|}{-1:920} & -1.670 & \multicolumn{2}{|l|}{-1.890} & -1.650 & \multicolumn{2}{|l|}{-1.850} & -1.620 & \multicolumn{2}{|l|}{-1.830} & -1.575 & \multicolumn{2}{|l|}{-1.820} & -1.540 & Vdc & \(V_{\text {IHmax }}\) to Pin 12, \(\mathrm{I}_{\text {L }}\) @ Pin 3. \\
\hline Bias Voltage & \(V_{\text {Bias* }}\) & \multicolumn{2}{|l|}{-3.53} & -3.23 & \multicolumn{2}{|l|}{-3.60} & -3.30 & \multicolumn{2}{|l|}{-3.75} & -3.45 & \multicolumn{2}{|l|}{-3.90} & -3.60 & \multicolumn{2}{|l|}{-4.00} & -3.70 & \multirow[t]{2}{*}{Vdc} & \multirow[t]{2}{*}{\(V_{\text {ILmin }}\) to \(P\) in 12.} \\
\hline & & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & Min & Typ & Max & & \\
\hline Peak-to-Peak Tank Voltage & \(V_{\text {P-P }}\) & - & - & - & - & - & - & - & 400 & - & - & - & - & - & - & - & mV & \multirow{3}{*}{See Figure 3.} \\
\hline Output Duty Cycle & \(V_{\text {DC }}\) & - & - & - & - & - & - & - & 50 & - & - & - & - & - & - & - & \% & \\
\hline Oscillation Frequency & \({ }^{\text {fax*** }}\) & - & 225 & - & - & 225 & - & 200 & 225 & - & - & 225 & - & - & 225 & - & MHz & \\
\hline
\end{tabular}
*This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor turning diode at this point.
** Frequency variation over temperature is a direct function of the \(\Delta \mathrm{C} / \Delta\) Temperature and \(\Delta L / \Delta\) Temperature.


OPERATING CHARACTERISTICS

Figure 1 illustrates the circuit schematic for the MC1648. The oscillator incorporates positive feedback by coupling the base of transistor Q7 to the collector of Q8. An automatic gain control (AGC) is incorporated to limit the current through the emitter-coupled pair of transistors (Q7 and Q8) and allow optimum frequency response of the oscillator.

In order to maintain the high \(Q\) of the oscillator, and provide high spectral purity at the output, transistor 04 is used to translate the oscillator signal to the output differential pair Q2 and Q3. Q2 and Q3, in conjunction with output transistor Q1, provides a highly buffered output which produces a square wave. Transistors Q9 and Q11 provide the bias drive for the oscillator and output buffer. Figure 2 indicates the high spectral purity of the oscillator output ( pin 3 ).

When operating the oscillator in the voltage controlled mode (Figure 4), it should be noted that

Figure 4 - the mc 1648 operating in the voltage CONTROLLED MODE

the cathode of the varactor diode (D) should be biased at least \(2 \mathrm{~V}_{\mathrm{BE}}\) above \(\mathrm{V}_{\mathrm{EE}}(\approx 1.4 \mathrm{~V}\) for positive supply operation).

When the MC1648 is used with a constant dc voltage to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Figure 5.


NOTE: Any frequency deviation caused by the signal generator and MC1648 power supply should be determined and minimzed prior to testing.

TRANSFER CHARACTERISTICS IN THE VOLTAGE CONTROLLED MODE USING EXTERNAL VARACTOR DIODE AND COIL. \(\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}\)

FIGURE 6


FIGURE 7


FIGURE 8


Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figures 6, 7, and 8. Figures 6 and 8 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6 pF typical). Figure 7 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The \(1 \mathrm{k} \Omega\) resistor in Figures 6 and 7 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased. The larger-valued resistor ( \(51 \mathrm{k} \Omega\) ) in Figure 8 is required to provide isolation for the high-impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:
\[
\frac{f_{\max }}{f_{\min }}=\frac{\sqrt{C_{D}(\max )+C_{S}}}{\sqrt{C_{D}\left(r_{1} \mathrm{in}\right)+C_{S}}}
\]
where \(f_{\min }=\frac{1}{2 \pi \sqrt{L\left(C_{D}(\max )+C_{S}\right)}}\)
\(\mathrm{C}_{\mathrm{S}}=\) shunt capacitance (input plus external capacitance).
\(C_{D}=\) varactor capacitance as a function of bias voltage.

Good RF and low-frequency bypassing is necessary on the power supply pins. (See Figure 2.)

Capacitors (C1 and C2 of Figure 4) should be used to bypass the AGC point and the VCO input (varactor diode), guaranteeing only dc levels at these points.

For output frequency operation between 1 MHz and 50 MHz a \(0.1 \mu \mathrm{~F}\) capacitor is sufficient for C 1 and C 2 . At higher frequencies, smaller values of capacitance should be used; at lower frequencies, larger values of capacitance. At high frequencies the value of bypass capacitors depends directly upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimize unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the MC1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0 volt supply is used, -5.2 volts if a negative supply is used) as shown in Figure 10.

At frequencies above 100 MHz typ, it may be desirable to increase the tank circuit peak-to-peak voltage in order to shape the signal at the output of the MC1648. This is accomplished by tying a series resistor ( \(1 \mathrm{k} \Omega\) minimum) from the AGC to the most positive power potential ( +5.0 volts if a +5.0 volt supply is used, ground if a -5.2 volt supply is used). Figure 11 illustrates this principle.

\section*{APPLICATIONS INFORMATION}

The phase locked loop shown in Figure 9 illustrates the use of the MC1648 as a voltage controlled oscillator. The figure illustrates a frequency synthesizer useful in tuners for FM broadcast, general aviation, maritime and landmobile communications, amateur and \(C B\) receivers. The system operates from a single +5.0 Vdc supply, and requires no internal translations, since all components are compatible.

Frequency generation of this type offers the advantages of single crystal operation, simple channel selection, and elimination of special circuitry to prevent harmonic lockup. Additional features include dc digital switching
(preferable over RF switching with a multiple crystal system), and a broad range of tuning (up to 150 MHz , the range being set by the varactor diode).

The output frequency of the synthesizer loop is determined by the reference frequency and the number programmed at the programmable counter; \(f_{\text {out }}=N f_{r e f}\). The channel spacing is equal to frequency ( \(f_{r e f}\) ).

For additional information on applications and designs for phase locked-loops and digital frequency synthesizers. see Motorola Application Notes AN-532A, AN-535, AN-553, AN564 or AN594.


Figure 10 shows the MC1648 in the variable frequency mode operating from a +5.0 Vdc supply. To obtain a sine wave at the output, a resistor is added from the AGC circuit (pin 5) to \(\mathrm{V}_{\mathrm{EE}}\).

Figure 11 shows the MC1648 in the variable frequency mode operating from a +5.0 Vdc supply. To extend the useful range of the device (maintain a square wave output above 175 MHz ), a resistor is added to the AGC circuit at pin 5 ( 1 k-ohm minimum).

FIGURE 10 - METHOD OF OBTAINING A SINE-WAVE OUTPUT


Figure 12 shows the MC1648 operating from +5.0 Vdc and +9.0 Vdc .power supplies. This permits a higher voltage swing and higher output power than is possible from the MECL output (pin 3). Plots of output power versus total collector load resistance at pin 1 are given in Figures 13 and 14 for 100 MHz and 10 MHz operation. The total collector load includes R in parallel with Rp of L1 and C 1 at resonance. The optimum value for R at 100 MHz is approximately 850 ohms.

FIGURE 11 - METHOD OF EXTENDING THE USEFUL RANGE OF THE MC1648 (SQUARE WAVE OUTPUT)


FIGURE 12 - CIRCUIT USED FOR COLLECTOR OUTPUT OPERATION


FIGURE 13 - POWER OUTPUT versus COLLECTOR LOAD


FIGURE 14 - POWER OUTPUT versus COLLECTOR LOAD


\section*{MC1650/MC1651}

\section*{DUAL A/D CONVERTER}



L SUFFIX
ERAMIC PACKAGE CASE 620

C

\section*{FSUFFIX}

CERAMIC PACKAGE CASE 650
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{12}{|c|}{TEST VOLTAGE VALUES} \\
\hline @ Test & \multicolumn{10}{|c|}{(Volts)} & \multirow[b]{2}{*}{\(\mathrm{v}_{\mathrm{cc}}{ }^{3}\)} & \multirow[b]{2}{*}{\(V_{E E}\) (3)} \\
\hline Temperature & \(\mathrm{V}_{1 \text { Hmax }}\) & \(\mathrm{V}_{\text {IL min }}\) & \(\mathrm{V}_{\text {IHAmin }}\) & \(V_{\text {ILAmax }}\) & \(\mathrm{V}_{\mathrm{A} 1}\) & \(\mathrm{V}_{\text {A2 }}\) & \(\mathrm{V}_{\text {A }}\) & \(\mathrm{V}_{\text {A }}\) & \(\mathrm{V}_{\text {A } 5}\) & \(\mathrm{V}_{\text {A } 6}\) & & \\
\hline \(-30^{\circ} \mathrm{C}\) & -0.875 & -1.890 & -1.180 & -1.515 & +0.020 & -0.020 & \multicolumn{4}{|c|}{\multirow{3}{*}{See Note (4)}} & +5.0 & -5.2 \\
\hline \(+25^{\circ} \mathrm{C}\) & -0.810 & -1.850 & -1.095 & -1.485 & +0.020 & -0.020 & & & & & +5.0 & -5.2 \\
\hline \(+85^{\circ} \mathrm{C}\) & -0.700 & -1.830 & -1.025 & -1.440 & +0.020 & -0.020 & & & & & +5.0 & -5.2 \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multicolumn{10}{|c|}{TEST VOLTAGE APPLIED TO PINS LISTED BELOW} & \multirow[b]{2}{*}{Gnd} \\
\hline & & Min & Max & Min & Max & Min & Max & & \(V_{\text {IHmax }}\) & \(V_{\text {ILmin }}\) & \(\mathrm{V}_{\text {IHAmin }}\) & \(V_{\text {ILAmax }}\) & \(\mathrm{V}_{\text {A1 }}\) & \(\mathrm{V}_{\text {A2 }}\) & \(\mathrm{V}_{\text {A3 }}\) & \(\mathrm{V}_{\text {A4 }}\) & \(\mathrm{V}_{\text {A5 }}\) & \(\mathrm{V}_{\text {A6 }}\) & \\
\hline Power Supply Draın Current Positive Negative & \[
\begin{gathered}
\text { ICC } \\
{ }_{\text {IE }}
\end{gathered}
\] & - & - & - & \[
\begin{aligned}
& 25^{*} \\
& 55^{*}
\end{aligned}
\] & - & - & mAdc & \[
\stackrel{-}{4,13}
\] & \[
4,13
\] & - & - & \[
\begin{aligned}
& 6,12 \\
& 6,12
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & - & - & & - & \[
\begin{aligned}
& 1,5,11,16 \\
& 1,5,11,16
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Input Current \\
MC1650 \\
MC1651
\end{tabular} & 1 In & - & - & - & \[
\begin{aligned}
& 10 \\
& 40
\end{aligned}
\] & - & - & \(\mu \mathrm{Adc}\) & 4 & 13 & - & - & 12 & - & 6 & - & - & - & 1,5,11,16 \\
\hline \begin{tabular}{l}
Input Leakage Current \\
MC1650 \\
MC1651
\end{tabular} & \({ }^{\prime} \mathrm{R}\) & - & - & - & \[
\begin{aligned}
& 7.0 \\
& 10
\end{aligned}
\] & - & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \(\mu\) Adc & 4 & 13 & - & - & 12 & - & - & - & 6 & - & 1,5,11,16 \\
\hline Clock Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & - & - & 350 & - & - & \(\mu \mathrm{Adc}\) & 4 & 13 & - & - & 6,12 & - & - & - & - & - & 1,5,11,16 \\
\hline Logic "1" Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & -1.045 & -0.875 & -0.960 & -0.810 & -0.890 & -0.700 & Vdc & \[
\int_{1}^{4,13}
\] & -
-
-
-
-
-
-
- & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{gathered}
\hline 6,12 \\
- \\
- \\
- \\
- \\
5,11 \\
-
\end{gathered}
\] & \[
\begin{gathered}
- \\
5.11 \\
- \\
- \\
6,12 \\
- \\
- \\
-
\end{gathered}
\] & \[
\begin{gathered}
- \\
- \\
6,12 \\
- \\
- \\
- \\
5,11 \\
-
\end{gathered}
\] & \begin{tabular}{l}
5,11 \\
- \\
-
\end{tabular} & \[
\begin{gathered}
- \\
- \\
- \\
5.11 \\
- \\
- \\
- \\
6,12 \\
\hline
\end{gathered}
\] & -
-
-
6.12
-
-
-
5,11 & \[
\begin{array}{|c|}
\hline 1,5,11,16 \\
1,6,12,16 \\
1,16 \\
1,16 \\
1,5,11,16 \\
1,6,12,16 \\
1,16 \\
1,16 \\
\hline
\end{array}
\] \\
\hline Logıc "0' Output Voltage & \(\mathrm{V}_{\text {OL }}\) & -1.890 & -1.650 & -1.850 & -1.620 & -1.830 & -1.575 & Vdc & \[
\left.\right|_{i} ^{4,13}
\] & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& -
\end{aligned}
\] &  & \[
\begin{aligned}
& - \\
& - \\
& - \\
& - \\
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{gathered}
- \\
5,11 \\
- \\
- \\
6,12 \\
- \\
-
\end{gathered}
\] & \[
\begin{gathered}
6,12 \\
- \\
- \\
- \\
- \\
5,11
\end{gathered}
\] & \begin{tabular}{l}
5,11 \\
- \\
- \\
6,12
\end{tabular} & \begin{tabular}{l}
6,12 \\
- \\
- \\
5,11
\end{tabular} & \[
6,12
\]
-
-
\[
5,11
\] & \[
\begin{gathered}
- \\
- \\
- \\
5,11 \\
- \\
- \\
- \\
6,12 \\
\hline
\end{gathered}
\] & \[
\begin{array}{|c|}
\hline 1,5,11,16 \\
1,6,12,16 \\
1,16 \\
1,16 \\
1,5,11,16 \\
1,6,12,16 \\
1,16 \\
1,16 \\
\hline
\end{array}
\] \\
\hline Logic "1" Threshold Voltage (2) & \(\mathrm{V}_{\text {OHA }}\) & -1.065 & - & -0.980 & - & -0.910 & - & V dc & -
-
-
- & \[
\left.\right|_{1} ^{13}
\] & 4
-
4
- & \[
\begin{aligned}
& - \\
& 4 \\
& - \\
& 4
\end{aligned}
\] & 6
-
-
6 & \[
\begin{aligned}
& - \\
& 6 \\
& 6 \\
& -
\end{aligned}
\] & -
-
-
- & - & - & - & \[
\left.\right|_{i} ^{1,5,16}
\] \\
\hline Logic "0" Threshold Voltage (2) & \(V_{\text {OLA }}\) & - & -1.630 & - & -1.600 & - & -1.555 & Vdc & -
-
-
- & \[
\left.\right|_{7} ^{13}
\] & \[
\begin{gathered}
\hline 4 \\
- \\
4 \\
-
\end{gathered}
\] & -
4
-
4 & 6
-
-
6 & \begin{tabular}{l}
- \\
\hline 6 \\
\hline \\
-
\end{tabular} & \begin{tabular}{l}
- \\
- \\
- \\
- \\
\hline
\end{tabular} & \begin{tabular}{l}
- \\
- \\
- \\
- \\
\hline
\end{tabular} & - & - & \[
\left.\right|_{\eta} ^{1,5,16}
\] \\
\hline
\end{tabular}
(4)
\begin{tabular}{|c|c|c|c|c|}
\hline All Temperatures & \(\mathrm{V}_{\mathrm{A} 3}\) & \(\mathrm{~V}_{\mathrm{A} 4}\) & \(\mathrm{~V}_{\mathrm{A} 5}\) & \(\mathrm{~V}_{\mathrm{A} 6}\) \\
\hline \(\mathrm{MC1650}\) & +3.000 & +2.980 & -2.500 & -2.480 \\
\hline \(\mathrm{MC1651}\) & +2.500 & +2.480 & -3.000 & -2.980 \\
\hline
\end{tabular}
(2) These tests done in order indicated. See Figure 5 .Maxımum Power Supply Voltages (beyond which device life may be impaired):
\(\left|V_{\mathrm{EE}}\right|+\left|\mathrm{V}_{\mathrm{CC}}\right| \geqslant 12 \mathrm{Vdc}\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\begin{tabular}{l}
@ Test \\
Temperature
\end{tabular}} & \multicolumn{6}{|c|}{SWITCHING TEST VOLTAGE.VALUES} \\
\hline & \multicolumn{6}{|c|}{(Volts)} \\
\hline & VR1 & \(\mathrm{V}_{\mathrm{R} 2} \mathrm{~V}_{\mathrm{R} 3}\) & \(\mathrm{V}_{\mathbf{X}}\) & \(\mathrm{V}_{\mathbf{X X}}\) & \(\mathrm{v}_{\mathrm{cc}}{ }^{(1)}\) & \(\mathrm{V}_{\mathrm{EE}}\) (1) \\
\hline \(-30^{\circ} \mathrm{C}\) & +2.000 & \multirow{3}{*}{See Note (4)} & +1.040 & +2.00 & +7.00 & -3.20 \\
\hline \(+25^{\circ} \mathrm{C}\) & +2.000 & & +1.110 & +2.00 & +7.00 & -3.20 \\
\hline \(+85^{\circ} \mathrm{C}\) & +2.000 & & +1.190 & +2.00 & +7.00 & -3.20 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multirow[t]{2}{*}{Conditions (See Figures 1-3)} \\
\hline & & Min & Max & Min & Max & Min & Max & & \\
\hline \multirow[t]{2}{*}{Switching Times Propagation Delay (50\% to 50\%) V-Input Clock (2)} & \multirow[t]{2}{*}{\({ }^{t} \mathrm{pd}\)} & 2.0 & 5.0 & 2.0 & 5.0 & 2.0 & 5.7 & \multirow[t]{2}{*}{ns} & \(V_{R 1}\) to \(V_{2}, V_{X}\) to Clock, \(P_{1}\) to \(V_{1}\), or, \(\mathrm{V}_{\mathrm{R}}\) to \(\mathrm{V}_{2}, \mathrm{~V}_{\mathrm{X}}\) to Clock, \(\mathrm{P}_{2}\) to \(\mathrm{V}_{1}\), or, \(V_{R 3}\) to \(V_{2}, V_{X}\) to Clock, \(P_{3}\) to \(V_{1}\). \\
\hline & & 2.0 & 4.7 & 2.0 & 4.7 & 2.0 & . 5.2 & & \(\mathrm{V}_{\mathrm{R} 1}\) to \(\mathrm{V}_{2}, \mathrm{P}_{1}\) to \(\mathrm{V}_{1}\) and \(\mathrm{P}_{4}\) to Clock, or, \(V_{R} 1\) to \(V_{1}, P_{1}\) to \(V_{2}\) and \(P_{4}\) to Clock. \\
\hline Clock Enable 3 & \(\mathrm{t}_{\text {setup }}\) & - & - & 2.5 & - & - & - & ns & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{R} 1}\) to \(\mathrm{V}_{2}, \mathrm{P}_{1}\) to \(\mathrm{V}_{1}, \mathrm{P}_{4}\) to Clock} \\
\hline Clock Aperture (3) & \(\mathrm{t}_{\mathrm{ap}}\) & - & - & 1.5 & - & - & - & ns & \\
\hline Rise Time (10\% to 90\%) & t+ & 1.0 & 3.5 & 1.0 & 3.5 & 1.0 & 3.8 & ns & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{R} 1}\) to \(\mathrm{V}_{2}, \mathrm{~V}_{\mathrm{X}}\) to Clock, \(\mathrm{P}_{1}\) to \(\mathrm{V}_{1}\).} \\
\hline Fall Time ( \(10 \%\) to \(90 \%\) ) & t- & 1.0 & 3.0 & 1.0 & 3.0 & 1.0 & 3.3 & ns & \\
\hline
\end{tabular}

NOTES: (1) Maximum Power Supply Voltages (beyond which device life may be impaired: \(\left|V_{\mathrm{CC}}\right|+\left|V_{\mathrm{EE}}\right| \geqslant 12 \mathrm{Vdc}\).
(2) Unused clock inputs may be tied to ground.
\begin{tabular}{|c|c|c|}
\hline All Temperatures & VR2 & VR3 \\
\hline MC1650 & +4.900 & -0.400 \\
\hline MC1651 & +4.400 & -0.900 \\
\hline
\end{tabular}
(3) See Figure 3.

FIGURE 1 - SWITCHING TIME TEST CIRCUIT @ \(25^{\circ} \mathrm{C}\)


Note: All power supply and logic levels are shown shifted 2 volts positive.

50-ohm termination to ground located in each scope channel input.
All input and output cables to the scope are equal lengths of 50 -ohm coaxial cable.

FIGURE 2 - SWITCHING AND PROPAGATION WAVEFORMS @ \(\mathbf{2 5}^{\mathbf{0}} \mathbf{C}\)

The pulse levels shown are used to check ac parameters over the full common-mode range.

\section*{V - Input to Output}

TEST PULSE LEVELS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{P 1} & \multicolumn{2}{c|}{\(P_{2}\)} & \multicolumn{2}{c|}{P 3} \\
\hline & MC1650 & MC1651 & MC1650 & MC1651 & MC1650 & MC1651 \\
\hline \(\mathrm{V}_{\text {IH }}\) & +2.100 V & +2.100 V & +5.000 V & +4.500 V & -0.300 V & -0.800 V \\
\hline \(\mathrm{~V}_{R}\) & +2.000 V & +2.000 V & +4.900 V & +4.400 V & -0.400 V & -0.900 V \\
\hline \(\mathrm{~V}_{\text {IL }}\) & +1.900 V & +1.900 V & +4.800 V & +4.300 V & -0.500 V & -1.000 V \\
\hline
\end{tabular}

Clock to Output


P4: \(\mathrm{t}_{+}, \mathrm{t}_{-}=1.5 \pm 0.2 \mathrm{~ns}\).

FIGURE 3 - CLOCK ENABLE AND APERTURE TIME TEST CIRCUIT AND WAVEFORMS @ \(\mathbf{2 5}^{\circ} \mathbf{C}\)


50 -ohm termination to ground located in each scope channel input.
All input and output cables to the scope are equal lengths of 50 .ohm coaxial cable.


Clock enable time \(=\) minimum time between analog and clock signal such that output switches, and \(t_{p d}\) (analog to \(Q\) ) is not degraded by more than 200 ps.
- - - - - Clock aperture time = time difference between clock enable time and tıme that output does not switch and \(V\) is less than 150 mV .

Note: All power supply and logic levels are shown shifted 2 volts positive.

FIGURE 4 - PROPAGATION DELAY ( \(\mathrm{t}_{\mathrm{pd}}\) ) versus INPUT PULSE AMPLITUDE AND CONSTANT OVERDRIVE


Negative Pulse Diagram


Input switching time is constant at \(1.5 \mathrm{~ns}(10 \%\) to \(90 \%)\).

FIGURE 4 (continued)


FIGURE 5 - LOGIC THRESHOLD TESTS (WAVEFORM SEQUENCE DIAGRAM)


FIGURE 6 - TRANSFER CHARACTERISTICS ( \(Q\) versus \(\mathbf{V}_{\text {in }}\) )

Test Configuration


Typical Transfer Curves

\(V_{\text {in }}\), DIFFERENTIAL INPUT VOLTAGE (m VOLTS)

FIGURE 7 - OUTPUT VOLTAGE SWING versus FREQUENCY
(A) Test Circuit

(B) Typical Output Logic Swing versus Frequency



FIGURE 8 - INPUT CURRENT versus INPUT VOLTAGE

truth table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ INPUTS } & \multicolumn{4}{|c|}{ OUTPUTS } \\
\hline R & S0 & S1 & S2 & S3 & C1 & C2 & Q0 & Q1 & Q2 & Q3 \\
\hline 1 & 0 & 0 & 0 & 0 & \(\phi\) & \(\phi\) & 0 & 0 & 0 & 0 \\
0 & 1 & 1 & 1 & 1 & \(\phi\) & \(\phi\) & 1 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & 1 & \(\phi\) & \multicolumn{3}{|c|}{ No Count } \\
0 & 0 & 0 & 0 & 0 & \(\phi\) & 1 & \multicolumn{3}{|c|}{ No Count } \\
\hline 0 & 0 & 0 & 0 & 0 & \multicolumn{3}{|c|}{} & \\
0 & 0 & 0 & 0 & 0 & & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 0 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 0 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 0 & 1 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 1 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 1 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 0 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 0 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & \(\cdots\) & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}
\(\phi=\) Don't Care
\(*_{V_{I L}} \Gamma^{V_{1 H}}\)
Clock transition from \(V_{I L}\) to \(V_{I H}\) may be applied to \(C 1\) or C2 or both for same effect.

The MC1654 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight, or divide-by-16 functions. When used independently, the divide-by-16 section will toggle at 325 MHz typically. Clock inputs trigger on the positive-going edge of the Clock pulse.

Set and Reset inputs override the Clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

Power Dissipation \(=750 \mathrm{~mW}\) typ
\(f_{\text {Tog }}=325 \mathrm{MHz}\) typ


ĹSUFFIX
CERAMIC PACKAGE CASE 620

\(v_{C C}=1,16\)
\(\mathrm{V}_{\mathrm{EE}}=8\)

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & - & - & 200 & - & - & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & & & & & & & mAdc \\
\hline Reset & & - & - & - & 1.00 & - & - & \\
\hline Set, Clock & & - & - & - & 0.60 & - & - & \\
\hline Switching Times & & & & & & & & ns \\
\hline Propagation Delay & \(t_{\text {pd }}\) & & & & & & & \\
\hline Clock & & 1.0 & 2.9 & 1.0 & 2.7 & 1.0 & 3.1 & \\
\hline Set, Reset & & 2.0 & 3.9 & 2.0 & 3.7 & 2.0 & 4.1 & \\
\hline Rise Time (10\% to 90\%) & t+ & 1.0 & 2.9 & 1.0 & 2.7 & 1.0 & 3.1 & ns \\
\hline Fall Time ( \(10 \%\) to \(90 \%\) ) & t- & 1.0 & 2.8 & 1.0 & 2.6 & 1.0 & 3.0 & ns \\
\hline Maximum Toggle Frequency & \(f_{\text {tog }}\) & 260 & - & 300 & - & 260 & - & MHz \\
\hline
\end{tabular}
(1) For \(V_{O H} / V_{O L}\) testing reset all four flip-flops by applying \(R_{A 1}\) to Reset and apply \(V_{\text {ILmin }}\) to Set inputs, or set all four flip-flops by applying \(R_{A 1}\) simultaneously to all Set inputs and apply \(V_{\text {ILmin }}\) to Reset. For \(V_{\text {OHA }} / V_{\text {OLA }}\) testing follow the same procedure using PA2 and \(V_{\text {ILAmax }}\).


VOLTAGE-CONTROLLED MULTIVIBRATOR


The MC1658 is a voltage-controlled multivibrator which provides appropriate level shifting to produce an output compatible with MECL 111 and MECL 10,000 logic levels. Frequency control is accomplished through the use of voltage-variable current sources which control the slew rate of a single external capacitor.

The bias filter may be used to help eliminate ripple on the output voltage levels at high frequencies and the input filter may be used to decouple noise from the analog input signal.


L SUFFIX
CERAMICPACKAGE
CASE 620


P SUFFIX
PLASTIC PACKAGE
CASE 648


F SUFFIX
CERAMIC PACKAGE CASE 650

FIGURE 1 - CIRCUIT SCHEMATIC

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{@ Test} & \multicolumn{5}{|c|}{TEST VOLTAGE VALUES} \\
\hline & \multicolumn{5}{|c|}{\(\mathrm{Vdc} \pm 1 \%\)} \\
\hline Temperature & \(\mathrm{V}_{\text {IH }}\) & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{3}\) & \(\mathrm{V}_{\text {IHA }}\) & \(\mathrm{V}_{\mathrm{EE}}\) \\
\hline \(-30^{\circ} \mathrm{C}\) & 0.0 & -2.0 & -1.0 & +2.0 & -5.2 \\
\hline \(+25^{\circ} \mathrm{C}\) & 0.0 & -2.0 & -1.0 & +2.0 & -5.2 \\
\hline \(+85^{\circ} \mathrm{C}\) & 0.0 & -2.0 & -1.0 & +2.0 & -5.2 \\
\hline
\end{tabular}

\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multirow[b]{2}{*}{Conditions} \\
\hline & & Min & Max & Min & Max & Min & Max & & \\
\hline Power Supply Drain Current & \({ }^{\prime} \mathrm{E}\) & - & - & - & 32 & - & - & mAdc & \(V_{I H}\) to \(V_{C X}\) Limit applies for (1) or (2) \\
\hline Input Current & \(\mathrm{l}_{\text {inH }}\) & - & - & - & 350 & - & - & \(\mu \mathrm{Adc}\) & \(\mathrm{V}_{\text {IH }}\) to \(\mathrm{V}_{\text {CX }}\) (1). \\
\hline " \(\mathrm{Q}^{\prime \prime}\) High Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & -1.045 & -0.875 & -0.960 & -0.810 & -0.890 & -0.700 & Vdc & \\
\hline " \(\overline{\mathrm{Q}}\) " Low Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & -1.890 & -1.650 & -1.850 & -1.620 & -1.830 & -1.575 & Vdc & CX. Limits apply for (1) \\
\hline
\end{tabular}

\section*{AC CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & Symbol & Min & Max & Min & Typ & Max & Min & Max & Unit & Conditions See Figure 2. \\
\hline Rise Time ( \(10 \%\) to \(90 \%\) ) & t+ & - & 2.7 & - & 1.6 & 2.7 & - & 3.0 & ns & \multirow{3}{*}{\(V_{\text {IHA }}\) to \(V_{C X}, C \times 2\) (5) from pin 11 to pin 14.} \\
\hline Fall Time ( \(10 \%\) to 90\%) & t- & - & 2.7 & - & 1.4 & 2.7 & - & 3.0 & ns & \\
\hline \multirow[t]{2}{*}{Oscillator Frequency} & \(\mathrm{f}_{\mathrm{osc} 1}\) & 130 & - & 130 & 155 & 175 & 110 & - & MHz & \\
\hline & \(\mathrm{f}_{\mathrm{osc} 2}\) & - & - & 78 & 90 & 100 & - & - & MHz & \(\mathrm{V}_{\text {IHA }}\) to \(\mathrm{V}_{\mathrm{CX}}\), CX1 (4) from pin 11 to pin 14. \\
\hline Tuning Ration Test & TR (3) & - & - & 3.1 & 4.5 & - & - & - & - & CX1 (4) from pin 11 to pin 14. \\
\hline
\end{tabular}Germanium diode ( 0.4 drop ) forward biased from 11 to 14 (11 _——14).
(4) \(c_{X 1}=10 \mathrm{pF}\) connected from pin 11 to pin 14.
(5) \(C_{X 2}=5 \mathrm{pF}\) connected from pin 11 to pin 14.Germanium diode ( 0.4 drop ) forward biased from 14 to 11 (11 _-14).
(3) \(T R=\frac{\text { Output frequency at } V_{C X}=\text { Gnd }}{\text { Output frequency at } V_{C X}=-2.0 \mathrm{~V}}\)


FIGURE 3 - OUTPUT FREQUENCY versus CAPACITANCE FOR VARIOUS VALUES OF INPUT VOLTAGE

FIGURE 4 - RMS NOISE DEVIATION versus OPERATING FREQUENCY


FIGURE 5 - FREQUENCY-CAPACITANCE PRODUCT versus CONTROL VOLTAGE ( \(V_{C X}\) )

\(V_{C X}\) INPUT VOLTAGE (Vdc)

\section*{MC1660}

\section*{DUAL 4-INPUT GATE}


Numbers at ends of terminals denote pin numbers for \(L\) package
Numbers in parenthesis denote pin numbers for \(F\) package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & - & - & 28 & - & - & mAdc \\
\hline Input Current & 1 inH & - & - & - & 350 & - & - & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \[
\begin{aligned}
& \mathrm{t}^{+-} \\
& \mathrm{t}^{-+} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.8 \\
& 1.6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.7 \\
& 1.5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.9 \\
& 1.7 \\
& \hline
\end{aligned}
\] & ns' \\
\hline Rise Time, Fall Time (10\% to 90\%) & \(\mathrm{t}^{+}, \mathrm{t}^{-}\) & 0.6 & 2.2 & 0.6 & 2.1 & 0.6 & 2.3 & ns \\
\hline
\end{tabular}
(8) \(4 \frac{A}{B}\) (9) (6)
(10)
(11)

(14) \(10 \rightarrow 14\)
(15)

(1)
 (3)
\[
X=\overline{A+B}
\]


L SUFFIX CERAMIC PACKAGE

CASE 620
\(V_{C C 1}=\operatorname{Pin} 1(5)\)
\(V_{C C 2}=\operatorname{Pin} 16(4)\)
\(V_{E E}=\operatorname{Pin} 8\) (12)
\(t_{\text {pd }}=0.9 \mathrm{~ns}\) typ (510-ohm load)
\(=1.1 \mathrm{~ns} \operatorname{typ}(50-\mathrm{ohm}\) load)
\(P_{D}=240 \mathrm{~mW}\) typ/pkg (No load)
Full Load Current, \(I_{L}=-25 \mathrm{mAdc}\) max


F SUFFIX
CERAMIC PACKAGE CASE 650

Number at end of terminals denotes pin number of \(L\) package.
Number in parenthesis denotes pin number for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Max & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{\text {E }}\) & - & - & - & 56 & - & - & mAdc \\
\hline Input Current & \(\mathrm{l}_{\text {inH }}\) & - & - & - & 350 & - & - & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \[
\begin{aligned}
& \mathrm{t}^{+-} \\
& \mathrm{t}^{-+}
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.6 \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 1.7
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.7 \\
& 1.9
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (10\% to 90\%) & \(\mathrm{t}^{+}, \mathrm{t}^{-}\) & 0.6 & 2.2 & 0.6 & 2.1 & 0.6 & 2.3 & ns \\
\hline
\end{tabular}

\section*{MC1664}

\section*{QUAD 2-INPUT OR GATE}

\(V_{C C 1}=\operatorname{Pin} 1(5)\)
\(V_{\text {CC2 }}=\operatorname{Pin} 16(4)\)
\(V_{E E}=\operatorname{Pin} 8(12)\)
\(t_{p d}=0.9 \mathrm{~ns}\) typ (510-ohm load)
\(=1.1 \mathrm{~ns}\) typ (50-ohm load)
\(P_{D}=240 \mathrm{~mW}\) typ/pkg (No load)
Full Load Current, \(I_{L}=-25 \mathrm{mAdc} \max\)


F SUFFIX
CERAMIC PACKAGE
CASE 650

Number at end of terminals denotes pin number of L package.
Number in parenthesis denotes pin number for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{E}\) & - & - & - & 56 & - & - & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & - & - & 350 & - & - & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \[
\begin{aligned}
& \mathrm{t}^{++} \\
& \mathrm{t}^{--}
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.6 \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 1.7
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.7 \\
& 1.9
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (10\% to 90\%) & \(\mathrm{t}^{+}, \mathrm{t}^{-}\) & 0.6 & 2.2 & 0.6 & 2.1 & 0.6 & 2.3 & ns \\
\hline
\end{tabular}


TRUTH TABLE
\begin{tabular}{|c|c|c|c|}
\hline\(S\) & \(R\) & \(C\) & \(\mathrm{Q}_{\mathrm{n}+1}\) \\
\hline\(\phi\) & \(\phi\) & 0 & \(\mathrm{Q}_{\mathrm{n}}\) \\
0 & 0 & 1 & \(\mathrm{Q}_{\mathrm{n}}\) \\
1 & 0 & 1 & 1 \\
0 & 1 & 1 & 0 \\
1 & 1 & 1 & N.D. \\
\hline
\end{tabular}
N.D. = Not Defined
\(\mathrm{t}_{\mathrm{pd}}=1.6 \mathrm{~ns}\) typ (510-ohm load)
\(=1.8 \mathrm{~ns}\) typ ( 50 -ohm load)
\(P_{D}=220 \mathrm{~mW}\) typ/pkg (No Load)
\(V_{C C 1}=\operatorname{Pin} 1(5)\)


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX
CERAMIC PACKAGE CASE 650
\(V_{C C 2}=\operatorname{Pin} 16(4)\)
\(V_{E E}=\operatorname{Pin} 8(12)\)

Number at end of terminal denotes pin number for L package
Number in parenthesis denotes pin number for \(F\) package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }^{\text {I }}\) E & - & - & - & 55 & - & - & mAdc \\
\hline Input Current Set, Reset Clock & 1 inH & - & - & - & \[
\begin{aligned}
& 370 \\
& 225
\end{aligned}
\] & - & - & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay Clock Set, Reset & \({ }^{\text {tpd }}\) & 1.0
1.0 & 2.7
2.5 & 1.0
1.1 & 2.5
2.3 & 1.1
1.1 & 2.8
2.7 & ns \\
\hline Rise Time (10\% to 90\%) & t+ & 0.8 & 2.8 & 0.8 & 2.5 & 0.9 & 2.9 & ns \\
\hline Fall Time (10\% to 90\%) & t- & 0.5 & 2.4 & 0.5 & 2.2 & 0.5 & 2.6 & ns \\
\hline
\end{tabular}

\section*{DUAL CLOCKED LATCH}


L SUFFIX
CERAMIC PACKAGE
CASE 620


F SUFFIX
CERAMIC PACKAGE CASE 650
\(V_{\mathrm{CC}_{1}}=\operatorname{Pin} 1(5)\)
\(V_{C C 2}=\operatorname{Pin} 16\) (4)
\(V_{E E}=\operatorname{Pin} 8(12)\)
\(t_{p d}=1.6 \mathrm{nstyp}(510-\mathrm{ohm}\) load)
\(=1.8 \mathrm{~ns}\) typ ( 50 -ohm load)
\(P_{D}=220 \mathrm{~mW}\) typ/pkg (No load)

Number at end of terminal denotes \(p\) in number for \(L\) package
Number in parenthesis denotes pin number for \(F\) package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & - & - & 55 & - & - & mAdc \\
\hline Input Current Data, Set, Reset Clock & 1 inH & - & - & - & \[
\begin{aligned}
& 370 \\
& 225
\end{aligned}
\] & - & - & \(\mu\) Adc \\
\hline Switching Times Propagation Delay Clock Set, Reset & \({ }^{\text {p }}\) pd & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & 2.7
2.5 & 1.0
1.0 & \[
\begin{aligned}
& 2.5 \\
& 2.3
\end{aligned}
\] & 1.1 & 2.8
2.7 & ns \\
\hline Rise Time (10\% to 90\%) & t+ & 0.8 & 2.8 & 0.9 & 2.5 & 0.9 & 2.9 & ns \\
\hline Fall Time (10\% to 90\%) & t- & 0.5 & 2.4 & 0.5 & 2.2 & 0.5 & 2.6 & ns \\
\hline
\end{tabular}
Master slave construction renders the MC1670 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.
When both clock inputs (C1 and C2) are in the low state, the data input affects only the "Master" portion of the flip-flop. The data present in the "Master" is transferred to the "Slave" when clock inputs (C1 "OR" C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.
While either C1 "OR" C2 is in the high state, the "Master" (and data input) is disabled.
Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.
\begin{tabular}{|c|c|c|c|c|}
\hline R & S & D & C & \(Q_{n+1}\) \\
\hline L & H & \(\phi\) & \(\phi\) & H \\
\hline H & L & \(\phi\) & \(\phi\) & L \\
\hline H & H & \(\phi\) & \(\phi\) & N.D. \\
\hline L & L & L & L & \(\mathrm{O}_{\mathrm{n}}\) \\
\hline L & L & L & - & L \\
\hline L & L & L & H & \(\mathrm{a}_{\mathrm{n}}\) \\
\hline L & \(L\) & H & L & \(\mathrm{a}_{\mathrm{n}}\) \\
\hline L & L & H & \(\Gamma\) & H \\
\hline L & L & H & H & \(\mathrm{a}_{\mathrm{n}}\) \\
\hline \multicolumn{5}{|l|}{\(\phi=\) Don't Care} \\
\hline \multicolumn{5}{|l|}{ND \(=\) Not Defined} \\
\hline \multicolumn{5}{|l|}{\(\mathrm{C}=\mathrm{C} 1+\mathrm{C} 2\)} \\
\hline
\end{tabular}
\[
\begin{aligned}
& V_{C C 1}=\operatorname{Pin} 1(5) \\
& V_{C C 2}=\operatorname{Pin} 16(4) \\
& V_{E E}=P \operatorname{in} 8(12)
\end{aligned}
\]


F SUFFIX
CERAMIC PACKAGE CASE 650

Number at end of terminal denotes pin number for L package
Number in parenthesis denotes pin number for F package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & - & - & 48 & - & - & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Set, Reset \\
Clock \\
Data
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & - & - & - & \[
\begin{aligned}
& 550 \\
& 250 \\
& 270
\end{aligned}
\] & - & - & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \({ }^{\text {tpd }}\) & 1.0 & 2.7 & 1.1 & 2.5 & 1.1 & 2.9 & ns \\
\hline - Rise Time (10\% to 90\%) & t+ & 0.9 & 2.7 & 1.0 & 2.5 & 1.0 & 2.9 & ns \\
\hline Fall Time (10\% to 90\%) & t- & 0.5 & 2.1 & 0.6 & 1.9 & 0.6 & 2.3 & ns \\
\hline Setup Time & \[
\begin{aligned}
& \text { ts'11" }{ }^{\prime \prime} \\
& \mathrm{t}^{\prime \prime}{ }^{\prime \prime}
\end{aligned}
\] & - & - & \[
\begin{gathered}
0.4 \\
0.5
\end{gathered}
\] & - & - & - & ns \\
\hline Hold Time & \[
\begin{aligned}
& \mathrm{t}^{\prime \prime} \mathrm{H}^{\prime \prime} 1^{\prime \prime} \\
& \mathrm{t}_{\mathrm{H}^{\prime \prime} 0^{\prime \prime}}
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.3 \\
& 0.5 \\
& \hline
\end{aligned}
\] & - & - & - & ns \\
\hline Toggle Frequency & \({ }^{\mathrm{f}}\) Tog & 270 & - & 300 & - & 270 & - & MHz \\
\hline
\end{tabular}

FIGURE 1 - TOGGLE FREQUENCY WAVEFORMS


FIGURE 2 - MAXIMUM TOGGLE FREQUENCY (TYPICAL)


Figure 2 illustrates the variation in toggle frequency with the dc offset voltage ( \(V_{\text {Bias }}\) ) of the input clock signal.

Figures 4 and 5 illustrate minimum clock pulse width recommended for reliable operation of the MC1670.

FIGURE 3 - TYPICAL MAXIMUM TOGGLE FREQUENCY versus TEMPERATURE

\begin{tabular}{|c|c|c|c|}
\hline Temperature & \(-30^{\circ} \mathrm{C}\) & \(+25^{\circ} \mathrm{C}\) & \(+85^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{V}_{\text {Bias }}\) & +0.660 Vdc & +0.710 Vdc & +0.765 Vdc \\
\hline
\end{tabular}

Note: All power supply and logic levels are shown shifted 2 volts positive.

FIGURE 4 - MINIMUM "DOWN TIME" TO CLOCK OUTPUT LOAD \(=50 \Omega\)


FIGURE 5 - MINIMUM "UP TIME" TO CLOCK OUTPUT LOAD \(=50 \Omega\)


TRIPLE 2-INPUT EXCLUSIVE-OR GATE

\(X=A \cdot \bar{B}+\bar{A} \bullet B\)


L SUFFIX
CERAMIC PACKAGE
CASE 620
\[
\begin{aligned}
& V_{C C 1}=P \text { in } 1(5) \\
& V_{C C 2}=P \text { in } 16(4) \\
& V_{E E}=P \text { in } 8(12)
\end{aligned}
\]
\(t_{p d}=1.1 \mathrm{~ns}\) typ (510-ohm load)
\(=1.3 \mathrm{~ns}\) typ (50-ohm load)
\(P_{D}=220 \mathrm{~mW}\) typ/pkg
Full Load Current, \(I_{L}=-25 \mathrm{mAdc}\) max


F SUFFIX
CERAMIC PACKAGE CASE 650

Number at end of terminal denotes pin number for L package.
Number in parenthesis denotes pin number for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & - & - & 55 & - & - & mAdc \\
\hline Input Current & & & & & & & & \multirow[t]{3}{*}{\(\mu \mathrm{Adc}\)} \\
\hline A Inputs & \(\mathrm{linH}_{\text {in }}\) & - & - & - & 350 & - & - & \\
\hline B Inputs & \(\mathrm{l}_{\mathrm{inH}}\) & - & - & - & 270 & - & - & \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
Switching Times Propagation Delay \\
A Inputs \\
B Inputs
\end{tabular}} & & & & & & & & ns \\
\hline & t++, t-+ & - & 2.0 & - & 1.8 & - & 2.3 & \\
\hline & t+-, t -- & - & 2.1 & - & 1.9 & - & 2.4 & \\
\hline & t++, t-+ & - & 2.5 & - & 2.3 & - & 2.8 & \\
\hline & t+-, \(\mathrm{t}-\mathrm{-}\) & - & 2.5 & - & 2.3 & - & 2.8 & \\
\hline Rise Time (10\% to 90\%) & t+ & - & 2.7 & - & 2.5 & - & 2.9 & ns \\
\hline Fall Time (10\% to 90\%) & t- & - & 2.4 & - & 2.2 & - & 2.6 & ns \\
\hline
\end{tabular}

\[
X=\bar{A} \bullet \bar{B}+A \bullet B
\]
\(V_{\mathrm{CC} 1}=\operatorname{Pin} 1(5)\)
\(V_{C C 2}=P\) in \(16(4)\)
\(V_{E E}=P\) in \(8(12)\)
\(t_{p d}=1.1\) ns typ (510-ohm load)
\(=1.3 \mathrm{~ns}\) typ ( 50 -ohm load)
\(P_{D}=220 \mathrm{~mW}\) typ/pkg
Full Load Current, \(\mathrm{I}_{\mathrm{L}}=-25 \mathrm{mAdc}\) max


L SUFFIX
CERAMIC PACKAGE
CASE 620

Number at end of terminal denotes pin number for L package.
Number in parenthesis denotes pin number for \(F\) package.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & - & - & 55 & - & - & mAdc \\
\hline \multirow[t]{3}{*}{\(\begin{array}{ll}\text { Input Current } & \\ & \text { A Inputs } \\ \text { B Inputs }\end{array}\)} & & & & & & & & \(\mu \mathrm{Adc}\) \\
\hline & \(\mathrm{linH}_{\text {in }}\) & - & - & - & 350 & - & - & \\
\hline & \(\mathrm{l}_{\mathrm{inH}}\) & - & - & - & 270 & - & - & \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
Switching Times Propagation Delay \\
A Inpu
\end{tabular}} & & & & & & & & ns \\
\hline & t++, t-+ & - & 2.0 & - & 1.8 & - & 2.3 & \\
\hline & t+-, t-- & - & 2.1 & - & 1.9 & - & 2.4 & \\
\hline & t++, \(\mathrm{t}-+\) & - & 2.5 & - & 2.3 & - & 2.8 & \\
\hline & t+-, t-- & - & 2.5 & - & 2.3 & - & 2.8 & \\
\hline \multirow[t]{2}{*}{Rise Time (10\% to \(90 \%\) )
Fall Time (10\% to \(90 \%\) )} & t+ & - & 2.7 & - & 2.5 & - & 2.9 & ns \\
\hline & t- & - & 2.4 & - & 2.2 & - & 2.6 & ns \\
\hline
\end{tabular}

BI-QUINARY COUNTER

The MC1678 is a four-bit counter capable of divide-by-two, divide-by-five, or divide-by-10 functions. When used independently, the divide-by-two section will toggle at 350 MHz typically, while the divide-by-five section will toggle at 325 MHz typically. Clock inputs trigger on the positive going edge of the clock pulse.

Set and Reset inputs override the clock, allowing asynchronous "set" or "clear". Individual Set and common Reset inputs are
provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.
DC Input Loading Factor \(\quad\)\begin{tabular}{rl}
\(R\) & \(=2.40\) \\
\(C 1\) & \(=0.77\) \\
\(C 2\) & \(=1.23\) \\
\(S\) & \(=1.00\)
\end{tabular}

DC Output Loading Factor \(=70\)
Power Dissipation \(=750\) miW typ
\(f_{\text {Tog }}=350 \mathrm{MHz}\) typ


\section*{COUNTER TRUTH TABLES}

BCD
(Clock connected to C1 and \(\bar{Q} 0\) connected to \(C 2\) )
\begin{tabular}{|c|c|l|l|l|}
\hline COUNT & Q0 & Q1 & Q2 & Q3 \\
\hline 0 & L & L & L & L \\
1 & \(H\) & L & L & L \\
2 & L & \(H\) & L & L \\
3 & \(H\) & \(H\) & L & L \\
\hline 4 & L & L & \(H\) & L \\
5 & \(H\) & L & \(H\) & L \\
6 & L & \(H\) & \(H\) & L \\
7 & \(H\) & \(H\) & \(H\) & L \\
\hline 8 & L & L & L & \(H\) \\
9 & \(H\) & L & L & \(H\) \\
\hline
\end{tabular}

BI-QUINARY
(Clock connected to C2
and \(\overline{\text { Q } 3 \text { connected to C1) }}\)
\begin{tabular}{|c|c|c|c|c|}
\hline COUNT & Q1 & Q2 & Q3 & Q0 \\
\hline 0 & L & L & L & L \\
1 & \(H\) & L & L & L \\
2 & L & H & L & L \\
3 & \(H\) & \(H\) & L & L \\
\hline 4 & L & L & \(H\) & L \\
5 & L & L & L & H \\
6 & H & L & L & \(H\) \\
7 & L & \(H\) & L & \(H\) \\
\hline 8 & \(H\) & \(H\) & L & \(H\) \\
9 & L & L & \(H\) & \(H\) \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|c|}
\hline \multicolumn{5}{|c|}{ R-S } \\
\hline\(C\) & \(R\) & \(S\) & \(Q_{n+1}\) \\
\hline\(\phi\) & \(L\) & \(L\) & \(Q_{n}\) \\
\(\phi\) & \(H\) & \(L\) & \(L\) \\
\(\phi\) & \(L\) & \(H\) & \(H\) \\
\(\phi\) & \(H\) & \(H\) & \(N D\) \\
\hline
\end{tabular}
\(\phi=\) Don't Care ND \(=\) Not Defined

COUNTER STATE DIAGRAM - POSITIVE LOGIC


00 connected to \(\mathbf{C 2}\)


ELECTRICAL CHARACTERISTICS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(l_{\text {I }}\) & - & - & - & 200 & - & - & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Reset \\
C2 \\
Set, Clock
\end{tabular} & 1 inH & - & - & - & \[
\begin{aligned}
& 1.00 \\
& 0.70 \\
& 0.45
\end{aligned}
\] & - & - & mAdc \\
\hline \begin{tabular}{l}
Switching Times Propagation Delay Clock to \(\overline{\mathrm{Q}} 0, \mathrm{Q} 0\) C 2 to Q1, Q2, Q3, \(\overline{\mathrm{Q}} 3\) \\
Set, Reset .
\end{tabular} & \({ }^{\text {p }}\) d & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 2.0
\end{aligned}
\] & \[
\begin{aligned}
& 2.9 \\
& 3.2 \\
& 3.9 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 2.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.7 \\
& 3.0 \\
& 3.7
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& 2.0 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 3.1 \\
& 3.4 \\
& 4.1 \\
& \hline
\end{aligned}
\] & ns \\
\hline Rise Time (10\% to 90\%) & t+ & 1.0 & 2.9 & 1.0 & 2.7 & 1.0 & 3.1 & ns \\
\hline Fall Time (10\% to 90\%) & t- & 1.0 & 2.8 & 1.0 & 2.6 & 1.0 & 3.0 & ns \\
\hline \[
\begin{aligned}
& \text { Toggle Frequency } \\
& \text { Q0 } \\
& \text { Q3 } \\
& \hline
\end{aligned}
\] & \(\mathrm{f}_{\text {Tog }}\) & \[
\begin{aligned}
& 260 \\
& 250
\end{aligned}
\] & - & 300
275 & - & \[
\begin{aligned}
& 260 \\
& 250
\end{aligned}
\] & - & MHz \\
\hline
\end{tabular}

\section*{APPLICATIONS INFORMATION}

With the addition of a single gate package, the MC1678 will count in a fully synchronous mode, as shown below.


DUAL 4-5-INPUT
OR/NOR GATE



L SUFFIX
CERAMIC PACKAGE CASE 620


F SUFFIX
CERAMIC PACKAGE
CASE 650

Number at end of terminal denotes pin number for \(L\) package Number in parenthesis denotes pin number for \(F\) package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \(I_{E}\) & - & - & - & 30 & - & - & mAdc \\
\hline Input Current & \(\mathrm{I}_{\mathrm{inH}}\) & - & - & - & 350 & - & - & \(\mu \mathrm{Adc}\) \\
\hline Switching Times Propagation Delay & \({ }_{\text {t }}\) d & 0.5 & 1.5 & 0.5 & 1.3 & 0.5 & 1.5 & ns \\
\hline Rise Time, Fall Time (10\% to 90\%) & t+, t- & 0.5 & 1.6 & 0.5 & 1.4 & 0.5 & 1.6 & ns \\
\hline
\end{tabular}

UHF PRESCALER TYPE D FLIP-FLOP


Number at end of terminal denotes pin number for \(L\) package
Number in parenthesis denotes pin number for \(F\) package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{3}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & \multicolumn{2}{|l|}{Min} & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }^{\prime} \mathrm{E}\) & - & - & \multicolumn{2}{|l|}{-} & 59 & - & - & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pins 7,9 \\
Pins 11,12
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & - & - & \multicolumn{2}{|l|}{-} & \[
\begin{aligned}
& 250 \\
& 270
\end{aligned}
\] & - & - & \(\mu \mathrm{Adc}\) \\
\hline Switching Times & \multirow[b]{2}{*}{\({ }^{\text {t }}\) pd} & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & Min & Typ & Max & \multirow[b]{2}{*}{-} & \multirow[b]{2}{*}{-} & \multirow[t]{2}{*}{ns} \\
\hline Propagation Delay & & & & - & 1.5 & - & & & \\
\hline Rise Time, Fall Time (10\% to 90\%) & t+, t- & - & - & - & 1.3 & - & - & - & ns \\
\hline Setup Time & \(\mathrm{t}_{\text {setup }}\) & - & - & - & 0.3 & - & - & - & ns \\
\hline Hold Time & thold & - & - & - & 0.3 & - & - & - & \\
\hline Toggle Frequency & \({ }^{\text {f }}\) Tog & 500 & - & 500 & 540 & - & 500 & - & MHz \\
\hline
\end{tabular}

FIGURE 1 - TOGGLE FREQUENCY TEST CIRCUIT


FIGURE 2 - TOGGLE FREQUENCY WAVEḞORMS


Note: All power supply and logic levels are shown shifted 2 volts positive.


\section*{L SUFFIX}

CERAMIC PACKAGE
CASE 620
\(\begin{aligned} V_{C C 1} & =\operatorname{Pin} 1(5) \\ V_{C C 2} & =\operatorname{Pin} 16(4) \\ V_{E E} & =\operatorname{Pin} 8(12) .\end{aligned}\)
\(t_{p d}=0.9 \mathrm{~ns} \operatorname{typ}(510-\mathrm{ohm}\) load)
\(=1.1 \mathrm{~ns}\) typ ( 50 -ohm load)
\(P_{D}=220 \mathrm{~mW}\) typ/pkg (No Load)
Full Load Current, \(\mathrm{I}_{\mathrm{L}}=-25 \mathrm{mAdc} \max\)


F SUFFIX CERAMICPACKAGE CASE 650

Numbers at ends of terminals denote pin numbers for L. package Numbers in parenthesis denote pin numbers for \(F\) package
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|c|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|c|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & - & - & 50 & - & - & mAdc \\
\hline Input Current & \(\mathrm{I}_{\text {in }}\) & - & - & - & 250 & - & - & \(\mu \mathrm{Adc}\) \\
\hline Input Leakage Current & IR & - & - & - & 100 & - & - & \(\mu\) Adc \\
\hline Reference Voltage & \(V_{\text {BB }}\) & - 1.375 & -1.275 & -1.35 & -1.25 & -1.30 & -1.20 & Vdc \\
\hline Switching Times Propagation Delay & \[
\begin{aligned}
& \mathrm{t}^{+} \\
& \mathrm{t}^{+-}
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.6 \\
& 1.8
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.5 \\
& 1.7
\end{aligned}
\] & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& 1.7 \\
& 1.9
\end{aligned}
\] & ns \\
\hline Rise Time, Fall Time (10\% to 90\%) & \(\mathrm{t}^{+}, \mathrm{t}^{-}\) & 0.6 & 2.2 & 0.6 & 2.1 & 0.6 & 2.3 & ns \\
\hline
\end{tabular}

\section*{APPLICATION INFORMATION}

The MC1692 quad line receiver is used primarily to receive data from balanced twisted pair lines, as indicated in Figure 1. The line is driven with a MC1660 OR/NOR gate. The MC1660 is terminated with 50 ohm resistors to -2.0 volts. At the end of the twisted pair a 100 ohm termination resistor is placed across the differential line receiver inputs of the MC1692. Illustrated in Figure 2 is the sending and receiving waveforms at a data rate of 400 megabits per second over an 18 foot twisted pair cable. The
waveform picture of Figure 3 shows a 5 nanosecond pulse being propagated down the 18 foot line. The delay time for the line is \(1.68 \mathrm{~ns} / f o o t\).

The MC1692. may also be applied as a high frequency schmitt trigger as illustrated in Figure 4. This circuit has been used in excess of 200 MHz . The MC1692 when loaded into 50 ohms will produce an output rising edge of about 1.5 nanoseconds.

FIGURE 1 - LINE DRIVER/RECEIVER


FIGURE 2-400 MBS WAVEFORMS


FIGURE 3 - PULSE PROPAGATION WAVEFORMS



FIGURE 4 - 200 MHz SCHMITT TRIGGER

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|l|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & IE & - & - & - & 200 & - & - & mAdc \\
\hline \begin{tabular}{l}
Input Current \\
Pin 9 \\
Pin 7 \\
Pins 2,3,6,10 \\
Pins 14,15
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & - & - & - & \[
\begin{array}{r}
1.0 \\
0.75 \\
0.6 \\
0.5
\end{array}
\] & -
-
- & - & mAdc \\
\hline Switching Times Propagation Delay Clock Set, Reset & \({ }^{t} \mathrm{pd}\) & 1.0
2.0 & 3.2
3.9 & 1.0
2.0 & 3.0
3.7 & 1.0
2.0 & \[
\begin{aligned}
& 3.4 \\
& 4.1
\end{aligned}
\] & ns \\
\hline Rise Time (10\% to 90\%) & t+ & 1.0 & 2.9 & 1.0 & 2.7 & 1.0 & 3.1 & ns \\
\hline Fall Time (10\% to 90\%) & t- & 1.0 & 2.8 & 1.0 & 2.6 & 1.0 & 3.0 & ns \\
\hline Shift Rate & & 240 & - & 275 & - & 250 & - & MHz \\
\hline
\end{tabular}

\section*{1-GHz DIVIDE-BY-FOUR PRESCALER}

The MC1697 is a divide-by-four gigahertz prescaler in an 8 pin plastic package. The clock input requires an ac coupled driving signal of 800 mV amplitude (typical). The clock toggles two divide-by-two stages, and the complementary outputs ( \(50 \%\) duty cycle) are taken from the
second stage. The complementary outputs are capable of driving 50 -ohm lines.

Pin 6 is available for connection of a decoupling capacitor to ground. This capacitor stabilizes the reference point which is internally coupled to the clock input.
\[
\begin{aligned}
V_{C C 1} & =\operatorname{Pin} 1 \\
V_{C C 2} & =\operatorname{Pin} 8 \\
V_{E E} & =\operatorname{Pin} 5
\end{aligned}
\]

Power Dissipation \(=320 \mathrm{~mW}\) Typ/Pkg
(No Load - 7.0 V Supply)


P SUFFIX
PLASTIC PACKAGE
CASE 626

PIN ASSIGNMENT


\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Characteristic} & \multirow[b]{3}{*}{Symbol} & \multicolumn{6}{|c|}{MC1697P Test Limits} & \multirow[b]{3}{*}{Unit} \\
\hline & & \multicolumn{2}{|c|}{\(0^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|l|}{\(+75{ }^{\circ} \mathrm{C}\)} & \\
\hline & & Min & Max & Min & Max & Min & Max & \\
\hline Power Supply Drain Current & \({ }^{\prime} \mathrm{E}\) & - & - & - & 57 & - & - & mAdc \\
\hline Toggle Frequency (high frequency operation) & \({ }^{\text {T }}\) ¢og & 1.0 & - & 1.0 & - & 1.0 & - & GHz \\
\hline Toggle Frequency (low frequency sine wave input) & \({ }^{\text {f }} \mathrm{Og}\) & - & - & - & 100 & - & - & MHz \\
\hline
\end{tabular}

\section*{COUNT FREQUENCY TEST CIRCUIT}


Note: All power supply and logic levels are shown shifted 2 volts positive.

TIMING DIAGRAM


\section*{APPLICATION INFORMATION}

The MC1697 is a very high speed divide-by-four prescaler designed to operate on a nominal supply voltage of -7.0 volt. In some applications it may be necessary to interface the output of the MC1697 with other MECL circuits requiring a supply voltage of -5.2 volts. One method of interfacing the circuits is shown below. This configuration is adequate for frequencies up to 1 GHz over the temperature range of \(0^{\circ}\) to \(+75^{\circ} \mathrm{C}\). For best performance it is recommended that separate regulated supplies be used.

METHOD OF INTERFACING MC1697 WITH STANDARD MECL CIRCUITS



\section*{TIMING DIAGRAM}


\section*{ELECTRICAL CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Characteristic} & \multirow[b]{2}{*}{Symbol} & \multicolumn{2}{|r|}{\(-30^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\(+85^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{Unit} & \multirow[b]{2}{*}{Conditions} \\
\hline & & Min & Max & Min & Max & Min & Max & & \\
\hline Power Supply Drain Current & 'E & - & - & - & 57 & - & - & mAdc & All inputs and outputs open except Clock \(=\mathrm{V}_{\text {IHC }} \cong\) \(-4.0 \mathrm{Vdc}\) \\
\hline \begin{tabular}{l}
Input Current \\
Reset \\
Enable
\end{tabular} & \(\mathrm{I}_{\mathrm{inH}}\) & - & - & - & \[
\begin{aligned}
& 500 \\
& 265
\end{aligned}
\] & - & - & \(\mu \mathrm{Adc}\) & \(V_{\text {IHmax }}\) to Reset, \(V_{I L}\) to Enable, \(V_{E E}\) to Clock. \(V_{\text {ILmin }}\) to reset, \(\mathrm{V}_{\text {IHmax }}\) to Enable, \(\mathrm{V}_{\mathrm{EE}}\) to Clock. \\
\hline Logic "1" Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & -1.085 & -0.875 & -1.000 & -0.810 & -0.930 & -0.700 & Vdc & See Note (2). Or, apply P1 to Reset and \(\mathrm{V}_{1} \mathrm{Hmax}^{\text {max }}\) \\
\hline Logic " 0 ' \({ }^{\text {] Output Voltage }}\) & \(\mathrm{V}_{\mathrm{OL}}\) & - & -1.630 & - & -1.600 & - & -1.555 & Vdc & to Enable \\
\hline Toggle Frequency
(high frequency operation) & \({ }_{\text {f }}\) og & 1.0 & - & 1.0 & - & 1.0 & - & GHz & \(V_{I L}(1)\) to Enable. \\
\hline Toggle Frequency (low frequency sine wave input) & \({ }^{\text {¢ }}\) Og & - & - & - & 100 & - & - & MHz & page. \\
\hline
\end{tabular}
(1) Enable input requires \(V_{I L}=-2.0 \mathrm{~V}\) max.
(2)

Reset counter by applying pulse P 1 to pin 14, then toggle outputs by applying pulse P 2 to pin 4 for 2 cycles. Hold power during pulse sequence. Hold clock input @ \(V_{E E}\).



\section*{APPLICATION INFORMATION}

The MC1699 is a very high speed divide-byfour counter intended for prescaler applications. The reset provides increased flexibility for counter and time measuring requirements.

The clock input is designed to accept a capacitor-coupled sine wave signal for frequencies above 100 MHz . Below 100 MHz waveshaping is recommended to obtain good MECL III or MECL 10,000 edge speeds.

With a continuous input signal the clock can be capacitor-coupled with no problems. How-
ever, if the clock is interrupted and the clock input floats to the bias point reference voltage, the counter may oscillate. To prevent this oscillation, an external resistor can be added as shown in Figure 1. This resistor is recommended only when the clock is interrupted and serves no useful function with a continuous signal. Also, this external resistor is not required when the enable input is used to gate the clock signal.

FIGURE 1
\(\square\)

\section*{M10800 PROCESSOR FAMILY}

\section*{MC10800 \\ 4-BIT \\ SLICE}

The MC10800 4-Bit ALU Slice is an LSI building block for digital processors. This circuit performs the necessary logic and arithmetic functions required to execute the various machine instructions. Each part is 4 bits wide and is "sliced" parallel to data flow. The MC10800 is fully expandable to larger word lengths by connecting circuits in parallel and features three input/output data ports for maximum system flexibility.

The 4-Bit ALU Slice as shown in the block diagram contains latch/mask logic, ALU, shift network, accumulator, and bus control logic in a single bipolar circuit. Seventeen select lines are used to control all operations within the part.

\section*{MC10801}

\section*{MICROPROGRAM CONTROL FUNCTION}

The MC10801 Microprogram Control Function is an LSI building block for digital processor systems. This circuit controls machine operations by generating the addresses and sequencing pattern for microprogram control storage. The MC10801 is compatible with a wide range of control memory sizes and organizations. Each part is 4 bits wide and can be connected in parallel for larger memory addresses. Maximum system flexibility is maintained with 5 separate data ports.

The Microprogarm Control Function as shown in the block diagram contains a control memory address register CRO, multipurpose registers CR1-CR3, an incrementer, a subroutine LIFO, and the associated next address, status, and bus control logic in a single MECL Bipolar LSI circuit. Nine select (CS) lines and* four instruction inputs (IC) control all operations within the part.


\section*{MC10802 \\ TIMING FUNCTION}

The MC10802 Timing Function is an LSI building block for digital processor systems. This circuit contains the logic and control lines to generate system clock phases and provides for start, stop, and diagnostic operations. Each part is 4 -bits wide and can be connected in
series for greater than four phase clock systems.
The Timing Function as shown in the block diagram is composed of a four phase shifter circuit with buffered outputs. Fifteen input lines combine with Control and Start Sync logic to control all operations within the part.


\section*{MC 10803 MEMORY INTERFACE FUNCTION}

The MC10803 Memory Interface Function is an LSI building block for interfacing a high-speed processor system to main memory or peripheral equipment. The circuit contains the logic and storage registers for generating memory address and routing incoming or outgoing data. Each part is 4 -bits wide and can be connected in parallel to meet wider system I/O word requirements. An internal ALU allows the MC10803 to also assume processor ALU responsibility for many
controller applications. Maximum system flexibility is maintained with 5 separate data ports.

The Memory Interface Function as shown in the block diagram contains six 4-bit registers, an ALU with encoded function/operand select logic, and data transfer circuitry on a single MECL bipolar LSI circuit. Fifteen select (MS) lines control register selection, 13 basic ALU functions, and 17 data transfer operations.


The MC10804 and MC10805 are bidirectional transceivers that interface MECL logic levels with TTL logic levels. Data can be transferred directly in either direction (MECL \(\rightarrow\) TTL or TTL \(\rightarrow\) MECL), and an optional gated latch is also provided. Logic levels are inverted during transfers. The MC10804 is a 4 -bit version in the 16 -pin package, and the MC10805 is a 5 -bit version in the 20-pin package.

The MC10804 and MC10805 are members of the high performance M10800 MECL/LSI processor family. They make it possible to easily interface to MOS
memories, TTL compatible peripherals, or existing TTL subsystems.
- Bidirectional Translation
- Power Supplies: +5.0 Volts and -5.2 Volts
- TTL Three-State Outputs

Sink \(50 \mathrm{~mA} \quad\) Source 5 mA
- Standard MECL 50 Ohm Drive Outputs
- Latch - May Be Bypassed for High Speed
- High Capacitive MOS Drive Capability on MC10805


\section*{MC10806 \\ DUAL ACCESS STACK}

The MC10806 Dual Access Stack is an LSI building block for digital processor systems. This circuit consists of 32 words by 9 bits of memory with two independent address and data ports. The circuit is easily expandable in both the word and bit directions making it ideal in register file, scratch pad, and highspeed buffer application.
diagram, contains a \(32 \times 9\) memory array, two address ports, two 9 -bit data input/output ports, two 9 -bit output registers, address and data parity checking logic, and two error flip-flops in a single MECL Bipolar LSI circuit. Separate read, write, and output enables exist for each port to control all operations within the part.

The Dual Access Stack, as shown in the block


The MC10807 is a 5 -bit bidirectional MECL transceiver bus. Data can be transferred directly in either direction (A port \(\rightarrow B\) port or \(B\) port \(\rightarrow A\) port), and an optional gated latch is also provided. The MC10807 is in a 16 -pin ceramic package.

The MC10807 is a member of the high performance M10800 MECL/LSI processor family. It is designed to provide bidirectional exchange of MECL level signals in multiprocessor installations, or multiplexing of buses to a single processor.


\section*{MC10808 PROGRAMMABLE MULTI-BIT SHIFTER}

The MC10808 Programmable Multi-Bit Shifter is 16 bits wide and is fully expandable in a shifter array to handle any number of bits.

There are 16 data inputs and 16 data outputs for shifting the data under the control of 4 scale factor inputs that specify the number of positions the input data should be shifted or rotated. A sign bit input is used
for arithmetic shift right or left and sign extend operations. There are 3 shift select inputs that are used to select the appropriate shifting function.

The data outputs of the MC10808 can be disabled for wire-ANDing (negative logic) other device outputs by selecting the sign bit at all the outputs (SBO function) and forcing the sign bit to a negative logic " 1 ".


\section*{COMPONENTS FOR PHASE-LOCKED LOOP APPLICATIONS}

\begin{abstract}
Motorola offers the designer a choice of specially designed integrated circuits for performing phase-locked loop functions: phase detection, frequency division, filtering, and voltage-controlled signal generation. New MECL functions for phase-locked loop applications are now being characterized. In addition, supplementary circuits in TTL, CMOS, and linear technologies are available.

For convenience, the MECL functions characterized by data sheets included in this book are indicated by •. For detailed specifications of all other devices, please request a separate data sheet from your Motorola sales representative or authorized distributor.
\end{abstract}

The following functions are given in order of decreasing frequency within each category.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Function} & \multirow[b]{2}{*}{Family} & \multirow[b]{2}{*}{Frequency MHz typ} & \multirow[t]{2}{*}{Power Dissipation mW typ/pkg} & \multicolumn{2}{|c|}{Type} & \multirow[b]{2}{*}{\[
\text { Case }{ }^{(1)}
\]} \\
\hline & & & & -55 to \(+125^{\circ} \mathrm{C}\) & 0 to \(+75^{\circ} \mathrm{C}\) & \\
\hline
\end{tabular}

COMBINATION FUNCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Digital Mixer Translator & MECL & 250 & 470 & - & MC12000 & 632, 646 \\
\hline Analog Loop & MECL & 50 & 170 & MC12530 & MC12030 & 620,648 \\
\hline Frequency Synthesizer & CMOS & 10.24 & \(3 \mathrm{~mA}{ }^{*}\) & - & MC145104§ & 648 \\
\hline Frequency Synthesizer & CMOS & 10.24 & \(3 \mathrm{~mA}{ }^{*}\) & - & MC145106§ & 707 \\
\hline Frequency Synthesizer & cmos & 10.24 & \(3 \mathrm{~mA}{ }^{*}\) & - & MC145107 § & 648 \\
\hline Frequency Synthesizer & CMOS & 10.24 & \(3 \mathrm{~mA}{ }^{*}\) & - & MC145109§ & 648 \\
\hline Frequency Synthesizer & CMOS & 10.24 & \(3 \mathrm{~mA}{ }^{*}\) & - & MC145112§ & 707 \\
\hline Phase Comparator/Programmable Counters & CMOS & 10 & \(10 \mathrm{nA}{ }^{+}\) & MC14568B \(\ddagger\) & MC14568B \(\ddagger\) & 620,648 \\
\hline Phase Comparators/VCO & CMOS & 1.4 & \(10 \mathrm{nA}{ }^{\dagger}\) & MC14046B \(\ddagger\) & MC14046B \(\ddagger\) & 620,648 \\
\hline Phase-Locked Loop & LINEAR & 0.5 & 825 & - & LM565C & 646 \\
\hline
\end{tabular}

\section*{OSCILLATORS}
\begin{tabular}{|l|l|c|c|c|c|c|}
\hline Crystal Oscillator & MECL & 2.0 to 20 & 210 & MC12561 & MC12061 & 620,648, \\
Crystal Oscillator & MECL & 0.1 to 2.0 & 175 & MC12560 & MC12060 & 620,648 \\
\hline Voltage-Controlled Oscillator & MECL & 225 & 150 & MC1648M & MC1648\# & \(607,632,646\) \\
Voltage-Controlled Multivibrator & MECL & 150 & 150 & - & MC1658\# & \(620,648,650\) \\
Dual Voltage-Controlled Multivibrator & MTTL & 30 & 150 & MC4324 & MC4024 & \(607,632,646\) \\
\hline
\end{tabular}

PHASE DETECTORS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Digital \\
Phase-Frequency Detector \\
Phase-Frequency Detector
\end{tabular} & \begin{tabular}{l}
MECL \\
MTTL
\end{tabular} & \[
\begin{array}{r}
70 \\
8.0 \\
\hline
\end{array}
\] & \[
\begin{gathered}
520 \\
85
\end{gathered}
\] & \[
\begin{aligned}
& \text { MC12540 } \\
& \text { MC4344 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MC12040 } \\
& \text { MC4044 }
\end{aligned}
\] & \[
\begin{aligned}
& 607,632,646 \\
& 607,632,646 \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Analog \\
Analog Mixer - Bouble Balanced Modulator/Demodulator
\end{tabular} & \begin{tabular}{l}
MECL \\
LINEAR
\end{tabular} & \[
\begin{gathered}
100 \\
10
\end{gathered}
\] & \[
\begin{gathered}
60 \\
575
\end{gathered}
\] & \[
\begin{aligned}
& \text { MC12502 } \\
& \text { MC1596 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MC12002 \# } \\
& \text { MC1496 }
\end{aligned}
\] & \[
\begin{gathered}
632,646 \\
603,632,646
\end{gathered}
\] \\
\hline \multicolumn{7}{|l|}{CONTROL FUNCTIONS} \\
\hline \begin{tabular}{l}
Counter Control Logic Offset Control \\
Offset Programmer
\end{tabular} & \[
\begin{aligned}
& \text { MECL } \\
& \text { MECL } \\
& \text { MECL }
\end{aligned}
\] & 25 & 150
35
35 & \[
\begin{aligned}
& \text { MC12514 } \\
& \text { MC12520 } \\
& \text { MC12521 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MC12014 } \\
& \text { MC12020\# } \\
& \text { MC12021 \# }
\end{aligned}
\] & \[
\begin{aligned}
& 620,648 \\
& 632,646 \\
& 620,648
\end{aligned}
\] \\
\hline
\end{tabular}

PRESCALERS
- \begin{tabular}{l}
\(\div 4\) Counter \\
\(\div 4\) Counter \\
Two-Modulus Prescaler \((\div 5 / \div 6)\) \\
Two-Modulus Prescaler \((\div 8 / \div 9)\) \\
Two-Modulus Prescaler \((\div 10 / 11)\) \\
UHF Type D Prescaler \((\div 2)\) \\
Two-Modulus Prescaler \((\div 2, \div 5 / 6\), \\
\(\div 10 / 11, \div 10 / 12)\)
\end{tabular}

Dual Type D
\begin{tabular}{|c|c|}
\hline MECL & 1100 \\
MECL & 1100 \\
MECL & 500 \\
MECL & 550 \\
MECL & 600 \\
MECL & 500 \\
& \\
MECL & 200 \\
LS TTL & 45 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline MC1697 & 626 \\
& \\
MC1699\# & 620,650 \\
MC12009 & 620,648 \\
MC12011 & 620,648 \\
& \\
MC12013\# & \(620,648,650\) \\
MC1690\# & 620,650 \\
& \\
MC12012 & 620,648 \\
SN74LS74 & \(717,632,646\) \\
\hline
\end{tabular}

\footnotetext{
(1)Plastic package available for commercial-temperature devices only.
* Operating Supply Current @ 10.24 MHz
tQuiescent Current @ \(V_{D D}=10 \mathrm{~V}\)
\(\ddagger\) For CMOS devices, add suffix for temperature range: \(A\) for -55 to \(+125^{\circ} \mathrm{C}\)
§ \(T_{A}=-40\) to \(+85^{\circ} \mathrm{C}\)
\(\Rightarrow T_{A}=-30\) to \(+85^{\circ} \mathrm{C}\)
C for -40 to \(+85^{\circ} \mathrm{C}\)
followed by package suffix.
}

\section*{PLL FUNCTIONS (continued)}
(In order of decreasing frequency within each category.)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Function} & \multirow[b]{2}{*}{Family} & \multirow[b]{2}{*}{Frequency MHz typ} & \multirow[t]{2}{*}{Power Dissipation mW typ/pkg} & \multicolumn{2}{|c|}{Type} & \multirow[b]{2}{*}{Case \({ }^{(1)}\)} \\
\hline & & & & -55 to \(+125^{\circ} \mathrm{C}\) & 0 to \(+75^{\circ} \mathrm{C}\) & \\
\hline
\end{tabular}

\section*{COUNTERS}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Binary & MECL & 325 & 750 & - & MC1654\# & 620 \\
\hline Bi-Quinary \((\div 2, \div 5, \div 10)\) & MECL & 325 & 750 & - & MC1678\#* & 620 \\
\hline Universal Hexadecimal ( \(\div 0-15\) ) & MECL & 150 & 625 & MC10536 & MC10136\# & 620,648,650 \\
\hline Universal Decade & MECL & 150 & 625 & MC10537 & MC10137\# & 620, 648, 650 \\
\hline Bi-Quinary & MECL & 150 & 370 & MC10538 & MC10138\# & 620, 648, 650 \\
\hline Binary & MECL & 150 & 370 & MC10578 & MC10178\# & 620,648,650 \\
\hline Presettable Binary ( \(\div 2, \div 8\) ) & LS TTL & 60 & 60 & SN54LS197 & SN74LS197 & 717,632,646 \\
\hline Presettable Decade ( \(\div 2, \div 5\) ) & LS TTL & 60 & 60 & SN54LS196 & SN74LS196 & 717, 632, 646 \\
\hline Presettable Up/Down Decade & LS TTL & 40 & 95 & SN54LS192 & SN74LS192 & 620, 648, 650 \\
\hline Presettable Up/Down Binary & LS TTL & 40 & 95 & SN54LS193 & SN74LS193 & 620, 648, 650 \\
\hline Presettable Decade & LS TTL & 35 & 95 & SN54LSi60 & SN74LS160 & 620,648, 650 \\
\hline Presettable Binary & LS TTL & 35 & 95 & SN54LS161 & SN74LS161 & 620,648, 650 \\
\hline Presettable Decade & LS TTL & 35 & 95 & SN54LS162 & SN74LS162 & 620,648,650 \\
\hline Presettable Binary & LS TTL & 35 & 95 & SN54LS163 & SN74LS163 & 620, 648, 650 \\
\hline Presettable Up/Down Decade & LS TTL & 35 & 95 & SN54LS190 & SN74LS190 & 620, 648, 650 \\
\hline Presettable Up/Down Binary & LS TTL & 35 & 95 & SN54LS191 & SN74LS191 & 620,648, 650 \\
\hline Decade ( \(\div 2, \div 5\) ) & LS TTL & \(32^{* *}\) & 45 & SN54LS90 & SN74LS90 & 717,632, 646 \\
\hline Binary ( \(\div 2, \div 8)\) & LS TTL & 32** & 45 & SN54LS93 & SN74LS93 & 717, 332,646 \\
\hline Universal ( \(\div 2-12\) except 7 and 11) & MTTL & 30 & 200 & MC4323 & MC4023 & 607,632, 646 \\
\hline Decade ( \(\div 2, \div 5, \div 10\) ) & MTTL & 20 & 160 & MC5490A & MC7490A & 607,632,646 \\
\hline Decade ( \(\div 10\) ) & cmos & 12 \#\# & \(10 \mathrm{nA} \dagger\) & MC14017B \(\ddagger\) & MC14017B \(\ddagger\) & 620, 648 \\
\hline Programmable \(\div \mathrm{N}\) Decade ( \(\div 0.9\) ) & MTTL & 10 & 250 & MC4316 & MC4016 & 620,648,650 \\
\hline Two Programmable \(\div \mathrm{N}(\div 0-1, \div 0-4)\) & MTTL & 10 & 250 & MC4317 & MC4017 & 620, 648, 650 \\
\hline Programmable \(\div \mathrm{N}\) Hexadecimal ( \(\div 0-15\) ) & MTTL & 10 & 250 & MC4318 & MC4018 & 620,648, 650 \\
\hline Two Programmable \(\div \mathrm{N}(\div 0-3, \div 0-3)\) & MTTL & & & MC4319 & MC4019 & 620, 648,650 \\
\hline Binary ( \(\div 2^{14}\) ) & cmos & 9 \#\# & \(10 \mathrm{nA} \dagger\) & MC14020B \(\ddagger\) & MC14020B \(\ddagger\) & 620,648 \\
\hline Binary ( \(\div 2{ }^{12}\) ) & cmos & 9 \#\# & \(10 \mathrm{nA} \dagger\) & MC14040B \(\ddagger\) & MC14040B \(\ddagger\) & 620,648 \\
\hline Dual Programmable BCD/Binary Down & cmos & 8 \#\# & \(10 \mathrm{nA} \dagger\) & MC14569B \(\ddagger\) & MC14569B \(\ddagger\) & 620,648 \\
\hline BCD Up/Down & cmos & 6 \#\# & \(10 \mathrm{nA} \dagger\) & MC14510B \(\ddagger\) & MC14510B \(\ddagger\) & 620,648 \\
\hline Binary Up/Down & cmos & 6 \#\# & 10 nAt & MC14516B \(\ddagger\) & MC14516B \(\ddagger\) & 620,648 \\
\hline Dual BCD Up & cmos & 6 \#\# & \(10 \mathrm{nA} \dagger\) & MC14518B \(\ddagger\) & MC14518B \(\ddagger\) & 620,648 \\
\hline Dual Binary Up & cmos & 6 \#\# & \(10 \mathrm{nA} \dagger\) & MC14520B \(\ddagger\) & MC14520B \(\ddagger\) & 620,648 \\
\hline Programmable \(\div\) N BCD \((\div 0-9)\) & cmos & 5 \#\# & \(10 \mathrm{nA} \dagger\) & MC14522B \(\ddagger\) & MC14522B \(\ddagger\) & 620, 648 \\
\hline Programmable \(\div\) Binary ( \(\div 0-15\) ) & cmos & 5 \#\# & 10 nA t & MC14526B \(\ddagger\) & MC14526B \# & 620,648 \\
\hline
\end{tabular}
(1) \({ }_{\text {Plastic package available for commercial-temperature devices only. }}\).
\# \(\mathrm{T}_{\mathrm{A}}=-30\) to \(+85^{\circ} \mathrm{C}\)
** When using \(\mathrm{CP}_{0}\)
\#\# @ \(V_{D D}=10 \mathrm{~V}\)
\(\dagger\) Quiescent Current @ \(V_{D D}=10 \mathrm{~V}\)
\(\ddagger\) For CMOS devices, add suffix for temperature range: A for -55 to \(+125^{\circ} \mathrm{C}\),
C for -40 to \(+85^{\circ} \mathrm{C}\),
followed by package suffix

\section*{Package Styles}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|r|}{} & \multicolumn{2}{|l|}{} & \multicolumn{4}{|l|}{} & \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{CASE} & 603 & 607 & 620 & 626 & 632 & 646 & 648 & 650 & 707 & 717 \\
\hline \multicolumn{2}{|l|}{MATERIAL} & Metal & Ceramic & Ceramic & Plastic & Ceramic & Plastic & Plastic & Ceramic & Plastic & Ceramic \\
\hline \multirow[t]{2}{*}{SUFFIX after type number} & LS TTL & - & - & J & - & J & N & N & W & - & W \\
\hline & Others & G & F & L & P & L & P & P & F & P & F \\
\hline
\end{tabular}

\title{
GENERAL INFORMATION
}

\section*{SELECTOR} GUIDES

MC1600 Series```


[^0]:    *JEDEC, EIA, NEMA standard definition

[^1]:    * MC1654, 1678, 1694, 10128, 10129, 10136, 10137, 10177, 10182, and 10804. Max PD $>800 \mathrm{~mW}$.

[^2]:    * Limited only by line attenuation and bandwidth characteristics.

[^3]:    $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to $\mathrm{MC} 105 \times x$ devices only.

[^4]:    $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

[^5]:    $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

[^6]:    $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

[^7]:    $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105XX devices only.

[^8]:    $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

[^9]:    $-55^{\circ} \mathrm{C}$ and $+125^{\circ} \mathrm{C}$ test values apply to MC105xx devices only.

