

POWER

DEVICE
DATA



Pioneer

PIONEER-STANDARD ELECTRONICS, INC.


6408 CASTLEPLACE DR./INDIANAPOLIS, IN 46250 (317) 849-7300
TOLL FREE • IN 1-800-382-5503 • KY 1-800-428-9128




MOTOROLA

**POWER
TRANSISTORS
& THYRISTORS**

Alphanumeric Index	1
Power Transistor Selector Guide	2
Power Transistor Cross Reference	3
Power Transistor Data Sheets	4
Thyristor Selector Guide	5
Thyristor Cross Reference	6
Thyristor Data Sheets	7
Leadforms, Hardware, and Mounting Techniques	8
Rectifier and Zener Diode Selector Guide	9
Supplementary Literature	10





MOTOROLA

POWER DEVICE DATA

Prepared by
Technical Information Center

This book presents technical data for Motorola's broad line of silicon power transistors, thyristors, and triggers. Complete specifications for preferred devices are provided in the form of data sheets. In addition, selection guides provide a quick comparison of characteristics to simplify the task of choosing the best device for a circuit.

The information in this book has been carefully checked and is believed to be reliable; however, no responsibility is assumed for inaccuracies. Furthermore, this information does not convey to the purchaser of semiconductor devices any license under the patent rights of any manufacturer.

MOTOROLA POWER DEVICES IN BRIEF

SILICON POWER TRANSISTORS

Wide Range of Transistor Specifications

Motorola offers more than 600 standard (off the shelf) power transistors to cover the widest range of applications at the lowest cost.

Current Range — 0.5 to 70 Amperes
Voltage Range — 25 to 1500 Volts
Power Dissipation Range — 1 to 300 Watts

Darlingtons, Too

Darlington transistors represent the integrated circuits of the power field. Consisting of two transistors, two resistors, and (up to) two diodes, they achieve gain figures up to 20,000 in a single package. Rapid line expansion, and the resulting widespread implementation make Motorola Darlingtons highly cost effective in a fast-growing number of applications.

Complete Selection of Popular Packages

In metal and plastic, Motorola offers a wide range of packages to match thermal, electrical and cost requirements.

Chips, Chips, Chips!

Designing a hybrid? Motorola's wide range of power transistors is available. . . UNENCAPSULATED: Check with your Motorola sales representative for price and delivery quotations.

Specials Unlimited

Need a unique transistor with specifications not available off-the-shelf? Chances are Motorola can produce it quickly and inexpensively. Routine use of four major power processes* and more than two decades of experience in the pioneering of new structures and geometries provide the insight and capability to meet any required specification within the limits of state-of-the-art technology.

*Routinely Used Processes and Their Specific Attributes

Process	Feature
Planar Double and Triple Diffused	Good frequency response (f_T 25 MHz) combined with BV_{CEO} of 200 V, which can be extended to 450 V by use of a "field plate" diffusion. Available in both NPN and PNP types, for fast switches or high-frequency amplifiers where dc SOA is of little concern.
Mesa Double and Triple Diffused	A high-voltage process capable of attaining 2000 V breakdowns, with low to medium gain, medium speed and ruggedness, at low cost. NPN process only. Used in auto ignition, Switch-mode regulators and TV horizontal outputs.
EpiBase	A predictable epitaxial base grown on thick collector silicon produces a workhorse transistor with 4-10 MHz f_T , 40-150 V BV_{CEO} , and 70 A current capability in both PNP and NPN. Applications for the economical standards include audio amplifiers, inductive power switches and low-frequency voltage regulators and converters.
PowerBase	Using a thick epitaxial base region, with mask-oriented voltage profile control, PowerBase combines the advantages of EpiBase with the superior SOA characteristics of the single-diffused process. Moreover, it extends these SOA characteristics to PNP devices as well as to the NPN structures obtainable with single-diffused technology.



THYRISTORS

Characteristics and Ratings for Your Triggered Power Switching Applications

The wide variety of Thyristor and Trigger devices offered by Motorola is intended to serve a diversified market, in which each application demands particular voltage, current, trigger and package characteristics. Thyristors are divided into these classes:

Silicon Controlled Rectifiers (SCRs) —

For dc and half-wave ac applications
Current Range — 0.5 to 50 Amperes, rms (Radar pulse modulators to 1000 Amperes, peak)
Voltage Range — 25 to 800 Volts

Triacs — For full-wave ac applications
Current Range — 0.8 to 40 Amperes rms
Voltage Range — 25 to 800 Volts

— And Triggers

To meet the wide variety of input requirements, the following Trigger Devices are supplied by Motorola:

Unijunction Transistors (UJT) — For unidirectional, fixed threshold SCR triggering.

Programmable Unijunction Transistors (PUT) — For externally preset SCR triggering.

Bilateral Triggers (DIAC) — For bidirectional Triac Triggering

Silicon Bilateral Switches (SBS) — For bidirectional, externally synchronized triggering.

Optically Coupled Triac Drivers — For driving isolated loads from sensitive logic sources.

Just the Package You've Been Looking For!

More than 20 packages, both metal and plastic, with a variety of plastic package leadform options. Such variety allows flexibility of mounting in sockets, printed circuit boards, and on heat sinks, for higher dissipation applications. High power metal thyristors are available in press-fit, stud, isolated stud or isolated flange, for ease of mounting.

Radar Pulse Modulators Handle 1000 Amperes Peak

A line of high speed, high pulse current SCRs can provide the massive, short duration pulses, with minimum variations in rise time, needed by today's radar systems. JAN specification is available for military applications.

Experience, Flexibility and Mass-Production Expertise

Recognizing that Thyristor users often have technical requirements that no available standard type can meet, Motorola's engineers can quickly evaluate new applications and produce specially specified Thyristors with the confidence of having done it, in volume, many times before.

Ruggedness and Reliability

Motorola Thyristors are designed into thousands of high-stress power switching applications worldwide . . . and have proven themselves in the real world.

For example, the Plastic Thyristor Reliability Guide shows samples with no failure after 1000 hours of High Temperature Reverse Blocking, 10,000 Power Cycles, 50 cycles of Method 1051 Temperature Cycle, 4000 hours of High Temperature Storage, and much more. Motorola Thyristors can take it!

Designers', EpiBase, PowerBase, Switchmode, and Thermopad are trademarks of Motorola.



Alphanumeric Index

Device	Page	Device	Page	Device	Page
1N5758	7-2	2N2328	7-14	2N3713	4-33
1N5758A	7-2	2N2329	7-14	2N3714	4-33
1N5759	7-2	2N2573	7-16	2N3715	4-33
1N5759A	7-2	2N2574	7-16	2N3715JAN	2-15
1N5760	7-2	2N2575	7-16	2N3715JTX	2-15
1N5760A	7-2	2N2576	7-16	2N3715JTXV	2-15
1N5761	7-2	2N2577	7-16	2N3716	4-33
1N5761A	7-2	2N2578	7-16	2N3716JAN	2-15
1N5762	7-2	2N2579	7-16	2N3716JTX	2-15
1N5762A	7-2	2N2646	7-19	2N3716JTXV	2-15
2N681	7-4	2N2647	7-19	2N3719	4-39
2N682	7-4	2N3019	2-5	2N3720	4-39
2N683	7-4	2N3019JAN	2-15	2N3734	2-5
2N684	7-4	2N3019JTX	2-15	2N3735	2-5
2N685	7-4	2N3020	2-5	2N3735JAN	2-15
2N686	7-4	2N3054	4-2	2N3735JTX	2-15
2N687	7-4	2N3054A	4-2	2N3735JTXV	2-15
2N688	7-4	2N3055	4-6	2N3738	4-44
2N689	7-4	2N3055A	4-10	2N3739	4-44
2N690	7-4	2N3110	2-5	2N3739JAN	2-15
2N691	7-4	2N3244	2-5	2N3739JTX	2-15
2N692	7-4	2N3245	2-5	2N3740	4-50
2N1595	7-8	2N3439	2-5	2N3740A	4-50
2N1596	7-8	2N3440	2-5	2N3740JAN	2-15
2N1597	7-8	2N3441	4-14	2N3740JTX	2-15
2N1598	7-8	2N3442	4-16	2N3740JTXV	2-15
2N1599	7-8	2N3445	4-20	2N3741	4-50
2N1842	7-10	2N3446	4-20	2N3741A	4-50
2N1842A	7-12	2N3447	4-20	2N3741JAN	2-15
2N1843	7-10	2N3448	4-20	2N3741JTX	2-15
2N1843A	7-12	2N3467	2-5	2N3741JTXV	2-15
2N1844	7-10	2N3467JAN	2-15	2N3762	2-5
2N1844A	7-12	2N3467JTX	2-15	2N3762JAN	2-15
2N1845	7-10	2N3467JTXV	2-15	2N3762JTX	2-15
2N1845A	7-12	2N3468	2-5	2N3762JTXV	2-15
2N1846	7-10	2N3468JAN	2-15	2N3763	2-5
2N1846A	7-12	2N3468JTX	2-15	2N3763JAN	2-15
2N1847	7-10	2N3468JTXV	2-15	2N3763JTX	2-15
2N1847A	7-12	2N3506JAN	2-15	2N3763JTXV	2-15
2N1848	7-10	2N3506JTX	2-15	2N3766	4-55
2N1848A	7-12	2N3506JTXV	2-15	2N3766JAN	2-15
2N1849	7-10	2N3507JAN	2-15	2N3766JTX	2-15
2N1849A	7-12	2N3507JTX	2-15	2N3766JTXV	2-15
2N1850	7-10	2N3507JTXV	2-15	2N3767	4-55
2N1850A	7-12	2N3583	4-26	2N3771	4-60
2N2322	7-14	2N3584	4-26	2N3772	4-60
2N2324	7-14	2N3585	4-26	2N3773	4-65
2N2325	7-14	2N3668	7-21	2N3776JAN	2-15
2N2326	7-14	2N3669	7-21	2N3776JTX	2-15
2N2327	7-14	2N3670	7-21	2N3776JTXV	2-15

Device	Page	Device	Page	Device	Page
2N3789	4-70	2N4215	7-40	2N4949JTX	5-14
2N3790	4-70	2N4216	7-40	2N5038	4-108
2N3791	4-70	2N4231A	4-80	2N5039	4-108
2N3791JAN	2-15	2N4232A	4-80	2N5050	4-110
2N3791JTX	2-15	2N4233A	4-80	2N5051	4-110
2N3791JTXV	2-15	2N4234	2-5	2N5052	4-110
2N3792	4-70	2N4235	2-5	2N5060	7-56
2N3792JAN	2-15	2N4236	2-5	2N5061	7-56
2N3792JTX	2-15	2N4237	2-5	2N5062	7-56
2N3792JTXV	2-15	2N4238	2-5	2N5063	7-56
2N3867	4-39	2N4239	2-5	2N5064	7-56
2N3867JAN	2-15	2N4240	4-26	2N5067	2-16
2N3867JTX	2-15	2N4347	4-16	2N5068	2-16
2N3867JTXV	2-15	2N4398	4-85	2N5069	2-16
2N3868	4-39	2N4399	4-85	2N5164	7-60
2N3868JAN	2-15	2N4399JAN	2-16	2N5165	7-60
2N3868JTX	2-15	2N4399JTX	2-16	2N5166	7-60
2N3868JTXV	2-15	2N4399JTX	2-16	2N5167	7-60
2N3870	7-24	2N4441	7-42	2N5168	7-60
2N3871	7-24	2N4442	7-42	2N5169	7-60
2N3872	7-24	2N4443	7-42	2N5170	7-60
2N3873	7-24	2N4444	7-42	2N5171	7-60
2N3896	7-24	2N4851	7-46	2N5190	4-112
2N2397	7-24	2N4852	7-46	2N5191	4-112
2N3898	7-24	2N4853	7-46	2N5192	4-112
2N3899	7-24	2N4870	7-50	2N5193	4-116
2N3902	4-76	2N4871	7-50	2N5194	4-116
2N3980	7-28	2N4877	4-90	2N5195	4-116
2N4103	7-21	2N4898	4-92	2N5241	2-16
2N4167	7-30	2N4899	4-92	2N5301	4-120
2N4168	7-30	2N4900	4-92	2N5302	4-120
2N4169	7-30	2N4901	2-16	2N5302JAN	2-16
2N4170	7-30	2N4902	2-16	2N5302JTX	2-16
2N4171	7-30	2N4903	2-16	2N5303	4-120
2N4172	7-30	2N4904	2-16	2N5303JAN	2-15
2N4173	7-30	2N4905	2-16	2N5303JTX	2-15
2N4174	7-30	2N4906	2-16	2N5336	4-124
2N4183	7-30	2N4912	4-96	2N5337	4-124
2N4184	7-30	2N4913	2-16	2N5338	4-124
2N4185	7-30	2N4914	2-16	2N5339	4-124
2N4186	7-30	2N4915	2-16	2N5344	4-128
2N4187	7-30	2N4918	4-100	2N5345	4-128
2N4188	7-30	2N4919	4-100	2N5346	4-132
2N4189	7-30	2N4920	4-100	2N5347	4-132
2N4190	7-30	2N4921	4-104	2N5348	4-132
2N4199	7-34	2N4922	4-104	2N5349	4-132
2N4199JAN	5-9	2N4923	4-104	2N5415	2-5
2N4200	7-34	2N4929	2-5	2N5416	2-5
2N4200JAN	5-9	2N4930	2-5	2N5427	4-136
2N4201	7-34	2N4930JAN	2-15	2N5428	4-136
2N4201JAN	5-9	2N4930JTX	2-15	2N5429	4-136
2N4202	7-34	2N4931	2-5	2N5430	4-136
2N4202JAN	5-9	2N4931JAN	2-15	2N5431	7-64
2N4203	7-34	2N4931JTX	2-15	2N5441	7-66
2N4203JAN	5-9	2N4931JTXV	2-15	2N5442	7-66
2N4204	7-34	2N4948	7-54	2N5443	7-66
2N4204JAN	5-9	2N4948JAN	5-14	2N5444	7-66
2N4212	7-40	2N4948JTX	5-14	2N5445	7-66
2N4213	7-40	2N4949	7-54	2N5446	7-66
2N4214	7-40	2N4949JAN	5-14	2N5567	7-70

Alphanumeric Index (Continued)

Device	Page	Device	Page	Device	Page
2N5568	7-70	2N5977	4-186	2N6071B	7-82
2N5569	7-70	2N5978	4-186	2N6072	7-82
2N5570	7-70	2N5979	4-186	2N6072A	7-82
2N5571	7-74	2N5986	4-190	2N6072B	7-82
2N5572	7-74	2N5987	4-190	2N6073	7-82
2N5573	7-74	2N5988	4-190	2N6073A	7-82
2N5574	7-74	2N5989	4-190	2N6073B	7-82
2N5629	4-140	2N5990	4-190	2N6074	7-82
2N5630	4-140	2N5991	4-190	2N6074A	7-82
2N5631	4-140	2N6027	7-78	2N6074B	7-82
2N5632	4-146	2N6028	7-78	2N6075	7-82
2N5633	4-146	2N6029	4-140	2N6075A	7-82
2N5634	4-146	2N6030	4-140	2N6075B	7-82
2N5655	4-152	2N6031	4-140	2N6077	4-219
2N5656	4-152	2N6034	4-195	2N6078	4-219
2N5657	4-152	2N6035	4-195	2N6107	4-221
2N5679	2-5	2N6036	4-195	2N6109	4-221
2N5680	2-5	2N6037	4-195	2N6111	4-221
2N5681	2-5	2N6038	4-195	2N6116	7-86
2N5682	2-5	2N6039	4-195	2N6116JAN	5-14
2N5683	4-156	2N6040	4-200	2N6116JTX	5-14
2N5683JAN	2-16	2N6041	4-200	2N6117	7-86
2N5683JTX	2-16	2N6042	4-200	2N6117JAN	5-14
2N5683JTXV	2-16	2N6043	4-200	2N6117JTX	5-14
2N5684	4-156	2N6044	4-200	2N6118	7-86
2N5684JAN	2-16	2N6045	4-200	2N6118JAN	5-14
2N5684JTX	2-16	2N6049	4-205	2N6118JTX	5-14
2N5684JTXV	2-16	2N6050	4-209	2N6121	4-225
2N5685	4-156	2N6051	4-209	2N6122	4-225
2N5685JAN	2-15	2N6051JAN	2-15	2N6123	4-225
2N5685JTX	2-15	2N6051JTX	2-15	2N6124	4-225
2N5685JTXV	2-15	2N6051JTXV	2-15	2N6125	4-225
2N5686	4-156	2N6052	4-209	2N6126	4-225
2N5686JAN	2-16	2N6052JAN	2-15	2N6145	7-74
2N5686JTX	2-16	2N6052JTX	2-15	2N6146	7-74
2N5686JTXV	2-16	2N6052JTXV	2-15	2N6147	7-74
2N5745	4-85	2N6053	4-214	2N6151	7-90
2N5745JAN	2-16	2N6054	4-214	2N6152	7-90
2N5745JTX	2-16	2N6055	4-214	2N6153	7-90
2N5745JTXV	2-16	2N6056	4-214	2N6154	7-90
2N5758	4-161	2N6057	4-209	2N6155	7-90
2N5759	4-161	2N6058	4-209	2N6156	7-90
2N5760	4-161	2N6058JAN	2-15	2N6157	7-94
2N5859	2-5	2N6058JTX	2-15	2N6158	7-94
2N5861	2-5	2N6058JTXV	2-15	2N6159	7-94
2N5875	4-167	2N6059	4-209	2N6160	7-94
2N5876	4-167	2N6059JAN	2-15	2N6161	7-94
2N5877	4-167	2N6059JTX	2-15	2N6162	7-94
2N5878	4-167	2N6059JTXV	2-15	2N6163	7-94
2N5879	4-172	2N6068	7-82	2N6164	7-94
2N5880	4-172	2N6068A	7-82	2N6165	7-94
2N5881	4-172	2N6068B	7-82	2N6167	7-98
2N5882	4-172	2N6069	7-82	2N6168	7-98
2N5883	4-177	2N6069A	7-82	2N6169	7-98
2N5884	4-177	2N6069B	7-82	2N6170	7-98
2N5885	4-177	2N6070	7-82	2N6171	7-24
2N5886	4-177	2N6070A	7-82	2N6172	7-24
2N5974	4-182	2N6070B	7-82	2N6173	7-24
2N5975	4-182	2N6071	7-82	2N6174	7-24
2N5976	4-182	2N6071A	7-82	2N6186	4-229



Alphanumeric Index (Continued)

Device	Page	Device	Page	Device	Page
2N6187	4-229	2N6294	4-258	2N6394	7-112
2N6188	4-229	2N6295	4-258	2N6395	7-112
2N6189	4-229	2N6296	4-258	2N6396	7-112
2N6190	4-233	2N6297	4-258	2N6397	7-112
2N6191	4-233	2N6298	4-214	2N6398	7-112
2N6192	4-233	2N6299	4-214	2N6399	7-112
2N6193	4-233	2N6300	4-214	2N6400	7-116
2N6211	4-237	2N6301	4-214	2N6401	7-116
2N6212	4-237	2N6303	4-39	2N6402	7-116
2N6213	4-237	2N6306	4-263	2N6403	7-116
2N6226	4-161	2N6307	4-263	2N6404	7-116
2N6227	4-161	2N6308	4-263	2N6405	7-116
2N6228	4-161	2N6312	4-80	2N6420	4-26
2N6229	4-146	2N6313	4-80	2N6421	4-26
2N6230	4-146	2N6314	4-80	2N6422	4-26
2N6231	4-146	2N6315	4-267	2N6423	4-26
2N6233	4-241	2N6316	4-267	2N6424	4-44
2N6234	4-241	2N6317	4-267	2N6425	4-44
2N6235	4-241	2N6318	4-267	2N6436	4-289
2N6236	7-102	2N6338	4-273	2N6437	4-289
2N6237	7-102	2N6338JAN	2-15	2N6437JAN	2-15
2N6238	7-102	2N6338JTX	2-15	2N6437JTX	2-15
2N6239	7-102	2N6338JTXV	2-15	2N6437JTXV	2-15
2N6240	7-102	2N6339	4-273	2N6438	4-289
2N6241	7-102	2N6340	4-273	2N6438JAN	2-15
2N6249	4-245	2N6341	4-273	2N6438JTX	2-15
2N6250	4-245	2N6341JAN	2-15	2N6438JTXV	2-15
2N6251	4-245	2N6341JTX	2-15	2N6486	4-293
2N6257	4-60	2N6341JTXV	2-15	2N6487	4-293
2N6274	4-249	2N6342	7-104	2N6488	4-293
2N6274JAN	2-16	2N6342A	7-108	2N6489	4-293
2N6274JTX	2-16	2N6343	7-104	2N6490	4-293
2N6274JTXV	2-16	2N6343A	7-108	2N6491	4-293
2N6275	4-249	2N6344	7-104	2N6495	4-298
2N6276	4-249	2N6344A	7-108	2N6497	4-302
2N6277	4-249	2N6345	7-104	2N6498	4-302
2N6277JAN	2-16	2N6345A	7-108	2N6499	4-302
2N6277JTX	2-16	2N6346	7-104	2N6504	7-120
2N6277JTXV	2-16	2N6346A	7-108	2N6505	7-120
2N52824	4-253	2N6347	7-104	2N6506	7-120
2N6283	4-253	2N6347A	7-108	2N6507	7-120
2N6283JAN	2-15	2N6348	7-104	2N6508	7-120
2N6283JTX	2-15	2N6348A	7-108	2N6509	7-120
2N6283JTXV	2-15	2N6349	7-104	2N6542	4-306
2N6284	4-253	2N6349A	7-108	2N6543	4-306
2N6284JAN	2-15	2N6377	4-277	2N6544	4-314
2N6284JTX	2-15	2N6378	4-277	2N6545	4-314
2N6284JTXV	2-15	2N6378JAN	2-16	2N6546	4-322
2N6285	4-253	2N6378JTX	2-16	2N6546JAN	2-15
2N6286	4-253	2N6378JTXV	2-16	2N6546JTX	2-15
2N6286JAN	2-15	2N6379	4-277	2N6546JTXV	2-15
2N6286JTX	2-15	2N6379JAN	2-16	2N6547	4-322
2N6286JTXV	2-15	2N6379JTX	2-16	2N6547JAN	2-15
2N6287	4-253	2N6379JTXV	2-16	2N6547JTX	2-15
2N6287JAN	2-15	2N6383	4-281	2N6547JTXV	2-15
2N6287JTX	2-15	2N6384	4-281	2N6548	4-330
2N6287JTXV	2-15	2N6385	4-281	2N6549	4-330
2N6288	4-221	2N6386	4-285	2N6551	4-334
2N6290	4-221	2N6387	4-285	2N6552	4-334
2N6292	4-221	2N6388	4-285	2N6553	4-334

Alphanumeric Index (Continued)

Device	Page	Device	Page	Device	Page
2N6554	4-338	D40P1	4-394	MCR729	7-170
2N6555	4-338	D40P3	4-394	MCR1718	7-172
2N6556	4-338	D40P5	4-394	MCR1906	7-174
2N6557	4-342	D41D1	4-378	MCR3818	7-176
2N6558	4-342	D41D2	4-378	MCR3835	7-180
2N6559	4-342	D41D4	4-378	MCR3918	7-176
2N6569	4-346	D41D5	4-378	MCR3935	7-180
2N6576	4-350	D41D7	4-378	MDS20	4-398
2N6577	4-350	D41D8	4-378	MDS21	4-398
2N6578	4-350	D41D10	4-378	MDS23	2-9
2N6591	4-354	D41D11	4-378	MDS24	2-9
2N6592	4-354	D41D13	4-378	MDS25	2-9
2N6593	4-354	D41D14	4-378	MDS26	4-402
2N6594	4-358	D41E1	4-382	MDS27	4-402
2N6609	4-65	D41E5	4-382	MDS60	4-404
2N6648	4-281	D41E7	4-382	MDS73	2-9
2N6649	4-281	D41K1	4-386	MDS74	2-9
2N6650	4-281	D41K2	4-386	MDS75	2-9
BU108	2-16	D41K3	4-386	MDS76	4-402
BU204	4-362	D41K4	4-386	MDS77	4-402
BU205	4-362	MAC15	7-134	MDS1678	4-406
BU207	4-368	MAC15A	7-134	MJ205	2-16
BU208	4-368	MAC20	7-138	MJ410	4-408
C35	7-124	MAC20A	7-138	MJ411	4-408
C106	7-126	MAC25	7-138	MJ413	4-410
C122	7-128	MAC25A	7-138	MJ423	4-410
C228	7-130	MAC35	7-140	MJ431	4-410
C228()3	7-130	MAC36	7-140	MJ802	4-412
C229	7-130	MAC37	7-144	MJ804	2-16
C230	7-132	MAC38	7-144	MJ900	4-414
C230()3	7-132	MAC50	7-138	MJ901	4-414
C231	7-132	MAC50A	7-138	MJ1000	4-414
C231()3	7-132	MAC92	7-148	MJ1001	4-414
C232	7-132	MAC220	7-104	MJ1800	2-16
C233	7-132	MAC221	7-104	MJ2252	2-16
D40C1	4-374	MAC40688	7-66	MJ2500	4-416
D40C2	4-374	MAC40689	7-66	MJ2501	4-416
D40C4	4-374	MAC40690	7-66	MJ2955	4-6
D40C5	4-374	MBS4991	7-152	MJ2955A	4-10
D40D1	4-378	MBS4992	7-152	MJ3000	4-416
D40D2	4-378	MCR63	7-156	MJ3001	4-416
D40D4	4-378	MCR64	7-156	MJ3029	4-418
D40D5	4-378	MCR65	7-156	MJ3030	4-418
D40D7	4-378	MCR100	7-158	MJ3040	4-420
D40D8	4-378	MCR101	7-160	MJ3041	4-420
D40D10	4-378	MCR102	7-160	MJ3042	4-420
D40D11	4-378	MCR103	7-160	MJ3771	2-16
D40D13	4-378	MCR104	7-160	MJ3772	2-16
D40D14	4-378	MCR106	7-162	MJ3773	2-16
D40E1	4-382	MCR115	7-164	MJ4030	4-422
D40E5	4-382	MCR120	7-164	MJ4031	4-422
D40E7	4-382	MCR201	7-166	MJ4032	4-422
D40K1	4-386	MCR202	7-166	MJ4033	4-422
D40K2	4-386	MCR203	7-166	MJ4034	4-422
D40K3	4-386	MCR204	7-166	MJ4035	4-422
D40K4	4-386	MCR205	7-166	MJ4502	4-424
D40N1	4-390	MCR206	7-166	MJ4645	4-426
D40N2	4-390	MCR220	7-112	MJ4646	4-426
D40N3	4-390	MCR221	7-116	MJ4647	4-426
D40N4	4-390	MCR649AP	7-16	MJ6700	4-428


Alphanumeric Index (Continued)

Device	Page	Device	Page	Device	Page
MJ7160	2-16	MJ15014	2-6	MJE710	2-17
MJ7161	2-16	MJ15015	4-10	MJE711	2-17
MJ8100	4-430	MJ15016	4-10	MJE712	2-17
MJ9000	2-17	MJ15022	4-527	MJE720	2-17
MJ10000	4-432	MJ15024	4-527	MJE721	2-17
MJ10001	4-432	MJE31	2-17	MJE722	2-17
MJ10002	4-438	MJE31A	2-17	MJE800	4-561
MJ10003	4-438	MJE31B	2-17	MJE801	4-561
MJ10004	4-444	MJE31C	2-17	MJE802	4-561
MJ10005	4-444	MJE32	2-17	MJE803	4-561
MJ10006	4-450	MJE32A	2-17	MJE1090	2-17
MJ10007	4-450	MJE32B	2-17	MJE1091	2-17
MJ10008	4-456	MJE32C	2-17	MJE1092	2-17
MJ10009	4-456	MJE51T	4-530	MJE1093	2-17
MJ10011	4-462	MJE52T	4-530	MJE1100	2-17
MJ10012	4-464	MJE53T	4-530	MJE1101	2-17
MJ10013	4-468	MJE105	4-533	MJE1102	2-17
MJ10014	4-468	MJE170	4-535	MJE1103	2-17
MJ10015	4-474	MJE171	4-535	MJE1290	4-563
MJ10016	4-474	MJE172	4-535	MJE1291	4-563
MJ11011	4-479	MJE180	4-535	MJE1660	4-563
MJ11012	4-479	MJE181	4-535	MJE1661	4-563
MJ11013	4-479	MJE182	4-535	MJE1909	4-565
MJ11014	4-479	MJE200	4-539	MJE2360T	4-567
MJ11015	4-479	MJE205	4-543	MJE2361T	4-567
MJ11016	4-479	MJE210	4-539	MJE2801	4-569
MJ11017	2-2	MJE220	2-17	MJE2801T	4-569
MJ11018	2-2	MJE221	2-17	MJE2901	4-569
MJ11019	2-2	MJE222	2-17	MJE2901T	4-569
MJ11020	2-2	MJE223	2-17	MJE2955	4-571
MJ11021	2-3	MJE224	2-17	MJE2955T	4-571
MJ11022	2-3	MJE225	2-17	MJE3055	4-571
MJ11028	4-481	MJE230	2-17	MJE3055T	4-571
MJ11029	4-481	MJE231	2-17	MJE3300	4-573
MJ11030	4-481	MJE232	2-17	MJE3301	4-573
MJ11031	4-481	MJE233	2-17	MJE3302	4-573
MJ11032	4-481	MJE234	2-17	MJE3310	4-573
MJ11033	4-481	MJE235	2-17	MJE3311	4-573
MJ12002	4-483	MJE240	4-545	MJE3312	4-573
MJ12004	4-489	MJE241	4-545	MJE3439	4-575
MJ12005	4-495	MJE242	4-545	MJE3440	4-575
MJ13014	4-497	MJE243	4-545	MJE6040	4-200
MJ13015	4-497	MJE244	4-545	MJE6041	4-200
MJ13330	4-503	MJE250	4-545	MJE6042	4-200
MJ13331	4-503	MJE251	4-545	MJE6043	4-200
MJ13332	4-509	MJE252	4-545	MJE6044	4-200
MJ13333	4-509	MJE253	4-545	MJE6045	4-200
MJ13334	4-509	MJE254	4-545	MJE13002	4-577
MJ13335	4-509	MJE340	4-549	MJE13003	4-577
MJ14000	4-515	MJE341	4-551	MJE13004	4-585
MJ14001	4-515	MJE344	4-551	MJE13005	4-585
MJ14002	4-515	MJE350	4-553	MJE13006	4-593
MJ14003	4-515	MJE370	4-555	MJE13007	4-593
MJ15001	4-517	MJE371	4-557	MJE13008	4-601
MJ15002	4-517	MJE520	4-559	MJE13009	4-601
MJ15003	4-521	MJE521	2-17	MJE15028	4-609
MJ15004	4-521	MJE700	4-561	MJE15029	4-609
MJ15011	4-525	MJE701	4-561	MJE15030	4-609
MJ15012	4-525	MJE702	4-561	MJE15031	4-609
MJ15013	2-6	MJE703	4-561	MM3007	2-5

Alphanumeric Index (Continued)



Device	Page	Device	Page	Device	Page
MM4030	2-5	SC250()3	7-210	TIP42	4-655
MM4031	2-5	SC251	7-210	TIP42A	4-655
MM4032	2-5	SC260	7-212	TIP42B	4-655
MM4033	2-5	SC260()3	7-212	TIP42C	4-655
MM4036	2-5	SC261	7-212	TIP47	4-659
MM5007	2-5	SE9300	2-17	TIP48	4-659
MOC3010	7-182	SE9301	2-17	TIP49	4-659
MOC3011	7-182	SE9302	2-17	TIP50	4-659
MPS-U01	4-611	SC9400	2-17	TIP100	4-663
MPS-U01A	4-611	SC9401	2-17	TIP101	4-663
MPS-U02	4-613	SC9402	2-17	TIP102	4-663
MPS-U03	4-615	T2300P	7-214	TIP105	4-663
MPS-U04	4-615	T2301P	7-214	TIP106	4-663
MPS-U05	4-619	T2302P	7-214	TIP107	4-663
MPS-U06	4-619	T2500	7-216	TIP110	4-668
MPS-U07	4-621	T2800	7-218	TIP111	4-668
MPS-U10	4-623	T2801	7-220	TIP112	4-668
MPS-U31	4-627	T2802	7-218	TIP115	4-668
MPS-U45	4-631	T4100	7-74	TIP116	4-668
MPS-U51	4-635	T4101	7-70	TIP117	4-668
MPS-U51A	4-635	T4110	7-74	TIP120	4-673
MPS-U52	4-637	T4111	7-70	TIP121	4-673
MPS-U55	4-639	T4120	7-222	TIP122	4-673
MPS-U56	4-639	T4121	7-70	TIP125	4-673
MPS-U57	4-641	T6400	7-224	TIP126	4-673
MPS-U60	4-643	T6401	7-226	TIP127	4-673
MPS-U95	4-645	T6410	7-224		
MPU131	7-186	T6411	7-226		
MPU132	7-186	T6420	7-224		
MPU133	7-186	T6421	7-226		
MPU6027	7-190	TIP29	4-649		
MPU6028	7-190	TIP29A	4-649		
MU10	7-194	TIP29B	4-649		
MU20	7-194	TIP29C	4-649		
MU2646	7-196	TIP30	4-649		
MU4891	7-198	TIP30A	4-649		
MU4892	7-198	TIP30B	4-649		
MU4893	7-198	TIP30C	4-649		
MU4894	7-198	TIP31	4-651		
S2800	7-200	TIP31A	4-651		
S6200	7-202	TIP31B	4-651		
S6210	7-202	TIP31C	4-651		
S6220	7-202	TIP32	4-651		
SC136	7-204	TIP32A	4-651		
SC141	7-206	TIP32B	4-651		
SC146	7-206	TIP32C	4-651		
SC245	7-208	TIP41	4-655		
SC245()3	7-208	TIP41A	4-655		
SC246	7-208	TIP41B	4-655		
SC250	7-210	TIP41C	4-655		



Power Transistor Selector Guide

2



Motorola Standard Silicon Power Transistors Arranged by Package

TO-3


CASE 11-01 – 40-mil pins

MODIFIED TO-3

CASE 197-01 – 60-mil pins

For single side mounting in power range of 87.5 to 300 watts,
at 25°C.

Devices shown have 40-mil pins unless otherwise noted.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

2

I _C Cont Amps	V _{CEO(sus)} Volts	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts
						t _s μs	t _f μs	@ I _C Amp		
		Max	Min	NPN	PNP	Min/Max	Amp	Max	Max	Amp
2.5	1300*	BU204		2	2		0.75 typ	2	4 typ	36
	1500*	BU205		2	2		0.75 typ	2	4 typ	36
		MJ12002		1.11	2		1	2	4 typ	75
3	250	2N5838		8/40	3	1 typ	0.4 typ	3	5	100
	275	2N5839		10/50	2	1 typ	0.4 typ	3	5	100
	350	2N5840		10/50	2	1 typ	0.4 typ	3	5	100
3.5	325	2N3902		30/90	1	1.2 typ	0.1 typ	1	2.8	100
5	120	2N4347		15/60	2					100
	200	MJ410		30/90	1				2.5	100
	250	MJ3029		30 min	0.4		1	3		125
	300	MJ411		30/90	1				2.5	100
		2N6542		7/35	3	4	0.8	3	6	100
		MJ3030		3.75 min	3		1	3		125
		2N6543		7/35	3	4	0.8	3	6	100
		BU207		2.25 min	4.5		1	4.5	7.5	125
		BU208		2.25 min	4.5		1	4.5	7.5	125
		MJ12004		2.5 min	4.5		1	4.5	4	100
6	100	2N5758	2N6226	25/100	3	0.7 typ	0.5 typ	3	1	150
	120	2N5759	2N6227	20/80	3	0.7 typ	0.5 typ	3	1	150
	140	2N5760	2N6228	15/60	3	0.7 typ	0.5 typ	3	1	150
	250	MJ15011	MJ15012	20/100	2					200
7	300	MJ3041		250 min	2.5					100
	350	MJ3042		250 min	2.5					100
7.5	60	2N3447		40/120	5	2	0.35	5	10	115
	80	2N3448		40/120	5	2	0.35	5	10	115
8	60	MJ1000	MJ900	1k min	3					90
		2N6055	2N6053	750/18k	4	1.5 typ	1.5 typ	4	4#	100
	80	MJ1001	MJ901	1k min	3					90
		2N6056	2N6054	750/18k	4	1.5 typ	1.5 typ	4	4#	100
	250	2N6306		15/75	3	1.6	0.4	3	5	125
	300	2N6307		15/75	3	1.6	0.4	3	5	125
		2N6544		7/35	5	4	1	5	6	125
	350	2N6308		12/60	3	1.6	0.4	5	5	125
	400	2N6545		7/35	5	4	1	5	6	125
	1400*	MJ10011		20 min	4		1	4		80
	1500*	MJ12005		5 min	5		1	5		100
	10	40	2N6383		1k/20k	5				20#
60		2N3713		15 min	3	0.3 typ	0.4 typ	5	4	150
		2N3715		30 min	3	0.3 typ	0.4 typ	5	4	150
		2N5877		20/100	4	1	0.8	4	4	150
		MJ3000		1k min	5					150
		2N6384		1k/20k	5				20#	100
80		2N3714		15 min	3	0.3 typ	0.4 typ	5	4	150
		2N3716		30 min	3	0.3 typ	0.4 typ	5	4	150
		2N5878		20/100	4	1	0.8	4	4	150
		MJ3001		1k min	5					150
		2N6385		1k/20k	5				20#	100
100		2N5632	2N6229	25/100	5	0.9 typ	0.9 typ	5	1	150
120		2N5633	2N6230	20/80	5	0.9 typ	0.9 typ	5	1	150
140		2N5634	2N6231	15/60	5	0.9 typ	0.9 typ	5	1	150
		2N3442		20/70	4					117
150		MJ11018		100 min	10					200
200	MJ11020		100 min	10					200	

*BV_{CEX}

| h_{FE} | @ 1 MHz

(continued)

I _C Cont Amps	V _{CEO(sus)} Volts	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C
						t _s μs	t _f μs	@ I _C Amp		
		Max	Min	NPN	PNP	Min/Max	Amp	Max	Max	Amp
10 (cont'd)	250	MJ11022	MJ11021	100 min	10					200
		MJ15011	MJ15012	20/100	2					200
	325	MJ413		20/80	0.5				2.5	125
		MJ423		30/90	1				2.5	125
		MJ431		15/35	2.5				2.5	125
	350	MJ13014		8/20	5	2	0.5	5		150
		MJ10002		30/300	5	2.5	1	5	10#	150
MJ10006			30/300	5	1.5	0.5	5	10#	150	
400	MJ10003		30/300	5	2.5	1	5	10#	150	
	MJ10007		30/300	5	1.5	0.5	5	10#	150	
	MJ10012		100/2k	6	15	15	6		175	
	MJ13015		8/20	5	2	0.5	5		150	
450	SDT13304			10/40	5	1.6 typ	0.35 typ	5	15 typ	125*
500	SDT13305			10/40	5	1.6 typ	0.35 typ	5	15 typ	125*
12	40	2N6569	2N6594	15/200	4	5	1.5	2	1.5 to 15	100
	60	2N6057	2N6050	750/18k	6	1.6 typ	1.5 typ	6	4#	150
	80	2N6058	2N6051	750/18k	6	1.6 typ	1.5 typ	6	4#	150
	100	2N6059	2N6052	750/18k	6	1.6 typ	1.5 typ	6	4#	150
15	60	2N3055	MJ2955	20/70	4	0.7 typ	0.3 typ	4	2.5	115
		2N3055A	MJ2955A	20/70	4				0.8	115
		2N6576		2k/20k	4	2	7	10	10 to 200#	120
		2N5881	2N5879	20/100	6	1	0.8	6	4	160
	80	2N5882	2N5880	20/100	6	1	0.8	6	4	160
		2N6577		2k/20k	4	2	7	10	10 to 200#	120
	120	MJ15015	MJ15016	20/70	4				1	180
		2N6578		2k/20k	4	2	7	10	10 to 200#	120
	140	MJ15001	MJ15002	25/150	4				2	200
	200	2N6249		10/50	10	3.5	1	10	2.5	175
	275	2N6250		8/50	10	3.5	1	10	2.5	175
	300	2N6546		6/30	10	4	0.7	10	6 to 24	175
	350	2N6251		6/50	10	3.5	1	10	2.5	175
	400	2N6547		6/30	10	4	0.7	10	6 to 24	175
	550	MJ10013		10/250	10	2.5	0.8	10		175
	600	MJ10014		10/250	10	2.5	0.8	10		175
	16	60	MJ4033	MJ4030	1k min	10				
80		MJ4034	MJ4031	1k min	10					150
100		2N5629	2N6029	25/100	8	1.2 typ	1.2 typ	8	1	200
		MJ4035	MJ4032	1k min	10					150
120		2N5630	2N6030	20/80	8	1.2 typ	1.2 typ	8	1	200
140		2N3773	2N6609	15/60	8	1.1 typ	1.5 typ	8	4	150
	2N5631	2N6031	15/60	8	1.2 typ	1.2 typ	8	1	200	
20	40	2N6257		15/75	8				2	150
	60	2N3772		15/60	10				2	150
		2N6282	2N6285	750/18k	10	2.5 typ	2.5 typ	10	4#	160
	75	2N5039		20/100	10	1.5	0.5	10	60	140
	80	2N5303	2N5745	15/60	10	2	1	10	2	200
		2N6283	2N6286	750/18k	10	2.5 typ	2.5 typ	10	4#	160
	90	2N5038		20/100	12	1.5	0.5	12	60	140
	100	2N6284	2N6287	750/18k	10	2.5 typ	2.5 typ	10	4#	160
	140	MJ15003	MJ15004	25/150	5				2	250
	200	MJ13330		8/40	10	3.5	0.7	10	5 to 40	175
	250	MJ13331		8/40	10	3.5	0.7	10	5 to 40	175
	350	MJ10000		40/400	10	3	1.8	10	10#	175
		MJ10004		40/400	10	1.5	0.5	10	10#	175
		MJ13332		10/60	5	4	0.7	10		175
	400	MJ10001		40/400	10	3	1.8	10	10#	175
		MJ10005		40/400	10	1.5	0.5	10	10#	175
		MJ13333		10/60	5	4	0.7	10		175
450	MJ10008		30/300	10	2	0.6	10	8#	175	
	MJ13334		10/60	5	4	.07	10		175	
500	MJ10009		30/300	10	2	0.6	10	8#	175	
	MJ13335		10/60	5	4	0.7	10		175	
25	60	2N5885	2N5883	20/100	10	1	0.8	10	4	200
	80	2N5886	2N5884	20/100	10	1	0.8	10	4	200
			2N6436	20/80	10	1	0.25	10	40	200
	100	2N6338		30/120	10	1	0.25	10	40	200
			2N6437	20/80	10	1	0.25	10	40	200
	120	2N6339		30/120	10	1	0.25	10	40	200
		2N6438	20/80	10	1	0.25	10	40	200	

| h_{fe} | @ 1 MHz

* @ 100°C

(continued)


TO-3 (continued)

I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f			
						μs	μs	@ I _C		
25 (cont'd)	140	2N6340		30/120	10	1	0.25	10	40	200
	150	2N6341		30/120	10	1	0.25	10	40	200
	200	MJ15022	MJ15023	15/60	8				5	250
	250	MJ15024	MJ15025	15/60	8				5	250
30	40	2N3771		15/60	15				2	150
		2N5301	2N4398	15/60	15	2	1	10	2	200
	60	2N5302	2N4399	15/60	15	2	1	10	2	200
		MJ11012	MJ11011	1k min	20				4#	200
	90	MJ11014	MJ11013	1k min	20				4#	200
	100	MJ802	MJ4502	25/100	7.5				2	200
	120	MJ11016	MJ11015	1k min	20				4#	200
50	60	2N5685●	2N5683●	15/60	25	0.5 typ	0.3 typ	25	2	300
		MJ11028●	MJ11029●	400 min	50					300
	80	2N5686●	2N5684●	15/60	25	0.5 typ	0.3 typ	25	2	300
			2N6377●	30/120	20	0.8	0.25	20	30	250
	90	MJ11030	MJ11031	400 min	50					300
	100	2N6274●	2N6378●	30/120	20	0.8	0.25	20	30	250
	120	2N6275●	2N6379●	30/120	20	0.8	0.25	20	30	250
		MJ11032●	MJ11033●	400 min	50					300
	140	2N6276●		30/120	20	0.8	0.25	20	30	250
	150	2N6277●		30/120	20	0.8	0.25	20	30	250
400	MJ10015●		10 min	40	2.5	1.0	20		250	
500	MJ10016●		10 min	40	2.5	1.0	20		250	
70	60	MJ14000●	MJ14001●	15/100	50					300
	80	MJ14002●	MJ14003●	15/100	50					300

●Modified TO-3

| h_{FE} | @ 1 MHz






TO-39

CASE 79-02


Lead mounted devices; power dissipation of 5 to 10 watts at 25°C ambient.

STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR



I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f	@ I _C Amp		
						μs	μs			
0.5	150		2N4929	20 min	0.05				100	5
	200		2N4930	20 min	0.05				20	5
			MJ4645	20 min	0.5	0.72*		0.05	40	5
	250		2N4931	20 min	0.03				20	5
	300		MJ4646	20 min	0.5	0.72*		0.05	40	5
	400		MJ4647	20 min	0.5	0.72*		0.05	30	5
1	40	2N3110		25/70	0.5	0.6*		0.15	60	5
			2N3244	50/150	0.5	0.14	0.045	0.5	175	5
			2N3467	40/120	0.5	0.06	0.03	0.5	175	5
	50		2N3245	30/90	0.5	0.12	0.045	0.5	150	5
			2N3468	40/120	0.5	0.06	0.03	0.5	175	5
	60		MM4030	25/40	0.5	0.35			100/400	7
			MM4032	70/100	0.5	0.35			150/500	7
	65		MM4036	20/40	0.5	0.175*			60	7
		80	2N3019		50 min	0.5				100
			2N3020		30/100	0.5				100
			MM4031	25/40	0.5	0.35			100/400	7
			MM4033	70/100	0.5	0.35			150/500	7
	100	2N5681	2N5679	40/150	0.25				30	10
	120	2N5682	2N5680	40/150	0.25				30	10
	200		2N5415	30 min	0.05				15	5
250	2N3440		40/160	0.02				15	5	
300		2N5416	30 min	0.05				15	5	
350	2N3439		40/160	0.02				15	5	
1.5	40		2N3762	30/120	1	0.08	0.035	1	180	4
	50	2N3734		30/120	1	0.03	0.03	1	250	4
	60		2N3763	20/80	1	0.08	0.035	1	150	4
	75	2N3735		20/80	1	0.03	0.03	1	250	4
2	40	2N5859		30/120	0.5	0.035	0.035	0.1	250	5
	60	2N5861		25/120	0.5	0.035	0.035	0.5	200	5
	100	MM3007	MM5007	50/250	0.25				30	8
3	40	2N4237	2N4234	30/150	0.25				3	6
	60	2N4238	2N4235	30/150	0.25				3	6
		2N3506		40/200	1.5	0.055	0.035	1.5	60	5
	80	2N4239	2N4236	30/150	0.25				3	6
	2N3507		40/200	1.5	0.055	0.035	1.5	60	5	
4	60	2N4877		20/100	4	1.5	0.5	4	30	10
5	60		MJ8100	25/180	2	1	0.15	2	30	10
	80	2N5337	2N6191	60/240	2	2	0.2	2	30	10
	100	2N5339	2N6193	60/240	2	2	0.2	2	30	10

*t_{off}



TO-59

CASE 160-03

Stud mounted devices; power dissipation 60 watts at 25°C case.

STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR




I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f	@ I _C Amp		
						μs	μs			
7	80	2N5347		60/240	2	2	0.2	2	30	60
	100	2N5349		60/240	2	2	0.2	2	30	60
10	60		MJ6700	25/180	2	1	0.15	2	30	60
	80		2N6187	60/240	2	2	0.2	2	30	60
	100		2N6189	60/240	2	2	0.2	2	30	60



TO-66 CASE 80-02


STYLE 1:
PIN 1. BASE
2. EMITTER
3. COLLECTOR



For single side mounting; power dissipation of 20 to 90 watts at 25°C case.

I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	
		NPN	PNP	Min/Max	Amp	t _s	t _f	Amp			
						μs	μs @ I _C				
1	40		2N4898	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25	
	60		2N4899	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25	
	80	2N4912	2N4900	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25	
	175	2N3583	2N6420	40/200	0.5	2 typ	0.23 typ	0.5	10	35	
	225	2N3738	2N6424	40/200	0.1	3 typ	0.3 typ	0.1	10	20	
	250		2N5344	25/100	0.5	0.6	0.1	0.5	60	40	
	300	2N3739	2N6425	40/200	0.1	3 typ	0.3 typ	0.1	10	20	
			2N5345	25/100	0.5	0.6	0.1	0.5	60	40	
2	120	2N5050		25/100	0.75	3.5	1.2	0.75	10	40	
	150	2N5051		25/100	0.75	3.5	1.2	0.75	10	40	
	200	2N5052		25/100	0.75	3.5	1.2	0.75	10	40	
	225		2N6211	10/100	1	2.5	0.6	1	20	35	
	250	2N3584	2N6421	25/100	1	4	3	1	10	35	
	300		2N6212	10/100	1	2.5	0.6	1	20	35	
			2N3585	2N6422	25/100	1	4	3	1	10	35
	350		2N6213	10/100	1	2.5	0.6	1	20	35	
3	140	2N3441		25/100	0.5				0.2	25	
4	60	2N3054,A	2N3740	30/100	0.25	1.3 typ	0.27 typ	0.25	4	25	
		2N3766	2N6049	25/100	0.5	1 typ	0.3 typ	0.5	3	75	
		2N6294	2N6296	40/160	0.5	0.9 typ	0.09 typ	0.5	10	20	
			750/18k	2	0.9 typ	0.7 typ	2	4#	50		
	80	2N3767	2N3741	30/100	0.25	1.3 typ	0.27 typ	0.25	4	25	
		2N6295	2N6297	40/160	0.5	0.9 typ	0.09 typ	0.5	10	20	
			750/18k	2	0.9 typ	0.7 typ	2	4	50		
5	40	2N4231A	2N6312	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75	
	60	2N4232A	2N6313	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75	
	80	2N4233A	2N6314	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75	
	225	2N6233		25/125	1	3.5	0.5	1	20	50	
	275	2N6234		25/125	1	3.5	0.5	1	20	50	
	325	2N6235		25/125	1	3.5	0.5	1	20	50	
7	60	2N6315	2N6317	20/100	2.5	1	0.8	2.5	4	90	
	80	2N5428		60/240	2	2	0.2	2	30	40	
		2N6316	2N6318	20/100	2.5	1	0.8	2.5	4	90	
	100	2N5430		60/240	2	2	0.2	2	30	40	
	150	MJ15014	MJ15013	40 min	1				10	50	
	250	2N6078		12/70	1.2	2.8	0.3	1.2	1	45	
	275	2N6077		12/70	1.2	2.8	0.3	1.2	1	45	
8	60	2N6300	2N6298	750/18k	4	1.5 typ	1.5 typ	4	4#	75	
	80	2N6301	2N6299	750/18k	4	1.5 typ	1.5 typ	4	4#	75	
10	80	2N6495		10/60	10	0.15 typ	0.05 typ	10	25	70	

| h_{fe} | @ 1 MHz



TO-126

CASE 77-03

PLASTIC

STYLE 1
(Case 77 on Tables):
PIN 1. EMITTER
2. COLLECTOR
3. BASE

STYLE 3
(Case 77R on Tables)
PIN 1. BASE
2. COLLECTOR
3. EMITTER

For lead mounted applications or use with heat sinks; power dissipation of 15 to 40 watts at 25°C case.


I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f	Amp		
						μs	μs @ I _C			
0.3	250	MJE3440		40/160	0.02				15	15
	350	MJE3439		40/160	0.02				15	15
0.5	150	MJE341		25/200	0.05				15	20.8
	200	MJE344		30/300	0.05				15	20.8

(continued)

I _C Cont Amps	V _{CEO(sus)} Volts	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C
						t _s μs	t _f μs	@ I _C Amps		
		Max	Min	NPN	PNP	Min/Max	Amp	Max	Max	Amp
0.5 (cont'd)	250	2N5655		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
	300	MJE340	MJE350	30/240	0.05					20.8
		2N5656		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
	350	2N5657		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
1	40	2N4921	2N4918	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
	60	2N4922	2N4919	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
	80	2N4923	2N4920	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
1.5	300	MJE13002●		5/25	1	4	0.7	1	5	40
	400	MJE13003●		5/25	1	4	0.7	1	5	40
3	30	MJE520	MJE370	25 min	1					25
	40	MJE180	MJE170	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
	60	MJE181	MJE171	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
	80	MJE182	MJE172	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
4	40	MJE3300●	MJE3310●	1k min	1				20	15
		2N5190	2N5193	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE521	MJE371	40 min	1				2	40
		2N6037	2N6034	750/18k	2	1.7 typ	1.2 typ	2	25	40
	60	MJE3301●	MJE3311●	1k min	1				20#	15
		2N5191	2N5194	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE800	MJE700	750 min	1.5				1#	40
		2N6038	2N6035	750/18k	2	1.7 typ	1.2 typ	2	25	40
	80	MJE3302●	MJE3312●	1k min	1				20#	15
		2N5192	2N5195	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		2N6039	2N6036	750/18k	2	1.7 typ	1.2 typ	2	25	40
		MJE243	MJE253	40/120	0.2	0.7 typ	0.08 typ	0.2	40	15
100	MJE243	MJE253	40/120	0.2	0.7 typ	0.08 typ	0.2	40	15	
5	25	MJE200	MJE210	45/180	2	0.13 typ	0.035 typ	2	65	15

● Case 77R (Style 3)

| h_{fe} | @ 1 MHz



TO-127


CASE 90-05
PLASTIC

STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE

For lead mounted applications or use
with heat sinks; power dissipation
of 40 to 100 watts at 25°C case.

I _C Cont Amps	V _{CEO(sus)} Volts	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C
						t _s μs	t _f μs	@ I _C Amps		
		Max	Min	NPN	PNP	Min/Max	Amp	Max	Max	Amp
5	40	2N5977	2N5974	20/120	2.5	0.45 typ	0.18 typ	2.5	2	75
	50	MJE205	MJE105	25/100	2					65
	60	2N5978	2N5975	25/100	2.5	0.45 typ	0.18 typ	2.5	2	75
	80	2N5979	2N5976	20/120	2.5	0.45 typ	0.18 typ	2.5	2	75
8	60	MJE6043	MJE6040	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
	80	MJE6044	MJE6041	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
	100	MJE6045	MJE6042	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
10	60	MJE3055	MJE2955	20/70	4				2	90
12	40	2N5989	2N5986	20/120	6	0.5 typ	0.25 typ	6	2	100
	60	2N5990	2N5987	20/120	6	0.5 typ	0.25 typ	6	2	100
	80	2N5991	2N5988	20/120	6	0.5 typ	0.25 typ	6	2	100
15	40	MJE1660	MJE1290	20/100	5				3	90
	60	MJE1661	MJE1291	20/100	5				3	90

| h_{fe} | @ 1 MHz




CASE 152

For lead or chassis mounted application or use with heat sink; power dissipation of 1 to 10 watts.

STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f	@ I _C Amp		
						μs	μs			
0.5	65	MPS-U31		10 min	0.1					10
	300	MPS-U10	MPS-U60	30 min	0.030				60	10
0.8	40	MPS-U02	MPS-U52	30 min	0.5				150	10
1	120	MPS-U03		40 min	0.010				100	10
	180	MPS-U04		40 min	0.010				100	10
2	30	MPS-U01	MPS-U51	50 min	1				50	10
	40	MPS-U01A	MPS-U51A	50 min	1				50	10
		MPS-U45	MPS-U95	4k min	1				100	10
	60	MPS-U05	MPS-U55	60 min	0.25				50	10
	80	MPS-U06	MPS-U56	60 min	0.25				50	10
	100	MPS-U07	MPS-U57	30 min	0.25				50	10

2



TO-202 CASE 306

For lead or chassis mounted applications or use with heat sink; power dissipation of 2 to 10 watts.

STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR


I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	
		NPN	PNP	Min/Max	Amp	t _s	t _f	@ I _C Amp			
						μs	μs				
0.1	250	D40N1		30/90	0.02				50	6.25	
		D40N2		60/180	0.02				50	6.25	
	300	D40N3		30/90	0.02				50	6.25	
		D40N4		60/180	0.02				50	6.25	
0.5	30	D40C1		10k/60k	0.2	0.35 typ	0.8 typ	1	100	6.25	
		D40C2		40k min	0.2	0.35 typ	0.8 typ	1	100	6.25	
	40	D40C4		10k/60k	0.2	0.35 typ	0.8 typ	1	100	6.25	
		D40C5		40k min	0.2	0.35 typ	0.8 typ	1	100	6.25	
	120	D40P1		40 min	0.08	2.5		0.08	50	6.25	
	150	2N6591		40/200	0.1				35	10	
	180	D40P3		40 min	0.08	2.5		0.08	50	6.25	
	200	2N6592		30/200	0.1				35	10	
	225	D40P5		40 min	0.08	2.5		0.08	50	6.25	
	250	2N6557		40/180	0.03					45	10
		MDS20		40/250	0.03					60	10
		2N6593		30/200	0.1					35	10
	300	2N6558		40/180	0.03					45	10
		MDS21	MDS60	30 min	0.03					45	10
				40/250	0.03				60	10	
	350	2N6559		40/180	0.03				45	10	

(continued)

I _C Cont Amps	V _{CEO(sus)} Volts	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f	Amp		
						μs	μs @ I _C			
Max	Min					Max	Max		Min	
1	30	D40D1	D41D1	10 min	1	0.2 typ	0.05 typ	1	200 typ	10
		D40D2	D41D2	20 min	1	0.2 typ	0.05 typ	1	200 typ	10
	45	D40D4	D41D4	10 min	1	0.2 typ	0.05 typ	1	200 typ	10
		D40D5	D41D5	10 min	1	0.2 typ	0.05 typ	1	200 typ	10
	60	2N6551	2N6554	25 min	0.5				75	10
		D40D7	D41D7	10 min	1	0.2 typ	0.05 typ	1	200 typ	10
		D40D8	D41D8	10 min	1	0.2 typ	0.05 typ	1	200 typ	10
	75	D40D10	D41D10	10 min	1	0.2 typ	0.05 typ	1	200 typ	10
		D40D11	D41D11	10 min	1	0.2 typ	0.05 typ	1	200 typ	10
		D40D13	D41D13	50/150	0.1	0.2 typ	0.05 typ	1	200 typ	10
D40D14		D41D14	50/150	0.1	0.2 typ	0.05 typ	1	200 typ	10	
80	2N6552	2N6555	25 min	0.5				75	10	
	100	2N6553	2N6556	25 min	0.5			75	10	
2	30	D40E1	D41E1	10 min	1	0.4 typ	0.17 typ	1	230 typ	8
		D40K1	D41K1	1k min	1.5				100	10
		D40K3	D41K3	1k min	1.0				100	10
	40	2N6548		5k min	1				100	10
		2N6549		3k min	1				100	10
	50	D40K2	D41K2	1k min	1.5				100	10
		D40K4	D41K4	1k min	1.0				100	10
	60	D40E5	D41E5	10 min	1	0.4 typ	0.17 typ	1	230 typ	8
80	D40E7	D41E7	10 min	1	0.4 typ	0.17 typ	1	220 typ	8	
3	40	MDS26†	MDS76†	30 min	1.0				50	10
	60	MDS23	MDS73	50/250	0.1				50	10
		MDS27†	MDS77†	30 min	1.0				50	10
	65*	MDS1678		10 min	1.5				100	10
	80	MDS24	MDS74	50/250	0.1				50	10
	100	MDS25	MDS75	50/250	0.1				50	10

*V_{CB0}

† Pin out is: Pin1-Base, Pin2-Collector, Pin3-Emitter, Pin4-Collector



TO-220

CASE 221A-02
PLASTIC

For lead mounted applications or use with heat sinks; power dissipation of 40 to 100 watts at 25°C case.

STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

I _C Cont Amps	V _{CEO(sus)} Volts	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f	Amp		
						μs	μs @ I _C			
Max	Min					Max	Max		Min	
0.5	350	MJE2360T		15 min	0.1				10 typ	30
		MJE2361T		40 min	0.1				10 typ	30
1	40	TIP29	TIP30	15/75	1	0.6 typ	0.3 typ	1	3	30
	60	TIP29A	TIP30A	15/75	1	0.6 typ	0.3 typ	1	3	30
	80	TIP29B	TIP30B	15/75	1	0.6 typ	0.3 typ	1	3	30
	100	TIP29C	TIP30C	15/75	1	0.6 typ	0.3 typ	1	3	30
	250	TIP47		30/150	0.3	2 typ	0.18 typ	0.3	10	40
	300	TIP48		30/150	0.3	2 typ	0.18 typ	0.3	10	40
	350	TIP49		30/150	0.3	2 typ	0.18 typ	0.3	10	40
	400	TIP50		30/150	0.3	2 typ	0.18 typ	0.3	10	40
2	60	TIP110	TIP115	500 min	2	1.7 typ	1.3 typ	2	25#	50
	80	TIP111	TIP116	500 min	2	1.7 typ	1.3 typ	2	25#	50
	100	TIP112	TIP117	500 min	2	1.7 typ	1.3 typ	2	25#	50
3	40	TIP31	TIP32	25 min	1	0.6 typ	0.3 typ	1	3	40
	60	TIP31A	TIP32A	25 min	1	0.6 typ	0.3 typ	1	3	40
	75	MJE1909		20/150	0.5				100	10
	80	TIP31B	TIP32B	25 min	1	0.6 typ	0.3 typ	1	3	40
	100	TIP31C	TIP32C	25 min	1	0.6 typ	0.3 typ	1	3	40

| h_{fe} | @ 1 MHz

(continued)

I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	Amp	t _s	t _f			
						μs	Max	Max		
4	45	2N6121	2N6124	25/100	1.5	0.4 typ	1.5	2.5	40	
	60	2N6122	2N6125	25/100	1.5	0.4 typ	0.3 typ	1.5	2.5	
	80	2N6123	2N6126	20/80	1.5	0.4 typ	0.3 typ	1.5	2.5	
	300	MJE13004		6/30	3	3	0.7	3	4	
	400	MJE13005		6/30	3	3	0.7	3	4	
5	60	TIP120	TIP125	1k min	3	1.5 typ	1.5 typ	3	4#	
	80	TIP121	TIP126	1k min	3	1.5 typ	1.5 typ	3	4#	
	100	TIP122	TIP127	1k min	3	1.5 typ	1.5 typ	4	4#	
	250	MJE51T		5 min	5	2 typ*		2.5	2.5	
		2N6497		10/75	2.5	1.8	0.8	2.5	5	
	300	MJE52T		5 min	5	2 typ*		2.5	2.5	
		2N6498		10/75	2.5	1.8	0.8	2.5	5	
	350	MJE53T		5 min	5	2 typ*		2.5	2.5	
2N6499			10/75	2.5	1.8	0.8	2.5	5		
6	40	TIP41	TIP42	15/75	3	0.4 typ	0.15 typ	3	3	
	60	TIP41A	TIP42A	15/75	3	0.4 typ	0.15 typ	3	3	
	80	TIP41B	TIP42B	15/75	3	0.4 typ	0.15 typ	3	3	
	100	TIP41C	TIP42C	15/75	3	0.4 typ	0.15 typ	3	3	
7	30	2N6288	2N6111	30/150	3	0.4 typ	0.15 typ	3	4	
	50	2N6290	2N6109	30/150	2.5	0.4 typ	0.15 typ	3	4	
	70	2N6292	2N6107	30/150	3	0.4 typ	0.15 typ	3	4	
8	40	2N6386		1k/20k	3				20#	
	60	2N6043	2N6040	1k/10k	4	1.5 typ	1.5 typ	3	4#	
		TIP100	TIP105	1k/20k	3	1.5 typ	1.5 typ	3	4#	
	80	2N6044	2N6041	1k/10k	4	1.5 typ	1.5 typ	3	4#	
		TIP101	TIP106	1k/20k	3	1.5 typ	1.5 typ	3	4#	
	100	2N6045	2N6042	1k/10k	3	1.5 typ	1.5 typ	3	4#	
		TIP102	TIP107	1k/20k	3	1.5 typ	1.5 typ	3	4#	
	120	MJE15028	MJE15029	40 min	3				30	
	150	MJE15030	MJE15031	40 min	3				30	
	300	MJE13006		6/30	5	3	0.7	5	4	
400	MJE13007		6/30	5	3	0.7	5	4		
10	60	MJE2801T	MJE2901T	25/100	3				75	
		MJE3055T	MJE2955T	20/70	4				75	
		2N6387		1k/20k	5				20#	
	80	2N6388	D45H10	1k/20k	5				20#	
		D44H10	20 min	4				50 typ		
		D44H11	40 min	4				50 typ		
12	300	MJE13008		6/30	8	3	0.7	8	4	
	400	MJE13009		6/30	8	3	0.7	8	4	
15	40	2N6486	2N6489	20/150	5	0.6 typ	0.3 typ	5	5	
	60	2N6487	2N6490	20/150	5	0.6 typ	0.3 typ	5	5	
	80	2N6488	2N6491	20/150	5	0.6 typ	0.3 typ	5	5	

*t_{off} # | h_{fe} @ 1 MHz



Motorola Power Darlingtons

Power Darlingtons provide high gain, high input impedance and reduced component count, with subsequent space savings. Devices are listed in ascending order of maximum continuous collector current, I_C Cont, and open base sustaining voltage, V_{CE0} (sus). Complementary types are grouped together.

I_C Cont Amps	V_{CE0} (sus) Volts	Device Type		h_{FE} @ I_C		Resistive Switching			$ h_{fe} $ @ 1 MHz	P_D (Case) Watts @ 25°C	Case JEDEC/MOT	
		NPN	PNP	Min/Max	@ I_C Amp	t_s μs Max	t_f μs Max	@ I_C Amp				
		Min	Max	Min	Max	Min	Max	Min				
0.5	30	D40C1 D40C2		10k/60k 40k min	0.2 0.2	0.35 typ 0.35 typ	0.8 typ 0.8 typ	1 1	75 typ 75 typ	10 6.25	TO-202/306	
		D40C4 D40C5		10k/60k 40k min	0.2 0.2	0.35 typ 0.35 typ	0.8 typ 0.8 typ	1 1	75 typ 75 typ	10 6.25	TO-202/306	
2	30	D40K1 D40K3	D41K1 D41K3	1k min 1k min	1.5 1.0				75 typ 75 typ	10 10	TO-202/306	
		2N6548 2N6549 MPS-U45	MPS-U95	5k min 3k min 4k min	1 1 1				100 100 100	10 10 10	TO-202/306 TO-202/306 /152	
	40	D40K2 D40K4	D41K2 D41K4	1k min 1k min	1.5 1.0				75 typ 75 typ	10 10	TO-202/306	
		TIP110 TIP115	TIP115	1k min	1	2 typ	1 typ	1	25	50	TO-220/221A	
	80	TIP111	TIP116	1k min	1	2 typ	1 typ	1	25	50	TO-220/221A	
	100	TIP112	TIP117	1k min	1	2 typ	1 typ	1	25	50	TO-220/221A	
4	40	MJE3300 2N6037	MJE3310 2N6034	1k min 750/1k	1 2	1.7 typ	1.2 typ	2	20 25	15 40	TO-126/77R TO-126/77	
		MJE3301 MJE800 2N6038 2N6294	MJE3311 MJE700 2N6035 2N6296	1k min 750 min 750/18k 750/18k	1 1.5 2 2	1.7 typ 1.7 typ 0.9 typ	1.2 typ 1.2 typ 0.7 typ	2 2 2	20 1 25 4	15 40 40 50	TO-126/77R TO-126/77 TO-126/77 TO-66/80	
	80	MJE3302 2N6039 2N6295	MJE3312 2N6036 2N6297	1k min 750/18k 750/18k	1 2 2	1.7 typ 1.7 typ 0.9 typ	1.2 typ 1.2 typ 0.7 typ	2 2 2	20 25 4	15 40 50	TO-126/77R TO-126/77 TO-66/80	
		60	TIP120 TIP121	TIP125 TIP126	1k min 1k min	3 3	1.5 typ 1.5 typ	1.5 typ 1.5 typ	3 3	4 4	65 65	TO-220/221A TO-220/221A
	100		TIP122	TIP127	1k min	3	1.5 typ	1.5 typ	3	4	65	TO-220/221A
	7	300	MJ3041		250 min	2.5					100	TO-3/11
350		MJ3042		250 min	2.5					100	TO-3/11	
8	40	2N6386		1k/20k	3				20	65	TO-220/221A	
		MJ1000 TIP100 2N6043 2N6300 2N6055 MJE6043	MJ900 TIP105 2N6040 2N6298 2N6053 MJE6040	1k min 1k/20k 1k/10k 750/18k 750/18k 1k/20k	3 3 4 4 4 4	1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ	1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ	3 3 4 4 4 4	4 4 4 4 4 2	90 80 75 75 100 75	TO-3/11 TO-220/221A TO-220/221A TO-66/80 TO-3/11 TO-127/90	
	80	MJ1001 TIP101 2N6044 2N6301 2N6056 MJE6044	MJ901 TIP106 2N6041 2N6299 2N6054 MJE6041	1k min 1k/20k 1k/10k 750/18k 750/18k 1k/20k	3 3 4 4 4 4	1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ	1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ	3 3 4 4 4 4	4 4 4 4 4 2	90 80 75 75 100 75	TO-3/11 TO-220/221A TO-220/221A TO-66/80 TO-3/11 TO-127/90	
		100	MJE6045 TIP102 2N6045	MJE6042 TIP107 2N6042	1k/20k 1k/20k 1k/10k	4 3 4	1.5 typ 1.5 typ 1.5 typ	1.5 typ 1.5 typ 1.5 typ	4 3 3	2 4 4	75 80 75	TO-127/90 TO-220/221A TO-220/221A
			1400*	MJ10011		20 min	4		1	4		80
		10	40	2N6383		1k/20k	5				20	100
	MJ3000 2N6387 2N6384			MJ2500	1k min 1k/20k 1k/20k	5 5 5				20 20	150 65 100	TO-3/11 TO-220/221A TO-3/11
	80		MJ3001 2N6388 2N6385	MJ2501	1k min 1k/20k 1k/20k	5 5 5				20 20	150 65 100	TO-3/11 TO-220/221A TO-3/11
			150	MJ11018	MJ11017	100 min	10					200
	200		MJ11020	MJ11019	100 min	10					200	TO-3/11
	250		MJ11022	MJ11021	100 min	10					200	TO-3/11

* V_{CEX}

(continued)

I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _{hfe} MHz (@ 1 MHz)	P _D (Case) Watts @ 25°C	Case JEDEC/MOT
		NPN	PNP	Min/Max	Amp	t _s μs Max	t _f μs Max	@ I _C Amp			
10 (cont'd)	350	MJ10002		30/300	5	2.5	1	5	10	150	TO-3/11
		MJ10006		30/300	5	1.5	0.5	5	10	150	TO-3/11
	400	MJ10003		30/300	5	2.5	1	5	10	150	TO-3/11
		MJ10007		30/300	5	1.5	0.5	5	10	150	TO-3/11
		MJ10012		100/2k	6	1.5	15	6		175	TO-3/11
12	60	2N6057	2N6050	750/18k	6	1.6 typ	1.5 typ	6	4	150	TO-3/11
	80	2N6058	2N6051	750/18k	6	1.6 typ	1.5 typ	6	4	150	TO-3/11
	100	2N6059	2N6052	750/18k	6	1.6 typ	1.5 typ	6	4	150	TO-3/11
15	60	2N6576		2k/20k	4	2	7	10	10/200	120	TO-3/11
	90	2N6577		2k/20k	4	2	7	10	10/200	120	TO-3/11
	120	2N6578		2k/20k	4	2	7	10	10/200	120	TO-3/11
	550	MJ10013		10/250	10	2.5	0.8	10		175	TO-3/11
	600	MJ10014		10/250	10	2.5	0.8	10		175	TO-3/11
16	60	MJ4033	MJ4030	1k min	10					150	TO-3/11
	80	MJ4034	MJ4031	1k min	10					150	TO-3/11
	100	MJ4035	MJ4032	1k min	10					150	TO-3/11
20	60	2N6282	2N6285	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-3/11
	80	2N6283	2N6286	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-3/11
	100	2N6284	2N6287	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-3/11
	350	MJ10000		40/400	10	3	1.8	10	10	175	TO-3/11
		MJ10004		40/400	10	1.5	0.5	10	10	175	TO-3/11
	400	MJ10001		40/400	10	3	1.8	10	10	175	TO-3/11
		MJ10005		40/400	10	1.5	0.5	10	10	175	TO-3/11
	450	MJ10008		30/300	10	2	0.6	10	8	175	TO-3/11
	500	MJ10009		30/300	10	2	0.6	10	8	175	TO-3/11
30	60	MJ11012	MJ11011	1k min	20				4	200	TO-3/11
	90	MJ11014	MJ11013	1k min	20				4	200	TO-3/11
	120	MJ11016	MJ11015	1k min	20				4	200	TO-3/11
50	60	MJ11028	MJ11029	400 min	50					300	TO-3 Mod/197
	90	MJ11030	MJ11031	400 min	50					300	TO-3 Mod/197
	120	MJ11032	MJ11033	400 min	50					300	TO-3 Mod/197
	400	MJ10015		10 min	40	2.5	0.5	20	10	250	TO-3 Mod/197
	500	MJ10016		10 min	40	2.5	0.5	20	10	250	TO-3 Mod/197

Power Switching Transistors

$$BV_{CEO} < 200 \text{ V}$$

(See next page for 200 Volts and greater.)

I _C Cont Amps Max	V _{CEO(sus)} Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	Case JEDEC/MOT
		NPN	PNP	Min/Max	Amp	t _s μs Max	t _f μs Max	@ I _C Amp			
1	40	2N3244		50/150	0.5	0.14	0.045	0.5	175	5	TO-39/79
		2N3467		40/120	0.5	0.06	0.03	0.5	175	5	TO-39/79
	50	2N3245		30/90	0.5	0.12	0.045	0.5	150	5	TO-39/79
		2N3468		40/120	0.5	0.06	0.03	0.5	175	5	TO-39/79
	65	MM4036		20/40	0.5	0.175*	0.15	60	7	TO-39/79	
1.5	40		2N3762	30/120	1	0.08	0.035	1	180	4	TO-39/79
	50	2N3734		30/120	1	0.03	0.03	1	250	4	TO-39/79
	60		2N3763	20/80	1	0.08	0.035	1	150	4	TO-39/79
	75	2N3735		20/80	1	0.03	0.03	1	250	4	TO-39/79
2	40	2N5859		30/120	0.5	0.035	0.035	0.1	250	5	TO-39/79
	60	2N5861		25/100	0.5	0.035	0.035	0.1	200	5	TO-39/79
	120	2N5050		25/100	0.75	3.5	1.2	0.75	10	40	TO-66/80
	150	2N5051		25/100	0.75	3.5	1.2	0.75	10	40	TO-66/80
3	40		2N3719	25/180	2	0.4*		1	60	6	TO-5/31
			2N3867	40/200	2	0.4*		1	60	6	TO-5/31
	60		2N3720	25/180	2	0.4*		1	60	6	TO-5/31
		2N3506		40/200	1.5	0.055	0.035	1.5	60	5	TO-39/79
	80		2N3868	30/150	2	0.4*		1	60	6	TO-5/31
		2N3507		2N6303	30/150	1.5	0.055	0.035	1.5	60	5

*t_{off}

(continued)

Power Switching Transistors (continued)

I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} @ I _C Min/Max	I _C Amp	Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	Case JEDEC/MOT
		NPN	PNP			t _s μs Max	t _f μs Max	@ I _C Amp			
4	60	2N4877		20/100	4	1.5	0.5	4	30	10	TO-39/79
5	60		MJ8100	25/180	2	1	0.15	2	30	10	TO-39/79
	80	2N5337	2N6191	60/240	2	2	0.2	2	30	10	TO-39/79
	100	2N5339	2N6193	60/240	2	2	0.2	2	30	10	TO-39/79
7	60	2N6315	2N6317	20/100	2.5	1	0.8	2.5	4	90	TO-66/80
	80	2N5428		60/240	2	2	0.2	2	30	60	TO-66/80
		2N5347	2N6187	60/240	2	2	0.2	2	30	60	TO-59/160
		2N6316	2N6318	20/100	2.5	1	0.8	2.5	4	90	TO-66/80
	100	2N5430		60/240	2	2	0.2	2	30	60	TO-66/80
	2N5349	2N6189		60/240	2	2	0.2	2	30	60	TO-59/160
7.5	60	2N3447		40/120	5	2	0.35	5	10	115	TO-3/11
	80	2N3448		40/120	5	2	0.35	5	10	115	TO-3/11
10	60		MJ6700	25/180	2	1	0.15	2	30	60	TO-59/160
		2N5877	2N5875	20/100	4	1	0.8	4	4	150	TO-3/11
	80	2N5878	2N5876	20/100	4	1	0.8	4	4	15	TO-3/11
15	60	2N5881	2N5879	20/100	6	1	0.8	6	4	160	TO-3/11
	80	2N5882	2N5880	20/100	6	1	0.8	6	4	160	TO-3/11
20	75	2N5039		20/100	10	1.5	0.5	10	60	140	TO-3/11
	80	2N5303	2N5745	15/60	10	2	1	10	2	200	TO-3/11
	90	2N5038		20/100	12	1.5	0.5	12	60	140	TO-3/11
25	60	2N5885	2N5883	20/100	10	1	0.8	10	4	200	TO-3/11
	80	2N5886	2N5884	20/100	10	1	0.8	10	4	200	TO-3/11
			2N6436	20/80	10	1	0.25	10	40	200	TO-3/11
	100	2N6338		30/120	10	1	0.25	10	40	200	TO-3/11
			2N6437	20/80	10	1	0.25	10	40	200	TO-3/11
	120	2N6339		30/120	10	1	0.25	10	40	200	TO-3/11
			2N6438	20/80	10	1	0.25	10	40	200	TO-3/11
	140	2N6340		30/120	10	1	0.25	10	40	200	TO-3/11
150	2N6341		30/120	10	1	0.25	10	40	200	TO-3/11	
30	40	2N5301	2N4398	15/60	15	2	1	10	2	200	TO-3/11
	60	2N5302	2N4399	15/60	15	2	1	10	2	200	TO-3/11
50	80		2N6377	30/120	20	0.8					TO-3 Mod/197
	100	2N6274	2N6378	30/120	20	0.8	0.25	20	30	250	TO-3 Mod/197
	120	2N6275	2N6379	30/120	20	0.8	0.25	20	30	250	TO-3 Mod/197
	140	2N6276		30/120	20	0.8	0.25	20	30	250	TO-3 Mod/197
	150	2N6277		30/120	20	0.8	0.25	20	30	250	TO-3 Mod/197

Motorola SWITCHMODE Power Transistors

$$BV_{CEO} \geq 200 \text{ V}$$

SWITCHMODE power transistors are useful for "off line" converters, switching regulators, deflection circuits, solenoid drivers, and motor control. SWITCHMODE devices, both regular transistor structures and Darlingtons with and without "speed-up" diodes, are completely characterized in a Designers Data Sheet format. This format includes switching information at 25°C and 100°C for both resistive and inductive loads, as well as clamped inductive reverse-bias SOA.

Other power switching devices with $BV_{CEO} \geq 200 \text{ V}$, but without the SWITCHMODE label or Designers Data Sheet, are included in this table.

Devices are listed in descending order of V_{CEO} (sus), I_C Cont, and V_{CEX}.

V _{CEO} (sus) Volts Min	I _C Cont Amps Max	V _{CEX} Volts Min	Device Type NPN unless otherwise noted	h _{FE} @ I _C Min/Max	I _C Amp	Resistive Switching			f _T MHz Min	Case JEDEC/MOT
						t _s μs Max	t _f μs Max	@ I _C Amp		
750	8	1500	MJ12005	5 min	5		1	5	4 typ	TO-3/11
	5	1500	MJ12004	2.5 min	4.5		1	4.5	4 typ	TO-3/11
	2.5	1500	MJ12002	1.11	2		1	2	4 typ	TO-3/11
700	8	1400	MJ10011#	20 min	4		1	4		TO-3/11
600	15	700	MJ10014##	10/250	10	2.5	0.8	10		TO-3/11

Designers Data Sheet characterization

#Darlington

##Darlington with speed-up diode

(continued)

Motorola Switchmode Power Transistors (continued)

V _{CE0} (sus) Volts	I _C Cont Amps	V _{CEX} Volts	Device Type NPN unless otherwise noted	h _{FE} @ I _C Min/Max @ Amp		Resistive Switching			f _T MHz	Case JEDEC/MOT	
						t _S μs	t _F μs	I _C Amp			
						Max	Max @				
550	15	650	MJ10013##	10/250	10	2.5	0.8	10		TO-3/11	
500	50	750	MJ10016##	10 min	40	2.5	1.0	20		TO-3 Mod/197	
	20	750	MJ10009##	30/300	10	2	0.6	10	8**	TO-3/11	
		600	MJ13335	10/60	5	4	0.7	10		TO-3/11	
450	20	650	MJ10008##	30/300	10	2	0.6	10	8**	TO-3/11	
		550	MJ13334	10/60	5	4	0.7	10		TO-3/11	
400	50	650	MJ10015##	10 min	40	2.5	1.0	20		TO-3 Mod/197	
		20	500	MJ10001#	40/400	10	3	1.8	10	10**	TO-3/11
			MJ10005##	40/400	10	1.5	0.5	10	10**	TO-3/11	
			MJ13333	10/60	5	4	0.7	10		TO-3/11	
	15	850	2N6547	6/30	10	4	0.7	10	6 to 24	TO-3/11	
	12	700	MJE13009	6/30	8	3	0.7	8	4**	TO-220/221A	
	10	550	MJ10012#	100/2k	6	6	15	15	6	TO-3/11	
	10	500	MJ10003#	30/300	5	2.5	1	5	10**	TO-3/11	
			MJ10007##	30/300	5	1.1	0.25	5	10**	TO-3/11	
	10	450	MJ13015	8/20	5	2	0.5	5		TO-3/11	
	8	850	2N6545	7/35	5	4	1	5	6	TO-3/11	
			MJE13007	6/30	5	3	0.7	5	4	TO-220/221A	
	5	850	2N6543	7/35	3	4	0.8	3	6	TO-3/11	
	4	700	MJE13005	6/30	3	3	0.7	3	4	TO-220/221A	
	1.5	700	MJ13003	5/25	1	4	0.7	1	5	TO-126/77R	
0.5	400	MJ4647 - PNP	20 min	0.5	0.72*		0.05	40	TO-39/79		
350	20	450	MJ10000#	40/400	10	3	1.8	10	10**	TO-3/11	
			MJ10004##	40/400	10	1.5	0.5	10	10**	TO-3/11	
			MJ13332	10/60	5	4	0.7	10		TO-3/11	
	15	375	2N6251	6/50	10	3.5	1	10	2.5	TO-3/11	
	10	450	MJ10002#	30/300	5	2.5	1	5	10**	TO-3/11	
			MJ10006##	30/300	5	1.5	0.5	5	10**	TO-3/11	
	10	400	MJ13014	8/20	5	2	0.5	5		TO-3/11	
	8	700	2N6308	12/60	3	1.6	0.4	5	5	TO-3/11	
	5	450	2N6499	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A	
	3	375	2N5840	10/50	2	3	1.5	2	5	TO-3/11	
2	400	2N6213-PNP	10/100	1	2.5	0.6	1	4	TO-66/80		
325	5	700	MJ3030	3.75 min	3		1	3		TO-3/11	
	350	2N6235	25/125	1	3.5	0.5	1	20		TO-66/80	
300	15	650	2N6546	6/30	10	4	0.7	10	6 to 24	TO-3/11	
	12	600	MJE13008	6/30	8	3	0.7	8	4**	TO-220/221A	
	8	650	2N6544	7/35	5	4	1	5	6	TO-3/11	
			2N6307	15/75	3	1.6	0.4	3	5	TO-3/11	
	8	600	MJE13006	6/30	5	3	0.7	5	4	TO-220/221A	
			2N6542	7/35	3	4	0.8	3	6	TO-3/11	
	5	650	2N6498	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A	
	4	600	MJE13004	6/30	3	3	0.7	3	4	TO-220/221A	
	2	500	2N3585	25/100	1	4	3	1	10		TO-66/80
			2N6422-PNP	25/100	1	4	3	1	10		TO-66/80
	2	350	2N6212-PNP	10/100	1	2.5	0.6	1	4		TO-66/80
			MJE13002	5/25	1	4	0.7	1	5		TO-126/77R
	1.5	600	2N5345 - PNP	25/100	0.5	0.6	0.1	0.5	60		TO-66/80
1	300	MJ4646 - PNP	20 min	0.5	0.72*		0.05	40		TO-39/79	
275	15	300	2N6250	8/50	10	3.5	1	10	2.5	TO-3/11	
	7	300	2N6077	12/70	1.2	2.8	0.3	1.2	7	TO-66/80	
	5	275	2N6234	25/125	1	3.5	0.5	1	20	TO-66/80	
	3	300	2N5839	10/50	2	3.75	1.5	2	5		TO-3/11
			2N6211	10/100	1	2.5	0.6	1	20		TO-66/80
250	20	350	MJ13331	8/40	10	3.5	0.7	10	5/40	TO-3/11	
	8	500	2N6306	15/75	3	1.6	0.4	3	5	TO-3/11	
	7	275	2N6078	12/70	1.2	2.8	0.3	1.2	7	TO-66/80	
	5	500	MJ3029	30 min	0.4		1	3		TO-3/11	
			2N6497	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A	
	3	275	2N5838	10/50	2	3	1.5	3	5	TO-3/11	
	2	375	2N3584	25/100	1	4	3	1	10		TO-66/80
			2N6421-PNP	25/100	1	4	3	1	10		TO-66/80
	1	250	2N5344-PNP	25/100	0.5	0.6	0.1	0.5	60		TO-66/80
225	2	275	2N6211	10/100	1	2.5	0.6	1	20	TO-66/80	
200	20	300	MJ13330	8/40	10	3.5	0.7	10	5/40	TO-3/11	
	15	225	2N6249	10/50	10	3.5	1	10	2.5	TO-3/11	
	2	200	2N5052	25/100	0.75	3.5	1.2	0.75	10		TO-66/80
	0.5	200	MJ4645-PNP	20 min	0.5	0.72*		0.05	40		TO-39/79

Designers Data Sheet characterization
 #Darlington
 ##Darlington with speed-up diode

*t_{off}

**|h_{FE}| @ 1 MHz



Military Specified Power Transistors

Devices listed are active per QPL-19500 (Qualified Product List) as of June 1, 1978, with the exception of those devices marked *** which should be active by September, 1978. Check your local Motorola sales office or franchised distributor for current qualification status and availability of these devices or additions.

I _C Cont Amps	V _{CE0} (sus) Volts	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C	Case JEDEC/MOT
		NPN / #	PNP / #	Min/Max	Amp	t _s	t _f	@ I _C			
						μs	μs	Amp			
0.5	200		2N4930J./397 TX, TXV	20 min	0.05				20	5	T0-39/79
		250	2N4931J./397 TX, TXV	20 min	0.03				20	5	T0-39/79
1	40		2N3467J./348 TX, TXV	40/120	0.5	0.06	0.03	0.5	175	5	T0-39/79
		50	2N3468J./348 TX, TXV	40/120	0.5	0.06	0.03	0.5	175	5	T0-39/79
	80	2N3019J./391 TX		50 min	0.5				100	5	T0-39/79
	300	2N3739J./402A TX		40/200	0.1	3 typ	0.3 typ	0.1	10	20	T0-66/80
1.5	40		2N3762J./396 TX, TXV	30/120	1	0.08	0.035	1	180	4	T0-39/79
		60	2N3763J./396 TX, TXV	20/80	1	0.08	0.035	1	150	4	T0-39/79
	75	2N3735J./395 TX, TXV		20/80	1	0.03	0.03	1	250	4	T0-39/79
3	40	2N3506J./349 TX, TXV	2N3867J./350A TX, TXV	40/200	2	0.4*		1	60	6	T0-5/31**
		2N3507J./349 TX, TXV	2N3868J./350A TX, TXV	30/150	2	0.4*		1	60	6	T0-5/31**
4	60		2N3740J./441A TX, TXV	30/100	0.25	1.3 typ	0.27 typ	0.25	4	25	T0-66/80
		2N3766J./518 TX, TXV***		40/160	0.5	0.9 typ	0.09 typ	0.5	10	20	T0-66/80
	80		2N3741J./441A TX, TXV	30/100	0.25	1.3 typ	0.27 typ	0.25	4	25	T0-66/80
		2N3776J./518 TX, TXV***		40/160	0.5	0.9 typ	0.09 typ	0.5	10	20	T0-66/80
10	60	2N3715J./408B TX, TXV	2N3791J./379B TX, TXV	30 min	3	0.3 typ	0.4 typ	5	4	150	T0-3/11
		2N3716J./408B TX, TXV	2N3792J./379B TX, TXV	30 min	3	0.3 typ	0.4 typ	5	4	150	T0-3/11
12	80	2N6058J./502 TX, TXV	2N6051J./501 TX, TXV	750/18k	6	1.6 typ	1.5 typ	6	4##	150	T0-3/11
		2N6059J./502 TX, TXV	2N6052J./501 TX, TXV***	750/18k	6	1.6 typ	1.5 typ	6	4##	150	T0-3/11
15	300	2N6546J./525 TX, TXV***		6/30	10	4	0.7	10	6-24	175	T0-3/11
		2N6547J./525 TX, TXV***		6/30	10	4	0.7	10	6-24	175	T0-3/11
20	80	2N5303J./456A TX	2N5745J./433 TX, TXV	15/60	10	2	1	10	2	200	T0-3 Mod/12
		2N6283J./504 TX, TXV	2N6286J./505 TX, TXV	750/18k	10	2.5 typ	2.5 typ	10	4##	160	T0-3
	100	2N6284J./504 TX, TXV***	2N6287J./505 TX, TXV***	750/18k	10	2.5 typ	2.5 typ	10	4##	160	T0-3 Mod/12
25	100	2N6338J./509 TX, TXV***		30/120	10	1	0.25	10	40	200	T0-3 Mod/12
			2N6437J./508 TX, TXV***	20/80	10	1	0.25	10	40	200	T0-3 Mod/12
	120		2N6438J./508 TX, TXV***	20/80	10	1	0.25	10	40	200	T0-3 Mod/12
		150	2N6341J./509 TX, TXV***		30/120	10	1	0.25	10	40	200

MILS-19500 Detailed
Spec. shown by
Device Type

|h_{fe}| @ 1 MHz * t_{off}

** 2N3506 and 2N3507 are T0-39

*** Should be active by September 1978.

Military Specified Power Transistors (continued)

I _C Cont Amps Max	V _{CE0(sus)} Volts Min	Device Type		h _{FE} @ I _C Min/Max	I _C Amp	Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	Case JEDEC/MOT
		NPN / #	PNP / #			t _s μs Max	t _f μs Max	@ I _C Amp			
30	60	2N5302J./456A TX	2N4399J./433 TX, TXV	15/60	15	2	1	10	2	200	T0-3 Mod/12
50	60	2N5685J./464 TX, TXV	2N5683J./466 TX, TXV	15/60	25	0.5 typ	0.3 typ	25	2	300	T0-3Mod/197
	80	2N5686J./464- TX, TXV	2N5684J./466 TX, TXV	15/60	25	0.5 typ	0.3 typ	25	2	300	T0-3 Mod/197
	100	2N6274J./514 TX, TXV***	2N6378J./515 TX, TXV***	30/120	20	0.8	0.25	20	30	250	T0-3 Mod/197
	120		2N6379J./515 TX, TXV***	30/120	20	0.8	0.25	20	30	250	T0-3 Mod/197
150	2N6277J./514 TX, TXV***		30/120	20	0.8	0.25	20	30	250	T0-3 Mod/197	

Mil S 19500 Detailed
Spec. shown by
Device Type

*** Should be active by September 1978.

Secondary Motorola Power Transistors

(These are available from Motorola but may not be performance/cost effective for new designs)

Device Type	Polarity	V _{CE0(sus)} Volts	I _C Amps Max	h _{FE} Min/Max	I _C @ Amp	f _T MHz Min	Case	Suggested Replacement for New Designs			
								Metal		Plastic	
								Device	Case	Device	Case
2N3445	NPN	60	7.5	20/60	3	10	T0-3	2N3447	T0-3		
2N3446	NPN	80	7.5	20/60	3	10	T0-3	2N3448	T0-3		
2N3740A	PNP	60	4	30/100	0.25	4	T0-66	2N3740	T0-66	TIP30A	T0-220
2N3741A	PNP	80	4	30/100	0.25	4	T0-66	2N3741	T0-66	TIP30B	T0-220
2N4240	NPN	300	2	30/150	1	30	T0-66	2N3585	T0-66		
2N4901	PNP	40	5	20/80	1	4	T0-3	2N6312	T0-66	TIP32	T0-220
2N4902	PNP	60	5	20/80	1	4	T0-3	2N6313	T0-66	TIP32A	T0-220
2N4903	PNP	80	5	20/80	1	4	T0-3	2N6314	T0-66	TIP32B	T0-220
2N4904	PNP	40	5	25/100	2.5	4	T0-3	2N6317	T0-66	2N6109	T0-220
2N4905	PNP	60	5	25/100	2.5	4	T0-3	2N6317	T0-66	2N6107	T0-220
2N4906	PNP	80	5	25/100	2.5	4	T0-3	2N6318	T0-66	TIP42B	T0-220
2N4913	NPN	40	5	25/100	2.5	4	T0-3	2N6315	T0-66	2N6290	T0-220
2N4914	NPN	60	5	25/100	2.5	4	T0-3	2N6315	T0-66	2N6292	T0-220
2N4915	NPN	80	5	25/100	2.5	4	T0-3	2N6316	T0-66	TIP41B	T0-220
2N5067	NPN	40	5	20/80	1	4	T0-3	2N4231A	T0-66	TIP31	T0-220
2N5068	NPN	60	5	20/80	1	4	T0-3	2N4232A	T0-66	TIP31A	T0-220
2N5069	NPN	80	5	20/80	1	4	T0-3	2N4233A	T0-66	TIP31B	T0-220
2N5241	NPN	325	5	15/35	2.5	2.5	T0-3	2N3902	T0-3	MJE13004	T0-220
2N5336	NPN	80	5	30/120	2	30	T0-39	2N5337	T0-39		
2N5338	NPN	100	5	30/120	2	30	T0-39	2N5339	T0-39		
2N5346	NPN	80	7	30/120	2	30	T0-59	2N5347	T0-59		
2N5348	NPN	100	7	30/120	2	30	T0-59	2N5349	T0-59		
2N5427	NPN	80	7	30/120	2	30	T0-66	2N5428	T0-3		
2N5429	NPN	100	7	30/120	2	30	T0-66	2N5430	T0-3		
2N6186	PNP	80	10	30/120	2	30	T0-59	2N6187	T0-59		
2N6188	PNP	100	10	30/120	2	30	T0-59	2N6189	T0-59		
2N6190	PNP	80	5	30/120	2	30	T0-39	2N6191	T0-39		
2N6192	PNP	100	5	30/120	2	30	T0-39	2N6193	T0-39		
2N6423	PNP	300	2	30/150	0.75	15	T0-3	2N6422	T0-3		
BU108	NPN	1500*	5	2.25 min	4.5		T0-3	BU208	T0-3		
MJ205	NPN	1400*	2.5	2 min	2.5		T0-3	BU205	T0-3		
MJ804	NPN	1400*	5	2.2 min	3.5		T0-3	MJ12004	T0-3		
MJ1800	NPN	250	5	40/120	0.4		T0-3	MJ3029	T0-3		
MJ2252	NPN	300	0.5	25/200	0.05		T0-39	2N3739	T0-39	MJE340	T0-126
MJ3040	NPN	300	7	100 min	2.5		T0-3	MJ3041	T0-3		
MJ3771	NPN	40	30	15/60	15	2	T0-3	2N3771	T0-3		
MJ3772	NPN	60	20	15/60	10	2	T0-3	2N3772	T0-3		
MJ3773	NPN	140	16	15/60	8	1	T0-3	2N3773	T0-3		
MJ7160	NPN	350	8	25/125	3	30	T0-3	2N6544	T0-3	MJE13006	T0-220
MJ7161	NPN	400	8	25/125	3	30	T0-3	2N6545	T0-3	MJE13007	T0-220

*BV_{CEX}

(continued)

Secondary Motorola Power Transistors (continued)

Device Type	Polarity	V _{CEO(sus)} Volts	I _C Amps Max	h _{FE} Min/Max	I _C @Amp	f _T MHz Min	Case	Suggested Replacement for New Designs			
								Metal		Plastic	
								Device	Case	Device	Case
MJ9000	NPN	700*	10	3.75 min	6		TO-3	MJ3030	TO-3		
MJE31	NPN	40	3	25 min	1	3	TO-126R				
MJE31A	NPN	60	3	25 min	1	3	TO-126R				
MJE31B	NPN	80	3	25 min	1	3	TO-126R				
MJE31C	NPN	100	3	25 min	1	3	TO-126R				
MJE32	PNP	40	3	25 min	1	3	TO-126R				
MJE32A	PNP	60	3	25 min	1	3	TO-126R				
MJE32B	PNP	80	3	25 min	1	3	TO-126R				
MJE32C	PNP	100	3	25 min	1	3	TO-126R				
MJE220	NPN	60	4	40/200	0.2	50	TO-126				
MJE221	NPN	60	4	40/150	0.2	50	TO-126			MJE181	TO-126
MJE222	NPN	60	4	25 min	0.2	50	TO-126			MJE181	TO-126
MJE223	NPN	80	4	40/200	0.2	50	TO-126			MJE182	TO-126
MJE224	NPN	80	4	40/150	0.2	50	TO-126			MJE182	TO-126
MJE225	NPN	80	4	25 min	0.2	50	TO-126			MJE182	TO-126
MJE230	PNP	60	4	40/200	0.2	50	TO-126			MJE171	TO-126
MJE231	PNP	60	4	40/150	0.2	50	TO-126			MJE171	TO-126
MJE232	PNP	60	4	25 min	0.2	50	TO-126			MJE171	TO-126
MJE233	PNP	80	4	40/200	0.2	50	TO-126			MJE172	TO-126
MJE234	PNP	80	4	40/150	0.2	50	TO-126			MJE172	TO-126
MJE235	PNP	80	4	25 min	0.2	50	TO-126			MJE172	TO-126
MJE240	NPN	80	4	40/200	0.2	40	TO-126			MJE182	TO-126
MJE241	NPN	80	4	40/120	0.2	40	TO-126			MJE182	TO-126
MJE242	NPN	80	4	25 min	0.2	40	TO-126			MJE182	TO-126
MJE244	NPN	100	4	25 min	0.2	40	TO-126			MJE243	TO-126
MJE250	PNP	80	4	40/200	0.2	40	TO-126			MJE172	TO-126
MJE251	PNP	80	4	40/120	0.2	40	TO-126			MJE172	TO-126
MJE252	PNP	80	1	25 min	0.2	40	TO-126			MJE172	TO-126
MJE254	PNP	100	4	25 min	0.2	40	TO-126			MJE253	TO-126
MJE371	PNP	40	4	40 min	1		TO-126			2N5193	TO-126
MJE521	NPN	40	4	40 min	1		TO-126			2N5190	TO-126
MJE701	NPN	60	4	750 min	2	1#	TO-126			2N6035	TO-126
MJE702	NPN	80	4	750 min	1.5	1#	TO-126			2N6036	TO-126
MJE703	NPN	80	4	750 min	2	1#	TO-126			2N6036	TO-126
MJE710	NPN	40	1.5	20 min	0.5		TO-126	2N4898	TO-66	2N4918	TO-126
MJE711	NPN	60	1.5	20 min	0.5		TO-126	2N4899	TO-66	2N4919	TO-126
MJE712	NPN	80	1.5	20 min	0.5		TO-126	2N4900	TO-66	2N4920	TO-126
MJE720	NPN	40	1.5	20 min	0.5		TO-126	2N3054	TO-66	2N4921	TO-126
MJE721	NPN	60	1.5	20 min	0.5		TO-126	2N3054	TO-66	2N4922	TO-126
MJE722	NPN	80	1.5	20 min	0.5		TO-126	2N4912	TO-66	2N4923	TO-126
MJE801	NPN	60	4	750 min	2	1#	TO-126			2N6038	TO-126
MJE802	NPN	80	4	750 min	1.5	1#	TO-126			2N6039	TO-126
MJE803	NPN	80	4	750 min	2	1#	TO-126			2N6039	TO-126
MJE1090	PNP	60	5	750 min	3	1#	TO-127	2N6298	TO-66	MJE6040	TO-127
MJE1091	PNP	60	5	750 min	4	1#	TO-127	2N6298	TO-66	MJE6040	TO-127
MJE1092	PNP	80	5	750 min	3	1#	TO-127	2N6299	TO-66	MJE6041	TO-127
MJE1093	PNP	80	5	750 min	4	1#	TO-127	2N6299	TO-66	MJE6041	TO-127
MJE1100	NPN	60	5	750 min	3	1#	TO-127	2N6300	TO-66	MJE6043	TO-127
MJE1101	NPN	60	5	750 min	4	1#	TO-127	2N6300	TO-66	MJE6043	TO-127
MJE1102	NPN	80	5	750 min	3	1#	TO-127	2N6301	TO-66	MJE6044	TO-127
MJE1103	NPN	80	5	750 min	4	1#	TO-127	2N6301	TO-66	MJE6044	TO-127
MJE2801	NPN	60	10	25/100	3		TO-127	2N3055	TO-3	MJE3055	TO-127
MJE2901	PNP	60	10	25/100	3		TO-127	MJ2955	TO-3	MJE2955	TO-127
SE9300	NPN	60	10	100 min	7.5	1#	TO-220			2N6043	TO-220
SE9301	NPN	80	10	100 min	7.5	1#	TO-220			2N6044	TO-220
SE9302	NPN	100	10	100 min	7.5	1#	TO-220			2N6045	TO-220
SE9400	PNP	60	10	100 min	7.5	1#	TO-220			2N6040	TO-220
SE9401	PNP	80	10	100 min	7.5	1#	TO-220			2N6041	TO-220
SE9402	PNP	100	10	100 min	7.5	1#	TO-220			2N6042	TO-220

#|h_{FE}|@ 1 MHz

2

Power Transistor Cross Reference

3



POWER TRANSISTOR CROSS REFERENCE

Devices are not shown in the following list if the Motorola number is identical. Refer to Chapter 1, the Alphanumeric Index, for the location of specifications.

PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT
2N1483		TIP41	2N3863	2N3715		2N5084	2N5347	
2N1484		TIP41A	2N3864	2N5632		2N5085	2N5347	
2N1485		TIP41	2N3865	2N5634		2N5147	2N6190	
2N1486		TIP41A	2N3878	2N5427		2N5148	2N5336	
2N1487	2N5877		2N3879	2N5429		2N5149	2N6190	
2N1488	2N5878		2N3996		2N5347	2N5150	2N5336	
2N1489	2N5877		2N3997		2N5347	2N5151	2N6190	
2N1490	2N5878		2N4000	2N5336		2N5152	2N5336	
2N2987	2N5681		2N4001	2N5339		2N5153	2N6191	
2N2988	2N5681		2N4002	2N6274		2N5154	2N5337	
2N2989	2N5681		2N4003	2N6274		2N5157		2N6545
2N2990	2N5681		2N4063		MJE3439	2N5202	2N5427	
2N3016	2N5337		2N4064		MJE3440	2N5239	2N6306	
2N3021	2N3789		2N4070	2N6306		2N5240	2N6544	
2N3022	2N3789		2N4071	2N6306		2N5264	2N6249	
2N3023	2N3789		2N4111	2N3715		2N5284	2N5346	
2N3024	2N3791		2N4113	2N3716		2N5285	2N5347	
2N3025	2N3791		2N4115		2N5347	2N5286	2N6188	
2N3026	2N3791		2N4116		2N5347	2N5287	2N6189	
2N3055H	2N3055A		2N4231	2N4231A		2N5293	2N6123	
2N3055SD	2N3055A		2N4232	2N4232A		2N5294	2N6123	
2N3055UB	2N3055A		2N4233	2N4233A		2N5295	2N6121	
2N3076		2N6249	2N4296	2N3738		2N5296	2N6121	
2N3079		2N5838	2N4297	2N3738		2N5297	2N6122	
2N3080		2N6542	2N4298	2N6235		2N5298	2N6122	
2N3171	2N3789		2N4299	2N6235		2N5326		2N5347
2N3172	2N3789		2N4300	2N5336		2N5333	2N6303	
2N3173	2N3790		2N4301	2N5337		2N5334	2N4877	
2N3174	2N6226		2N4305	2N5337		2N5335	2N5336	
2N3183	2N3789		2N4307	2N5337		2N5384		2N6187
2N3184	2N3789		2N4309	2N5339		2N5404	2N6190	
2N3185	2N3790		2N4311	2N5337		2N5405	2N6192	
2N3186	2N6226		2N4314	2N3868		2N5406	2N6191	
2N3195	2N3789		2N4347	2N5759		2N5407	2N6193	
2N3196	2N3789		2N4348	2N5630		2N5408		2N6187
2N3197	2N3790		2N4387	2N4898		2N5409		2N6188
2N3202	2N3719		2N4388	2N4898		2N5410		2N6187
2N3198	2N6226		2N4907	2N3791		2N5411		2N6189
2N3203	2N3720		2N4908	2N3791		2N5466	2N6545	
2N3204	2N6303		2N4909	2N3792		2N5467	2N6545	
2N3232	2N5877		2N4910	2N3054		2N5477		2N5347
2N3233	2N5632		2N4911	2N3054		2N5478		2N5347
2N3234	2N5760		2N4998	2N5347		2N5479		2N5349
2N3235	2N3055		2N4999	2N6187		2N5480		2N5349
2N3236	2N5632		2N5000	2N5347		2N5490	2N6290	
2N3237	2N5302		2N5001	2N6187		2N5491	2N6290	
2N3238	2N5882		2N5002	2N5347		2N5492	2N6292	
2N3239	2N5882		2N5003	2N6187		2N5493	2N6292	
2N3240	2N5882		2N5004	2N5347		2N5494	2N6290	
2N3418	2N4877		2N5005	2N6187		2N5495	2N6290	
2N3419	2N5336		2N5034		2N3055	2N5496	2N6292	
2N3420	2N4877		2N5035		2N3055	2N5497	2N6292	
2N3421	2N5336		2N5036		2N3055	2N5508	2N5428	
2N3660	2N4234		2N5037		2N3055	2N5539		2N6379
2N3661	2N4235		2N5038	2N6338		2N5559	2N5633	
2N3667	2N5881		2N5039	2N6338		2N5575	2N5685	
2N3788	MJ3030		2N5083	2N5347		2N5578	2N5685	

POWER TRANSISTOR CROSS REFERENCE (continued)

PART NO.	MOTOROLA DIRECT	MOTOROLA SIMILAR	PART NO.	MOTOROLA DIRECT	MOTOROLA SIMILAR	PART NO.	MOTOROLA DIRECT	MOTOROLA SIMILAR
	REPLACEMENT	REPLACEMENT		REPLACEMENT	REPLACEMENT		REPLACEMENT	REPLACEMENT
2N5598	2N5428		2N6079	2N6235		2N6382	2N6379	
2N5600	2N5427		2N6098	2N6487		2N6406	MJE171	
2N5602	2N5428		2N6099	2N6487		2N6407	MJE172	
2N5604	2N5429		2N6100	2N6488		2N6408	MJE181	
2N5606	2N5428		2N6101	2N6488		2N6409	MJE182	
2N5610	2N5428		2N6102	2N6486		2N6410	MJE200	
2N5612	2N5430		2N6103	2N6486		2N6411	MJE210	
2N5614	2N3448		2N6106	2N6107		2N6412	MJE180	
2N5616	2N3448		2N6108	2N6109		2N6413	MJE181	
2N5618	2N3448		2N6110	2N6111		2N6414	MJE170	
2N5651	2N6235		2N6129	2N6290		2N6415	MJE171	
2N5660	2N6233		2N6130	2N6292		2N6416	MJE241	
2N5664	2N6233		2N6131	TIP31B		2N6417	MJE243	
2N5665	2N6235		2N6132	2N6109		2N6418	MJE251	
2N5671	2N6338		2N6133	2N6107		2N6419	MJE253	
2N5672	2N6339		2N6134	TIP32B		2N6465		TIP41C
2N5678		2N6381	2N6175		2N5656	2N6467	2N6420	
2N5729	2N5336		2N6176		2N5656	2N6468	2N6420	
2N5730	2N5347		2N6177		2N5657	2N6469	2N5879	
2N5733		2N6274	2N6178			MJE182	2N5881	
2N5734	2N6338		2N6179			MJE181	2N5881	
2N5737	2N5878		2N6180			MJE172	2N5882	
2N5738	2N6229		2N6181			MJE171	TIP31C	
2N5739	2N5878		2N6242			MJ13015	TIP32C	
2N5740	2N6229		2N6243			MJ13334	2N6055	
2N5741	2N5883		2N6244			MJ13333	2N6056	
2N5742	2N6029		2N6245			MJ13334	2N6056	
2N5743	2N5883		2N6246	2N5879		2N6496	2N6339	
2N5744	MJ4502		2N6247	2N5880		2N6500	2N5429	
2N5804	2N6306		2N6253	2N5877		2N6510	2N6306	
2N5805	2N6542		2N6253		2N3055H	2N6511	2N6306	
2N5867	2N3789		2N6254	2N5878		2N6512	2N6544	
2N5868	2N3790		2N6258	2N5686		2N6513	2N6545	
2N5869	2N3713		2N6259	2N5631		2N6514	2N6544	
2N5870	2N3714		2N6260	2N4231A		2N6530	TIP101	
2N5871	2N3789		2N6261	2N4233A		2N6531	TIP102	
2N5872	2N3790		2N6262	2N5760		2N6532	TIP103	
2N5873	2N3713		2N6263	2N5050		2N6534	2N6577	
2N5874	2N3714		2N6264	2N5051		2N6535	2N6578	
2N5929	2N6338		2N6270	2N6338		2N6536	2N6578	
2N5930	2N6338		2N6271	2N6338		2N6537	2N6578	
2N5931	2N6341		2N6278		2N6274	2N6573	2N6546	
2N5932	2N6338		2N6279		2N6275	2N6574	2N6546	
2N5933	2N6338		2N6280		2N6276	2N6575	2N6547	
2N5935	2N6341		2N6281		2N6277	2N6579		MJ13014
2N5936	2N6338		2N6289	2N6288		2N6580		MJ13015
2N5937	2N6341		2N6291	2N6290		2N6581		MJ13334
2N5954	2N6318		2N6293	2N6292		2N6582	2N6308	
2N5955	2N6317		2N6302	2N5630		2N6583	2N6545	
2N5956	2N6317		2N6326	2N5302		2N6584		MJ13334
2N5970	2N5882		2N6327	2N5886		2N6648	MJ2500	
2N5971	2N5882		2N6328		2N6338	2N6649	MJ2500	
2N5972	MJ15003		2N6329	2N4399		2N6650	MJ2501	
2N5980	2N6489		2N6330	2N5884		2N6653		MJ13332
2N5981	MJE2955		2N6331		2N6436	2N6654		MJ13332
2N5982		2N6491	2N6355	2N6057		2N6655		MJ13333
2N5983	MJE3055		2N6356	2N6057		2N6671		2N6544
2N5984	MJE3055		2N6357	2N6058		2N6672		2N6545
2N5985		2N6488	2N6358	2N6058		2N6673		2N6545
2N6021	2N6126		2N6359	2N5885		2N6674		MJ13014
2N6022	2N6126		2N6360	2N5629		2N6675		MJ13015
2N6023	2N6124		2N6371	2N6569		2N6676		MJ13332
2N6024	2N6124		2N6372	2N6316		2N6677		MJ13332
2N6025	2N6125		2N6373	2N6315		2N6678		MJ13333
2N6026	2N6125		2N6374	2N6315		2SC1306		MJE1909
2N6032	2N6275		2N6380	2N6377		2SC1678		MJE1909
2N6033	2N6277		2N6381	2N6378		2SC1816		MJE1909

DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL.
REFER TO CHAPTER 1

POWER TRANSISTOR CROSS REFERENCE (continued)

PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT
2SC1909	MJE1909		D45C8		MJE171	DTS4075		MJ10004
2SC2078		MJE1909	D45C9		MJE171	FT47	TIP47	
2SC2092		MJE1909	D45C10		MJE172	FT48	TIP48	
2SC2166		MJE1909	D45C11		MJE172	FT49	TIP49	
BU105	BU205		D45C12		MJE172	FT50	TIP50	
BU126		MJ3030	D45E1		TIP125	FT317	MJE15028	
BUX80		2N6547	D45E2		TIP125	FT317A	MJE15028	
BUX81		MJ13335	D45E3		TIP126	FT317B	MJE15030	
BUX82		2N6545	D45H1	D45H10		FT359	MJ10012	
BUX83		2N6545	D45H2	D45H11		FT401	MJ411	
BUX84	MJE13005		D45H4	D45H10		FT402	MJ413	
BUX85		MJE13005	D45H5	D45H11		FT410	MJ410	
BUX86	MJE13003		D45H7	D45H10		FT411	MJ411	
BUX87		MJE13003	D45H8	D45H11		FT413	MJ413	
D40D3	D40D2		D45H9	D45H11		FT417	MJE15029	
D42C1		MDS26	D45H12	D45H11		FT417A	MJE15029	
D42C2		MDS26	D56W1	BU208		FT417B	MJE15031	
D42C3		MDS26	D56W2	BU208		FT423	MJ423	
D42C4		MDS27	D56W3	BU207		FT423		MJ423
D42C5		MDS27	D56W4	BU207		FT430	2N6307	
D42C6		MDS27	DTS310	2N6306		FT431	MJ431	
D42C7		MDS27	DTS311	2N6306		FT2955	MJE2955T	
D42C8		MDS27	DTS401	2N3902		FT3055	MJE3055T	
D42C9		MDS27	DTS402	2N3902		GE5060	MJ10000	
D43C1		MDS76	DTS403	2N6308		GE5061	MJ10000	
D43C2		MDS76	DTS409	2N6308		GE5062	MJ10001	
D43C3		MDS76	DTS410	MJ410		GE6060	MJ10004	
D43C4		MDS77	DTS411	MJ411		GE6061	MJ10004	
D43C5		MDS77	DTS413	MJ413		GE6062	MJ10005	
D43C6		MDS77	DTS423	MJ423		IR401	2N3902	
D43C7		MDS77	DTS424	2N6308		IR402	2N3902	
D43C8		MDS77	DTS425	2N6545		IR403	2N6308	
D43C9		MDS77	DTS430	2N6307		IR409	2N6308	
D44C1		MJE180	DTS431	MJ431		IR410	MJ410	
D44C2		MJE180	DTS515	2N6306		IR411	MJ411	
D44C3		MJE180	DTS516	2N6306		IR413	MJ413	
D44C4		MJE181	DTS517	2N6306		IR423	MJ423	
D44C5		MJE181	DTS518	2N6307		IR424	2N6308	
D44C6		MJE181	DTS519	2N6308		IR425	2N6545	
D44C7		MJE181	DTS660	2N6233		IR430	2N6307	
D44C8		MJE181	DTS663	2N6235		IR431	MJ431	
D44C9		MJE181	DTS665	2N6235		IR515	2N6250	
D44C10		MJE182	DTS701	BU204		IR516	2N6250	
D44C11		MJE182	DTS702	BU205		IR517	2N6251	
D44C12		MJE182	DTS712	BU207		IR518	2N6546	
D44E1		2N6386	DTS714	BU208		IR519	2N6547	
D44E2		2N6387	DTS801	BU205		IR640	MJ3000	
D44E3		2N6388	DTS802	BU207		IR641	MJ3001	
D44H1	D44H10		DTS804	BU208		IR642	2N6578	
D44H2	D44H11		DTS812	BU207		IR645	MJ2500	
D44H4	D44H10		DTS814	BU208		IR646	MJ2501	
D44H5	D44H11		DTS1010	2N6056		IR647	2N6052	
D44H7	D44H10		DTS1020	MJ3001		IR660	MJ410	
D44H8	D44H11		DTS4010	MJ3041		IR663	MJ423	
D44R1		2N3584	DTS4025	MJ3041		IR665	2N5157	
D44R2		2N3584	DTS4026	MJ10012		IR701	BU204	
D44R3		2N3585	DTS4039	MJ10000		IR801	BU205	
D44R4		2N3585	DTS4040	MJ10000		IR802	MJ802	
D44R5		2N3584	DTS4041	MJ10000		IR900	MJ900	
D44R6		2N3585	DTS4045	MJ10000		IR901	MJ901	
D45C1		MJE170	DTS4059	MJ10000		IR1000	MJ1000	
D45C2		MJE170	DTS4060	MJ10001		IR1001	MJ1001	
D45C3		MJE170	DTS4061	MJ10000		IR1010	2N6056	
D45C4		MJE171	DTS4065	MJ10001		IR1020	MJ3001	
D45C5		MJE171	DTS4066		MJ10000	IR2500	MJ2500	
D45C6		MJE171	DTS4067		MJ10000	IR2501	MJ2501	
D45C7		MJE171	DTS4074		MJ10004	IR3000	MJ3000	



DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL. REFER TO CHAPTER 1

POWER TRANSISTOR CROSS REFERENCE (continued)

MOTOROLA DIRECT		MOTOROLA SIMILAR	MOTOROLA DIRECT		MOTOROLA SIMILAR	MOTOROLA DIRECT		MOTOROLA SIMILAR
PART NO.	REPLACEMENT	REPLACEMENT	PART NO.	REPLACEMENT	REPLACEMENT	PART NO.	REPLACEMENT	REPLACEMENT
IR3001	MJ3001		MJ2249	2N3766		MJE29A		TIP29A
IR3771	MJ3771		MJ2250	2N3767		MJE29B		TIP29B
IR3772	MJ3772		MJ2251	2N3738		MJE29C		TIP29C
IR3773	MJ3773		MJ2252	2N3739		MJE30		TIP30
IR4039	MJ10000		MJ2253	2N3740		MJE30A		TIP30A
IR4040	MJ10000		MJ2254	2N3741		MJE30B		TIP30B
IR4041	MJ10000		MJ2267	2N6594		MJE30C		TIP30C
IR4045	MJ10000		MJ2268	MJ2955		MJE33	TIP41	
IR4050	MJ10000		MJ2801	2N6569		MJE33A	TIP41A	
IR4055	MJ10000		MJ2802	2N5881		MJE33B	TIP41B	
IR4059	MJ10000		MJ2840	2N5877		MJE33C	TIP41C	
IR4060	MJ10001		MJ2841	2N5878		MJE34	TIP42	
IR4061	MJ10000		MJ2901	2N6594		MJE34A	TIP42A	
IR4065	MJ10001		MJ2940	2N5875		MJE34B	TIP42B	
IR4502	MJ4502		MJ2941	2N5876		MJE34C	TIP42C	
IR5000	MJ10000		MJ3010	2N6542		MJE41	TIP41	
IR5001	MJ10000		MJ3011	2N6542		MJE41A	TIP41A	
IR5002	MJ10001		MJ3012	2N6542		MJE41B	TIP41B	
IR5060	MJ10000		MJ3026	MJ3029		MJE41C	TIP41C	
IR5061	MJ10000		MJ3027	MJ3029		MJE42	TIP42	
IR5062	MJ10001		MJ3028	MJ3029		MJE42A	TIP42A	
IR5252	MJ10003		MJ3055	2N3055		MJE42B	TIP42B	
IR5261	MJ10002		MJ3101	2N3766		MJE42C	TIP42C	
IR6000	MJ10004		MJ3201	2N3738		MJE47	TIP47	
IR6001	MJ10004		MJ3202	2N3739		MJE48	TIP48	
IR6002	MJ10005		MJ3260	2N5838		MJE49	TIP49	
IR6060	MJ10004		MJ3430	2N6307		MJE51	MJE51T	
IR6061	MJ10004		MJ3480	BU208		MJE52	MJE52T	
IR6062	MJ10005		MJ3520	MJ3000		MJE53	MJE53T	
IR6251	MJ10006		MJ3521	MJ3001		MJE101	2N5974	
IR6252	MJ10007		MJ3583	2N6420		MJE102	2N5975	
IR6302	2N5630		MJ3584	2N6421		MJE103	2N5976	
KDT410	MJ410		MJ3585	2N6422		MJE104	2N5976	
KDT411	MJ411		MJ3701	2N4898		MJE105K	TIP42A	
KDT413	MJ413		MJ3702	2N4898		MJE201	2N5977	
KDT423	MJ423		MJ3703	2N4899		MJE202	2N5978	
KDT430	2N6307		MJ3704	2N4900		MJE203	2N5978	
KDT431	MJ431		MJ3738	2N6424		MJE204	2N5979	
KDT515	2N6306		MJ3739	2N6425		MJE205K	TIP41A	
KDT516	2N6306		MJ3760	MJ3030		MJE340K	TIP48	
KDT517	2N6306		MJ3761	MJ9000		MJE341K	TIP47	
KDT518	2N6307		MJ3801	MJ3001		MJE344K	TIP47	
KDT519	2N6308		MJ3802	MJ3001		MJE345	MJE3439	
KP3946	2N6274		MJ4000	2N6055		MJE370K	TIP32	
KP3948	2N6274		MJ4001	2N6056		MJE371K	TIP32	
MJ105	MJ205		MJ4010	2N6053		MJE482	2N5190	
MJ400	2N3739		MJ4011	2N6054		MJE483	2N5191	
MJ420	MM420		MJ4200		(2)2N6294	MJE484	2N5192	
MJ421	MM421		MJ4201		(2)2N6295	MJE492	2N5193	
MJ424	2N6308		MJ4210		(2)2N6296	MJE493	2N5194	
MJ425	2N6545		MJ4211		(2)2N6297	MJE494	2N5195	
MJ430		2N4234	MJ4240	2N6423		MJE520K	TIP31	
MJ440		2N4237	MJ4648	MJ4647		MJE521K	TIP31	
MJ450	2N4398		MJ5038	2N5038		MJE2010	TIP42	
MJ480	2N3713		MJ5039	2N5039		MJE2011	TIP42A	
MJ481	2N3713		MJ5415	MM5415		MJE2020	TIP41	
MJ490	2N3789		MJ5416	MM5416		MJE2021	TIP41A	
MJ491	2N3789		MJ6257	2N6257		MJE2050	MJE200	
MJ701	MJ12002		MJ6302	2N5630		MJE2055	MJE3055	
MJ702	MJ12002		MJ6701	2N6186		MJE2090	TIP125	
MJ704	MJ12002		MJ7000		2N6338	MJE2091	TIP125	
MJ721	MJ12002		MJ7260		2N6546	MJE2092	TIP126	
MJ723	MJ12002		MJ7261		2N6547	MJE2093	TIP126	
MJ920		(2)2N6298	MJ8020	MJ12004		MJE2100	TIP120	
MJ921		(2)2N6299	MJ8101	2N6190		MJE2101	TIP120	
MJ1200		(2)2N6300	MJ13010	2N6547		MJE2102	TIP121	
MJ1201		(2)2N6301	MJE29		TIP29	MJE2103	TIP121	

DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL. REFER TO CHAPTER 1.

POWER TRANSISTOR CROSS REFERENCE (continued)

PART NO.	MOTOROLA	MOTOROLA	PART NO.	MOTOROLA	MOTOROLA	PART NO.	MOTOROLA	MOTOROLA
	DIRECT	SIMILAR		DIRECT	SIMILAR		DIRECT	SIMILAR
	REPLACEMENT	REPLACEMENT		REPLACEMENT	REPLACEMENT		REPLACEMENT	REPLACEMENT
PMD1600K	2N6282		RCA8766D		MJ10003	SDM6001	MJ10012	
PMD1601K	2N6282		RCA8766E		MJ10003	SDM6002	MJ10012	
PMD1602K	2N6283		RCA8767		2N6546	SDM6003	MJ10012	
PMD1603K	2N6284		RCA8767A		2N6547	SDM20301	MJ4033	
PMD1700K	2N6285		RCA8767B		2N6547	SDM20302	MJ4033	
PMD1701K	2N6285		RCA9113		2N6546	SDM20303	MJ4034	
PMD1702K	2N6286		RCA9113A		2N6547	SDM20304	MJ4035	
PMD1703K	2N6287		RCA9113B		2N6547	SDM20311	MJ4033	
RCA1B01	2N5878		RCP111A	2N6557		SDM20312	MJ4033	
RCA1C03	TIP31C		RCP111B	2N6557		SDM20313	MJ4034	
RCA1C04	TIP32C		RCP111C	2N6558		SDM20314	MJ4035	
RCA1C05	2N6315		RCP111D	2N6559		SDM20321	MJ4033	
RCA1C06	2N6317		RCP113A	2N6557		SDM20322	MJ4033	
RCA1C07		2N6488	RCP113B	2N6557		SDM20323	MJ4034	
RCA1C08		2N6491	RCP113C	2N6558		SDM20324	MJ4035	
RCA1C09		2N6488	RCP113D	2N6559		SDM21301	MJ4030	
RCA1C10	TIP41		RCP115	2N6591		SDM21302	MJ4030	
RCA1C11	TIP42		RCP115B	2N6557		SDM21303	MJ4031	
RCA1C14	2N6315		RCP117	2N6591		SDM21304	MJ4032	
RCA29	TIP29		RCP117B	2N6557		SDM21311	MJ4030	
RCA29A	TIP29A		RCP700A	2N6554		SDM21312	MJ4030	
RCA29B	TIP29B		RCP700B	2N6554		SDM21313	MJ4031	
RCA29C	TIP29C		RCP700C	2N6555		SDM21314	MJ4032	
RCA30	TIP30		RCP700D	2N6556		SDN1010	2N6056	
RCA30A	TIP30A		RCP701A	2N6551		SDN1020	MJ3001	
RCA30B	TIP30B		RCP701B	2N6551		SDN4040	MJ10000	
RCA30C	TIP30C		RCP701C	2N6552		SDN4045	MJ10000	
RCA31	TIP31		RCP701D	2N6553		SDN6000	MJ10000	
RCA31A	TIP31A		RCP702A	2N6554		SDN6001	MJ10000	
RCA31B	TIP31B		RCP702B	2N6554		SDN6002	MJ10001	
RCA31C	TIP31C		RCP702C	2N6555		SDN6060	MJ10000	
RCA32	TIP32		RCP702D	2N6556		SDN6061	MJ10000	
RCA32A	TIP32A		RCP703A	2N6551		SDN6062	MJ10000	
RCA32B	TIP32B		RCP703B	2N6551		SDN6251	MJ10002	
RCA32C	TIP32C		RCP703C	2N6552		SDN6252	MJ10002	
RCA41	TIP41		RCP703D	2N6553		SDN6253	MJ10003	
RCA41A	TIP41A		RCP704	2N6554		SDT7A01	2N5428	
RCA41B	TIP41B		RCP704B	2N6554		SDT7A02	2N5428	
RCA41C	TIP41C		RCP705	2N6551		SDT7A03	2N5428	
RCA42	TIP42		RCP705B	2N6551		SDT7A07	2N5427	
RCA42A	TIP42A		RCP706	2N6554		SDT7A08	2N5427	
RCA42B	TIP42B		RCP706B	2N6554		SDT7A09	2N5427	
RCA42C	TIP42C		RCP707	2N6551		SDT401	2N6543	
RCA120	TIP120		RCP707B	2N6551		SDT402	2N6543	
RCA121	TIP121		RCS29	2N4231A		SDT410	MJ410	
RCA122	TIP122		RCS29A	2N4232A		SDT411	MJ411	
RCA125	TIP125		RCS29B	2N4233A		SDT413	MJ413	
RCA126	TIP126		RCS30	2N6312		SDT423	MJ423	
RCA410	MJ410		RCS30A	2N6313		SDT424	2N6308	
RCA411	MJ411		RCS30B	2N6314		SDT425	2N6545	
RCA413	MJ413		RCS30C	2N6420		SDT430	2N6307	
RCA423	MJ423		RCS31	2N4231A		SDT431	MJ431	
RCA431	MJ431		RCS31A	2N4232A		SDT520	2N6306	
RCA1000	MJ1000		RCS31B	2N4233A		SDT521	2N6306	
RCA1001	MJ1001		RCS32	2N6312		SDT522	2N6306	
RCA3054	TIP31A		RCS32A	2N6313		SDT525	2N6306	
RCA3055	MJE3055		RCS32B	2N6314		SDT526	2N6306	
RCA8203	TIP125		RCS32C	2N6421		SDT527	2N6306	
RCA8203A	TIP126		RCS242		2N3055H	SDT530	2N6306	
RCA8203B	TIP127		RCS258		2N3772	SDT531	2N6306	
RCA8350	2N6050		RCS258	2N5885		SDT532	2N6306	
RCA8350A	2N6050		RCS559		2N6211	SDT535	2N6306	
RCA8350B	2N6051		RCS560		2N6211	SDT536	2N6307	
RCA8766		MJ10002	RCS564		2N6249	SDT537	2N6307	
RCA8766A		MJ10002	RCS579		2N6306	SDT540	2N6307	
RCA8766B		MJ10003	RCS579	2N6306		SDT541	2N6307	
RCA8766C		MJ10003	SDM6000	MJ10012		SDT542	2N6307	

DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL.
REFER TO CHAPTER 1

POWER TRANSISTOR CROSS REFERENCE (continued)

PART NO.	MOTOROLA	MOTOROLA	PART NO.	MOTOROLA	MOTOROLA	PART NO.	MOTOROLA	MOTOROLA
	DIRECT	SIMILAR		DIRECT	SIMILAR		DIRECT	SIMILAR
REPLACEMENT	REPLACEMENT	REPLACEMENT	REPLACEMENT	REPLACEMENT	REPLACEMENT	REPLACEMENT	REPLACEMENT	REPLACEMENT
SDT545	2N6308		SDT4455	2N5337		SDT6904	2N5052	
SDT546	2N6308		SDT4456	2N5337		SDT7201	2N6306	
SDT547	2N6308		SDT4483	2N4877		SDT7202	2N6306	
SDT550	2N6308		SDT4901	2N3583		SDT7203	2N6306	
SDT551	2N6308		SDT4902	2N6233		SDT7204	2N6307	
SDT552	2N6308		SDT4903	2N6234		SDT7205	2N6308	
SDT1050	2N5838		SDT4904	2N3585		SDT7206	2N6341	
SDT1051	2N5840		SDT4905	2N3585		SDT7207	2N6306	
SDT1052	2N6543		SDT5101	TIP41A		SDT7208	2N6306	
SDT1053	2N6543		SDT5102	TIP41A		SDT7209	2N6307	
SDT1054	2N6543		SDT5103	TIP41A		SDT7603	2N6338	
SDT1055	2N5838		SDT5111	TIP42A		SDT7604	2N6339	
SDT1056	2N3902		SDT5112	TIP42A		SDT7605	2N6341	
SDT1057		2N6545	SDT5113	TIP42A		SDT7609	2N6338	
SDT1058		2N6545	SDT5501	2N5537		SDT7610	2N6339	
SDT1059		2N6545	SDT5502	2N5537		SDT7611	2N6341	
SDT1060	2N5838		SDT5503	2N5537		SDT7612	2N6249	
SDT1061	2N3902		SDT5504	2N5539		SDT7731	2N5881	
SDT1062		2N6545	SDT5506	2N4877		SDT7732	2N5881	
SDT1063		2N6545	SDT5507	2N4877		SDT7733	2N5882	
SDT1064		2N6545	SDT5508	2N5336		SDT7734	2N5629	
SDT1301	2N6235		SDT5509	2N5338		SDT7735	2N5630	
SDT1302	2N6235		SDT5511	2N5337		SDT7736	2N5631	
SDT1303	2N6235		SDT5512	2N5337		SDT9201	2N6569	
SDT1304	2N6235		SDT5513	2N5337		SDT9202	2N5878	
SDT3125	MJ6701		SDT5514	2N5339		SDT9203	2N5632	
SDT3126	MJ6701		SDT5901	2N3766		SDT9204	2N5633	
SDT3321	MJ8100		SDT5902	2N3766		SDT9205	2N6569	
SDT3322	MJ8100		SDT5903	2N3767		SDT9206	2N3055	
SDT3323	2N6190		SDT5904	2N5050		SDT9207	2N5878	
SDT3324	2N6192		SDT5905	2N5050		SDT9208	2N5632	
SDT3325	MJ8100		SDT5906	2N3766		SDT9209	2N5633	
SDT3326	MJ8100		SDT5907	2N3766		SDT9210	2N6569	
SDT3327	2N6190		SDT5908	2N3767		SDT9301	2N5067	
SDT3328	2N6192		SDT5909	2N5050		SDT9302	2N5068	
SDT3401		2N5347	SDT5910	2N5050		SDT9303	2N5069	
SDT3402		2N5347	SDT5911	2N5427		SDT9304	2N5067	
SDT3403		2N5347	SDT5912	2N5427		SDT9305	2N5068	
SDT3404		2N5349	SDT5913	2N5427		SDT9306	2N5069	
SDT3405		2N5347	SDT5914	2N5429		SDT9307	2N3713	
SDT3406		2N5347	SDT5915	2N5051		SDT9308	2N3715	
SDT3407		2N5347	SDT5916	2N3583		SDT9309	2N3716	
SDT3408		2N5349	SDT5917	2N5052		SDT9701	2N5303	
SDT3421	2N4877		SDT5918	2N5051		SDT9702	2N5629	
SDT3422	2N4877		SDT5919	2N3583		SDT9703	2N5630	
SDT3423	2N5336		SDT5920	2N5052		SDT9704	2N5882	
SDT3424	2N5338		SDT6308		2N5347	SDT9705	2N5629	
SDT3425	2N4877		SDT6309		2N5347	SDT9706	2N5330	
SDT3426	2N4877		SDT6310		2N5347	SDT9707	2N3055	
SDT3427	2N5336		SDT6311		2N5347	SDT12301	MJ5039	
SDT3428	2N5338		SDT6312		2N5347	SDT12301	2N5039	
SDT3501	2N3719		SDT6313		2N5347	SDT12302	MJ7260	
SDT3502	2N3720		SDT6314		2N5347	SDT12302		2N5347
SDT3503	2N6303		SDT6315		2N5347	SDT12303	MJ7260	
SDT3504	2N6192		SDT6316		2N5347	SDT12303		2N5347
SDT3505	2N3867		SDT6408		2N5347	SDT12305		2N5347
SDT3506	2N3868		SDT6409		2N5347	SDT12306		2N5347
SDT3507	2N6303		SDT6410		2N5347	SDT12307		2N5347
SDT3508	2N6193		SDT6411		2N5347	SDT13301	2N6546	
SDT3775	2N6867		SDT6412		2N5347	SDT13302	2N6547	
SDT3776	2N3868		SDT6413		2N5347	SDT13303	2N6547	
SDT3777	2N6303		SDT6414		2N5347	SDT13304		MJ13334
SDT3778	2N3867		SDT6415		2N5347	SDT13305		MJ13335
SDT4451	2N4877		SDT6416		2N5347	SDTB01		2N5346
SDT4452	2N5336		SDT6901	2N5050		SDTB02		2N5346
SDT4453	2N4877		SDT6902	2N5051		SDTB03		2N5348
SDT4454	2N5336		SDT6903	2N5052		SDTB05		2N5346



DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL.
REFER TO CHAPTER 1

POWER TRANSISTOR CROSS REFERENCE (continued)

MOTOROLA DIRECT REPLACEMENT		MOTOROLA SIMILAR REPLACEMENT		MOTOROLA DIRECT REPLACEMENT		MOTOROLA SIMILAR REPLACEMENT		MOTOROLA DIRECT REPLACEMENT		MOTOROLA SIMILAR REPLACEMENT	
PART NO.		PART NO.		PART NO.		PART NO.		PART NO.		PART NO.	
SDTB06		TIP62C		TIP660		MJ10002					
SDTB07		TIP69		BU205		TIP661		MJ10002			
SE9303	MJ3000	TIP70		BU205		TIP662		MJ10012			
SE9304	MJ3001	TIP71		BU205		TIP2955				MJE2955	
SE9305	2N6059	TIP72		BU205		TIP3055				MJE3055	
SE9306	MJ4033	TIP75		MJE13005		UMT1008		MJ13014			
SE9307	MJ4034	TIP140		2N6057		UMT1009		MJ13015			
SE9308	MJ4035	TIP141		2N6058		UMT1203		MJE13004			
SE9331	2N3739	TIP142		2N6059		UMT1204		MJE13005			
SE9403	MJ2500	TIP145		2N6050		WT5100				MJ13015	
SE9404	MJ2501	TIP146		2N6051		WT5200				2N6547	
SE9405	2N6052	TIP147		2N6052		40250		2N4231A			
SE9406	MJ4030	TIP150		MJE13006		40251		2N6569			
SE9407	MJ4031	TIP151		MJE13007		40310		2N4231A			
SE9408	MJ4032	TIP152		MJE13007		40312		2N4232A			
SV7056	2N6558	TIP160		MJ10002		40313		2N4240			
SVT200-10	2N6306	TIP161		MJ10002		40316		2N4231A			
SVT250-5	2N5838	TIP162		MJ10012		40318		2N4240			
SVT250-10	2N6306	TIP303		2N6544		40322		2N4240			
SVT300-5	2N6542	TIP304		2N6544		40324		2N4231A			
SVT300-10	2N6307	TIP305		2N6545		40325		2N6569			
SVT350-3		TIP306		2N6545		40328		2N4240			
SVT350-5	2N5840	TIP309		BU208		40363		2N5877			
SVT400-3	2N5157	TIP310		BU208		40364		2N4233A			
SVT400-5	2N6543	TIP501	2N4877			40513				2N5984	
SVT450-3		TIP502	2N4877			40514				2N5984	
SVT450-5	2N6543	TIP503	2N5050			40542				2N5978	
SVT6000	MJ10004	TIP504	2N5051			40543				2N5978	
SVT6001	MJ10004	TIP515	2N6339			40613		TIP31			
SVT6002	MJ10005	TIP516	2N6341			40618		TIP31			
SVT6060	MJ10004	TIP530	2N6235			40621		TIP31			
SVT6061	MJ10004	TIP531			2N6546	40622		TIP31			
SVT6062	MJ10005	TIP532			2N6547	40624		TIP41A			
SVT6251	MJ10006	TIP535	2N6544			40627		TIP41A			
SVT6252	MJ10006	TIP536	2N6544			40629		TIP31			
SVT6253	MJ10007	TIP537	2N6545			40630		TIP31			
TIP33		TIP538	2N6249			40631		TIP31A			
TIP33A	TIP41	TIP539	2N6546			40632		TIP41A			
TIP33B	TIP41A	TIP540	2N6547			40636		2N5878			
TIP33C	TIP41B	TIP544	2N6226			40829		2N6316			
TIP34	TIP41C	TIP42	2N6227			40830		2N6315			
TIP34A	TIP42	TIP546	2N6228			40831		2N6315			
TIP34B	TIP42B	TIP550			BU205	40850		2N4240			
TIP34C	TIP42C	TIP551			BU205	40852		2N6543			
TIP35	2N5301	TIP552			BU207	40853		2N6546			
TIP35A	2N5885	TIP553			BU208	40854		2N6546			
TIP35B	2N5886	TIP554			2N6306	40871		TIP41C			
TIP35C	MJ802	TIP555	2N6307			40872		TIP42C			
TIP36	2N4398	TIP556	2N6545			40873		TIP41B			
TIP36A	2N5883	TIP558	2N6544			40874		TIP41B			
TIP36B	2N5884	TIP559	2N6544			40875		TIP41C			
TIP36C	MJ4502	TIP560	2N6545			40876		TIP41A			
TIP51	2N6306	TIP561	2N6545			40885				2N5655	
TIP52	2N6307	TIP562			2N6546	40886				2N5656	
TIP53	2N6308	TIP563			2N6547	40887				2N5657	
TIP54	2N6545	TIP620	2N6055			41500		TIP29			
TIP55A	2N6546	TIP621	2N6056			41501		TIP30			
TIP56A	2N6307	TIP622	2N6578			41504		TIP31			
TIP57A	2N6308	TIP625	2N6053			41505				2N5655	
TIP58A	2N6544	TIP626	2N6054			41506		2N6543			
TIP61	TIP29	TIP627	2N6052			43104		2N5631			
TIP61A	TIP29A	TIP640	MJ3000								
TIP61B	TIP29B	TIP641	MJ3001								
TIP61C	TIP29C	TIP642	2N6578								
TIP62	TIP30	TIP645	MJ2500								
TIP62A	TIP30A	TIP646	MJ2501								
TIP62B	TIP30B	TIP647	2N6052								

DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL. REFER TO CHAPTER 1.

Power Transistor Data Sheets

4



2N3054

2N3054A (SILICON)

MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for general purpose switching and amplifier applications.

- Excellent Safe Operating Area
- DC Current Gain Specified to 3.0 Amperes
- Complement to PNP Type 2N6049 or 2N4912

*MAXIMUM RATINGS

Rating	Symbol	2N3054A	2N3054	Unit
Collector-Emitter Voltage	V_{CEO}	55		Vdc
Collector-Emitter Voltage ($R_{BE} = 100 \Omega$)	V_{CER}	60		Vdc
Collector-Base Voltage	V_{CB}	90		Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current — Continuous Peak	I_C	4.0 10**		Adc
Base Current	I_B	2.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75 0.43	25 0.143	Watts W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$


*Indicates JEDEC Registered Data

**Addition to JEDEC Registered Data

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N3054A	2N3054	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.33	7.0	$^\circ\text{C/W}$


FIGURE 1 — POWER-TEMPERATURE DERATING



4 AMPERE

POWER TRANSISTORS
NPN SILICON


55 VOLTS
25 WATTS — 2N3054
75 WATTS — 2N3054A



STYLE 1:

PIN 1. BASE
2. EMITTER

CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	55	—	Vdc
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}, R_{BE} = 100 \Omega$)	$V_{CER(sus)}$	60	—	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	500	μAdc
Collector Cutoff Current ($V_{CE} = 90 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	—	1.0 6.0	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc
*ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	25 5.0	150 —	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}, I_B = 50 \text{ mAdc}$) ($I_C = 3.0 \text{ Adc}, I_B = 1.0 \text{ Adc}$)	$V_{CE(sat)}$	— —	1.0 6.0	Vdc
Base-Emitter On Voltage ($I_C = 500 \text{ mAdc}, V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.7	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 200 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	f_T	3.0	—	MHz
*Small-Signal Current Gain ($I_C = 100 \text{ mAdc}, V_{CE} = 4.0 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	25	180	—
*Common-Emitter Cutoff Frequency ($I_C = 100 \text{ mAdc}, V_{CE} = 4.0 \text{ Vdc}$)	f_{hfe}	30	—	kHz

*Indicates JEDEC Registered Data
 (1) Pulse test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 2 – SWITCHING TIME EQUIVALENT TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE



NPN
2N3055

PNP
MJ2955

COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose switching and amplifier applications.

- DC Current Gain – $h_{FE} = 20-70 @ I_C = 4 \text{ Adc}$
- Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.1 \text{ Vdc (Max) } @ I_C = 4 \text{ Adc}$
- Excellent Safe Operating Area


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Emitter Voltage	V_{CER}	70	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	7	Vdc
Collector Current – Continuous	I_C	15	A dc
Base Current	I_B	7	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	115 0.657	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.52	$^\circ\text{C/W}$



FIGURE 1 – POWER DERATING



**15 AMPERE
POWER TRANSISTORS**

COMPLEMENTARY SILICON

**60 VOLTS
.115 WATTS**



NOTE:
1. DIM "Q" IS DIA.
STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
M	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

***OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	60	—	Vdc
Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mAdc}$, $R_{BE} = 100\text{ Ohms}$)	$V_{CER(sus)}$	70	—	Vdc
Collector Cutoff Current ($V_{CE} = 30\text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	0.7	mAdc
Collector Cutoff Current ($V_{CE} = 100\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 100\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	1.0 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mAdc

***ON CHARACTERISTICS (1)**

DC Current Gain ($I_C = 4.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	h_{FE}	20 5.0	70 —	—
Collector-Emitter Saturation Voltage ($I_C = 4.0\text{ Adc}$, $I_B = 400\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 3.3\text{ Adc}$)	$V_{CE(sat)}$	—	1.1 3.0	Vdc
Base-Emitter On Voltage ($I_C = 4.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	$V_{BE(on)}$	—	1.5	Vdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40\text{ Vdc}$, $t = 1.0\text{ s}$; Nonrepetitive)	$I_{s/b}$	2.87	—	Adc
---	-----------	------	---	-----


DYNAMIC CHARACTERISTICS

Current Gain — Bandwidth Product ($I_C = 0.5\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$)	f_T	2.5	—	MHz
*Small-Signal Current Gain ($I_C = 1.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	15	120	—
*Small-Signal Current Gain Cutoff Frequency ($V_{CE} = 4.0\text{ Vdc}$, $I_C = 1.0\text{ Adc}$, $f = 1.0\text{ kHz}$)	f_{hfe}	10	—	kHz

* Indicates Within JEDEC Registration. (2N3055)

(1) Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 — ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.



NPN
2N3055

PNP
MJ2955

FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – COLLECTOR SATURATION REGION








FIGURE 5 – "ON" VOLTAGES



4

FIGURE 6 - COLLECTOR CUTOFF REGION



PNP - MJ2955





FIGURE 7 - SWITCHING TIMES TEST CIRCUIT



D_1 MUST BE FAST RECOVERY TYPE, eg
 M805300 USED ABOVE $I_B \cdot 100 \text{ mA}$
 M806100 USED BELOW $I_B \cdot 100 \text{ mA}$
 For PNP Test Circuit,
 Reverse All Polarities.

FIGURE 8 - TURN-ON TIME




FIGURE 9 - TURN-OFF TIME





FIGURE 10 - CAPACITANCE



NPN
2N3055A - MJ15015
PNP
MJ2955A - MJ15016

**COMPLEMENTARY SILICON
HIGH-POWER TRANSISTORS**

... PowerBase complementary transistors designed for high power audio, stepping motor and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc-to-dc converters, inverters, or for inductive loads requiring higher safe operating area than the 2N3055 and MJ2955.

- Current-Gain – Bandwidth-Product @ $I_C = 1 \text{ A dc}$
 $f_T = 0.8 \text{ MHz (Min) – NPN}$
 $= 2.2 \text{ MHz (Min) – PNP}$
- Safe Operating Area – Rated to 60 V and 120 V, Respectively

***MAXIMUM RATINGS**


Rating	Symbol	2N3055A MJ2955A	MJ15015 MJ15016	Unit
Collector-Emitter Voltage	V_{CEO}	60	120	Vdc
Collector-Base Voltage	V_{CBO}	100	200	Vdc
Collector-Emitter Voltage Base Reversed Biased	V_{CEV}	100	200	Vdc
Emitter-Base Voltage	V_{EBO}	7.0		Vdc
Collector Current – Continuous	I_C	15		A dc
Base Current	I_B	7.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	115 0.65	180 1.03	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.52	0.98	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data (2N3055A)



FIGURE 1 – POWER DERATING



15 AMPERE

**COMPLEMENTARY SILICON
POWER TRANSISTORS**

60, 120 VOLTS
115, 180 WATTS



STYLE 1:

- PIN 1. BASE
- EMITTER
- CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

NPN 2N3055A, MJ15015
PNP MJ2955A, MJ15016

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

4

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
*Collector-Emitter Sustaining Voltage ($I_C = 200\text{ mAdc}$, $I_B = 0$)	2N3055A, MJ2955A MJ15015, MJ15016	$V_{CE(sus)}$	60 120	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30\text{ Vdc}$, $V_{BE(off)} = 0\text{ Vdc}$) ($V_{CE} = 60\text{ Vdc}$, $V_{BE(off)} = 0\text{ Vdc}$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{CEO}	— —	0.7 0.1	mAdc
*Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{CEV}	— —	5.0 1.0	mAdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{CEV}	— —	30 6.0	mAdc
*Emitter Cutoff Current ($V_{EB} = 7\text{ Vdc}$, $I_C = 0$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{EBO}	— —	5.0 0.2	mAdc
*SECOND BREAKDOWN					
Second Breakdown Collector Current with Base Forward Biased ($t = 0.5\text{ s}$ non-repetitive) ($V_{CE} = 60\text{ Vdc}$)	2N3055A, MJ2955A MJ15015, MJ15016	$I_{S/b}$	1.95 3.0	— —	Adc
*ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 4.0\text{ Adc}$, $V_{CE} = 2.0\text{ Vdc}$) ($I_C = 4.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)		h_{FE}	10 20 5.0	70 70 —	—
Collector-Emitter Saturation Voltage ($I_C = 4.0\text{ Adc}$, $I_B = 400\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 3.3\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 7.0\text{ Adc}$)		$V_{CE(sat)}$	— — —	1.1 3.0 5.0	Vdc
Base-Emitter On Voltage ($I_C = 4.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)		$V_{BE(on)}$	0.7	1.8	Vdc
*DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 1.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$, $f = 1.0\text{ MHz}$)	2N3055A, MJ15015 MJ2955A, MJ15016	f_T	0.8 2.2	6.0 18	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)		C_{ob}	60	600	pF
*SWITCHING CHARACTERISTICS (2N3055A only)					
RESISTIVE LOAD					
Delay Time	(V _{CC} = 30 Vdc, I _C = 4.0 Adc, I _{B1} = I _{B2} = 0.4 Adc, t _p = 25 μs Duty Cycle < 2%)	t _d	—	0.5	μs
Rise Time		t _r	—	4.0	μs
Storage Time		t _s	—	3.0	μs
Fall Time		t _f	—	6.0	μs

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle < 2%.

*Indicates JEDEC Registered Data (2N3055A)

NPN 2N3055A, MJ15015
PNP MJ2955A, MJ15016

4

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – "ON" VOLTAGES




FIGURE 5 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 6 – SWITCHING TIMES TEST CIRCUIT
(Circuit shown is for NPN)





FIGURE 7 – TURN-ON TIME



NPN 2N3055A, MJ15015
PNP MJ2955A, MJ15016

FIGURE 8 – TURN-OFF TIMES






FIGURE 9 – CAPACITANCES



NPN
FIGURE 10 – 2N3055A, MJ15015



PNP
FIGURE 11 – MJ2955A, MJ15016




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA
2N3055A, MJ2955A





FIGURE 13 – FORWARD BIAS SAFE OPERATING AREA
MJ15015, MJ15016



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater

dissipation than the curves indicate.

The data of Figures 12 and 13 is based on $T_C = 25^\circ C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

2N3441

4


NPN SILICON POWER TRANSISTOR

The 2N3441 transistor is designed for use in general-purpose switching and linear amplifier applications requiring high breakdown voltages. It is characterized for use as:

- Driver for High Power Outputs
- Series and Shunt Regulators
- Audio and Servo Amplifiers
- Solenoid and Relay Drivers
- Power Switching Circuits

3 AMPERES
NPN SILICON
POWER TRANSISTOR

140 VOLTS
25 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	140	Vdc
Collector-Base Voltage	V_{CBO}	160	Vdc
Emitter-Base Voltage	V_{EBO}	7	Vdc
Collector Current — Continuous	I_C	3	Adc
Base Current — Continuous	I_B	2	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25 0.142	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7	$^\circ\text{C/W}$



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.


CASE 80-02
TO-66

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	140	—	Vdc
Collector Cutoff Current ($V_{CE} = 140\text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	100	mA
Collector Cutoff Current ($V_{CE} = 140\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ V}$) ($V_{CE} = 140\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ V @ } 150^\circ\text{C}$)	I_{CEX}	—	5.0 6.0	mA
Emitter Cutoff Current ($V_{BE} = 7.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mA
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 0.5\text{ Adc}$, $V_{CE} = 4.0\text{ V}$) ($I_C = 2.7\text{ Adc}$, $V_{CE} = 4.0\text{ V}$)	h_{FE}	25 5.0	100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 2.7\text{ Adc}$, $I_B = 0.9\text{ Adc}$)	$V_{CE(sat)}$	—	6.0	Vdc
Base-Emitter On Voltage (1) ($I_C = 2.7\text{ Adc}$, $I_B = 4.0\text{ Vdc}$)	$V_{BE(on)}$	—	6.0	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 0.5\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$, $f_{test} = 1\text{ kHz}$)	h_{fe}	15	75	—
Small-Signal Current Gain ($I_C = 0.5\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$, $f_{test} = 0.4\text{ MHz}$)	ih_{fe1}	5.0	—	—



FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N3442 2N4347

4


HIGH-POWER INDUSTRIAL TRANSISTORS

NPN silicon power transistors designed for applications in industrial and commercial equipment including high fidelity audio amplifiers, series and shunt regulators and power switches.

- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 2.0 \text{ Adc} - 2N4347$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 120 \text{ Vdc (Min)} - 2N4347$
 $140 \text{ Vdc (Min)} - 2N3442$
- Excellent Second-Breakdown Capability

5.0 AND 10 AMPERE POWER TRANSISTORS NPN SILICON

120, 140 VOLTS
100, 117 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N4347	2N3442	Unit
Collector-Emitter Voltage	V_{CEO}	120	140	Vdc
Collector-Base Voltage	V_{CB}	140	160	Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current – Continuous	I_C	5.0	10	A dc
Peak		10	15**	
Base Current – Continuous	I_B	3.0	7.0	A dc
Peak		8.0	—	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100	117	Watts $\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N4347	2N3442	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	1.5	$^\circ\text{C}/\text{W}$

- *Indicates JEDEC Registered Data.
**This data guaranteed in addition to JEDEC registered data.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case
CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 200 \text{ mAdc}, I_B = 0$)	2N4347 2N3442	$V_{CE(sus)}$ 120 140	— —	Vdc
Collector Cutoff Current ($V_{CE} = 100 \text{ Vdc}, I_B = 0$) ($V_{CE} = 140 \text{ Vdc}, I_B = 0$)	2N4327 2N3422	I_{CEO} — —	200 200	mAdc
Collector Cutoff Current ($V_{CE} = 125 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 120 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	2N4347 2N3442 2N4347 2N3442	I_{CEX} — — — —	2.0 5.0 10 30	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}, I_C = 0$)	2N4347, 2N3442	I_{EBO} —	5.0	mAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	2N4347 2N4347 2N3442 2N3442	h_{FE} 15 10 20 7.5	60 — 70 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 200 \text{ mAdc}$) ($I_C = 5.0 \text{ Adc}, I_B = 0.63 \text{ Adc}$) ($I_C = 10 \text{ Adc}, I_B = 2.0 \text{ Adc}$)	2N4347 2N4347 2N3442	$V_{CE(sat)}$ — — —	1.0 2.0 5.0	Vdc
Base-Emitter On Voltage ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	2N4347 2N4347 2N3442	$V_{BE(on)}$ — — —	2.0 3.0 5.7	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product (2) ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 50 \text{ kHz}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 40 \text{ kHz}$)	2N4347 2N3442	f_T 200 80	— —	kHz
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f = 1.0 \text{ kHz}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f = 1.0 \text{ kHz}$)	2N4347 2N3442	h_{fe} 40 12	— 72	—

*Indicates JEDEC Registered Data




NOTES: 1. Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2.0\%$.

2. $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 1 – POWER DERATING



ACTIVE REGION SAFE OPERATING AREA INFORMATION



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 2 and 3 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




FIGURE 6 - "ON" VOLTAGE






FIGURE 7 - COLLECTOR CUTOFF REGION



4

FIGURE 8 - CAPACITANCE



2N3445 thru 2N3448

4

HIGH-SPEED SILICON ANNULAR* NPN POWER TRANSISTORS

... for switching and amplifier applications

FEATURES


- Fast Switching: Total Switching Time = $1.2 \mu\text{s}$ (Typ) @ 5.0 A
- High Gain: $H_{FE} = 40$ to 120 @ 5.0 Amps (2N3447-48)
- Guaranteed DC Safe Area: 1.5 Amps (Min) @ $V_{CE} = 40 \text{ Vdc}$
- Low $V_{CE(sat)}$: 1.0 Volt (Typ), 1.5 Volts (Max) @ 5.0 Amps
- Excellent Beta Linearity

APPLICATIONS

- Specified safe area of this series allows reliable design for inverters, converters, hammer, and servo drivers.
- Fast response makes it ideal for series regulators; high switching speeds enhance its use in switching regulators.
- Wide bandwidth and flat beta hold-up result in exceptional amplifier characteristics.

7.5 AMPERE POWER TRANSISTORS SILICON NPN


60-80 VOLTS
115 WATTS



MAXIMUM RATING


Rating	Symbol	2N3445 2N3447	2N3446 2N3448	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0	10	Vdc
Collector Current-Continuous	I_C	7.5		Adc
Base Current - Continuous	I_B	4.0		Adc
Total Device Dissipation	P_D	Figure 1, 2 Figure 1, 3		Watts
Operating Junction Temperature Range	T_J	-65 to +200		$^{\circ}\text{C}$

FIGURE 1 - POWER DERATING CURVE



These transistors are also subject to safe area curves as indicated by Figures 2, 3. Both limits are applicable and must be observed.

* Annular Semiconductors Patented by Motorola Inc.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050



Collector connected to case.
CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Emitter-Base Cutoff Current ($V_{EB} = 6 \text{ Vdc}$) ($V_{EB} = 10 \text{ Vdc}$)	I_{EBO}	—	—	0.25 0.25	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = 60 \text{ Vdc}, V_{BE} = -1 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE} = -1 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE} = -1 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE} = -1 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	—	—	0.1 1.0 0.1 1.0	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	—	1.0 1.0	mAdc
Collector-Base Breakdown Voltage ($I_C = 1 \text{ mAdc}, I_E = 0$)	BV_{CBO}	80 100	—	—	Vdc
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mAdc}, I_B = 0$)	$V_{CEO(sus)}$	60 80	—	—	Vdc
DC Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$) ($I_C = 3 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$) ($I_C = 5 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$)	h_{FE}	20 40 20 40	45 85 40 75	— — 60 120	—
Collector-Emitter Saturation Voltage ($I_C = 3 \text{ Adc}, I_B = 0.3 \text{ Adc}$) ($I_C = 5 \text{ Adc}, I_B = 0.5 \text{ Adc}$)	$V_{CE(sat)}$	—	0.6 0.8	1.5 1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 3 \text{ Adc}, I_B = 0.3 \text{ Adc}$) ($I_C = 5 \text{ Adc}, I_B = 0.5 \text{ Adc}$)	$V_{BE(sat)}$	—	1.0 1.0	1.5 1.5	Vdc
Base-Emitter Voltage ($I_C = 3 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$) ($I_C = 5 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$)	V_{BE}	—	1.0 1.0	1.5 1.4	Vdc
Small Signal Current Gain ($V_{CE} = 10 \text{ Vdc}, I_C = 0.5 \text{ Adc}, f = 1 \text{ KHz}$) ($V_{CE} = 10 \text{ Vdc}, I_C = 0.5 \text{ Adc}, f = 10 \text{ MHz}$)	h_{fe}	20 40 1.0	— — 1.6	100 200 —	—
Common Base Output Capacitance ($V_{CB} = 10 \text{ Vdc}, f = 0.1 \text{ MHz}$)	C_{ob}	—	260	400	pf
Switching Times ($V_{CC} = 25 \text{ Vdc}, R_L = 5 \text{ ohms}, I_C = 5 \text{ A}, I_{B1} = I_{B2} = 0.5 \text{ A}$) Delay Time plus Rise Time Storage Time Fall Time	$t_d + t_r$ t_s t_f	— — —	0.15 0.9 0.15	0.35 2.0 0.35	μs



SAFE OPERATING AREAS



The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Duty cycle of the excursions make no significant change in these safe areas.) To insure operation below the maximum T_J , the power-temperature derating curve must be observed for both steady state and pulse power conditions.

FIGURE 4 - BASE CURRENT-VOLTAGE VARIATIONS




FIGURE 6 - BASE-EMITTER SATURATION VOLTAGE VARIATIONS











FIGURE 5 - COLLECTOR CURRENT-VOLTAGE VARIATIONS



4

FIGURE 7 – COLLECTOR-EMITTER SATURATION VOLTAGE VARIATIONS



4

FIGURE 8 - COLLECTOR CURRENT versus BASE CURRENT





FIGURE 9 - CURRENT GAIN VARIATIONS





FIGURE 10 – TYPICAL SWITCHING TIMES





FIGURE 11 – ACTIVE REGION TIME CONSTANT




FIGURE 12 – RISE TIME FACTOR




FIGURE 13 – COLLECTOR-EMITTER LEAKAGE CURRENT versus BASE-EMITTER RESISTANCE





FIGURE 14 – JUNCTION CAPACITANCE versus REVERSE JUNCTION VOLTAGE



2N3583 thru 2N3585, 2N4240 NPN

2N6420 thru 2N6423 PNP

COMPLEMENTARY MEDIUM-POWER HIGH VOLTAGE POWER TRANSISTORS

... designed for high-speed switching and linear amplifier applications for high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage – $V_{CE(sus)} = 175$ to 300 Vdc @ $I_C = 200$ mAdc
- Second Breakdown Collector Current – $I_{s/b} = 350$ mAdc @ $V_{CE} = 100$ Vdc – NPN
= 150 mAdc @ $V_{CE} = 100$ Vdc – PNP
- Usable DC Current Gain to 2.0 Adc

*MAXIMUM RATINGS

Rating	Symbol	2N3583 2N6420	2N3584 2N6421	2N3585 2N6422	2N4240 2N6423	Unit
Collector-Emitter Voltage	V_{CEO}	175	250	300	300	Vdc
Collector-Base Voltage	V_{CB}	250	375	500	500	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →				Vdc
Collector Current – Continuous –Peak (1)	I_C	1.0	← 2.0 →		—	Adc
		5.0	← 5.0 →		—	Adc
Base Current	I_B	← 1.0 →				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$, Derate above 25°C	P_D	← 35 →				Watts
		← 0.2 →				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →				$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	5.0	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle $\leq 10\%$.

1.0 AND 2.0 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

250-500 VOLTS
35 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N3583 thru 2N3585 • 2N4240 – NPN
2N6420 thru 2N6423 – PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	NPN	PNP	Symbol	NPN		PNP		Unit			
				Min	Max	Min	Max				
*OFF CHARACTERISTICS (1)											
Collector-Emitter Sustaining Voltage ($I_C = 200 \text{ mA dc}$, $I_B = 0$) NPN ($I_C = 50 \text{ mA dc}$, $I_B = 0$) PNP	2N3583	2N6420	$V_{CE(sus)}$	175	–	175	–	Vdc			
	2N3584	2N6421		250	–	250	–				
	2N3585	2N6422		300	–	300	–				
	2N4240	2N6423		300	–	300	–				
Collector Cutoff Current ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$)	2N3583	2N6420	I_{CEO}	–	10	–	10	mA dc			
	2N3584	2N6421		–	5.0	–	5.0				
	2N3585	2N6422		–	5.0	–	5.0				
	2N4240	2N6423		–	5.0	–	5.0				
Collector Cutoff Current ($V_{CE} = 225 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 340 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 450 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 225 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 300 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N3583	2N6420	I_{CEX}	–	1.0	–	1.0	mA dc			
	2N3584	2N6421		–	1.0	–	1.0				
	2N3585	2N6422		–	1.0	–	1.0				
	2N4240	2N6423		–	2.0	–	2.0				
	2N3583	2N6420		–	3.0	–	3.0				
	2N3584	2N6421		–	3.0	–	3.0				
	2N3585	2N6422		–	3.0	–	3.0				
	2N4240	2N6423		–	5.0	–	5.0				
	Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)	2N3583		2N6420	I_{EBO}	–	5.0		–	5.0	mA dc
		2N3584		2N6421		–	0.5		–	0.5	
2N3585		2N6422	–	0.5		–	0.5				
2N4240		2N6423	–	0.5		–	0.5				

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$) * ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$) * ($I_C = 0.75 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 0.75 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$) * ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$)	All	All	h_{FE}	40	–	40	–	–
	2N3583	2N6420		40	200	40	200	
	2N4240	2N6423		10	100	10	100	
	2N4240	2N6423		30	150	30	150	
	2N3584	2N6421		8.0	80	8.0	80	
	2N3585	2N6422		8.0	80	8.0	80	
	2N3583*	2N6420		10	–	10	–	
2N3584	2N6421	25	100	25	100			
2N3585	2N6422	25	100	25	100			
*Collector-Emitter Saturation Voltage ($I_C = 0.75 \text{ Adc}$, $I_B = 75 \text{ mA dc}$) ($I_C = 1.0 \text{ Adc}$, $I_B = 125 \text{ mA dc}$)	2N4240	2N6423	$V_{CE(sat)}$	–	1.0	–	1.0	Vdc
	2N3583	2N6420		–	5.0	–	5.0	
	2N3584	2N6421		–	0.75	–	0.75	
	2N3585	2N6422		–	0.75	–	0.75	
*Base-Emitter Saturation Voltage ($I_C = 0.75 \text{ Adc}$, $I_B = 75 \text{ mA dc}$) ($I_C = 1.0 \text{ Adc}$, $I_B = 100 \text{ mA dc}$)	2N4240	2N6423	$V_{BE(sat)}$	–	1.8	–	1.8	Vdc
	2N3584	2N6421		–	1.4	–	1.4	
	2N3585	2N6422		–	1.4	–	1.4	
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$)	All	All	$V_{BE(on)}$	–	1.4	–	1.4	Vdc

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle \leq 2%.

4

2N3583 thru 2N3585 • 2N4240 – NPN
2N6420 thru 2N6423 – PNP


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	NPN	PNP	Symbol	NPN		PNP		Unit
				Min	Max	Min	Max	
DYNAMIC CHARACTERISTICS								
*Current Gain – Bandwidth Product ⁽¹⁾ ($I_C = 200\text{ mA dc}$, $V_{CE} = 10\text{ V dc}$, $f_{\text{test}} = 5.0\text{ MHz}$)	2N3583 2N3584 2N3585 2N4240	2N6420 2N6421 2N6422 2N6423	f_T	10 15	–	10 15	–	MHz
Output Capacitance ($V_{CB} = 10\text{ V dc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	All		C_{ob}	–	120	–	120	pF
*Small-Signal Current Gain ($I_C = 100\text{ mA dc}$, $V_{CE} = 30\text{ V dc}$, $f = 1.0\text{ kHz}$)	2N3583	2N6420	h_{fe}	25	350	25	350	–
*SWITCHING CHARACTERISTICS								
Rise Time ($V_{CC} = 200\text{ V dc}$, $I_C = 1.0\text{ A dc}$, $R_L = 200\text{ Ohms}$, $I_{B1} = 100\text{ mA dc}$) ($V_{CC} = 200\text{ V dc}$, $I_C = 0.75\text{ A dc}$, $R_L = 267\text{ Ohms}$, $I_{B1} = 75\text{ mA dc}$)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t_r	–	3.0 0.5	–	3.0 0.5	μs
Storage Time ($V_{CC} = 200\text{ V dc}$, $I_C = 1.0\text{ A dc}$, $I_{B1} = I_{B2} = 100\text{ mA dc}$) ($V_{CC} = 200\text{ V dc}$, $I_C = 0.75\text{ A dc}$, $I_{B1} = I_{B2} = 75\text{ mA dc}$)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t_s	–	4.0 6.0	–	4.0 6.0	μs
Fall Time ($V_{CC} = 200\text{ V dc}$, $I_C = 1.0\text{ A dc}$, $I_{B1} = I_{B2} = 100\text{ mA dc}$) ($V_{CC} = 200\text{ V dc}$, $I_C = 0.75\text{ A dc}$, $I_{B1} = I_{B2} = 75\text{ mA dc}$)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t_f	–	3.0 3.0	–	3.0 3.0	μs
Second Breakdown Collector Current ($V_{CE} = 100\text{ V dc}$)	All	All	$I_{s/b}$	350	–	150	–	mA dc

*Indicates JEDEC Registered Data

(1) $f_T = |h_{fe}| \cdot f_{\text{test}}$

FIGURE 1 – SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS

D1 MUST BE FAST RECOVERY TYPE, eg:

MBD5300 USED ABOVE $I_B \approx 100\text{ mA}$

MSD6100 USED BELOW $I_B \approx 100\text{ mA}$

FOR t_f and t_r , D1 IS DISCONNECTED AND $V_2 = 0$.

FOR PNP TEST CIRCUIT, REVERSE DIODE AND VOLTAGE POLARITIES

2N3583 thru 2N3585 • 2N4240 – NPN
 2N6420 thru 2N6423 – PNP

NPN
 2N3583 thru 2N3585, 2N4240

PNP
 2N6420 thru 2N6423

FIGURE 2 – TURN-ON TIME





FIGURE 3 – TURN-OFF TIME





FIGURE 4 – CURRENT-GAIN – BANDWIDTH PRODUCT




FIGURE 5 – CAPACITANCE





FIGURE 6 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 7 – 2N3583 thru 2N3585, 2N4240




FIGURE 8 – 2N6420 thru 2N6423





FIGURE 9 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 7 and 8 is based on $T_C = 25^\circ C$; $T_{j(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 9.

$T_{j(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 7 and 8 may be found at any case temperature by using the appropriate curve on Figure 9.

2N3583 thru 2N3585 • 2N4240 – NPN
 2N6420 thru 2N6423 – PNP

NPN
 2N3583 thru 2N3585, 2N4240




FIGURE 10 – DC CURRENT GAIN

PNP
 2N6420 thru 2N6423




FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES



NOTE: DC CURRENT LIMIT FOR 2N3583, 2N6420 is 1.0 Amp.

2N3583 thru 2N3585 • 2N4240 – NPN
 2N6420 thru 2N6423 – PNP

NPN
 2N3583 thru 2N3585, 2N4240

PNP
 2N6420 thru 2N6423

FIGURE 13 – TEMPERATURE COEFFICIENTS





FIGURE 14 – COLLECTOR CUTOFF REGION







FIGURE 15 – BASE CUTOFF REGION



4

SILICON NPN POWER TRANSISTORS


... designed for medium-speed switching and amplifier applications.
These devices feature:

- Total Switching Time at 3 A typically 1.15 μ s
- Gain Ranged Specified at 1 A and 3 A
- Low $V_{CE(sat)}$: typically 0.5V at $I_C = 5A$ and $I_B = 0.5A$
- Excellent Safe Operating Areas
- Complement to 2N3789-92

10 AMPERE

POWER TRANSISTORS SILICON NPN


60-80 VOLTS
150 WATTS




MAXIMUM RATINGS

Rating	Symbol	2N3713 2N3715	2N3714 2N3716	Unit
Collector-Base Voltage	V_{CB}	80	100	Volts
Collector-Emitter Voltage	V_{CEO}	60	80	Volts
Emitter-Base Voltage	V_{EB}	7.0	7.0	Volts
Collector Current (Continuous)	I_C	10	10	Amps
Base Current (Continuous)	I_B	4.0	4.0	Amps
Power Dissipation	P_D	150	150	Watts
Thermal Resistance	θ_{JC}	1.17	1.17	$^{\circ}C/W$
Operating Junction and Storage Temperature Range	T_J and T_{stg}	-65 to +200		$^{\circ}C$

FIGURE 1 - POWER-TEMPERATURE DERATING CURVE



Safe Area Limits are indicated by Figures 12, 13. Both limits are applicable and must be observed.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Emitter-Base Cutoff Current ($V_{EB} = 7\text{ Vdc}$)	I_{EBO}	—	5	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = 80\text{ Vdc}$, $V_{BE} = -1.5\text{ Vdc}$) ($V_{CE} = 100\text{ Vdc}$, $V_{BE} = -1.5\text{ Vdc}$) ($V_{CE} = 60\text{ Vdc}$, $V_{BE} = -1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80\text{ Vdc}$, $V_{BE} = -1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	1 1 10 10	mAdc
Collector-Emitter Sustaining Voltage* ($I_C = 200\text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}^*$	60 80	—	Vdc
DC Current Gain* ($I_C = 1\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$) ($I_C = 3\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$)	h_{FE}^*	25 50 15 30	90 150 — —	—
Collector-Emitter Saturation Voltage* ($I_C = 5\text{ Adc}$, $I_B = 0.5\text{ Adc}$)	$V_{CE(sat)}^*$	—	1.0 0.8	Vdc
Base-Emitter Saturation Voltage* ($I_C = 5\text{ Adc}$, $I_B = 0.5\text{ Adc}$)	$V_{BE(sat)}^*$	—	2.0 1.5	Vdc
Base-Emitter Voltage* ($I_C = 3\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$)	V_{BE}^*	—	1.5	Vdc
Small Signal Current Gain ($V_{CE} = 10\text{ Vdc}$, $I_C = 0.5\text{ Adc}$, $f = 1\text{ MHz}$)	h_{fe}	4	—	—
Switching Times (Figure 2) ($I_C = 5\text{ A}$, $I_{B1} = I_{B2} = 0.5\text{ Adc}$)		Typ		μs
Rise Time	t_r	0.45		
Storage Time	t_s	0.3		
Fall Time	t_f	0.4		

*Use sweep test to prevent overheating

FIGURE 2 – TYPICAL SWITCHING TIMES







FIGURE 3 - COLLECTOR CURRENT versus BASE CURRENT



4

FIGURE 4 - BASE CURRENT-VOLTAGE VARIATIONS





FIGURE 5 - COLLECTOR CURRENT-VOLTAGE VARIATIONS



NOTE 1. Dotted line indicates metered base current plus the I_{CBO} of the transistor at 175°C.
 NOTE 2. Pulse test: pulse width $\approx 200 \mu\text{sec}$, duty cycle $\approx 1.5\%$

4

FIGURE 6 - COLLECTOR-EMITTER SATURATION VOLTAGE VARIATIONS




FIGURE 7 - BASE-EMITTER SATURATION VOLTAGE VARIATIONS




FIGURE 8 - COLLECTOR CURRENT versus BASE-EMITTER VOLTAGE




FIGURE 9 - COLLECTOR CURRENT versus BASE-EMITTER RESISTANCE




FIGURE 10 – CURRENT GAIN VARIATIONS






FIGURE 11 – CURRENT GAIN – BANDWIDTH PRODUCT versus COLLECTOR CURRENT



SAFE OPERATING AREAS

FIGURE 12 — 2N3713, 2N3715





FIGURE 13 — 2N3714, 2N3716



V_{CE} , COLLECTOR-EMITTER VOLTAGE (VOLTS)

The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Duty cycle of the excursions make no signifi-

cant change in these safe areas.) To insure operation below the maximum T_J , the power-temperature derating curve must be observed for both steady state and pulse power conditions.

2N3719, 2N3720 (SILICON)

2N3867, 2N3868

2N6303

SILICON PNP POWER TRANSISTORS


... designed for high-speed, medium-current switching and high-frequency amplifier applications.

- Collector-Emitter Sustaining Voltage –
 - $V_{CE(sus)}$ = 40 Vdc (Min) – 2N3719, 2N3867
 - = 60 Vdc (Min) – 2N3720, 2N3868
 - = 80 Vdc (Min) – 2N6303
- DC Current Gain –
 - h_{FE} = 25-180 @ $I_C = 1.0$ Adc – 2N3719, 2N3720
 - = 40-200 @ $I_C = 1.5$ Adc – 2N3867
 - = 30-150 @ $I_C = 1.5$ Adc – 2N3868, 2N6303
- Low Collector-Emitter Saturation Voltage –
 - $V_{CE(sat)}$ = 0.75 Vdc @ $I_C = 1.0$ Adc – 2N3719, 2N3720
 - = 0.75 Vdc @ $I_C = 1.5$ Adc – 2N3867, 2N3868, 2N6303
- High Current-Gain – Bandwidth Product –
 - $f_T = 90$ MHz (Typ)
- 2N3867 JAN and 2N3868 JAN also Available

3 AMPERE

POWER TRANSISTORS
PNP SILICON

40, 60, 80 VOLTS
6 WATTS



4

*MAXIMUM RATINGS



Rating	Symbol	2N3719 2N3867	2N3720 2N3868	2N6303	Unit
Collector-Emitter Voltage	V_{CE}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	4.0			Vdc
Collector Current – Continuous	I_C	3.0			Adc
Peak		10			
Base Current	I_B	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	6.0	6.0	6.0	Watts
Derate above 25°C		34.3			mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.0	1.0	1.0	Watt
Derate above 25°C		5.71			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J, T_{stg}}$	-65 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	29	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	175	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.51	9.40	0.335	0.370
B	7.75	8.51	0.305	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	5.08 BSC		0.200 BSC	
H	0.711	0.864	0.028	0.034
J	0.734	1.14	0.029	0.045
K	38.10	—	1.500	—
L	6.35	—	0.250	—
M	45° BSC		45° BSC	
N	2.54 BSC		0.100 BSC	
P	—	1.27	—	0.050
R	2.54	—	0.100	—
S	—	0.179	—	0.007

All JEDEC dimensions and notes apply.
CASE 31-03
TO-5

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 20 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	40	—	Vdc
2N3867		60	—	
2N3868		80	—	
2N6303				
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	40	—	Vdc
2N3867		60	—	
2N3868		80	—	
2N6303				
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	4.0	—	Vdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE}(\text{off}) = 2.0 \text{ Vdc}$)	I_{CEX}	—	1.0	μAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	—	150	μAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 500 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	50	—	—
2N3867		35	—	
2N3868, 2N6303				
($I_C = 1.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		40	200	
2N3867		30	150	
2N3868, 2N6303				
($I_C = 2.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)		25	—	
2N3867		20	—	
2N3868, 2N6303				
($I_C = 3.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)		20	—	
2N3867				
2N3868, 2N6303				
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$)	$V_{CE(\text{sat})}$	—	0.5	Vdc
($I_C = 1.5 \text{ Adc}$, $I_B = 150 \text{ mAdc}$)		—	0.75	
($I_C = 2.5 \text{ Adc}$, $I_B = 250 \text{ mAdc}$)		—	1.3	
Base-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$)	$V_{BE(\text{sat})}$	—	1.0	Vdc
($I_C = 1.5 \text{ Adc}$, $I_B = 150 \text{ mAdc}$)		0.9	1.4	
($I_C = 2.5 \text{ Adc}$, $I_B = 250 \text{ mAdc}$)		—	2.0	
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product (2) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f_{\text{test}} = 20 \text{ MHz}$)	f_T	60	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	120	pF
Input Capacitance ($V_{EB} = 3.0 \text{ Vdc}$, $I_C = 0$, $f = 0.1 \text{ MHz}$)	C_{ib}	—	1000	pF
SWITCHING CHARACTERISTICS				
Delay Time ($V_{CC} = 30 \text{ Vdc}$, $V_{BE}(\text{off}) = 0$, $I_C = 1.5 \text{ Adc}$, $I_{B1} = 150 \text{ mAdc}$)	t_d	—	35	ns
Rise Time	t_r	—	65	ns
Storage Time ($V_{CC} = 30 \text{ Vdc}$, $I_C = 1.5 \text{ Adc}$, $I_{B1} = I_{B2} = 150 \text{ mAdc}$)	t_s	—	325	ns
Fall Time	t_f	—	75	ns

* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{\text{test}}$

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 20 \text{ mA}, I_B = 0$)	$V_{CEO(sus)}$	40 60	— —	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 2.0 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 2.0 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 2.0 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 2.0 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	— — —	10 10 1.0 1.0	μAdc mA
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0$)	I_{CBO}	— —	10 10	μAdc
Emitter Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mA

ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 500 \text{ mA}, V_{CE} = 1.5 \text{ Vdc}$) ($I_C = 1.0 \text{ A}, V_{CE} = 1.5 \text{ Vdc}$) ($I_C = 1.0 \text{ A}, V_{CE} = 1.5 \text{ Vdc}, T_C = -40^\circ\text{C}$)	h_{FE}	20 25 15	— 180 —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ A}, I_B = 100 \text{ mA}, T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$) ($I_C = 3.0 \text{ A}, I_B = 300 \text{ mA}, T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$)	$V_{CE(sat)}$	— —	0.75 1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ A}, I_B = 100 \text{ mA}, T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$) ($I_C = 3.0 \text{ A}, I_B = 300 \text{ mA}, T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$)	$V_{BE(sat)}$	— —	1.5 2.3	Vdc


DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (2) ($I_C = 500 \text{ mA}, V_{CE} = 10 \text{ Vdc}, f_{test} = 30 \text{ MHz}$)	f_T	60	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	—	120	pF
Input Capacitance ($V_{EB} = 0.5 \text{ Vdc}, I_C = 0, f = 0.1 \text{ MHz}$)	C_{ib}	—	1000	pF

SWITCHING CHARACTERISTICS				
Turn-On Time ($V_{CC} = 12 \text{ Vdc}, V_{BE(off)} = 0, I_C = 1.0 \text{ A}, I_{B1} = 0.1 \text{ A}$)	t_{on}	—	100	ns
Turn-Off Time ($V_{CC} = 12 \text{ Vdc}, I_C = 1.0 \text{ A}, I_{B1} = I_{B2} = 100 \text{ mA}$)	t_{off}	—	400	ns

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2.0%. (2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



NOTE:

For information on Figures 3 and 6, R_B and R_C were varied to obtain desired test conditions.
For t_d and t_r specifications, remove diode and set $V_1 = 0$.

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESISTANCE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION



2N3738, 2N3739 NPN (SILICON) 2N6424, 2N6425 PNP

HIGH VOLTAGE COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for high-speed switching, linear amplifier applications, high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 225 \text{ Vdc @ } I_C = 5.0 \text{ mAdc (2N3738, 2N6424)}$
 $= 300 \text{ Vdc @ } I_C = 5.0 \text{ mAdc (2N3739, 2N6425)}$
- DC Current Gain –
 $h_{FE} = 40\text{-}200 @ I_C = 100 \text{ mAdc}$
- Current-Gain – Bandwidth Product –
 $f_T = 10 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- I_S/b Rated to 2.0 Amperes


*MAXIMUM RATINGS

Rating	Symbol	2N3738 2N6424	2N3739 2N6425	Unit
Collector-Emitter Voltage	V_{CEO}	225	300	Vdc
Collector-Base Voltage	V_{CB}	250	325	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous – Peak	I_C	1.0 2.0		Adc
Base Current – Continuous – Peak	I_B	0.50 1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.133		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7.5	$^\circ\text{C/W}$



*Indicates JEDEC Registered Data



1.0 AMPERE

POWER TRANSISTORS COMPLEMENTARY SILICON

225, 300 VOLTS
20 WATTS



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N3738, 2N3739 NPN/2N6424, 2N6425 PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 5.0 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	225 300	— —	Vdc
Collector-Emitter Cutoff Current ($V_{CE} = 125 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	0.25 0.25	mA _{dc}
Collector-Base Cutoff Current ($V_{CB} = 250 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 325 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— —	0.1 0.1	mA _{dc}
Collector Cutoff Current ($V_{CE} = 250 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 300 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 125 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$) ($V_{CE} = 200 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— — — —	0.5 0.5 1.0 1.0	mA _{dc}
Emitter-Base Cutoff Current ($V_{EB} = 6.0 \text{ Vdc}$)	I_{EBO}	—	0.1	mA _{dc}
*ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 50 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 100 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 250 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	30 40 25	— 200 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 250 \text{ mA}$, $I_B = 25 \text{ mA}$)	$V_{CE(sat)}$	—	2.5	Vdc
Base-Emitter "ON" Voltage (1) ($I_C = 100 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$)	$V_{BE(on)}$	—	1.0	Vdc
SMALL SIGNAL CHARACTERISTICS				
Current-Gain – Bandwidth Product (2) ($I_C = 100 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	f_T	10	—	MHz
*Output Capacitance ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	20	pF
*Small-Signal Current Gain ($I_C = 100 \text{ mA}$, $V_{CE} = 20 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	35	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

(2) $f_T = |h_{fe}| \cdot \text{frequency}$

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



R_B and R_C Varied to Obtain Desired Current Levels

For t_d and τ_r , D1 is disconnected and $V_2 = 0$

For PNP test circuit, reverse diode and voltage polarities.

4

NPN
2N3738, 2N3739

PNP
2N6424, 2N6425

FIGURE 3 – TURN-ON TIME





FIGURE 4 – TURN-OFF TIME





FIGURE 5 – CURRENT-GAIN – BANDWIDTH PRODUCT






FIGURE 6 – CAPACITANCE



4

FIGURE 7 - THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 8 - 2N3738, 2N3739





FIGURE 9 - 2N6424, 2N6425



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 8 and 9 is based on $T_C = 25^{\circ}\text{C}$; $T_{j(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{j(pk)} \leq 175^{\circ}\text{C}$. $T_{j(pk)}$ may be calculated from the data in Figure 7. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 8 and 9 may be found at any case temperature by using the appropriate curve on Figure 1.



2N3738, 2N3739 NPN/2N6424,2N6425 PNP

NPN
2N3738, 2N3739

PNP
2N6424, 2N6425

FIGURE 10 – DC CURRENT GAIN





FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGE



4

NPN
2N3738, 2N3739

PNP
2N6424, 2N6425

FIGURE 13 – TEMPERATURE COEFFICIENTS





FIGURE 14 – COLLECTOR CUTOFF REGION







FIGURE 15 – BASE CUTOFF REGION



2N3740,A

2N3741,A

4

MEDIUM-POWER PNP TRANSISTORS


... ideal for use as drivers, switches and medium-power amplifier applications. These devices feature:

- Low Saturation Voltage – $0.6 V_{CE(sat)}$ @ $I_C = 1.0$ Amp
- High Gain Characteristics – h_{FE} @ $I_C = 250$ mA: 30–100
- Excellent Safe Area Limits (See Figure 2)
- Low Collector Cutoff Current –
100 nA (Max) 2N3740A, 2N3741A
- Complementary to NPN 2N3766 (2N3740) and 2N3767 (2N3741)

POWER TRANSISTORS

PNP SILICON

60–80 VOLTS
25 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N3740 2N3740A	2N3741 2N3741A	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	7.0	7.0	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Collector Current – Continuous – Peak (Note 1)	I_C		4.0 10	A dc
Base Current	I_B		2.0	A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		25 0.143	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	–65 to +200		$^\circ\text{C}$


Note 1: See Figures 2

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2.
Both limits are applicable and must be observed.

* Indicates JEDEC Registered Data.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and and Notes Apply.

CASE 80–02
(TO-66)

2N3740, A, 2N3741, A

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Figure No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ^① ($I_C = 100 \text{ mA dc}, I_B = 0$)	2	$V_{CE(sus)}$ ^①	60 80	—	Vdc
Emitter Base Cutoff Current ($V_{EB} = 7.0 \text{ Vdc}$)	—	I_{EBO}	—	0.5 100	mA dc nA dc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$)	5, 6 ^②	I_{CEX}	—	100	$\mu\text{A dc}$
($V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$)			—	100	$\mu\text{A dc}$
($V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)			—	1.0	mA dc
($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)			—	0.5	mA dc
($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)			—	1.0	mA dc
Collector-Emitter Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	5, 6 ^②	I_{CEO}	—	1.0	mA dc
($V_{CE} = 60 \text{ Vdc}, I_B = 0$)			—	1.0	$\mu\text{A dc}$
($V_{CE} = 60 \text{ Vdc}, I_B = 0$)			—	1.0	$\mu\text{A dc}$
Collector Base Cutoff Current ($V_{CB} = 60 \text{ Vdc}, I_E = 0$)	—	I_{CBO}	—	100	$\mu\text{A dc}$
($V_{CB} = 60 \text{ Vdc}, I_E = 0$)			—	100	nA dc
($V_{CB} = 80 \text{ Vdc}, I_E = 0$)			—	100	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain ($I_C = 100 \text{ mA dc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 250 \text{ mA dc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mA dc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ A dc}, V_{CE} = 1.0 \text{ Vdc}$)	7	h_{FE} ^①	40 30 20 10	— 100	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ A dc}, I_B = 125 \text{ mA dc}$)	8, 9, 10	$V_{CE(sat)}$ ^①	—	0.6	Vdc
Base-Emitter Voltage ($I_C = 250 \text{ mA dc}, V_{CE} = 1.0 \text{ Vdc}$)	3, 4, 9, 10	V_{BE} ^①	—	1.0	Vdc

TRANSIENT CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 100 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	—	f_T	3.0 4.0 [†]	—	MHz
Common Base Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_C = 0, f = 100 \text{ kHz}$)	14	C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 50 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)	—	h_{fe}	25	—	—


*Indicates JEDEC Registered Data.

[†]Motorola guarantees this value in addition to the JEDEC registered data shown.

^① Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

^② Figures 5 and 6 apply to 2N3740 and 2N3741 only.

FIGURE 2 — ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

LARGE SIGNAL CHARACTERISTICS

FIGURE 3 - TRANSCONDUTANCE





FIGURE 4 - INPUT ADMITTANCE



"OFF" REGION CHARACTERISTICS

FIGURE 5 - TRANSCONDUTANCE





FIGURE 6 - EFFECTS OF BASE-EMITTER RESISTANCE



② Figures 5 and 6 apply to 2N3740 and 2N3741.

FIGURE 7 - THERMAL RESPONSE





FIGURE 8 - CURRENT GAIN



SATURATION REGION CHARACTERISTICS

FIGURE 9 - COLLECTOR SATURATION REGION




FIGURE 10 - "ON" VOLTAGES





FIGURE 11 - TEMPERATURE COEFFICIENTS



4

FIGURE 12 - TURN-ON TIME




FIGURE 13 - CAPACITANCE




FIGURE 14 - STORAGE TIME





FIGURE 15 - FALL TIME



2N3766 (SILICON) 2N3767

MEDIUM-POWER NPN SILICON TRANSISTORS

... for use in driver circuits, switching, and medium-power-amplifiers applications. These high performance devices feature:

- Low Saturation Voltage — $1.0 V_{CE(sat)}$ @ $I_C = 500$ mA
- High Gain Characteristics — $h_{FE} = 40-160$ @ $I_C = 500$ mA
- Packaged in the Compact, High-Efficiency TO-66 Case
- Complementary to PNP 2N3740 (2N3766) and 2N3741 (2N3767)


MAXIMUM RATINGS

Rating	Symbol	2N3766	2N3767	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current	I_C	4.0		Adc
Base Current	I_B	2.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20	0.133	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	7.5	$^\circ\text{C}/\text{W}$



FIGURE 1 - POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. Both limits are applicable and must be observed.

4 AMPERE POWER TRANSISTORS

NPN SILICON
60-80 VOLTS
20 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	-	0.360	-
P	-	1.27	-	0.050
Q	3.61	3.86	0.142	0.152
S	-	8.89	-	0.350
T	-	3.68	-	0.145
U	-	15.75	-	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N3766, 2N3767

ELECTRICAL CHARACTERISTICS (Tc = 25°C unless otherwise noted)

Characteristic	Figure No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Voltage (1) (I _C = 100 mA, I _B = 0)	2	BV _{CEO}	60 80	—	Vdc
Emitter-Base Cutoff Current (V _{EB} = 6.0 Vdc)	—	I _{EB0}	—	0.75	mA
Collector Cutoff Current (V _{CE} = 80 Vdc, V _{BE} = 1.5 Vdc)	4, 6	I _{CEX}	—	0.1	mA
(V _{CE} = 100 Vdc, V _{BE} = 1.5 Vdc)	2N3766 2N3767		—	0.1	
(V _{CE} = 50 Vdc, V _{BE} = 1.5 Vdc, T _C = 150°C)	2N3766		—	1.0	
(V _{CE} = 70 Vdc, V _{BE} = 1.5 Vdc, T _C = 150°C)	2N3767		—	1.0	
Collector-Emitter Cutoff Current (V _{CE} = 60 Vdc, I _B = 0)	6	I _{CEO}	—	0.7	mA
(V _{CE} = 80 Vdc, I _B = 0)	2N3766 2N3767		—	0.7	
Collector-Base Cutoff Current (V _{CB} = 80 Vdc, I _E = 0)	4	I _{CBO}	—	0.1	mA
(V _{CB} = 100 Vdc, I _E = 0)	2N3766 2N3767		—	0.1	

ON CHARACTERISTICS


DC Current Gain (I _C = 50 mA, V _{CE} = 5.0 Vdc)	7	h _{FE}	30	—	—
(I _C = 500 mA, V _{CE} = 5.0 Vdc)			40	160	
(I _C = 1.0 A, V _{CE} = 10 Vdc)			20	—	
Collector-Emitter Saturation Voltage (I _C = 1.0 A, I _B = 0.1 A)	8,9	V _{CE(sat)}	—	2.5	Vdc
(I _C = 500 mA, I _B = 50 mA)			—	1.0	
Base-Emitter Voltage (I _C = 1.0 A, V _{CE} = 10 Vdc)	3, 5, 9	V _{BE}	—	1.5	Vdc

TRANSIENT CHARACTERISTICS

Current-Gain - Bandwidth Product (I _C = 500 mA, V _{CE} = 10 Vdc, f = 10 MHz)	—	f _T	10	—	MHz
Common-Base Output Capacitance (V _{CB} = 10 Vdc, I _C = 0 A, f = 100 kHz)	13	C _{ob}	—	50	pF
Small-Signal Current Gain (I _C = 100 mA, V _{CE} = 10 Vdc, f = 1.0 kHz)	—	h _{fe}	40	—	—

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 - ACTIVE REGION SAFE AREAS



The Safe Operating Area Curves indicate I_C-V_{CE} limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Case temperature and duty cycle of the excursions make no significant change in these safe areas.) The load line may exceed the BV_{CEO} voltage limit only if the collector current has been reduced to 20 mA or less before or at the BV_{CE(s)} limit; then and only then may the load line be extended to the absolute maximum voltage rating of BV_{CEO}. To insure operation below the maximum T_J, the power-temperature derating curve must be observed for both steady state and pulse power conditions.

LARGE SIGNAL CHARACTERISTICS

FIGURE 3 - TRANSCONDUCTANCE





FIGURE 5 - INPUT ADMITTANCE



CUT-OFF CHARACTERISTICS

FIGURE 4 - TRANSCONDUCTANCE





FIGURE 6 - EFFECT OF BASE-EMITTER RESISTANCE



4

FIGURE 7 - CURRENT GAIN




FIGURE 8 - COLLECTOR SATURATION REGION




FIGURE 9 - "ON" VOLTAGES





FIGURE 10 - TEMPERATURE COEFFICIENTS



TRANSIENT CHARACTERISTICS

($T_j = 25^\circ\text{C}$)

FIGURE 11 – TURN-ON TIME




FIGURE 12 – TURN-OFF TIME




FIGURE 13 – CAPACITANCE




FIGURE 14 – EQUIVALENT CIRCUIT FOR MEASURING DELAY AND RISE TIME





FIGURE 15 – EQUIVALENT CIRCUIT FOR MEASURING STORAGE AND FALL TIMES



2N3771 2N3772 2N6257

HIGH POWER NPN SILICON POWER TRANSISTORS

... designed for linear amplifiers, series pass regulators, and inductive switching applications.

- Forward Biased Second Breakdown Current Capability

$$I_{S/b} = 3.75 \text{ A dc @ } V_{CE} = 40 \text{ V dc} - 2N3771$$

$$= 2.5 \text{ A dc @ } V_{CE} = 60 \text{ V dc} - 2N3772$$

$$= 3.75 \text{ A dc @ } V_{CE} = 40 \text{ V dc} - 2N6257$$


*MAXIMUM RATINGS

Rating	Symbol	2N3771	2N3772	2N6257	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	40	Vdc
Collector-Emitter Voltage	V_{CEX}	50	80	50	Vdc
Collector-Base Voltage	V_{CB}	50	100	50	Vdc
Emitter-Base Voltage	V_{EB}	5.0	7.0	5.0	Vdc
Collector Current — Continuous	I_C	15	10	20	A dc
Peak		30	30	30	
Base Current — Continuous	I_B	7.5	5.0	5.0	A dc
Peak		15	15	15	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	150			Watts
Derate above 25°C		0.855			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N3771, 2N3772, 2N6257	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C/W}$



* Indicates JEDEC Registered Data



20 and 30 AMPERE

POWER TRANSISTORS NPN SILICON

40 and 60 VOLTS
150 WATTS



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	28.67	—	1.050

Collector connected to case.

CASE 11-01



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
*Collector-Emitter Sustaining Voltage (1) ($I_C = 0.2 \text{ Adc}, I_B = 0$)	2N3771 2N3772 2N6257	$V_{CE(sus)}$	40 60 40	— — —	Vdc
Collector-Emitter Sustaining Voltage ($I_C = 0.2 \text{ Adc}, V_{EB(off)} = 1.5 \text{ Vdc}, R_{BE} = 100 \text{ Ohms}$)	2N3771 2N3772 2N6257	$V_{CEX(sus)}$	50 80 50	— — —	Vdc
Collector-Emitter Sustaining Voltage ($I_C = 0.2 \text{ Adc}, R_{BE} = 100 \text{ Ohms}$)	2N3771 2N3772 2N6257	$V_{CER(sus)}$	45 70 45	— — —	Vdc
*Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 50 \text{ Vdc}, I_B = 0$) ($V_{CE} = 25 \text{ Vdc}, I_B = 0$)	2N3771 2N3772 2N6257	I_{CEO}	— — —	10 10 10	mAdc
*Collector Cutoff Current ($V_{CE} = 50 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 100 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 45 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 30 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 45 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	2N3771 2N3772 2N6257 2N3771 2N3772 2N6257	I_{CEV}	— — — — — —	2.0 5.0 4.0 10 10 20	mAdc
*Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}, I_E = 0$) ($V_{CB} = 100 \text{ Vdc}, I_E = 0$)	2N3771 2N6257 2N3772	I_{CBO}	— — —	2.0 4.0 5.0	mAdc
*Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$) ($V_{BE} = 7.0 \text{ Vdc}, I_C = 0$)	2N3771 2N6257 2N3772	I_{EBO}	— — —	5.0 10 5.0	mAdc
*ON CHARACTERISTICS					
DC Current Gain (1) ($I_C = 15 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 30 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 20 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	2N3771 2N3772 2N6257 2N3771 2N3772 2N6257	h_{FE}	15 15 5.0 5.0 5.0 5.0	60 60 — — — —	—
Collector-Emitter Saturation Voltage ($I_C = 15 \text{ Adc}, I_B = 1.5 \text{ Adc}$) ($I_C = 10 \text{ Adc}, I_B = 1.0 \text{ Adc}$) ($I_C = 8.0 \text{ Adc}, I_B = 0.8 \text{ Adc}$) ($I_C = 30 \text{ Adc}, I_B = 6.0 \text{ Adc}$) ($I_C = 20 \text{ Adc}, I_B = 4.0 \text{ Adc}$)	2N3771 2N3772 2N6257 2N3771 2N3772 2N6257	$V_{CE(sat)}$	— — — — — —	2.0 1.4 1.5 4.0 4.0 4.0	Vdc
Base-Emitter On Voltage ($I_C = 15 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	2N3771 2N3772 2N6257	$V_{BE(on)}$	— — —	2.7 2.2 2.2	Vdc
*DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 50 \text{ kHz}$)		f_T	0.2	—	MHz
Small-Signal Current Gain ($I_C = 1.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f = 1.0 \text{ kHz}$)		h_{fe}	40	—	—
SECOND BREAKDOWN					
Second Breakdown Energy with Base Forward Biased, $t = 1.0 \text{ s}$ (non-repetitive) ($V_{CE} = 40 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$)	2N3771 2N6257 2N3772	I_S/b	3.75 3.75 2.5	— — —	Adc

*Indicates JEDEC Registered Data

(1) Pulse Test: 300 μs , Rep. Rate 60 cps.

FIGURE 2 — THERMAL RESPONSE — 2N3771, 2N3772, 2N6257





FIGURE 3 — ACTIVE-REGION SAFE OPERATING AREA — 2N3771, 2N3772, 2N6257



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Figure 3 is based upon JEDEC registered Data. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data of Figure 2. Using data of Figure 2 and the pulse power limits of Figure 3, $T_{J(pk)}$ will be found to be less than $T_{J(max)}$ for pulse widths of 1 ms and less. When using Motorola transistors, it is permissible to increase the pulse power limits until limited by $T_{J(max)}$.

FIGURE 4 — SWITCHING TIME TEST CIRCUIT




FIGURE 5 — TURN-ON TIME




FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 - "ON" VOLTAGES




FIGURE 11 - TEMPERATURE COEFFICIENTS





FIGURE 12 - COLLECTOR CUTOFF REGION



COMPLEMENTARY SILICON POWER TRANSISTORS

The 2N3773 and 2N6609 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc to dc converters or inverters.

- High Safe Operating Area (100% Tested)
150 W @ 100 V
- Completely Characterized for Linear Operation
- High DC Current Gain and Low Saturation Voltage
 $h_{fe} = 15$ (Min) @ 8 A, 4 V
 $V_{CE(sat)} = 1.4$ V (Max) @ $I_C = 8$ A, $I_B = 0.8$ A
- For Low Distortion Complementary Designs

*** MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	140	Vdc
Collector-Base Voltage	V_{CEX}	160	Vdc
Collector-Base Voltage	V_{CBO}	160	Vdc
Emitter-Base Voltage	V_{EBO}	7	Vdc
Collector Current – Continuous	I_C	16	Adc
– Peak (1)		30	
Base Current – Continuous	I_B	4	Adc
– Peak (1)		15	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 0.855	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data
 (1) Pulse Test: Pulse Width = 5ms, Duty Cycle < 10%.

**16 AMPERE
 COMPLEMENTARY
 POWER TRANSISTORS**

**140 VOLTS
 150 WATTS**



STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

Collector connected to case.
 CASE 11-01
 (TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS (1)				
*Collector-Emitter Breakdown Voltage ($I_C = 0.2 \text{ A dc}, I_B = 0$)	$V_{CEO(sus)}$	140	—	Vdc
*Collector-Emitter Sustaining Voltage ($I_C = 0.1 \text{ A dc}, V_{BE(off)} = 1.5 \text{ V dc}, R_{BE} = 100 \text{ Ohms}$)	$V_{CEX(sus)}$	160	—	Vdc
Collector-Emitter Sustaining Voltage ($I_C = 0.2 \text{ A dc}, R_{BE} = 100 \text{ Ohms}$)	$V_{CER(sus)}$	150	—	Vdc
*Collector Cutoff Current ($V_{CE} = 120 \text{ V dc}, I_B = 0$)	I_{CEO}	—	10	mAdc
*Collector Cutoff Current ($V_{CE} = 140 \text{ V dc}, V_{BE(off)} = 1.5 \text{ V dc}$ ($V_{CE} = 140 \text{ V dc}, V_{BE(off)} = 1.5 \text{ V dc}, T_C = 150^\circ\text{C}$)	I_{CEX}	—	2 10	mAdc
Collector Cutoff Current ($V_{CB} = 140 \text{ V dc}, I_E = 0$)	I_{CBO}	—	2	mAdc
*Emitter Cutoff Current ($V_{BE} = 7 \text{ V dc}, I_C = 0$)	I_{EBO}	—	5	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain *($I_C = 8 \text{ A dc}, V_{CE} = 4 \text{ V dc}$) ($I_C = 16 \text{ A dc}, V_{CE} = 4 \text{ V dc}$)	h_{FE}	15 5	60	—
Collector-Emitter Saturation Voltage *($I_C = 8 \text{ A dc}, I_B = 800 \text{ mAdc}$) ($I_C = 16 \text{ A dc}, I_B = 3.2 \text{ A dc}$)	$V_{CE(sat)}$	— —	1.4 4	Vdc
*Base-Emitter On Voltage ($I_C = 8 \text{ A dc}, V_{CE} = 4 \text{ V dc}$)	$V_{BE(on)}$	—	2.2	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common-Emitter Small-Signal, Short-Circuit, Forward Current Transfer Ratio ($I_C = 1 \text{ A}, f = 50 \text{ kHz}$)	$ h_{fe} $	4	—	—
*Small-Signal Current Gain ($I_C = 1 \text{ A dc}, V_{CE} = 4 \text{ V dc}, f = 1 \text{ kHz}$)	h_{fe}	40	—	—
SECOND BREAKDOWN CHARACTERISTICS				
Second Breakdown Collector Current with Base Forward Biased $t = 1 \text{ s}$ (non-repetitive), $V_{CE} = 100 \text{ V}$, See Figure 12	$I_{S/b}$	1.5	—	Adc

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

*Indicates JEDEC Registered Data

NPN

FIGURE 1 – DC CURRENT GAIN



PNP

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – "ON" VOLTAGE





FIGURE 6 – "ON" VOLTAGE



4

FIGURE 7 - TURN-ON SWITCHING TIMES - 2N3773, 2N6609




FIGURE 8 - TURN-OFF SWITCHING TIMES - 2N3773, 2N6609




FIGURE 9 - CURRENT-GAIN - BANDWIDTH PRODUCT - 2N3773, 2N6609




FIGURE 10 - CAPACITANCES - 2N3773, 2N6609






FIGURE 11 - THERMAL RESPONSE - 2N3773, 2N6609




4



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_{J(pk)} = 200^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ C$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



2N3789 thru 2N3792

SILICON PNP POWER TRANSISTORS


... designed for medium-speed switching and amplifier applications.
These devices feature:

- Total Switching Time @ 3 A \approx 1 μ s (typ)
- Two Gain Ranges:
h_{FE} (min) = 15 and 30 @ 3 A (2N3789, 2N3790)
25 and 50 @ 1 A (2N3791, 2N3792)
- Low V_{CE(sat)} = 0.5 V (typ) @ I_C = 4.0 A, I_B = 0.4 A
- Excellent Safe Area Limits
- Complementary NPN types available – 2N3713 thru 2N3716

MAXIMUM RATINGS

Characteristic	Symbol	2N3789 2N3791	2N3790 2N3792	Unit
Collector-Base Voltage	V _{CB}	60	80	Volts
Collector-Emitter Voltage	V _{CEO}	60	80	Volts
Emitter-Base Voltage	V _{EB}	7.0	7.0	Volts
Collector Current (Continuous)	I _C	10	10	Amps
Base Current (Continuous)	I _B	4.0	4.0	Amps
Power Dissipation	P _D	150	150	Watts
Thermal Resistance	θ_{JC}	1.17	1.17	$^{\circ}\text{C}/\text{W}$
Junction Operating and Storage Temperature Range	T _J , T _{stg}	-65 to +200		$^{\circ}\text{C}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE





Safe Area Limits are indicated by Figures 15, 16. Both limits are applicable and must be observed.


10 AMPERE

POWER TRANSISTORS
PNP SILICON

60-80 VOLTS
150 WATTS



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

4

LARGE SIGNAL CHARACTERISTICS – TYPE 2N3789, 2N3790
(PULSE TEST: pulse width $\approx 200 \mu\text{sec}$, duty cycle $\approx 1\%$)

FIGURE 3 – TRANSCONDUCTANCE




FIGURE 5 – CURRENT GAIN




FIGURE 4 – INPUT ADMITTANCE





FIGURE 6 – SATURATION REGION



NOTE 1. Dashed line indicates metered base current minus I_{CBO} of the transistor at 175°C .

LARGE SIGNAL CHARACTERISTICS – TYPE 2N3791, 2N3792

(PULSE TEST: pulse width $\approx 200 \mu\text{sec}$, dutv cycle $\approx 1\%$)

FIGURE 7 – TRANSCONDUCTANCE




FIGURE 9 – CURRENT GAIN




FIGURE 8 – INPUT ADMITTANCE





FIGURE 10 – SATURATION REGION



NOTE 1. Dashed line indicates metered base current minus I_{CBO} of the transistor at 175°C .



4

FIGURE 11 – CURRENT GAIN VARIATIONS




FIGURE 12 – CURRENT GAIN VARIATIONS




FIGURE 13 – SATURATION VOLTAGES





FIGURE 14 – TEMPERATURE COEFFICIENTS



SAFE OPERATING AREAS

FIGURE 15 — 2N3789, 2N3791





FIGURE 16 — 2N3790, 2N3792



The Safe Operating Area Curves indicate $I_c - V_{ce}$ limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short.

(Duty cycle of the excursions make no significant change in these safe areas.) To insure operation below the maximum T_J , the power-temperature derating curve must be observed for both steady state and pulse power conditions.

FIGURE 17 — CUT-OFF REGION TRANSCONDUCTANCE





FIGURE 18 — COLLECTOR CUT-OFF CURRENT versus BASE-EMITTER RESISTANCE



2N3902 NPN (SILICON)

HIGH VOLTAGE NPN SILICON TRANSISTORS

... designed for use in high-voltage inverters, converters, switching regulators and line operated amplifiers.

- High Collector-Emitter Voltage – $V_{CEX} = 700$ Vdc
- Excellent DC Current Gain –
 $h_{FE} = 10$ (Min) @ $I_C = 2.5$ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.8$ Vdc (Max) @ $I_C = 1.0$ Adc


*MAXIMUM RATINGS

Rating	Symbol	2N3902	Unit
Collector-Emitter Voltage	V_{CEO}	400	Vdc
Collector-Emitter Voltage	V_{CEX}	700	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	3.5	Adc
Base Current	I_B	2.0	Adc
Total Device Dissipation @ $T_C = 75^\circ\text{C}$ Derate above 75°C	P_D	100 1.33	Watts W/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +150	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.75	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data




3.5 AMPERE POWER TRANSISTORS NPN SILICON

400 VOLTS
100 WATTS



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.30	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01
TO-3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mA}$, $I_B = 0$) (See Figure 12)	$V_{CE(sus)}$	325	—	Vdc
Collector Cutoff Current ($V_{CE} = 400 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	0.25	—	mA _{dc}
Collector Cutoff Current ($V_{CE} = 700 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 400 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEX}	—	2.5 0.5	mA _{dc}
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mA _{dc}
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 2.5 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	30 10	90 —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$) ($I_C = 2.5 \text{ Adc}$, $I_B = 0.5 \text{ Adc}$)	$V_{CE(sat)}$	—	0.8 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$) ($I_C = 2.5 \text{ Adc}$, $I_B = 0.5 \text{ Adc}$)	$V_{BE(sat)}$	—	1.5 2.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain—Bandwidth Product ($I_C = 0.2 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$)	f_T	2.8	—	MHz

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – TURN-ON TIME






FIGURE 4 – THERMAL RESPONSE



4

FIGURE 5 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 - DC CURRENT GAIN




FIGURE 9 - "ON" VOLTAGES




FIGURE 10 - COLLECTOR CUT-OFF REGION




FIGURE 11 - TEMPERATURE COEFFICIENTS






FIGURE 12 - COLLECTOR-EMITTER SUSTAINING VOLTAGE TEST CIRCUITS AND LOAD LINES



2N4231A thru 2N4233A NPN (SILICON) 2N6312 thru 2N6314 PNP

COMPLEMENTARY SILICON MEDIUM-POWER TRANSISTORS

Designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.7 \text{ Vdc (Max) @ } I_C = 1.5 \text{ Adc}$
- Low Leakage Current – $I_{CEX} = 0.1 \text{ mAdc (Max)}$
- Excellent DC Current Gain – $h_{FE} = 25\text{-}100 \text{ @ } I_C = 1.5 \text{ Adc}$
- High Current Gain – Bandwidth Product – $f_T = 4.0 \text{ MHz @ } I_C = 0.25 \text{ Adc}$

4

5.0 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

40-60-80 VOLTS
75 WATTS

*MAXIMUM RATINGS




Rating	Symbol	2N4231A 2N6312	2N4232A 2N6313	2N4233A 2N6314	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 5.0 → ← 10 →			Adc
Base Current	I_B	← 2.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 75 → ← 0.43 →			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

* THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.32	$^\circ\text{C/W}$

* Indicates JEDEC registered data. (All values meet or exceed JEDEC registered data).

FIGURE 1 – POWER DERATING




STYLE 1:

PIN 1, BASE

2, EMITTER

CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mAdc, I _B = 0)	V _{CEO(sus)}	40 60 80	—	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0) (V _{CE} = 70 Vdc, I _B = 0)	I _{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEX}	— — — — — —	0.1 0.1 0.1 1.0 1.0 1.0	mAdc
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0) (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	— — —	0.05 0.05 0.05	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	0.5	mAdc
ON CHARACTERISTICS				
DC Current Gain (1) *(I _C = 0.5 Adc, V _{CE} = 2.0 Vdc) *(I _C = 1.5 Adc, V _{CE} = 2.0 Vdc) *(I _C = 3.0 Adc, V _{CE} = 2.0 Vdc) (I _C = 5.0 Adc, V _{CE} = 4.0 Vdc)	h _{FE}	40 25 10 4.0	— 100 — —	—
*Collector-Emitter Saturation Voltage (1) (I _C = 1.5 Adc, I _B = 0.15 Adc) (I _C = 3.0 Adc, I _B = 0.3 Adc) (I _C = 5.0 Adc, I _B = 1.25 Adc)	V _{CE(sat)}	— — —	0.7 2.0 4.0	Vdc
*Base-Emitter On Voltage (1) (I _C = 1.5 Adc, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	1.4	Vdc
*DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product (I _C = 0.5 Adc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	4.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	300	pF
Small-Signal Current Gain (I _C = 0.5 Adc, V _{CE} = 10 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

*Indicates JEDEC registered data.

(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

FIGURE 2 - SWITCHING TIME TEST CIRCUIT





FIGURE 3 - TURN "ON" TIME



2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN "OFF" TIME





FIGURE 7 - CAPACITANCE



2N4231A thru 2N4233A NPN , 2N6312 thru 2N6314 PNP

NPN
2N4231A thru 2N4233A

PNP
2N6312 thru 2N6314

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



4

2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

NPN
2N4231A thru 2N4233A

PNP
2N6312 thru 2N6314

FIGURE 11 - TEMPERATURE COEFFICIENTS





FIGURE 12 - COLLECTOR CUT-OFF REGION







FIGURE 13 - EFFECTS OF BASE-EMITTER RESISTANCE



4

2N4398 2N4399 2N5745

PNP SILICON HIGH-POWER TRANSISTORS

... designed for use in power amplifier and switching circuits.

- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 15 \text{ Adc (2N4398, 2N4399)}$
- DC Current Gain Specified – 1.0 to 30 Adc
- Complements to NPN 2N5301, 2N5302, 2N5303

20, 30 AMPERE POWER TRANSISTORS PNP SILICON

40–60–180 VOLTS
200 WATTS

*MAXIMUM RATINGS

Rating	Symbol	2N4398	2N4399	2N5745	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	30	30	20	Adc
Peak		50	50	50	
Base Current – Continuous	I_B	7.5			Adc
Peak		15			
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ ** Derate above 25°C	P_D	5.0			Watts
		28.6			mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	200			Watts
		1.15			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	35	$^\circ\text{C/W}$



*Indicates JEDEC Registered Data

**Motorola guarantees this data in addition to JEDEC Registered Data.

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 13. All limits are applicable and must be observed.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
(TO-3)

2N4398, 2N4399, 2N5745

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage(1) ($I_C = 200 \text{ mA dc}$, $I_B = 0$)	2N4398 2N4399 2N5745	$V_{CE0}(\text{sus})$	40 60 80	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 80 \text{ Vdc}$, $I_B = 0$)	2N4398 2N4399 2N5745	I_{CEO}	— — 5.0	mA dc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 30 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N4398 2N4399 2N5745 2N4398, 2N4399 2N5745	I_{CEX}	— — 5.0 — 10 — 10	mA dc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	2N4398 2N4399 2N5745	I_{CBO}	— — 1.0 — 1.0 — 1.0	mA dc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	5.0 mA dc
ON CHARACTERISTICS				
DC Current Gain(1) ($I_C = 1.0 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 10 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 15 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 20 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 30 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$)	All Types 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	h_{FE}	40 15 15 5.0 5.0	— — 60 — —
Collector-Emitter Saturation Voltage(1) ($I_C = 10 \text{ A dc}$, $I_B = 1.0 \text{ A dc}$) ($I_C = 15 \text{ A dc}$, $I_B = 1.5 \text{ A dc}$) ($I_C = 20 \text{ A dc}$, $I_B = 2.0 \text{ A dc}$) ($I_C = 20 \text{ A dc}$, $I_B = 4.0 \text{ A dc}$) ($I_C = 30 \text{ A dc}$, $I_B = 6.0 \text{ A dc}$)	2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	$V_{CE}(\text{sat})$	— — — — —	0.75 1.0 1.0 1.5 2.0 2.0 4.0 Vdc
Base-Emitter Saturation Voltage(1) ($I_C = 10 \text{ A dc}$, $I_B = 1.0 \text{ A dc}$)** ($I_C = 15 \text{ A dc}$, $I_B = 1.5 \text{ A dc}$) ($I_C = 20 \text{ A dc}$, $I_B = 2.0 \text{ A dc}$)** ($I_C = 20 \text{ A dc}$, $I_B = 4.0 \text{ A dc}$)	2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745	$V_{BE}(\text{sat})$	— — — —	1.6 1.7 1.85 2.0 2.5 2.5 Vdc
Base-Emitter On Voltage(1) ($I_C = 10 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 15 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 20 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 30 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$)	2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	$V_{BE}(\text{on})$	— — — —	1.5 1.7 2.5 3.0 Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product(2) ($I_C = 1.0 \text{ A dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	2N4398, 2N4399 2N5745	f_T	4.0 2.0	— — MHz
Small-Signal Current Gain ($I_C = 1.0 \text{ A dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	40	—
SWITCHING CHARACTERISTICS (See Figures 2 and 3)				
Rise Time $(V_{CC} = 30 \text{ Vdc}$, $I_C = 10 \text{ A dc}$, $I_{B1} = I_{B2} = 1.0 \text{ A dc}$)	2N4398, 2N4399 2N5745	t_r	— —	0.4 1.0 μs
Storage Time	2N4398, 2N4399 2N5745	t_s	— —	1.5 2.0 μs
Fall Time	2N4398, 2N4399 2N5745	t_f	— —	0.6 1.0 μs

* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

** Motorola Guarantees this Data in Addition to JEDEC Registered Data. (2) f_T is defined as the frequency at which $|h_{fe}|$ extrapolates to unity.

SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 2 — TURN-ON TIME





FIGURE 3 — TURN-OFF TIME



FOR CURVES OF FIGURES 5 & 6, R_B , R_C , & V_{CC} ARE VARIED. INPUT LEVELS ARE APPROXIMATELY AS SHOWN.

TYPICAL TRANSIENT CHARACTERISTICS

FIGURE 4 - CAPACITANCES




FIGURE 5 - TURN-ON TIME





FIGURE 6 - TURN-OFF TIME



TYPICAL "OFF" REGION CHARACTERISTICS

FIGURE 7 - TRANSCONDUCTANCE





FIGURE 8 - EFFECT OF BASE-EMITTER RESISTANCE



TYPICAL "ON" REGION CHARACTERISTICS

FIGURE 9 - DC CURRENT GAIN




FIGURE 10 - COLLECTOR SATURATION REGION




FIGURE 11 - "ON" VOLTAGES






FIGURE 12 - TEMPERATURE COEFFICIENTS



RATINGS AND THERMAL DATA

FIGURE 13 – ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 13 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 14. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



FIGURE 14 – THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



DUTY CYCLE $D = t_1 f = \frac{t_1}{t_p}$
 PEAK PULSE POWER P_p

A train of periodical power pulses can be represented by the model as shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 14 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 14 by the steady state value $\theta_{JC}(\infty)$.

Example:

The 2N4398 is dissipating 100 watts under the following conditions: $t_1 = 1.0$ ms, $t_p = 5.0$ ms. ($D = 0.2$)

Using Figure 14, at a pulse width of 1.0 ms and $D = 0.2$, the reading of $r(t)$ is 0.28.

The peak rise in junction temperature is therefore

$$\Delta T = r(t) \times P_p \times \theta_{JC}(\infty) = 0.28 \times 100 \times 0.875 = 24.5^\circ\text{C}$$

2N4877 (SILICON)


MEDIUM-POWER NPN SILICON TRANSISTOR

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 4.0 \text{ Amp}$
- DC Current Gain Specified to 4 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications.

4 AMPERE POWER TRANSISTOR

NPN SILICON
60 VOLTS
10 WATTS



* MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	70	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	4.0	A dc
Base Current	I_B	1.0	A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 57.2	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

*Indicates JEDEC Registered Data


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	17.5	$^\circ\text{C/W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	–	0.500	–
L	6.35	–	0.250	–
M	–	45° NOM	–	45° NOM
P	–	1.27	–	0.050
Q	–	90° NOM	–	90° NOM
R	2.54	–	0.100	–

All JEDEC dimensions and notes apply.

CASE 79-02
TO-39

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	$V_{CE0(sus)}$	60	—	Vdc
Collector Cutoff Current ($V_{CE} = 70 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 70 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEX}	—	100	μAdc
Collector Cutoff Current ($V_{CB} = 70 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	100	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	μAdc

ON CHARACTERISTICS(1)

DC Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	30 20	— 100	—
Collector-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 0.4 \text{ Adc}$)	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 0.4 \text{ Adc}$)	$V_{BE(sat)}$	—	1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 0.25 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$) ($I_C = 0.25 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)**	f_T	4.0 30	— —	MHz
---	-------	-----------	--------	-----


SWITCHING CHARACTERISTICS

Rise Time ($V_{CC} = 25 \text{ Vdc}$, $I_C = 4.0 \text{ Adc}$, $I_{B1} = 0.4 \text{ Adc}$)	t_r	—	100	ns
Storage Time ($V_{CC} = 25 \text{ Vdc}$, $I_C = 4.0 \text{ Adc}$, $I_{B1} = I_{B2} = 0.4 \text{ Adc}$)	t_s	—	1.5	μs
Fall Time	t_f	—	500	ns

*Indicates JEDEC Registered Data.

**Motorola guarantees this value in addition to JEDEC Registered Data.
Note 1: Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


FIGURE 2 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 3 — SWITCHING TIME TEST CIRCUIT



2N4898 thru 2N4900

4

MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance devices feature:

- Low Saturation Voltage – $V_{CE(sat)} = 0.6 \text{ V max @ } I_C = 1.0 \text{ Amp}$
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0 \text{ Ampere}$
- 2N4900 Complementary to NPN 2N4912


MAXIMUM RATINGS

Rating	Symbol	2N4898	2N4899	2N4900	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous*	I_C^*	← 1.0 →			Adc
		← 4.0 →			
Base Current	I_B	← 1.0 →			Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$	P_D	← 25 →			Watts
Derate above 25°C		← 0.143 →			W/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	7.0	$^\circ\text{C/W}$



*The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements. The 4.0 Amp maximum value is based upon actual current-handling capability of the device (see Figure 5).




4 AMPERE

GENERAL PURPOSE POWER TRANSISTORS

40-80 VOLTS
25 WATTS



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.46	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply.

CASE 80-02
TO-66

2N4898 thru 2N4900

ELECTRICAL CHARACTERISTICS (T_c = 25°C unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
----------------	----------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* (I _C = 0.1 Adc, I _B = 0)	2N4898 2N4899 2N4900	-	V _{CEO(sus)} *	40 60 80	- - -	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0)	2N4898	-	I _{CEO}	-	0.5	mAdc
(V _{CE} = 30 Vdc, I _B = 0)	2N4899	-		-	0.5	
(V _{CE} = 40 Vdc, I _B = 0)	2N4900	-		-	0.5	
Collector Cutoff Current (V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 Vdc)	12	-	I _{CEX}	-	0.1	mAdc
(V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		-		-	1.0	
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	-	-	I _{CBO}	-	0.1	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	-	-	I _{EBO}	-	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain* (I _C = 50 mAdc, V _{CE} = 1.0 Vdc)	8	-	h _{FE} *	40	-	-
(I _C = 500 mAdc, V _{CE} = 1.0 Vdc)		-		20	100	
(I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)		-		10	-	
Collector-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)	9 11 13	-	V _{CE(sat)} *	-	0.6	Vdc
Base-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)	11 13	-	V _{BE(sat)} *	-	1.3	Vdc
Base-Emitter On Voltage* (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)	11 13	-	V _{BE(on)} *	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 250 mAdc, V _{CE} = 10 Vdc, f = 1.0 MHz)	-	-	f _T	3.0	-	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	-	-	C _{ob}	-	100	pF
Small-Signal Current Gain (I _C = 250 mAdc, V _{CE} = 10 Vdc, f = 1.0 kHz)	-	-	h _{fe}	25	-	-

* Pulse Test: PW ≈ 300 μs, Duty Cycle ≈ 2.0%

FIGURE 2 - SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 - TURN-ON TIME






FIGURE 4 – THERMAL RESPONSE



4

FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



The safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor which must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 5 is based upon $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power which can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – STORAGE TIME




FIGURE 7 – FALL TIME




FIGURE 8 – CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGE




FIGURE 12 – COLLECTOR CUTOFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



NPN SILICON TRANSISTOR

... designed for driver circuits, switching, and amplifier applications. This high-performance device features:

- Low Saturation Voltage – $V_{CE(sat)} = 0.6 \text{ V max @ } I_C = 1.0 \text{ Amp}$
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0 \text{ Amp}$
- Complement to PNP 2N4900

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	80	Vdc
Collector-Base Voltage	V_{CB}	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous*	I_C^*	1.0	A dc
Base Current – Continuous	I_B	1.0	A dc
Total Device Dissipation $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25 0.143	Watts mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7.0	$^\circ\text{C/W}$



*The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements.

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



1 AMPERE NPN SILICON POWER TRANSISTOR

80 VOLTS
25 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.66	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	$BV_{CEO(sus)}$	80	—	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CEO}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	—	0.1 1.0	mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)	I_{CBO}	—	0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	40 20 10	— 100 —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.3	Vdc
SMALL SIGNAL CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	25	—	—

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2.0%.

FIGURE 2 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 - STORAGE TIME





FIGURE 7 - FALL TIME



TYPICAL DC CHARACTERISTICS

FIGURE 8 - CURRENT GAIN




FIGURE 9 - COLLECTOR SATURATION REGION




FIGURE 10 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 - "ON" VOLTAGE




FIGURE 12 - COLLECTOR CUTOFF REGION





FIGURE 13 - TEMPERATURE COEFFICIENTS



2N4918 thru 2N4920 (SILICON)

MEDIUM-POWER PLASTIC PNP SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance plastic devices feature:

- Low Saturation Voltage – $V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Amp}$
- Excellent Power Dissipation Due to Thermopad Construction – $P_D = 30 \text{ @ } T_C = 25^\circ\text{C}$
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0 \text{ Amp}$
- Complement to NPN 2N4921, 2N4922, 2N4923

*MAXIMUM RATINGS


Ratings	Symbol	2N4918	2N4919	2N4920	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous (1)	I_C^*	← 1.0 → ← 3.0 →			Adc
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	30 0.24			Watts $\text{W}/^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS (2)

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.16	$^\circ\text{C}/\text{W}$



*Indicates JEDEC Registered Data for 2N4918 Series

- (1) The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements. The 3.0 Amp maximum I_C is based upon actual current-handling capability of the device (See Figure 5).
- (2) Recommend use of thermal compound for lowest thermal resistance.



3 AMPERE GENERAL-PURPOSE POWER TRANSISTORS

40-80 VOLTS
30 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3° TYP		3° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04
TO-18

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	—	$V_{CEO(sus)}$	40 60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}, I_B = 0$) ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	—	I_{CEO}	— — —	0.5 0.5 0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 125^{\circ}C$)	13	I_{CEX}	— —	0.1 0.5	mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)	—	I_{CBO}	—	0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	—	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS					
DC Current Gain (1) ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	9	h_{FE}	40 20 10	— 100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	10 12 14	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	12 14	$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	12 14	$V_{BE(on)}$	—	1.3	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain — Bandwidth Product ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	—	f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	—	C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)	—	h_{fe}	25	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: $PW \approx 300 \mu s$, Duty Cycle $\approx 2.0\%$

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - STORAGE TIME





FIGURE 7 - FALL TIME



TYPICAL DC CHARACTERISTICS

FIGURE 8 – CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGE




FIGURE 12 – COLLECTOR CUTOFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



2N4921 thru 2N4923 (SILICON)

MEDIUM-POWER PLASTIC NPN SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance plastic devices feature:

- Low Saturation Voltage $-V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Amp}$
- Excellent Power Dissipation (Due to Thermopad Construction $- P_D = 30 \text{ W @ } T_C = 25^\circ\text{C}$)
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0 \text{ Amp}$
- Complement to PNP 2N4918, 2N4919, 2N4920

*MAXIMUM RATINGS

Rating	Symbol	2N4921	2N4922	2N4923	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current - Continuous (1)	I_C	1.0			Adc
		3.0			
Base Current - Continuous	I_B	1.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	30			Watts
Derate above 25°C		0.24			W/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$


THERMAL CHARACTERISTICS (2)

Characteristic	Symbol	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.16

- (1) The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements. The 3.0 Amp maximum value is based upon actual current-handling capability of the device (see Figures 5 and 6).
- (2) Recommend use of thermal compound for lowest thermal resistance.



*Indicates JEDEC Registered Data.

FIGURE 1 - POWER DERATING



3 AMPERE GENERAL-PURPOSE POWER TRANSISTORS

40-80 VOLTS
30 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 ⁰ TYP		3 ⁰ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04
TO-126

2N4921 thru 2N4923

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Figure No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	—	$V_{CE(sus)}$	40 60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}, I_B = 0$) ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	—	I_{CEO}	— — —	0.5 0.5 0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CE}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CE}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$)	13	I_{CEX}	— —	0.1 0.5	mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)	—	I_{CBO}	—	0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)	—	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	9	h_{FE}	40 20 10	— 100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	10 12 14	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	12 14	$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	12 14	$V_{BE(on)}$	—	1.3	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain – Bandwidth Product ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	—	f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	—	C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)	—	h_{fe}	25	—	—

(1) Pulse Test: $PW \approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$.

*Indicates JEDEC Registered Data

FIGURE 2 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE - REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - STORAGE TIME





FIGURE 7 - FALL TIME



4

FIGURE 8 - CURRENT GAIN




FIGURE 9 - COLLECTOR SATURATION REGION




FIGURE 10 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 - "ON" VOLTAGE




FIGURE 12 - COLLECTOR CUTOFF REGION





FIGURE 13 - TEMPERATURE COEFFICIENTS



2N5038 2N5039

4

NPN SILICON TRANSISTORS

... fast switching speeds and high current capacity ideally suit these parts for use in switching regulators, inverters, wide-band amplifiers and power oscillators in industrial and commercial applications.

- High Speed — $t_f = 0.5 \mu s$ (Max)
- High Current — $I_{C(max)} = 30$ Amps
- Low Saturation — $V_{CE(sat)} = 2.5$ V (Max) @ $I_C = 20$ Amps

*MAXIMUM RATINGS

Rating	Symbol	2N5038	2N5039	Unit
Collector-Base Voltage	V_{CBO}	150	120	Vdc
Collector-Emitter Voltage	V_{CEV}	150	120	Vdc
Emitter-Base Voltage	V_{EBO}	7		Vdc
Collector Current — Continuous	I_C	20		Adc
Peak (1)	I_{CM}	30		
Base Current — Continuous	I_B	5		Adc
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	140	0.8	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ C/W$

*Indicates JEDEC Registered Data.



(1) Pulse Test: Pulse Width < 10 ms, Duty Cycle < 50%.

FIGURE 1 — SWITCHING TIME TEST CIRCUIT



20 AMPERE NPN SILICON POWER TRANSISTORS

120 and 150 VOLTS
140 WATTS



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}, I_B = 0$)	$V_{CEO(sus)}$	90 75	— —	Vdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}$) ($V_{CE} = 110 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}$) ($V_{CE} = 100 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 85 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	— — — —	50 50 10 10	mAdc
Emitter Cutoff Current ($V_{EB} = 5 \text{ Vdc}, I_C = 0$) ($V_{EB} = 7 \text{ Vdc}, I_C = 0$)	I_{EBO}	— — —	5 15 50	mAdc

ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 12 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$)	h_{FE}	20 20	100 100	—
Collector-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}, I_B = 5 \text{ Adc}$)	$V_{CE(sat)}$	—	2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}, I_B = 5 \text{ Adc}$)	$V_{BE(sat)}$	—	3.3	Vdc


DYNAMIC CHARACTERISTICS				
Magnitude of Common-Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ($I_C = 2 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 5 \text{ MHz}$)	$ h_{fe} $	12	—	—

SWITCHING CHARACTERISTICS						
RESISTIVE LOAD						
Rise Time	$(V_{CC} = 30 \text{ Vdc})$ $(I_C = 12 \text{ Adc}, I_{B1} = I_{B2} = 1.2 \text{ Adc})$	2N5038	t_r	—	0.5	μs
Storage Time			t_s	—	1.5	μs
Fall Time			t_f	—	0.5	μs
	$(I_C = 10 \text{ Adc}, I_{B1} = I_{B2} = 1 \text{ Adc})$	2N5039				

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 2 – FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Second breakdown pulse limits are valid for duty cycles to 10%. At high case temperatures, thermal limitations may reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N5050 (SILICON)

2N5051

2N5052

MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for untuned amplifier and switching applications.

- High Voltage Ratings –
V_{CEO} = 125, 150 and 200 Vdc
- Low Collector-Emitter Saturation Voltage –
V_{CE(sat)} = 1.0 Vdc (Max) @ I_C = 0.75 Adc
- Packaged in the Compact, High Efficiency TO-66 Case

2 AMPERE POWER TRANSISTORS NPN SILICON

125-200 VOLTS
40 WATTS

*MAXIMUM RATINGS


Rating	Symbol	2N5050	2N5051	2N5052	Unit
Collector-Emitter Voltage	V _{CEO}	125	150	200	Vdc
Collector-Base Voltage	V _{CB}	125	150	200	Vdc
Emitter-Base Voltage	V _{EB}	6.0			Vdc
Collector Current – Continuous	I _C	2.0			Adc
Base Current	I _B	1.0			Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	40			Watts
Operating Junction Temperature Range	T _J	-65 to +175			°C
Storage Temperature Range	T _{stg}	-65 to +200			°C

*THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ _{JC}	3.76	°C/W

*Indicates JEDEC Registered Data.

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C–V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J, power-temperature derating must be observed for both steady state and pulse power conditions.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (Note 1) (I _C = 200 mA _{dc} , I _B = 0)	V _{CEO(sus)}	125 150 200	—	V _{dc}
Collector-Emitter Cutoff Current (V _{CE} = 62.5 V _{dc} , I _B = 0)	I _{CEO}	—	0.1	mA _{dc}
(V _{CE} = 75 V _{dc} , I _B = 0)		—	0.1	
(V _{CE} = 100 V _{dc} , I _B = 0)		—	0.1	
Collector-Emitter Cutoff Current (V _{CE} = Rated V _{CEO} , V _{EB(off)} = 1.5 V _{dc})	I _{CEX}	—	0.5	mA _{dc}
(V _{CE} = Rated V _{CEO} , V _{EB(off)} = 1.5 V _{dc} , T _C = 150°C)		—	5.0	
Emitter-Base Cutoff Current (V _{BE} = 6.0 V _{dc} , I _C = 0)	I _{EBO}	—	0.1	mA _{dc}

***ON CHARACTERISTICS**

DC Current Gain (Note 1) (I _C = 0.75 A _{dc} , V _{CE} = 5.0 V _{dc}) (I _C = 1.0 A _{dc} , V _{CE} = 5.0 V _{dc}) (I _C = 2.0 A _{dc} , V _{CE} = 5.0 V _{dc})	h _{FE}	25 25 5.0	100 — —	—
Collector-Emitter Saturation Voltage (Note 1) (I _C = 0.75 A _{dc} , I _B = 0.1 A _{dc}) (I _C = 2.0 A _{dc} , I _B = 0.4 A _{dc})	V _{CE(sat)}	— —	1.0 5.0	V _{dc}
Base-Emitter On Voltage (Note 1) (I _C = 0.75 A _{dc} , V _{CE} = 5.0 V _{dc})	V _{BE(on)}	—	1.2	V _{dc}

***DYNAMIC CHARACTERISTICS**


Current-Gain-Bandwidth Product (I _C = 250 mA _{dc} , V _{CE} = 10 V _{dc} , f = 5.0 MHz)	f _T	10	—	MHz
Small-Signal Current Gain (I _C = 250 mA _{dc} , V _{CE} = 10 V _{dc} , f = 1.0 kHz)	h _{fe}	25	—	—
Common Base Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 100 kHz)	C _{ob}	—	250	pF

***SWITCHING CHARACTERISTICS**

Rise Time	(V _{CC} = 120 V _{dc} , I _C = 750 mA _{dc} , R _L = 150 Ohms, I _{B1} = I _{B2} = 100 mA _{dc})	t _r	—	300	ns
Storage Time		t _s	—	3.5	μs
Fall Time		t _f	—	1.2	μs

*Indicates JEDEC Registered Data. Note 1: Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – THERMAL RESPONSE



2N5190 thru 2N5192 (SILICON)

SILICON NPN POWER TRANSISTORS

... for use in power amplifier and switching circuits, — excellent safe area limits. Complement to PNP 2N5193, 2N5194, 2N5195

* MAXIMUM RATINGS

Rating	Symbol	2N5190	2N5191	2N5192	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current	I_C	4.0			Adc
Base Current	I_B	1.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40 320			Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.12	$^\circ\text{C/W}$

* ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	$V_{CE0(sus)}$	2N5190 40 2N5191 60 2N5192 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$) ($V_{CE} = 80 \text{ Vdc}, I_B = 0$)	I_{CEO}	2N5190 — 2N5191 — 2N5192 —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$)	I_{CEX}	2N5190 — 2N5191 — 2N5192 —	0.1 0.1 0.1 2.0 2.0	mAdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0$) ($V_{CB} = 80 \text{ Vdc}, I_E = 0$)	I_{CBO}	2N5190 — 2N5191 — 2N5192 —	0.1 0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain(1) ($I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	—
2N5190	25	100	—	
2N5191	25	100	—	
2N5192	20	80	—	
2N5190	10	—	—	
2N5191	10	—	—	
2N5192	7.0	—	—	
Collector-Emitter Saturation Voltage(1) ($I_C = 1.5 \text{ Adc}, I_B = 0.15 \text{ Adc}$) ($I_C = 4.0 \text{ Adc}, I_B = 1.0 \text{ Adc}$)	$V_{CE(sat)}$	—	0.6 1.4	Vdc
Base-Emitter On Voltage(1) ($I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.2	Vdc

DYNAMIC CHARACTERISTICS



Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz
2N5190	2.0	—	—	
2N5191	—	—	—	
2N5192	—	—	—	

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

* Indicates JEDEC Registered Data

4 AMPERE POWER TRANSISTORS SILICON NPN

40-80 VOLTS
40 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
E	2.92	3.18	0.115	0.125
F	2.31	2.46	0.091	0.097
G	1.27	2.41	0.050	0.095
H	0.38	0.64	0.015	0.025
J	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - "ON" VOLTAGES




FIGURE 4 - TEMPERATURE COEFFICIENTS




FIGURE 5 - COLLECTOR CUT-OFF REGION




FIGURE 6 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 7 - SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 - CAPACITANCE




FIGURE 9 - TURN-ON TIME






FIGURE 10 - TURN-OFF TIME




**FIGURE 11 RATING AND THERMAL DATA
ACTIVE-REGION SAFE OPERATING AREA**




There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 12 – THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 12 by the steady state value θ_{JC} .

Example: \

The 2N5190 is dissipating 50 watts under the following conditions: $t_1 = 0.1$ ms, $t_p = 0.5$ ms. ($D = 0.2$).

Using Figure 12, at a pulse width of 0.1 ms and $D = 0.2$, the reading of $r(t_1, D)$ is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$



2N5193 thru 2N5195 (SILICON)

SILICON PNP POWER TRANSISTORS

... for use in power amplifier and switching circuits, — excellent safe area limits. Complement to NPN 2N5190, 2N5191, 2N5192

*MAXIMUM RATINGS

Rating	Symbol	2N5193	2N5194	2N5195	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current	I_C	← 4.0 →			Adc
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 40 →			Watts
		← 320 →			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}/\text{W}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.12	$^\circ\text{C}/\text{W}$

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	$V_{CEO(sus)}$	40 60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$) ($V_{CE} = 80 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdd}$) 2N5193 ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdd}$) 2N5194 ($V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdd}$) 2N5195 ($V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) 2N5193 ($T_C = 125^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) 2N5194 ($T_C = 125^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) 2N5195 ($T_C = 125^\circ\text{C}$)	I_{CEX}	—	0.1 0.1 0.1 2.0 2.0 2.0	mAdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) 2N5193 ($V_{CB} = 60 \text{ Vdc}, I_E = 0$) 2N5194 ($V_{CB} = 80 \text{ Vdc}, I_E = 0$) 2N5195	I_{CBO}	—	0.1 0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) 2N5193 2N5194 2N5195 ($I_C = 4.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) 2N5193 2N5194 2N5195	h_{FE}	25	100	100	80	10	—	10	—	7.0	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.5 \text{ Adc}, I_B = 0.15 \text{ Adc}$) ($I_C = 4.0 \text{ Adc}, I_B = 1.0 \text{ Adc}$)	$V_{CE(sat)}$	—	0.6	1.4							
Base-Emitter On Voltage (1) ($I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.2								

DYNAMIC CHARACTERISTICS



Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz
---	-------	-----	---	-----

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

4 AMPERE POWER TRANSISTORS SILICON PNP

40-80 VOLTS
40 WATTS




STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP		30 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

FIGURE 1 – DC CURRENT GAIN



4

FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGE





FIGURE 4 – TEMPERATURE COEFFICIENTS



4

FIGURE 5 - COLLECTOR CUT-OFF REGION




FIGURE 6 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 7 - SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 - CAPACITANCE




FIGURE 9 - TURN-ON TIME




FIGURE 10 - TURN-OFF TIME





FIGURE 11
RATING AND THERMAL DATA
ACTIVE-REGION SAFE OPERATING AREA




Note 1:

There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on $T_{J(pk)} = 150^\circ\text{C}$. T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high-case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



FIGURE 12 - THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 12 by the steady state value θ_{JC} .

Example:

The 2N5193 is dissipating 50 watts under the following conditions: $t_1 = 0.1$ ms, $t_p = 0.5$ ms. ($D = 0.2$).

Using Figure 12, at a pulse width of 0.1 ms and $D = 0.2$, the reading of $r(t_1, D)$ is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$

2N5301 2N5302 2N5303

4

HIGH-POWER NPN SILICON TRANSISTORS

... for use in power amplifier and switching circuits applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 80 \text{ Vdc (Min) @ } I_C = 200 \text{ mAdc (2N5303)}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.75 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc (2N5301, 2N5302)}$
 $1.0 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc (2N5303)}$
- Excellent Safe Operating Area –
200 Watt dc Power Rating to 30 Vdc (2N5303)
- Complements to PNP 2N4398, 2N4399 and 2N5745

*MAXIMUM RATINGS


Rating	Symbol	2N5301	2N5302	2N5303	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Collector Current – Continuous	I_C	30	30	20	Adc
Base Current	I_B	7.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	200			Watts
		1.14			W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	°C/W
Thermal Resistance, Case to Ambient	θ_{CA}	34	°C/W

*Indicates JEDEC Registered Data.



FIGURE 1 – POWER TEMPERATURE DERATING CURVE



20 AND 30 AMPERE POWER TRANSISTORS

NPN SILICON

40-60-80 VOLTS
200 WATTS



STYLE 1:

PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
*OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Note 1) ($I_C = 200$ mA, $I_B = 0$)	2N5301 2N5302 2N5303	$V_{CE0(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 40$ Vdc, $I_B = 0$) ($V_{CE} = 60$ Vdc, $I_B = 0$) ($V_{CE} = 80$ Vdc, $I_B = 0$)	2N5301 2N5302 2N5303	I_{CEO}	— — —	5.0 5.0 5.0	mA
Collector Cutoff Current ($V_{CE} = 40$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ($V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ($V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc)	2N5301 2N5302 2N5303	I_{CEX}	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ($V_{CE} = 40$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$) ($V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$)	2N5301 2N5302 2N5303	I_{CEX}	— — —	10 10 10	mA
Collector Cutoff Current ($V_{CB} = 40$ Vdc, $I_E = 0$) ($V_{CB} = 60$ Vdc, $I_E = 0$) ($V_{CB} = 80$ Vdc, $I_E = 0$)	2N5301 2N5302 2N5303	I_{CBO}	— — —	1.0 1.0 1.0	mA
Emitter Cutoff Current ($V_{BE} = 5.0$ Vdc, $I_C = 0$)		I_{EBO}	—	5.0	mA
ON CHARACTERISTICS					
DC Current Gain (Note 1) * ($I_C = 1.0$ A, $V_{CE} = 2.0$ Vdc) * ($I_C = 10$ A, $V_{CE} = 2.0$ Vdc) * ($I_C = 15$ A, $V_{CE} = 2.0$ Vdc) ($I_C = 20$ A, $V_{CE} = 4.0$ Vdc) ($I_C = 30$ A, $V_{CE} = 4.0$ Vdc)	ALL TYPES 2N5303 2N5301, 2N5302 2N5303 2N5301, 2N5302	h_{FE}	40 15 15 5.0 5.0	— 60 60 — —	—
*Collector-Emitter Saturation Voltage (Note 1) ($I_C = 10$ A, $I_B = 1.0$ A) ($I_C = 10$ A, $I_B = 1.0$ A) ($I_C = 15$ A, $I_B = 1.5$ A) ($I_C = 20$ A, $I_B = 2.0$ A) ($I_C = 20$ A, $I_B = 4.0$ A) ($I_C = 30$ A, $I_B = 6.0$ A)	2N5301, 2N5302 2N5303 2N5303 2N5301, 2N5302 2N5303 2N5301, 2N5302	$V_{CE(sat)}$	— — — — — —	0.75 1.0 1.5 2.0 2.0 3.0	Vdc
*Base-Emitter Saturation Voltage (Note 1) ($I_C = 10$ A, $I_B = 1.0$ A) ($I_C = 15$ A, $I_B = 1.5$ A) ($I_C = 15$ A, $I_B = 1.5$ A) ($I_C = 20$ A, $I_B = 2.0$ A) ($I_C = 20$ A, $I_B = 4.0$ A)	ALL TYPES 2N5301, 2N5302 2N5303 2N5301, 2N5302 2N5303	$V_{BE(sat)}$	— — — — —	1.7 1.8 2.0 2.5 2.5	Vdc
*Base-Emitter On Voltage (Note 1) ($I_C = 10$ A, $V_{CE} = 2.0$ Vdc) ($I_C = 15$ A, $V_{CE} = 2.0$ Vdc) ($I_C = 20$ A, $V_{CE} = 4.0$ Vdc) ($I_C = 30$ A, $V_{CE} = 4.0$ Vdc)	2N5303 2N5301, 2N5302 2N5303 2N5301, 2N5302	$V_{BE(on)}$	— — — —	1.5 1.7 2.5 3.0	Vdc
*DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 1.0$ A, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)		f_T	2.0	—	MHz
Small-Signal Current Gain ($I_C = 1.0$ A, $V_{CE} = 10$ Vdc, $f = 1.0$ kHz)		h_{fe}	40	—	—
*SWITCHING CHARACTERISTICS					
Rise Time Storage Time Fall Time	($V_{CC} = 30$ Vdc, $I_C = 10$ A, $I_{B1} = I_{B2} = 1.0$ A)	t_r t_s t_f	— — —	1.0 2.0 1.0	μs μs μs

*Indicates JEDEC Registered Data.
Note 1: Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 2 — TURN-ON TIME




FIGURE 3 — TURN-OFF TIME




FIGURE 4 - THERMAL RESPONSE




FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA




FIGURE 6 - CAPACITANCE versus VOLTAGE




FIGURE 7 - TURN-ON TIME




FIGURE 8 - TURN-OFF TIME




FIGURE 9 – DC CURRENT GAIN




FIGURE 10 – COLLECTOR SATURATION REGION




FIGURE 11 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 12 – "ON" VOLTAGES




FIGURE 13 – COLLECTOR CUT-OFF REGION





FIGURE 14 – TEMPERATURE COEFFICIENTS



2N5336 thru 2N5339

MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications
- Complement to 2N6190 thru 2N6193

5 AMPERE POWER TRANSISTORS NPN SILICON

80-100 VOLTS
6 WATTS




MAXIMUM RATINGS

Rating	Symbol	2N5336 2N5337	2N5338 2N5339	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	6.0 34.3		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	29.2	$^\circ\text{C/W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	4.06	5.33	0.16	0.21
E	0.229	3.18	0.009	0.125
F	4.06	4.83	0.16	0.19
G	4.83	5.33	0.19	0.21
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45 $^\circ$ NOM		45 $^\circ$ NOM	
P	—	1.27	—	0.050
Q	90 $^\circ$ NOM		90 $^\circ$ NOM	
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02
(TO-39)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage* ($I_C = 50 \text{ mA}$, $I_B = 0$)	—	$V_{CE(sus)}$ *	80 100	— —	Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 90 \text{ Vdc}$, $I_B = 0$)	—	I_{CEO}	— —	100 100	μA
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	12	I_{CEX}	— — —	10 10 1.0	μA mA
Collector Cutoff Current ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$)	—	I_{CBO}	— —	10 10	μA
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)	—	I_{EBO}	—	100	μA

ON CHARACTERISTICS

DC Current Gain* ($I_C = 500 \text{ mA}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ A}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ A}$, $V_{CE} = 2.0 \text{ Vdc}$)	8	h_{FE} *	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage* ($I_C = 2.0 \text{ A}$, $I_B = 0.2 \text{ A}$) ($I_C = 5.0 \text{ A}$, $I_B = 0.5 \text{ A}$)	9, 11, 13	$V_{CE(sat)}$ *	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage* ($I_C = 2.0 \text{ A}$, $I_B = 0.2 \text{ A}$) ($I_C = 5.0 \text{ A}$, $I_B = 0.5 \text{ A}$)	11, 13	$V_{BE(sat)}$ *	—	1.2 1.8	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product ($I_C = 0.5 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	—	f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	7	C_{ob}	—	250	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)	7	C_{ib}	—	1,000	pF

SWITCHING CHARACTERISTICS

Delay Time ($V_{CC} = 40 \text{ Vdc}$, $V_{EB(off)} = 3.0 \text{ Vdc}$)	2, 3	t_d	—	100	ns
Rise Time ($I_C = 2.0 \text{ A}$, $I_{B1} = 0.2 \text{ A}$)		t_r	—	100	ns
Storage Time ($V_{CC} = 40 \text{ Vdc}$, $I_C = 2.0 \text{ A}$)	2, 6	t_s	—	2.0	μs
Fall Time $I_{B1} = I_{B2} = 0.2 \text{ A}$		t_f	—	200	ns

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $< 2.0\%$.

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



$t_r, t_f < 10 \text{ ns}$
D.C. = 1.0%

FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling capability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_J(pk) \leq 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE versus VOLTAGE




FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — ON VOLTAGES




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — TEMPERATURE COEFFICIENTS



2N5344 (SILICON)

2N5345

HIGH VOLTAGE POWER PNP SILICON TRANSISTORS

... designed for high-voltage switching and amplifier applications.

- High Voltage Ratings – $V_{CEO} = 250$ and 300 Vdc
- Fast Switching Times – Typically Less Than .550 ns Total @ $V_{CC} = 100$ Vdc
- High Current-Gain-Bandwidth Product – $f_T = 60$ MHz (Min) @ $I_C = 100$ mAdc
- Packaged in the Compact, High-Efficiency TO-66 Case


MAXIMUM RATINGS

Rating	Symbol	2N5344	2N5345	Unit
Collector-Emitter Voltage	V_{CEO}	250	300	Vdc
Collector-Base Voltage	V_{CB}	250	300	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	1.0		Adc
Base Current – Continuous	I_B	0.5		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	228	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.38	$^\circ\text{C}/\text{W}$



FIGURE 1 – POWER-TEMPERATURE DERATING CURVE




Safe Area Curves Are Indicated By Figure 5.
All Limits Are Applicable And Must Be Observed

1 AMPERE HIGH-VOLTAGE PNP POWER TRANSISTORS

250-300 VOLTS
40 WATTS



STYLE 1:
PIN 1, BASE
2, EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 10 mA _{dc} , I _B = 0)	5	V _{CEO(sus)}	250 300	-	Vdc
Collector Cutoff Current (V _{CE} = 225 Vdc, V _{BE(off)} = 1.5 Vdc)	10, 12	I _{CEX}	-	100	μA _{dc}
(V _{CE} = 270 Vdc, V _{BE(off)} = 1.5 Vdc)			-	100	
(V _{CE} = 225 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)			-	1.0	mA _{dc}
(V _{CE} = 270 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)			-	1.0	
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	-	I _{CBO}	-	0.1	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	-	I _{EBO}	-	0.1	mA _{dc}

ON CHARACTERISTICS

DC Current Gain (1) (I _C = 500 mA _{dc} , V _{CE} = 5.0 Vdc) (I _C = 1.0 A _{dc} , V _{CE} = 5.0 Vdc)	8	h _{FE}	25 7.0	100 -	-
Collector-Emitter Saturation Voltage (I _C = 1.0 A _{dc} , I _B = 0.2 A _{dc})	9, 11, 13	V _{CE(sat)}	-	3.0	Vdc
Base-Emitter Saturation Voltage (I _C = 1.0 A _{dc} , I _B = 0.2 A _{dc})	11, 13	V _{BE(sat)}	-	1.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 100 mA _{dc} , V _{CE} = 20 Vdc, f = 10 MHz)	-	f _T	60	-	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0)	7	C _{ob}	-	200	pF

SWITCHING CHARACTERISTICS

Delay Time (V _{CC} = 100 Vdc, V _{BE(off)} = 0.85 Vdc, I _C = 500 mA _{dc} , I _{B1} = 50 mA _{dc})	2, 3	t _d	-	100	ns
Rise Time	2, 3	t _r	-	100	ns
Storage Time (V _{CC} = 100 Vdc, I _C = 500 mA _{dc} , I _{B1} = I _{B2} = 50 mA _{dc})	2, 6	t _s	-	600	ns
Fall Time	2, 6	t _f	-	100	ns

(1) Pulse Test: Pulse Width ≈ 300 μs, Duty Cycle ≈ 2.0%.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_J(pk) \leq 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCES



TYPICAL DC CHARACTERISTICS

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



2N5346 thru 2N5349

MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2$ Vdc (Max) @ $I_C = 7.0$ Adc
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration
- Complementary to 2N6186 thru 2N6189

*MAXIMUM RATINGS


Rating	Symbol	2N5346 2N5347	2N5348 2N5349	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	7.0		A dc
Base Current	I_B	1.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	60	343	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.91	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE




Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.


7 AMPERE

POWER TRANSISTORS NPN SILICON

80-100 VOLTS
60 WATTS



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	—	1.98	—	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply
Collector isolated from case.

CASE 160-03
TO-59

2N5346 thru 2N5349

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mAdc}, I_B = 0$)	2N5346, 2N5347 2N5348, 2N5349	$V_{CE(sus)}$	80 100	— —	Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}, I_B = 0$) ($V_{CE} = 90 \text{ Vdc}, I_B = 0$)	2N5346, 2N5347 2N5348, 2N5349	I_{CEO}	— —	100 100	μAdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	2N5346, 2N5347 2N5348, 2N5349 2N5346, 2N5347 2N5348, 2N5349	I_{CEX}	— — — —	10 10 1.0 1.0	μAdc mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)	—	I_{CBO}	—	10	μAdc
Emitter Cutoff Current ($V_{EB} = 6.0 \text{ Vdc}, I_C = 0$)	—	I_{EBO}	—	100	μAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 500 \text{ mAdc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	2N5346, 2N5348 2N5347, 2N5349 2N5346, 2N5348 2N5347, 2N5349 2N5346, 2N5348 2N5347, 2N5349	8	h_{FE}	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}, I_B = 0.7 \text{ Adc}$)	—	9, 11, 13	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}, I_B = 0.7 \text{ Adc}$)	—	11, 13	$V_{BE(sat)}$	— —	1.2 2.0	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product ($I_C = 500 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 10 \text{ MHz}$)	—	f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	7	C_{ob}	—	250	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}, I_C = 0, f = 100 \text{ kHz}$)	7	C_{ib}	—	1,000	pF

SWITCHING CHARACTERISTICS

Delay Time ($V_{CC} = 40 \text{ Vdc}, V_{EB(off)} = 3.0 \text{ Vdc}$)	2, 3	t_d	—	100	ns
Rise Time ($I_C = 2.0 \text{ Adc}, I_{B1} = 200 \text{ mAdc}$)	—	t_r	—	100	ns
Storage Time ($V_{CC} = 40 \text{ Vdc}, I_C = 2.0 \text{ Adc}$)	2, 6	t_s	—	2.0	μs
Fall Time ($I_{B1} = I_{B2} = 200 \text{ mAdc}$)	—	t_f	—	200	ns

*Indicates JEDEC Registered Data. (1) Pulse Test: Pulse Width $\approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$.

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



$t_r, t_f \leq 10 \text{ ns}$
D.C. = 1.0%

FIGURE 3 — TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_J(pk) < 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE versus VOLTAGE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



2N5427 thru 2N5430

MEDIUM-POWER NPN SILICON TRANSISTORS


... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 7.0 \text{ Adc}$
- DC Current Gain Specified to 7 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-66 Case

7 AMPERE

POWER TRANSISTORS
NPN SILICON

80-100 VOLTS
40 WATTS





4

*MAXIMUM RATINGS

Rating	Symbol	2N5427 2N5428	2N5429 2N5430	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	7.0		A dc
Base Current	I_B	1.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	228	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$
THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	θ_{JC}	4.37	$^\circ\text{C/W}$	

* Indicates JEDEC Registered Data




STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mAdc}, I_B = 0$)	2N5427, 2N5428 2N5429, 2N5430	—	$BV_{CEO(sus)}^*$	80 100	Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}, I_B = 0$) ($V_{CE} = 90 \text{ Vdc}, I_B = 0$)	2N5427, 2N5428 2N5429, 2N5430	—	I_{CEO}	— 100	μAdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	2N5427, 2N5428 2N5429, 2N5430 2N5427, 2N5428 2N5429, 2N5430	12	I_{CEX}	— 10 10 1.0 1.0	μAdc mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)	—	—	I_{CBO}	—	μAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}, I_C = 0$)	—	—	I_{EBO}	—	μAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 500 \text{ mAdc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	2N5427, 2N5429 2N5428, 2N5430 2N5427, 2N5429 2N5428, 2N5430 2N5427, 2N5429 2N5428, 2N5430	8	h_{FE}^*	30 60 30 60 20 40	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}, I_B = 0.7 \text{ Adc}$)	—	9, 11, 13	$V_{CE(sat)}^*$	— —	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}, I_B = 0.7 \text{ Adc}$)	—	11, 13	$V_{BE(sat)}^*$	— —	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 500 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 10 \text{ MHz}$)	—	—	f_T	30	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	7	—	C_{ob}	—	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}, I_C = 0, f = 100 \text{ kHz}$)	7	—	C_{ib}	—	pF
SWITCHING CHARACTERISTICS					
Delay Time ($V_{CC} = 40 \text{ Vdc}, V_{EB(off)} = 3.0 \text{ Vdc}$)	—	2, 3	t_d	—	100 ns
Rise Time ($I_C = 2.0 \text{ Adc}, I_{B1} = 200 \text{ mAdc}$)	—	—	t_r	—	100 ns
Storage Time ($V_{CC} = 40 \text{ Vdc}, I_C = 2.0 \text{ Adc}$)	—	2, 6	t_s	—	2.0 μs
Fall Time ($I_{B1} = I_{B2} = 200 \text{ mAdc}$)	—	—	t_f	—	200 ns

*Indicates JEDEC Registered Data. (1) Pulse Test: Pulse Width $\approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE versus VOLTAGE




FIGURE 8 - DC CURRENT GAIN




FIGURE 9 - COLLECTOR SATURATION REGION




FIGURE 10 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 - "ON" VOLTAGES




FIGURE 12 - COLLECTOR CUT-OFF REGION





FIGURE 13 - TEMPERATURE COEFFICIENTS



2N5629, 2N5630, 2N5631 NPN 2N6029, 2N6030, 2N6031 PNP

HIGH-VOLTAGE – HIGH POWER TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 100 \text{ Vdc} - 2N5629, 2N6029$
 $= 120 \text{ Vdc} - 2N5630, 2N6030$
 $= 140 \text{ Vdc} - 2N5631, 2N6031$
- High DC Current Gain – @ $I_C = 8.0 \text{ Adc}$
 $h_{FE} = 25 \text{ (Min)} - 2N5629, 2N6029$
 $= 20 \text{ (Min)} - 2N5630, 2N6030$
 $= 15 \text{ (Min)} - 2N5631, 2N6031$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 10 \text{ Adc}$


*MAXIMUM RATINGS

Rating	Symbol	2N5629 2N6029	2N5630 2N6030	2N5631 2N6031	Unit
Collector-Emitter Voltage	V_{CEO}	100	120	140	Vdc
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Emitter-Base Voltage	V_{EB}	← 7.0 →			Vdc
Collector Current – Continuous	I_C	← 16 →			Adc
Peak		← 20 →			
Base Current – Continuous	I_B	← 5.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 200 →			Watts
Derate above 25°C		← 1.14 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$



*Indicates JEDEC Registered Data.



16 AMPERE

POWER TRANSISTORS COMPLEMENTARY SILICON

100-120-140 VOLTS
200 WATTS



STYLE 1:

PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01
(TO-3)

2N5629, 2N5630, 2N5631 NPN
2N6029, 2N6030, 2N6031 PNP

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	2N5629, 2N6029 2N5630, 2N6030 2N5631, 2N6031	$V_{CEO(sus)}$	100 120 140	— — —	Vdc
Collector-Emitter Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 70 \text{ Vdc}$, $I_B = 0$)	2N5629, 2N6029 2N5630, 2N6030 2N5631, 2N6031	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEX}	— —	1.0 5.0	mAdc
Collector-Base Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)		I_{CBO}	—	1.0	mAdc
Emitter-Base Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 16 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N5629, 2N6029 2N5630, 2N6030 2N5631, 2N6031 All Types	h_{FE}	25 20 15 4.0	100 80 60 —	—
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$) ($I_C = 16 \text{ Adc}$, $I_B = 4.0 \text{ Adc}$)	All Types	$V_{CE(sat)}$	— —	1.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$)		$V_{BE(sat)}$	—	1.8	Vdc
Base-Emitter On Voltage ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.5	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product (2) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 20 \text{ Vdc}$, $f_{test} = 0.5 \text{ MHz}$)		f_T	1.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	2N5629, 30, 31 2N6029, 30, 31	C_{ob}	—	500 1000	pF
Small-Signal Current Gain ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	15	—	—

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\geq 2.0\%$.


(2) $f_T = |h_{fe}| \bullet f_{test}$

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For PNP test circuit, reverse all polarities and D1.

FIGURE 3 – TURN-ON TIME



2N5629, 2N5630, 2N5631 NPN
 2N6029, 2N6030, 2N6031 PNP

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA





There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

NPN
 2N5629, 2N5630, 2N5631


PNP
 2N6029, 2N6030, 2N6031

FIGURE 6 - TURN-OFF TIME



2N5629, 2N5630, 2N5631 NPN
2N6029, 2N6030, 2N6031 PNP

NPN
2N5629, 2N5630, 2N5631



PNP
2N6029, 2N6030, 2N6031




FIGURE 7 - CAPACITANCE

FIGURE 8 - DC CURRENT GAIN







FIGURE 9 - COLLECTOR SATURATION REGION



2N5629, 2N5630, 2N5631 NPN
2N6029, 2N6030, 2N6031 PNP

NPN
2N5629, 2N5630, 2N5631

PNP
2N6029, 2N6030, 2N6031

FIGURE 10 - ON VOLTAGES





FIGURE 11 - TEMPERATURE COEFFICIENTS







FIGURE 12 - COLLECTOR CUTOFF REGION





2N5629, 2N5630, 2N5631 NPN
 2N6029, 2N6030, 2N6031 PNP

NPN
 2N5629, 2N5630, 2N5631

PNP
 2N6029, 2N6030, 2N6031

FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE



4

2N5632, 2N5633, 2N5634 NPN

2N6229, 2N6230, 2N6231 PNP

4

HIGH VOLTAGE-HIGH-POWER SILICON TRANSISTORS

... designed for use in high power audio amplifier applications and high-voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 100 \text{ Vdc (Min) – 2N5632, 2N6229}$
 $= 120 \text{ Vdc (Min) – 2N5633, 2N6230}$
 $= 140 \text{ Vdc (Min) – 2N5634, 2N6231}$
- High DC Current Gain @ $I_C = 5.0 \text{ Adc}$ –
 $h_{FE} = 25 \text{ (Min) – 2N5632, 2N6229}$
 $= 20 \text{ (Min) – 2N5633, 2N6230}$
 $= 15 \text{ (Min) – 2N5634, 2N6231}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 7.5 \text{ Adc}$


*MAXIMUM RATINGS

Rating	Symbol	2N5632 2N6229	2N5633 2N6230	2N5634 2N6231	Unit
Collector-Emitter Voltage	V_{CEO}	100	120	140	Vdc
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Emitter-Base Voltage	V_{EB}	← 7.0 →			Vdc
Collector Current – Continuous	I_C	← 10 →			Adc
– Peak		← 15 →			
Base Current – Continuous	I_B	← 5.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 150 →			Watts
Derate above 25°C		← 0.857 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C/W}$


*Indicates JEDEC Registered Data.



10 AMPERE


COMPLEMENTARY SILICON POWER TRANSISTORS

100-120-140 VOLTS
150 WATTS



STYLE 1:
PIN 1, BASE
2, EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.551
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	28.67	—	1.050

Collector connected to case.
CASE 11-01
TO-3

2N5632, 2N5633, 2N5634 NPN
2N6229, 2N6230, 2N6231 PNP

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	2N5632, 2N6229 2N5633, 2N6230 2N5634, 2N6231	$V_{CEO(sus)}$	100 120 140	— — —	Vdc
Collector-Emitter Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 70 \text{ Vdc}$, $I_B = 0$)	2N5632, 2N6229 2N5633, 2N6230 2N5634, 2N6231	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEX}	— —	1.0 5.0	mAdc
Collector Base Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)		I_{CB0}	—	1.0	mAdc
Emitter-Base Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain ⁽¹⁾ ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N5632, 2N6229 2N5633, 2N6230 2N5634, 2N6231 All Types	h_{FE}	25 20 15 5.0	100 80 60 —	—
Collector-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}$, $I_B = 0.75 \text{ Adc}$) ($I_C = 10 \text{ Adc}$, $I_B = 2.0 \text{ Adc}$)		$V_{CE(sat)}$	— —	1.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}$, $I_B = 0.75 \text{ Adc}$)		$V_{BE(sat)}$	—	2.0	Vdc
Base-Emitter On Voltage ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.5	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain—Bandwidth Product (2) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 20 \text{ Vdc}$, $f_{test} = 0.5 \text{ MHz}$)		f_T	1.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	2N5632, 2N5633, 2N5634 2N6229, 2N6230, 2N6231	C_{ob}	— —	300 600	pF
Small Signal Current Gain ($V_{CE} = 10 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	15	—	—

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS

D_1 MUST BE FAST RECOVERY TYPE, eg:
MBD5300 USED ABOVE $I_B \approx 100 \text{ mA}$
MSD6100 USED BELOW $I_B \approx 100 \text{ mA}$

For PNP test, reverse all polarities and D_1 .

2N5632, 2N5633, 2N5634 NPN
 2N6229, 2N6230, 2N6231 PNP

NPN
 2N5632, 2N5633, 2N5634

PNP
 2N6229, 2N6230, 2N6231

FIGURE 3 - TURN-ON TIME





FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N5632, 2N5633, 2N5634 NPN
 2N6229, 2N6230, 2N6231 PNP

NPN
 2N5632, 2N5633, 2N5634

PNP
 2N6229, 2N6230, 2N6231

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE







FIGURE 8 - DC CURRENT GAIN



NPN
 2N5632, 2N5633, 2N5634

PNP
 2N6229, 2N6230, 2N6231

FIGURE 9 - COLLECTOR SATURATION REGION





FIGURE 10 - "ON" VOLTAGES







FIGURE 11 - TEMPERATURE COEFFICIENTS



2N5632, 2N5633, 2N5634 NPN
 2N6229, 2N6230, 2N6231 PNP

NPN
 2N5632, 2N5633, 2N5634

PNP
 2N6229, 2N6230, 2N6231

FIGURE 12 - COLLECTOR CUTOFF REGION







FIGURE 13 - EFFECTS OF BASE-EMITTER RESISTANCE



2N5655, 2N5656, 2N5657 (SILICON)

PLASTIC NPN SILICON HIGH-VOLTAGE POWER TRANSISTOR

... designed for use in line-operated equipment such as audio output amplifiers; low-current, high-voltage converters; and AC line relays

- Excellent DC Current Gain – $h_{FE} = 30-250$ @ $I_C = 100$ mAdc
- Current-Gain – Bandwidth Product – $f_T = 10$ MHz (Min) @ $I_C = 50$ mAdc
- Packaged in Thermopad Case for Low Cost

*MAXIMUM RATINGS


Rating	Symbol	2N5655	2N5656	2N5657	Unit
Collector-Emitter Voltage	V_{CEO}	250	300	350	Vdc
Collector-Base Voltage	V_{CB}	275	325	375	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous	I_C	← 0.5 →			Adc
Peak		← 1.0 →			
Base Current	I_B	← 0.25 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20		Watts	
		0.16		$\text{W}/^\circ\text{C}$	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C}/\text{W}$


*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



T_C , CASE TEMPERATURE ($^\circ\text{C}$)

FIGURE 2 – SUSTAINING VOLTAGE TEST CIRCUIT





Safe Area Limits are Indicated by Figures 3 and 4. Both limits are applicable and must be observed.

0.5 AMPERE

POWER TRANSISTORS
NPN SILICON

250-300-350 VOLTS
20 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.308
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.82	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	³⁰ TYP		³⁰ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—


CASE 77-04
TO-126

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mAdc}$ (inductive), $L = 50 \text{ mH}$)	$V_{CE(sus)}$	250 300 350	-	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	250 300 350	-	Vdc
Collector Cutoff Current ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 250 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	-	0.1	mAdc
Collector Cutoff Current ($V_{CE} = 250 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 300 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 350 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 150 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$) ($V_{CE} = 200 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$) ($V_{CE} = 250 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEX}	-	0.1	mAdc
Collector Cutoff Current ($V_{CB} = 275 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 325 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 375 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	-	10	μA dc
Emitter Cutoff Current ($V_{EB} = 6.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	10	μA dc
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	25 30 15 5.0	- 250	-
Collector-Emitter Saturation Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$) ($I_C = 250 \text{ mAdc}$, $I_B = 25 \text{ mAdc}$) ($I_C = 500 \text{ mAdc}$, $I_B = 100 \text{ mAdc}$)	$V_{CE(sat)}$	-	1.0 2.5 10	Vdc
Base-Emitter Voltage (1) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	V_{BE}	-	1.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (2) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	f_T	10	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	-	25	pF
Small-Signal Current Gain ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	20	-	-

*Indicates JEDEC Registered Data for 2N5655 Series
 (1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.
 (2) f_T is defined as the frequency at which $|h_{fe}|$ extrapolates to unity.

FIGURE 3 - ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

LARGE SIGNAL CHARACTERISTICS

FIGURE 4 - TRANSCONDUCTANCE



CUT-OFF CHARACTERISTICS

FIGURE 5 - TRANSCONDUCTANCE




FIGURE 6 - INPUT ADMITTANCE




FIGURE 7 - EFFECT OF BASE-EMITTER RESISTANCE




FIGURE 8 – CURRENT GAIN




FIGURE 9 – "ON" VOLTAGES




FIGURE 10 – CAPACITANCE




FIGURE 11 – TURN-ON TIME





FIGURE 12 – TURN-OFF TIME



2N5683, 2N5684 PNP (SILICON) 2N5685, 2N5686 NPN

HIGH-CURRENT COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in high-power amplifier and switching circuit applications.

- High Current Capability – I_C Continuous = 50 Amperes.
- DC Current Gain –
 $h_{FE} = 15 - 60 @ I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) } @ I_C = 25 \text{ Adc}$

50 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60–80 VOLTS
300 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N5683 2N5685	2N5684 2N5686	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	50		Adc
Base Current	I_B	15		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	300	1.715	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$


*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.584	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
TO-3 Except Pin Diameter

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Note 1) (I _C = 0.2 Adc, I _B = 0)	2N5683, 2N5685 2N5684, 2N5686	V _{CEO(sus)}	60 80	— —	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	2N5683, 2N5685 2N5684, 2N5686	I _{CEO}	— —	1.0 1.0	mAdc
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)	2N5683, 2N5685 2N5684, 2N5686 2N5683, 2N5685 2N5684, 2N5686	I _{CEx}	— — — —	2.0 2.0 10 10	mAdc
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	2N5683, 2N5685 2N5684, 2N5686	I _{CBO}	— —	2.0 2.0	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	5.0	mAdc

ON CHARACTERISTICS

DC Current Gain (Note 1) (I _C = 25 Adc, V _{CE} = 2.0 Vdc) (I _C = 50 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	15 5.0	60 —	—
Collector-Emitter Saturation Voltage (Note 1) (I _C = 25 Adc, I _B = 2.5 Adc) (I _C = 50 Adc, I _B = 10 Adc)	V _{CE(sat)}	— —	1.0 5.0	Vdc
Base-Emitter Saturation Voltage (Note 1) (I _C = 25 Adc, I _B = 2.5 Adc)	V _{BE(sat)}	—	2.0	Vdc
Base-Emitter On Voltage (Note 1) (I _C = 25 Adc, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	2.0	Vdc


DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 5.0 Adc, V _{CE} = 10 Vdc, f = 1.0 MHz)	f _T	2.0	—	MHz	
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	2N5683, 2N5684 2N5685, 2N5686	C _{ob}	— —	2000 1200	pF
Small-Signal Current Gain (I _C = 10 Adc, V _{CE} = 5.0 Vdc, f = 1.0 kHz)	h _{fe}	15	—		

*Indicates JEDEC Registered Data

Note 1: Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



FOR CURVES OF FIGURES 3 & 6, R_B & R_L ARE VARIED.
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.
FOR NPN CIRCUITS, REVERSE ALL POLARITIES.

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



PNP
2N5683, 2N5684

NPN
2N5685, 2N5686

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



PNP
2N5683, 2N5684

NPN
2N5685, 2N5686

FIGURE 11 - TEMPERATURE COEFFICIENTS





FIGURE 12 - COLLECTOR CUTOFF REGION







FIGURE 13 - EFFECT OF EXTERNAL BASE-EMITTER RESISTANCE




2N5758, 2N5759, 2N5760 NPN 2N6226, 2N6227, 2N6228 PNP

HIGH-VOLTAGE HIGH-POWER SILICON TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 100 \text{ Vdc (Min) – 2N5758, 2N6226}$
 $= 120 \text{ Vdc (Min) – 2N5759, 2N6227}$
 $= 140 \text{ Vdc (Min) – 2N5760, 2N6228}$
- DC Current Gain @ $I_C = 3.0 \text{ Adc}$ –
 $h_{FE} = 25 \text{ (Min) – 2N5758, 2N6226}$
 $= 20 \text{ (Min) – 2N5759, 2N6227}$
 $= 15 \text{ (Min) – 2N5760, 2N6228}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 3.0 \text{ Adc}$

6 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON
100-120-140 VOLTS
150 WATTS



4


*MAXIMUM RATINGS

Rating	Symbol	2N5758 2N6226	2N5759 2N6227	2N5760 2N6228	Unit
Collector-Emitter Voltage	V_{CEO}	100	120	140	Vdc
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Emitter-Base Voltage	V_{EB}	7.0			Vdc
Collector Current - Continuous Peak	I_C	6.0			Adc
		10			
Base Current	I_B	4.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150			Watts
		0.857			
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data




Safe area limits are indicated by Figure 5.
Both limits are applicable and must be observed.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case:
CASE 11 01
TO-3


2N5758, 2N5759, 2N5760 NPN
2N6226, 2N6227, 2N6228 PNP

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA}$, $I_B = 0$)	2N5758, 2N6226 2N5759, 2N6227 2N5760, 2N6228	$V_{CE(sus)}$	100 120 140	Vdc	
Collector Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 70 \text{ Vdc}$, $I_B = 0$)	2N5758, 2N6226 2N5759, 2N6227 2N5760, 2N6228	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEX}	— —	1.0 5.0	mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)		I_{CBO}	—	1.0	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 6.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N5758, 2N6226 2N5759, 2N6227 2N5760, 2N6228 All Types	h_{FE}	25 20 15 5.0	100 80 60 —	—
Collector-Emitter Saturation Voltage ($I_C = 3.0 \text{ Adc}$, $I_B = 0.3 \text{ Adc}$) ($I_C = 6.0 \text{ Adc}$, $I_B = 1.2 \text{ Adc}$)		$V_{CE(sat)}$	— —	1.0 2.0	Vdc
Base-Emitter On Voltage ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 20 \text{ Vdc}$, $f_{test} = 0.5 \text{ MHz}$)		f_T	1.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)		C_{ob}	—	300	pF
Small-Signal Current Gain ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	15	—	—

*Indicates JEDEC Registered Data
(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$
(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS

D_1 MUST BE FAST RECOVERY TYPE, eg:
MBD5300 USED ABOVE $I_B \approx 100 \text{ mA}$
MSD6100 USED BELOW $I_B \approx 100 \text{ mA}$

*For PNP test circuit, reverse all polarities and D_1 .

2N5758, 2N5759, 2N5760 NPN
 2N6226, 2N6227, 2N6228 PNP

NPN
 2N5758, 2N5759, 2N5760

PNP
 2N6226, 2N6227, 2N6228

FIGURE 3 - TURN-ON TIME





FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

NPN
 2N5758, 2N5759, 2N5760

PNP
 2N6226, 2N6227, 2N6228

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE







FIGURE 8 - DC CURRENT GAIN



2N5758, 2N5759, 2N5760 NPN
 2N6226, 2N6227, 2N6228 PNP

NPN
 2N5758, 2N5759, 2N5760

PNP
 2N6226, 2N6227, 2N6228

FIGURE 9 – COLLECTOR SATURATION REGION





FIGURE 10 – "ON" VOLTAGES







FIGURE 11 – TEMPERATURE COEFFICIENTS



2N5758, 2N5759, 2N5760. NPN
 2N6226, 2N6227, 2N6228 PNP

NPN
 2N5758, 2N5759, 2N5760

PNP
 2N6226, 2N6227, 2N6228

FIGURE 12 - COLLECTOR CUT-OFF REGION







FIGURE 13 - EFFECTS OF BASE-EMITTER RESISTANCE



2N5875, 2N5876 PNP (SILICON) 2N5877, 2N5878 NPN

COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Adc}$
- Low Leakage Current – $I_{CEX} = 0.5 \text{ mA dc (Max) @ Rated Voltage}$
- Excellent DC Current Gain – $h_{FE} = 20 \text{ (Min) @ } I_C = 4.0 \text{ Adc}$
- High Current Gain – Bandwidth Product – $f_T = 4.0 \text{ MHz (Min) @ } I_C = 0.5 \text{ A}$

10 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS
150 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N5875 2N5877	2N5876 2N5878	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous Peak	I_C	10	20	A dc
Base Current	I_B	4.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150	0.857	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

NOTE:
1. DIM "Q" IS DIA. Collector connected to case.

2N5875, 2N5876 PNP, 2N5877, 2N5878 NPN

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	1.0 1.0	mA
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— — — —	0.5 0.5 5.0 5.0	mA
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— —	0.5 0.5	mA
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_E = 0$)	I_{EBO}	—	1.0	mA

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 4.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 5.0 \text{ A}$, $I_B = 0.5 \text{ A}$) ($I_C = 10 \text{ A}$, $I_B = 2.5 \text{ A}$)	$V_{CE(sat)}$	— —	1.0 3.0	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 10 \text{ A}$, $I_B = 2.5 \text{ A}$)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ($I_C = 4.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product (2) ($I_C = 0.5 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	4.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	— —	500 300	pF
Small-Signal Current Gain ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	20	—	—

SWITCHING CHARACTERISTICS


Rise Time	$V_{CC} = 30 \text{ Vdc}$, $I_C = 4.0 \text{ A}$, $I_{B1} = I_{B2} = 0.4 \text{ A}$, See Figure 2)	t_r	—	0.7	μs
Storage Time		t_s	—	1.0	μs
Fall Time		t_f	—	0.8	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 - SWITCHING TIME TEST CIRCUIT



FOR CURVES OF FIGURES 3 and 6,
 R_B and R_C ARE VARIED TO OBTAIN
DESIRED CURRENT LEVELS

For NPN test circuit,
reverse all polarities.

D_1 MUST BE FAST RECOVERY TYPE, e.g.
MBD5300 USED ABOVE $I_B \approx 100 \text{ mA}$
MSD6100 USED BELOW $I_B \approx 100 \text{ mA}$

FIGURE 3 - TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) < 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



PNP DEVICES
2N5875 and 2N5876

NPN DEVICES
2N5877 and 2N5878

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



4

PNP DEVICES
2N5875 and 2N5876

NPN DEVICES
2N5877 and 2N5878

FIGURE 11 – TEMPERATURE COEFFICIENTS





FIGURE 12 – COLLECTOR CUT-OFF REGION







FIGURE 13 – EFFECTS OF EXTERNAL BASE-EMITTER RESISTANCE



2N5879, 2N5880, PNP (SILICON) 2N5881, 2N5882 NPN


COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 60 \text{ Vdc (Min) – 2N5879, 2N5881}$
 $= 80 \text{ Vdc (Min) – 2N5880, 2N5882}$
- DC Current Gain –
 $h_{FE} = 20 \text{ (Min) @ } I_C = 6.0 \text{ Adc}$
- Low Collector – Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 7.0 \text{ Adc}$
- High Current – Gain-Bandwidth Product –
 $f_T = 4.0 \text{ MHz (Min) @ } I_C = 1.0 \text{ Adc}$
- Recommended for New Circuit Designs

15 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60–80 VOLTS
160 WATTS



*MAXIMUM RATINGS



Rating	Symbol	2N5879 2N5881	2N5880 2N5882	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous Peak	I_C	15 30		Adc
Base Current	I_B	5.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	160 0.915		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.1	$^\circ\text{C/W}$

*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

CASE 11-01
TO-3

NOTE:
1. DIM "Q" IS DIA. Collector connected to case.

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA, I _B = 0)	V _{CEO(sus)}	60 80	—	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	I _{CEO}	— —	1.0 1.0	mA
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEX}	— — — —	0.5 0.5 5.0 5.0	mA
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	— —	0.5 0.5	mA
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mA


ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 2.0 A, V _{CE} = 4.0 Vdc) (I _C = 6.0 A, V _{CE} = 4.0 Vdc) (I _C = 15 A, V _{CE} = 4.0 Vdc)	h _{FE}	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 7.0 A, I _B = 0.7 A) (I _C = 15 A, I _B = 3.75 A)	V _{CE(sat)}	— —	1.0 4.0	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 15 A, I _B = 3.75 A)	V _{BE(sat)}	—	2.5	Vdc
Base-Emitter On Voltage (1) (I _C = 6.0 A, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	1.5	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (2) (I _C = 1.0 A, V _{CE} = 10 Vdc, f _{rest} = 1.0 MHz)	f _T	4.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	600 400	pF
Small-Signal Current Gain (I _C = 2.0 A, V _{CE} = 4.0 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

SWITCHING CHARACTERISTICS					
Rise Time	(V _{CC} = 30 Vdc, I _C = 6.0 A, I _{B1} = I _{B2} = 0.6 A, See Figure 2)	t _r	—	0.7	μs
Storage Time		t _s	—	1.0	μs
Fall Time		t _f	—	0.8	μs

*Indicates JEDEC Registered Data.
 (1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%
 (2) f_T = |h_{fe}| • f_{test}

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For NPN test circuit, reverse all polarities.

FOR CURVES OF FIGURES 3 and 6, R_B and R_C ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS
 D₁ MUST BE FAST RECOVERY TYPE, eg: M805300 USED ABOVE I_B = 100 mA
 MSD6100 USED BELOW I_B = 100 mA

FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



PNP
2N5879, 2N5880

NPN
2N5881, 2N5882

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES



PNP
2N5879, 2N5880

NPN
2N5881, 2N5882

FIGURE 11 - TEMPERATURE COEFFICIENTS





FIGURE 12 - COLLECTOR CUTOFF REGION







FIGURE 13 - EFFECTS OF EXTERNAL BASE-EMITTER RESISTANCE



2N5883, 2N5884 PNP (SILICON) 2N5885, 2N5886 NPN

COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0 \text{ Vdc}$ (max) at $I_C = 15 \text{ Adc}$
- Low Leakage Current $I_{CEX} = 1.0 \text{ mAdc}$ (max) at Rated Voltage
- Excellent DC Current Gain – $h_{FE} = 20$ (min) at $I_C = 10 \text{ Adc}$
- High Current Gain Bandwidth Product – $f_T = 4.0 \text{ MHz}$ (min) at $I_C = 1.0 \text{ Adc}$


25 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS
200 WATTS

4

*MAXIMUM RATINGS


Rating	Symbol	2N5883 2N5885	2N5884 2N5886	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	25		Adc
Peak		50		
Base Current	I_B	7.5		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	200		Watts
Derate above 25°C		1.15		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$


*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

NOTE: Collector connected to case.
1. DIM "Q" IS DIA. CASE 11-01
TO-3

FIGURE 1 – POWER DERATING



2N5883, 2N5884 PNP, 2N5885, 2N5886 NPN

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA dc}$, $I_B = 0$)	2N5883, 2N5885 2N5884, 2N5886	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	2N5883, 2N5885 2N5884, 2N5886	I_{CEO}	— —	2.0 2.0	mAdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N5883, 2N5885 2N5884, 2N5886 2N5883, 2N5885 2N5884, 2N5886	I_{CEX}	— — — —	1.0 1.0 10 10	mAdc
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	2N5883, 2N5885 2N5884, 2N5886	I_{CBO}	— —	1.0 1.0	mAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 25 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 15 \text{ Adc}$, $I_B = 1.5 \text{ Adc}$) ($I_C = 25 \text{ Adc}$, $I_B = 6.25 \text{ Adc}$)	$V_{CE(sat)}$	— —	1.0 4.0	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 25 \text{ Adc}$, $I_B = 6.25 \text{ Adc}$)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ($I_C = 10 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	4.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	— —	1000 500	pF
Small-Signal Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ kHz}$)	h_{fe}	20	—	—

SWITCHING CHARACTERISTICS

Rise Time	($V_{CC} = 30 \text{ Vdc}$, $I_C = 10 \text{ Adc}$, $I_{B1} = I_{B2} = 1.0 \text{ Adc}$)	t_r	—	0.7	μs
Storage Time		t_s	—	1.0	μs
Fall Time		t_f	—	0.8	μs


*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$.

FIGURE 2 — SWITCHING TIME EQUIVALENT TEST CIRCUITS

TURN-ON TIME



TURN-OFF TIME





FIGURE 3 — TURN-ON TIME



FOR CURVES OF FIGURES 3 & 6, R_B & R_L ARE VARIED.
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.
FOR NPN, REVERSE ALL POLARITIES

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



2N5883, 2N5884 PNP, 2N5885, 2N5886 NPN

PNP DEVICES
2N5883 and 2N5884

NPN DEVICES
2N5885 and 2N5886

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES



PNP DEVICES
2N5883 and 2N5884

NPN DEVICES
2N5885 and 2N5886

FIGURE 11 – TEMPERATURE COEFFICIENTS





FIGURE 12 – COLLECTOR CUT-OFF REGION







FIGURE 13 – EFFECTS OF EXTERNAL BASE-EMITTER RESISTANCE



2N5974, 2N5975, 2N5976 (SILICON)

PNP SILICON PLASTIC POWER TRANSISTORS

... designed for use in general purpose amplifier and switching applications.

- DC Current Gain Specified to 5 Amperes
 $h_{FE} = 20-120 @ I_C = 2.5 \text{ Adc}$
 $= 7.0 (\text{Min}) @ I_C = 5.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ Vdc} (\text{Min}) - 2N5974$
 $= 60 \text{ Vdc} (\text{Min}) - 2N5975$
 $= 80 \text{ Vdc} (\text{Min}) - 2N5976$
- High Current Gain – Bandwidth Product –
 $f_T = 2.0 \text{ MHz} (\text{Min}) @ I_C = 500 \text{ mAdc}$
- Complements to NPN Transistors 2N5977, 2N5978, 2N5979


*MAXIMUM RATINGS

Rating	Symbol	2N5974	2N5975	2N5976	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current - Continuous Peak	I_C	← 5.0 → ← 10 →			Adc
Base Current	I_B	← 2.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 75 → ← 0.60 →			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.67	$^\circ\text{C/W}$



*Indicates JEDEC Registered Data for 2N5974 Series.




5 AMPERE POWER TRANSISTORS

PNP SILICON

40-60-80 VOLTS
75 WATTS



STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE



NOTES:

1. DIM "D" UNCONTROLLED IN ZONE "H"
2. DIM "F" DIA THRU
3. HEAT SINK CONTACT AREA (BOTTOM)
4. LEADS WITHIN 0.005° RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

CASE 90-05
TO-127

2N5974, 2N5975, 2N5976

*ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	40 60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 100 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^{\circ}\text{C}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^{\circ}\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^{\circ}\text{C}$)	I_{CEX}	— — — — — —	100 100 100 1.0 1.0 1.0	μAdc mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.5 \text{ Adc}$, $I_B = 250 \text{ mAdc}$) ($I_C = 5.0 \text{ Adc}$, $I_B = 750 \text{ mAdc}$)	$V_{CE(sat)}$	— —	0.6 1.7	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 750 \text{ mAdc}$)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ($I_C = 2.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.4	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product (2) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	300	pF
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	20	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME






FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE



2N5977, 2N5978, 2N5979 (SILICON)

4

NPN SILICON PLASTIC POWER TRANSISTORS


... designed for use in general purpose amplifier and switching applications.

- DC Current Gain Specified to 5 Amperes
 $h_{FE} = 20-120 @ I_C = 2.5 \text{ Adc}$
 $= 7.0 (\text{Min}) @ I_C = 5.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ Vdc (Min)} - 2N5977$
 $= 60 \text{ Vdc (Min)} - 2N5978$
 $= 80 \text{ Vdc (Min)} - 2N5979$
- High Current Gain – Bandwidth Product
 $f_T = 2.0 \text{ MHz (Min)} @ I_C = 500 \text{ mA dc}$
- Complement to PNP Transistors –
 2N5974, 2N5975, 2N5976

**5 AMPERE
POWER TRANSISTORS**


NPN SILICON

**40-60-80 VOLTS
75 WATTS**



***MAXIMUM RATINGS**

Rating	Symbol	2N5977	2N5978	2N5979	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current - Continuous Peak	I_C	← 5.0 →			A dc
		← 10 →			
Base Current	I_B	← 2.0 →			A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 75 →			Watts
		← 0.60 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$




THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.67	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data

NOTES:

- DIM "D" UNCONTROLLED IN ZONE "H"
- DIM "F" DIA THRU
- HEAT SINK CONTACT AREA (BOTTOM)
- LEADS WITHIN 0.005" RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90° TYP		90° TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO-127

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	40 60 80	—	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0) (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	I _{CEO}	—	1.0 1.0 1.0	mA
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 100 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 40 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C) (V _{CE} = 60 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C) (V _{CE} = 80 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C)	I _{CEx}	—	100 100 100 1.0 1.0 1.0	μA mA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mA

ON CHARACTERISTICS

DC Current Gain (I _C = 0.5 A, V _{CE} = 2.0 Vdc) (I _C = 2.5 A, V _{CE} = 2.0 Vdc) (I _C = 5.0 A, V _{CE} = 2.0 Vdc)	h _{FE}	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage (I _C = 2.5 A, I _B = 250 mA) (I _C = 5.0 A, I _B = 750 mA)	V _{CE(sat)}	—	0.6 1.7	Vdc
Base-Emitter Saturation Voltage (I _C = 5.0 A, I _B = 750 mA)	V _{BE(sat)}	—	2.5	Vdc
Base-Emitter On Voltage (I _C = 2.5 A, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	1.4	Vdc

DYNAMIC CHARACTERISTICS

Current Gain – Bandwidth Product (2) (I _C = 500 mA, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	2.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	200	pF
Small-Signal Current Gain (I _C = 0.5 A, V _{CE} = 4.0 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = |h_{fe}| • f_{test}

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE



2N5986, 2N5987, 2N5988 PNP (SILICON) 2N5989, 2N5990, 2N5991 NPN

HIGH POWER PLASTIC COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching circuits.

- Collector-Base Voltage – $V_{CBO} = 60 \text{ Vdc} - 2N5986, 2N5989$
 $= 80 \text{ Vdc} - 2N5987, 2N5990$
 $= 100 \text{ Vdc} - 2N5988, 2N5991$
- Collector-Emitter Voltage – $V_{CEO} = 40 \text{ Vdc} - 2N5986, 2N5989$
 $= 60 \text{ Vdc} - 2N5987, 2N5990$
 $= 80 \text{ Vdc} - 2N5988, 2N5991$
- DC Current Gain –
 $h_{FE} = 20-120 @ I_C = 6.0 \text{ Adc}$
 $= 7.0 (\text{Min}) @ I_C = 12 \text{ Adc}$
- Collector-Emitter Saturation Voltage –
 $V_{CE(\text{sat})} = 0.7 \text{ Vdc} (\text{Max}) @ I_C = 6.0 \text{ Adc}$

*MAXIMUM RATINGS


Rating	Symbol	2N5986 2N5989	2N5987 2N5990	2N5988 2N5991	Unit
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous Peak	I_C	12 20			A dc
Base Current	I_B	4.0			A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.8			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS




Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.25	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



12 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON 40, 60, 80 VOLTS 100 WATTS



STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE

NOTES:

- DIM "D" UNCONTROLLED IN ZONE "H"
- DIM "F" DIA THRU
- HEAT SINK CONTACT AREA (BOTTOM)
- LEADS WITHIN 0.005° RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO-127

2N5986, 2N5987, 2N5988 PNP / 2N5989, 2N5990, 2N5991 NPN

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (I _C = 0.2 Adc, I _B = 0)	2N5986, 2N5989 2N5987, 2N5990 2N5988, 2N5991	BV _{CEO(sus)}	40 60 80	— — —	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0) (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	2N5986, 2N5989 2N5987, 2N5990 2N5988, 2N5991	I _{CEO}	— — —	2.0 2.0 2.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 100 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 125°C) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 125°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 125°C)	2N5986, 2N5989 2N5987, 2N5990 2N5988, 2N5991 2N5986, 2N5989 2N5987, 2N5990 2N5988, 2N5991*	I _{CEX}	— — — — — —	200 200 200 2.0 2.0 2.0	μA _{dc} mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	1.0	mA _{dc}




ON CHARACTERISTICS				
DC Current Gain (I _C = 1.5 Adc, V _{CE} = 2.0 Vdc) (I _C = 6.0 Adc, V _{CE} = 2.0 Vdc) (I _C = 12 Adc, V _{CE} = 2.0 Vdc)	h _{FE}	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage (I _C = 6.0 Adc, I _B = 0.6 Adc) (I _C = 12 Adc, I _B = 1.8 Adc)	V _{CE(sat)}	—	0.7 1.7	Vdc
Base-Emitter Saturation Voltage (I _C = 12 Adc, I _B = 1.8 Adc)	V _{BE(sat)}	—	2.5	Vdc
Base-Emitter On Voltage (I _C = 6.0 Adc, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	1.4	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 0.5 Adc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	2.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	C _{ob}	—	500 300	pF
Small-Signal Current Gain (I _C = 2.0 Adc, V _{CE} = 4.0 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

*Indicates JEDEC Registered Data.

(1) f_T = |h_{fe}| • f_{test}

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS

D₁ MUST BE FAST RECOVERY TYPE, eg
MBD5300 USED ABOVE I_B = 100 mA
MSD6100 USED BELOW I_B = 100 mA

For PNP test circuit reverse diode and voltage polarities.

FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



PNP
2N5986 thru 2N5988

NPN
2N5989 thru 2N5991

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



PNP
2N5986 thru 2N5988

NPN
2N5989 thru 2N5991

FIGURE 11 - TEMPERATURE COEFFICIENTS





FIGURE 12 - COLLECTOR CUTOFF REGION







FIGURE 13 - EFFECTS OF EXTERNAL BASE-EMITTER RESISTANCE



2N6034, 2N6035, 2N6036 PNP (SILICON) 2N6037, 2N6038, 2N6039 NPN

PLASTIC DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS


... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2000$ (Typ) @ $I_C = 2.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc
 $V_{CE(sus)} = 40$ Vdc (Min) – 2N6034, 2N6037
= 60 Vdc (Min) – 2N6035, 2N6038
= 80 Vdc (Min) – 2N6036, 2N6039
- Forward Biased Second Breakdown Current Capability
 $I_{S/b} = 1.5$ Adc @ 25 Vdc
- Monolithic Construction with Built-In Base-Emitter Resistors to Limit Leakage Multiplication
- Space-Saving High Performance-to-Cost Ratio
TO-126 Plastic Package

DARLINGTON 4-AMPERE

COMPLEMENTARY SILICON POWER TRANSISTORS

40, 60, 80 VOLTS
40 WATTS



*MAXIMUM RATINGS



Rating	Symbol	2N6034 2N6037	2N6035 2N6038	2N6036 2N6039	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous	I_C	← 4.0 →			Adc
Peak		← 8.0 →			
Base Current	I_B	← 100 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 40 →			Watts
Derate above 25°C		← 0.32 →			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 1.5 →			Watts
Derate above 25°C		← 0.012 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.12	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.3	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



NOTES

1. MT = MAIN TERMINAL
2. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA. TO DIM. "A" & "B" AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-04
TO-126

**2N6034, 2N6035, 2N6036 PNP
2N6037, 2N6038, 2N6039 NPN**

***ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	40 60 80	— — —	Vdc
Collector-Cutoff Current (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 60 Vdc, I _B = 0) (V _{CE} = 80 Vdc, I _B = 0)	I _{CEO}	— — —	100 100 100	μA
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc T _C = 125°C) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc T _C = 125°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc T _C = 125°C)	I _{CEX}	— — — — — —	100 100 100 500 500 500	μA
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0) (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	— — —	0.5 0.5 0.5	mA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	2.0	mA
ON CHARACTERISTICS				
DC Current Gain (I _C = 0.5 A, V _{CE} = 3.0 Vdc) (I _C = 2.0 A, V _{CE} = 3.0 Vdc) (I _C = 4.0 A, V _{CE} = 3.0 Vdc)	h _{FE}	500 750 100	— 15,000 —	—
Collector-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 8.0 mA) (I _C = 4.0 A, I _B = 40 mA)	V _{CE(sat)}	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage (I _C = 4.0 A, I _B = 40 mA)	V _{BE(sat)}	—	4.0	Vdc
Base-Emitter On Voltage (I _C = 2.0 A, V _{CE} = 3.0 Vdc)	V _{BE(on)}	—	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current-Gain (I _C = 0.75 A, V _{CE} = 10 Vdc, f = 1.0 MHz)	h _{fe}	1.0	—	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	— —	200 100	pF

*Indicates JEDEC Registered Data.

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT






FIGURE 3 — SWITCHING TIMES



2N6034, 2N6035, 2N6036 PNP
2N6037, 2N6038, 2N6039 NPN

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 5 – 2N6034, 2N6035, 2N6036




FIGURE 6 – 2N6037, 2N6038, 2N6039





FIGURE 7 – CAPACITANCE



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N6034, 2N6035, 2N6036 PNP
2N6037, 2N6038, 2N6039 NPN

PNP
2N6034, 2N6035, 2N6036

NPN
2N6037, 2N6038, 2N6039

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



2N6034, 2N6035, 2N6036 PNP
2N6037, 2N6038, 2N6039 NPN

PNP
2N6034, 2N6035, 2N6036

NPN
2N6037, 2N6038, 2N6039

FIGURE 11 -- TEMPERATURE COEFFICIENTS





FIGURE 12 -- COLLECTOR CUT-OFF REGION







FIGURE 13 -- DARLINGTON SCHEMATIC



2N6040 thru 2N6042 PNP (SILICON) 2N6043 thru 2N6045 NPN MJE6040 thru MJE6042 PNP MJE6043 thru MJE6045 NPN

PLASTIC MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc (1)
 $V_{CE(sus)} = 60$ Vdc (Min) – 2N6040, 2N6043
 $= 80$ Vdc (Min) – 2N6041, 2N6044
 $= 100$ Vdc (Min) – 2N6042, 2N6045
- Low Collector-Emitter Saturation Voltage – (1)
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 4.0$ Adc – 2N6040, 41, 2N6043, 44
 $= 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc – 2N6042, 2N6045
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

(1) Applies to corresponding in-house part numbers also.

*MAXIMUM RATINGS


Rating	Symbol	2N6040 2N6043 MJE6040	2N6041 2N6044 MJE6041	2N6042 2N6045 MJE6042	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous	I_C	← 8.0 →			Adc
Peak		← 16 →			
Base Current	I_B	← 120 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 75 →			Watts
Derate above 25°C		← 0.60 →			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 2.2 →			Watts
Derate above 25°C		← 0.0175 →			W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.67	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	57	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING




DARLINGTON 8 AMPERE

COMPLEMENTARY SILICON POWER TRANSISTORS

60-80-100 VOLTS
75 WATTS

2N6040
thru
2N6045




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.85	10.29	0.390	0.405
C	4.08	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.91	3.75	0.154	0.148
G	2.41	2.67	0.095	0.105
H	2.70	3.20	0.106	0.126
J	0.38	0.58	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.21	0.045	0.050
N	4.83	5.33	0.190	0.210
D	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.21	0.030	0.050
V	1.14	0.945	0.045	0.037

STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

NOTE
1 DIM L & H APPLIES
TO ALL LEADS

CASE 221A-02
TO-220AB

MJE6040
thru
MJE6045



NOTES
1 DIM "D" UNCONTROLLED IN ZONE "H"
2 DIM "T" DIA THRU
3 HEAT SINK CONTACT AREA (BOTTOM)
4 LEADS WITHIN 0.005" RAD OF TRUE POSITION TOP AT MAXIMUM MATERIAL CONDITION

STYLE 2
PIN 1 EMITTER
2 COLLECTOR
3 BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.15	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.90	1.24	0.063	0.049
F	3.51	3.76	0.138	0.148
G	4.22	8.50	0.166	0.335
H	2.67	2.92	0.105	0.115
J	0.818	0.864	0.032	0.034
K	15.11	116.38	0.595	10.645
M	4.77	—	0.187	—
Q	4.70	4.80	0.185	0.185
R	1.51	1.75	0.059	0.069
D	6.25	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO-127

2N6040 thru 2N6042 PNP
2N6043 thru 2N6045 NPN
MJE6040 thru MJE6042 PNP
MJE6043 thru MJE6045 NPN

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (I _C = 100 mA, I _B = 0)	V _{CE0(sus)}	60 80 100	—	V _{dc}
Collector Cutoff Current (V _{CE} = 60 Vdc, I _B = 0) (V _{CE} = 80 Vdc, I _B = 0) (V _{CE} = 100 Vdc, I _B = 0)	I _{CEO}	— — —	20 20 20	μA
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 100 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 100 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEx}	— — — — — —	20 20 20 200 200 200	μA
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0) (V _{CB} = 100 Vdc, I _E = 0)	I _{CBO}	— — —	20 20 20	μA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	2.0	mA
ON CHARACTERISTICS				
DC Current Gain (I _C = 4.0 A, V _{CE} = 4.0 Vdc) (I _C = 3.0 A, V _{CE} = 4.0 Vdc) (I _C = 8.0 A, V _{CE} = 4.0 Vdc) All Types	h _{FE}	1000 1000 100	10,000 10,000 —	—
Collector-Emitter Saturation Voltage (I _C = 4.0 A, I _B = 16 mA) (I _C = 3.0 A, I _B = 12 mA) (I _C = 8.0 A, I _B = 80 mA) All Types	V _{CE(sat)}	— — —	2.0 2.0 4.0	V _{dc}
Base-Emitter Saturation Voltage (I _C = 8.0 A, I _B = 80 mA)	V _{BE(sat)}	—	4.5	V _{dc}
Base-Emitter On Voltage (I _C = 4.0 A, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	2.8	V _{dc}
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain (I _C = 3.0 A, V _{CE} = 4.0 Vdc, f = 1.0 MHz)	h _{fe}	4.0	—	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	300 200	pF
Small-Signal Current Gain (I _C = 3.0 A, V _{CE} = 4.0 Vdc, f = 1.0 kHz)	h _{fe}	300	—	—

*Indicates JEDEC Registered Data

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT





FIGURE 3 – SWITCHING TIMES



2N6040 thru 2N6042 PNP
 2N6043 thru 2N6045 NPN
 MJE6040 thru MJE6042 PNP
 MJE6043 thru MJE6045 NPN

4

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - SMALL-SIGNAL CURRENT GAIN





FIGURE 7 - CAPACITANCE



2N6040 thru 2N6042 PNP
 2N6043 thru 2N6045 NPN
 MJE6040 thru MJE6042 PNP
 MJE6043 thru MJE6045 NPN

PNP
 2N6040, 2N6041, 2N6042
 MJE6040, MJE6041, MJE6042




FIGURE 8 - DC CURRENT GAIN

NPN
 2N6043, 2N6044, 2N6045
 MJE6043, MJE6044, MJE6045




FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



2N6040 thru 2N6042 PNP
 2N6043 thru 2N6045 NPN
 MJE6040 thru MJE6042 PNP
 MJE6043 thru MJE6045 NPN

PNP
 2N6040, 2N6041, 2N6042
 MJE6040, MJE6041, MJE6042




FIGURE 11 – TEMPERATURE COEFFICIENTS

NPN
 2N6043, 2N6044, 2N6045
 MJE6043, MJE6044, MJE6045




FIGURE 12 – COLLECTOR CUT-OFF REGION







FIGURE 13 – DARLINGTON SCHEMATIC



MEDIUM-POWER PNP SILICON TRANSISTOR

... designed for general-purpose switching and amplifier applications

- Excellent Safe Operating Area
- DC Current Gain Specified to 4.0 Amperes
- Complement to NPN Type 2N3054A

**4 AMPERE
POWER TRANSISTOR
PNP SILICON
55 VOLTS
75 WATTS**

*MAXIMUM RATINGS




Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	55	Vdc
Collector-Emitter Voltage ($R_{BE} = 100 \Omega$)	V_{CER}	60	Vdc
Collector-Base Voltage	V_{CB}	90	Vdc
Emitter-Base Voltage	V_{EB}	7.0	Vdc
Collector Current – Continuous	I_C	4.0	Adc
Peak		10	
Base Current	I_B	2.0	Adc
Total Device Dissipation @ $T_C = 25^\circ C$	P_D	75	Watts
Derate above 25°		0.43	W/ $^\circ C$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

*Indicates JEDEC Registered Data

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.33	$^\circ C/W$


FIGURE 1 – POWER-TEMPERATURE DERATING



STYLE 1:

PIN 1: BASE
2: EMITTER

CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply.
CASE 80-02
TO-66

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	$V_{CE0}(\text{sus})$	55	—	Vdc
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $R_{BE} = 100 \Omega$)	$V_{CER}(\text{sus})$	60	—	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	500	μAdc
Collector Cutoff Current ($V_{CE} = 90 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	1.0 6.0	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 500 \text{ mAdc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	25 6.0	100	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 800 \text{ mAdc}$)	$V_{CE}(\text{sat})$	—	0.5 2.0	Vdc
Base-Emitter On Voltage ($I_C = 500 \text{ mAdc}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE}(\text{on})$	—	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current Gain – Bandwidth Product ($I_C = 200 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	200	pF
Small-Signal Current Gain ($I_C = 100 \text{ mAdc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	25	180	

*Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 2 – SWITCHING TIME EQUIVALENT TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – TEMPERATURE COEFFICIENT




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE



2N6050 thru 2N6052 PNP (SILICON) 2N6057 thru 2N6059 NPN

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain –
 $h_{FE} = 3500$ (Typ) @ $I_C = 5.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mA
 $V_{CE(sus)} = 60$ Vdc (Min) – 2N6050, 2N6057
80 Vdc (Min) – 2N6051, 2N6058
100 Vdc (Min) – 2N6052, 2N6059
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

*MAXIMUM RATINGS


Rating	Symbol	2N6050 2N6057	2N6051 2N6058	2N6052 2N6059	Unit
Collector-Emitter Voltage	V_{CE0}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 12 → ← 20 →			Adc
Base Current	I_B	← 0.2 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 150 → ← 0.857 →			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to $+200^\circ\text{C}$ →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Rating	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ\text{C/W}$



*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



DARLINGTON 12 AMPERE

COMPLEMENTARY SILICON POWER TRANSISTORS 60-80;100 VOLTS 150 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01
TO-3

NOTE:
1. DIM "Q" IS DIA.

2N6050 thru 2N6052 PNP/2N6057 thru 2N6059 NPN

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	60 80 100	—	V _{dc}
Collector Cutoff Current (V _{CE} = 30 V _{dc} , I _B = 0)	I _{CEO}	—	1.0	mA _{dc}
(V _{CE} = 40 V _{dc} , I _B = 0)		—	1.0	
(V _{CE} = 50 V _{dc} , I _B = 0)		—	1.0	
Collector Cutoff Current (V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 V _{dc}) (V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)	I _{CEX}	—	0.5 5.0	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)	I _{EBO}	—	2.0	mA _{dc}


ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 6.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 12 A _{dc} , V _{CE} = 3.0 V _{dc})	h _{FE}	750 100	18,000 —	—
Collector-Emitter Saturation Voltage (I _C = 6.0 A _{dc} , I _B = 24 mA _{dc}) (I _C = 12 A _{dc} , I _B = 120 mA _{dc})	V _{CE(sat)}	—	2.0 3.0	V _{dc}
Base-Emitter Saturation Voltage (I _C = 12 A _{dc} , I _B = 120 mA _{dc})	V _{BE(sat)}	—	4.0	V _{dc}
Base-Emitter On Voltage (I _C = 6.0 A _{dc} , V _{CE} = 3.0 V _{dc})	V _{BE(on)}	—	2.8	V _{dc}

DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short Circuit Forward Current Transfer Ratio (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc} , f = 1.0 MHz)	h _{fe}	4.0	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	C _{ob}	—	500 300	pF
Small-Signal Current Gain (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc} , f = 1.0 kHz)	h _{fe}	300	—	—

*Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width = 300 μs, Duty Cycle = 2.0%.

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode and voltage polarities.

FIGURE 3 — SWITCHING TIMES





FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6050, 2N6057




FIGURE 6 – 2N6051, 2N6058





FIGURE 7 – 2N6052, 2N6059



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5, 6 and 7 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – SMALL-SIGNAL CURRENT GAIN





FIGURE 9 – CAPACITANCE



PNP
2N6050, 2N6051, 2N6052

NPN
2N6057, 2N6058, 2N6059

FIGURE 10 – DC CURRENT GAIN





FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES



PNP
2N6050, 2N6051, 2N6052

NPN
2N6057, 2N6058, 2N6059

FIGURE 13 – TEMPERATURE COEFFICIENTS





FIGURE 14 – COLLECTOR CUT-OFF REGION







FIGURE 15 – DARLINGTON SCHEMATICS



2N6053, 2N6054, 2N6298, 2N6299 PNP (SILICON) 2N6055, 2N6056, 2N6300, 2N6301 NPN

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain –
h_{FE} = 3000 (Typ) @ I_C = 4.0 Adc
- Collector-Emitter Sustaining Voltage – @ 100 mA
V_{CEO(sus)} = 60 Vdc (Min) – 2N6053, 2N6055, 2N6298, 2N6300
= 80 Vdc (Min) – 2N6054, 2N6056, 2N6299, 2N6301
- Low Collector-Emitter Saturation Voltage –
V_{CE(sat)} = 2.0 Vdc (Max) @ I_C = 4.0 Adc
= 3.0 Vdc (Max) @ I_C = 8.0 Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

*MAXIMUM RATINGS


Rating	Symbol	2N6053 2N6055 2N6298 2N6300	2N6054 2N6056 2N6299 2N6301	Unit
Collector-Emitter Voltage	V _{CEO}	60	80	Vdc
Collector-Base Voltage	V _{CB}	60	80	Vdc
Emitter-Base Voltage	V _{EB}	5.0		Vdc
Collector Current – Continuous Peak	I _C	8.0		Adc
Base Current	I _B	120		mAdc
		2N6053 2N6054 2N6055 2N6056	2N6298 2N6299 2N6300 2N6301	
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	100 0.571	75 0.428	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N6053 2N6054 2N6055 2N6056	2N6298 2N6299 2N6300 2N6301	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.75	2.33	°C/W

*Indicates JEDEC Registered Data.


FIGURE 1 – POWER DERATING



DARLINGTON 8 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS
75,100 WATTS

2N6053
2N6054
2N6055
2N6056




NOTE 1 DIM "D" IS DIA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	27.98	—	0.950
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.50	0.210	0.220
J	16.54	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	13.64	4.69	0.151	0.187
R	—	26.67	—	1.050

Collector connected to case
CASE 11 01
TO-3

2N6298
2N6299
2N6300
2N6301



All JEDEC Dimensions and Notes Apply
CASE 80 02
TO-66

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	11.94	12.70	0.470	0.500
B	6.35	6.94	0.250	0.300
C	0.71	0.86	0.028	0.034
D	1.27	1.51	0.050	0.075
E	24.33	24.43	0.955	0.962
F	4.83	5.33	0.190	0.210
G	2.41	2.67	0.095	0.105
H	14.48	14.99	0.570	0.590
J	3.14	—	0.360	—
K	—	1.27	—	0.050
L	3.61	3.86	0.142	0.152
M	—	8.89	—	0.350
N	—	3.68	—	0.145
O	—	15.75	—	0.620

**2N6053, 2N6054, 2N6298, 2N6299 PNP,
2N6055, 2N6056, 2N6300, 2N6301 NPN**

***ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	0.5 0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdd}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— —	0.5 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2.0	mAdc


ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 100	18000 —	—
Collector-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 16 \text{ mAdc}$) ($I_C = 8.0 \text{ Adc}$, $I_B = 80 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 8.0 \text{ Adc}$, $I_B = 80 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ($I_C = 4.0 \text{ Adc}$; $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc

DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short Circuit Current Transfer Ratio ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	— —	300 200	pF
Small-Signal Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	300	—	—

*1 Indicates JEDEC Registered Data.


(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2.0 %.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




For NPN test circuit reverse diode, polarities and input pulses.

FIGURE 3 – SWITCHING TIMES



**2N6053, 2N6054, 2N6298, 2N6299 PNP,
2N6055, 2N6056, 2N6300, 2N6301 NPN**

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6053 thru 2N6056





FIGURE 6 – 2N6298 thru 2N6301



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figures 5 and 6 is based on $T_J(pk) = 200^{\circ}\text{C}$, T_C is

variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 200^{\circ}\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – SMALL-SIGNAL CURRENT GAIN





FIGURE 8 – CAPACITANCE




2N6053, 2N6054, 2N6298, 2N6299 PNP,
2N6055, 2N6056, 2N6300, 2N6301 NPN

PNP

2N6053, 2N6054, 2N6298, 2N6299

FIGURE 9 – DC CURRENT GAIN



NPN

2N6055, 2N6056, 2N6300, 2N6301




FIGURE 10 – COLLECTOR SATURATION REGION








FIGURE 11 – "ON" VOLTAGES



**2N6053, 2N6054, 2N6298, 2N6299 PNP,
2N6055, 2N6056, 2N6300, 2N6301 NPN**

PNP
2N6053, 2N6054, 2N6298, 2N6299



NPN
2N6055, 2N6056, 2N6300, 2N6301




FIGURE 12 – TEMPERATURE COEFFICIENTS





FIGURE 13 – COLLECTOR CUT-OFF REGION





FIGURE 14 – DARLINGTON SCHEMATIC

2N6077

2N6078


HIGH VOLTAGE NPN SILICON TRANSISTORS

... the 2N6077 and 2N6078 transistors are designed for high-voltage, high-speed switching applications. They are characterized for operating directly off the rectified 110 Volt power lines in circuits such as:

- Switching Regulators
- Solenoid and Relay Drivers
- Motor Controls
- Inverters

7 AMPERES NPN SILICON POWER TRANSISTORS

275-300 VOLTS
45 WATTS



4


*MAXIMUM RATINGS

Rating	Symbol	2N6077	2N6078	Unit
Collector-Emitter Voltage	V_{CEX}	300	275	Vdc
Collector-Base Voltage	V_{CBO}	300	275	Vdc
Emitter-Base Voltage	V_{EBO}		6	Vdc
Collector Current — Continuous	I_C		7	Adc
— Peak	I_{CM}		10	
Base Current — Continuous	I_B		4	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		45 0.257	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.9	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

* Indicates JEDEC Registered Data



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	-	0.360	-
P	-	1.27	-	0.050
Q	3.61	3.86	0.142	0.152
S	-	8.89	-	0.350
T	-	3.68	-	0.145
U	-	15.75	-	0.620

All JEDEC Dimensions and and Notes Apply.

CASE 80-02
TO-66

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 200\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	275 250	— —	Vdc
Emitter Cutoff Current ($V_{BE} = 6\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc
Collector Cutoff Current ($V_{CEV} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	I_{CEV}	—	5.0 0.05	mAdc
($V_{CEV} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 125^\circ\text{C}$)		—	8.0 0.2	
Collector Cutoff Current ($V_{CE} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	I_{CEO}	—	2.0	mA

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.2\text{ Adc}$, $V_{CE} = 1\text{ Vdc}$)	h_{FE}	12	70	—
Collector-Emitter Saturation Voltage ($I_C = 1.2\text{ Adc}$, $I_B = 0.2\text{ Adc}$)	$V_{CE(sat)}$	—	0.5	Vdc
($I_C = 3\text{ Adc}$, $I_B = 0.6\text{ Adc}$)		—	1.0	
($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$)		—	3.0	
Base-Emitter Saturation Voltage ($I_C = 1.2\text{ Adc}$, $I_B = 0.2\text{ Adc}$)	$V_{BE(sat)}$	—	1.6	Vdc
($I_C = 3\text{ Adc}$, $I_B = 0.6\text{ Adc}$)		—	1.9	
($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$)		—	2.0	

DYNAMIC CHARACTERISTICS


Current-Gain — Bandwidth Product ($I_C = 200\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)	$ h_{fe} $	1.0	—	MHz
--	------------	-----	---	-----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Rise Time	($V_{CC} = 250\text{ Vdc}$, $I_C = 1.2\text{ Adc}$,	t_r	—	0.75	μs
Storage Time	$I_{B1} = I_{B2} = 200\text{ mAdc} = 100\ \mu\text{s}$,	t_s	—	5.0	μs
Fall Time	Duty Cycle < 2.0%	t_f	—	0.75	μs

* Indicates JEDEC Registered Data

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe Operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 12 and 13 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

PNP NPN
2N6107 2N6288
2N6109 2N6290
2N6111 2N6292


**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 7.0 Amperes
 $h_{FE} = 30-150 @ I_C = 3.0 \text{ Adc} - 2N6111, 2N6288$
 $= 2.3 (\text{Min}) @ I_C = 7.0 \text{ Adc} - \text{All Devices}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 30 \text{ Vdc} (\text{Min}) - 2N6111, 2N6288$
 $= 50 \text{ Vdc} (\text{Min}) - 2N6109, 2N6290$
 $= 70 \text{ Vdc} (\text{Min}) - 2N6107, 2N6292$
- High Current Gain – Bandwidth Product
 $f_T = 4.0 \text{ MHz} (\text{Min}) @ I_C = 500 \text{ mAdc} - 2N6288, 90, 92$
 $= 10 \text{ MHz} (\text{Min}) @ I_C = 500 \text{ mAdc} - 2N6107, 09, 11$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

**7 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**30-50-70 VOLTS
40 WATTS**



4

***MAXIMUM RATINGS**



Rating	Symbol	2N6111 2N6288	2N6109 2N6290	2N6107 2N6292	Unit
Collector-Emitter Voltage	V_{CEO}	30	50	70	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	7.0			Adc
Peak		10			
Base Current	I_B	3.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40			Watts
		0.32			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



STYLE 1:
PIN 1: BASE
PIN 2: COLLECTOR
PIN 3: EMITTER
PIN 4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

**CASE 221A-02
TO-220AB**

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mA dc}$, $I_B = 0$)	$V_{CE(sus)}$	30 50 70	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mA dc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 30 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 50 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 70 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— — — — — —	100 100 100 2.0 2.0 2.0	$\mu\text{A dc}$ mA dc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mA dc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 2.0 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 2.5 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 7.0 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	30 30 30 2.3	150 150 150 —	—
Collector-Emitter Saturation Voltage ($I_C = 7.0 \text{ A dc}$, $I_B = 3.0 \text{ A dc}$)	$V_{CE(sat)}$	—	3.5	Vdc
Base-Emitter On Voltage ($I_C = 7.0 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	3.0	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain — Bandwidth Product (2) ($I_C = 500 \text{ mA dc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$) 2N6288, 90, 92 2N6107, 09, 11	f_T	4.0 10	— —	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	—	250	pF
Small-Signal Current Gain ($I_C = 0.5 \text{ A dc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 50 \text{ kHz}$)	h_{fe}	20	—	—

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $< 300 \mu\text{s}$, Duty Cycle $< 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{JJ(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{JJ(pk)} \leq 150^\circ\text{C}$. $T_{JJ(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME











FIGURE 7 – CAPACITANCE





4

NPN PNP
2N6121 2N6124
2N6122 2N6125
2N6123 2N6126

**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**

... designed for use in power amplifier and switching circuits, - packaged in the compact TO-220AB outline. TO-66 leadform also available.

***MAXIMUM RATINGS**

Rating	Symbol	2N6121 2N6124	2N6122 2N6125	2N6123 2N6126	Unit
Collector-Emitter Voltage	V_{CEO}	45	60	80	Vdc
Collector-Base Voltage	V_{CB}	45	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current	I_C	← 4.0 →			Adc
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 40 →			Watts
		← 320 →			mW/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.12	°C/W

***ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1$ Adc, $I_B = 0$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	$V_{CEO}(sus)$	45 60 80	- - -	Vdc
Collector Cutoff Current ($V_{CE} = 45$ Vdc, $I_B = 0$) ($V_{CE} = 60$ Vdc, $I_B = 0$) ($V_{CE} = 80$ Vdc, $I_B = 0$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	I_{CEO}	- - -	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 45$ Vdc, $V_{EB}(off) = 1.5$ Vdc) ($V_{CE} = 60$ Vdc, $V_{EB}(off) = 1.5$ Vdc) ($V_{CE} = 80$ Vdc, $V_{EB}(off) = 1.5$ Vdc) ($V_{CE} = 45$ Vdc, $V_{EB}(off) = 1.5$ Vdc, $T_C = 125^\circ\text{C}$) ($V_{CE} = 60$ Vdc, $V_{EB}(off) = 1.5$ Vdc, $T_C = 125^\circ\text{C}$) ($V_{CE} = 80$ Vdc, $V_{EB}(off) = 1.5$ Vdc, $T_C = 125^\circ\text{C}$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126 2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	I_{CEX}	- - - -	0.1 0.1 0.1 2.0	mAdc
Collector Cutoff Current ($V_{CB} = 45$ Vdc, $I_E = 0$) ($V_{CB} = 60$ Vdc, $I_E = 0$) ($V_{CB} = 80$ Vdc, $I_E = 0$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	I_{CBO}	- - -	0.1 0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0$ Vdc, $I_C = 0$)		I_{EBO}	-	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.5$ Adc, $V_{CE} = 2.0$ Vdc)	2N6126, 2N6124 2N6122, 2N6125 2N6123, 2N6126	h_{FE}	25 25 20	100 100 80	-
($I_C = 4.0$ Adc, $V_{CE} = 2.0$ Vdc)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126		10 10 7.0	- - -	
Collector-Emitter Saturation Voltage (1) ($I_C = 1.5$ Adc, $I_B = 0.15$ Adc) ($I_C = 4.0$ Adc, $I_B = 1.0$ Adc)		$V_{CE(sat)}$	- -	0.6 1.4	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.5$ Adc, $V_{CE} = 2.0$ Vdc)		$V_{BE(on)}$	-	1.2	Vdc

DYNAMIC CHARACTERISTICS


Small-Signal Current Gain ($I_C = 0.1$ Adc, $V_{CE} = 2.0$ Vdc, $f = 1.0$ kHz)		h_{fe}	25	-	-
Current-Gain-Bandwidth Product ($I_C = 1.0$ Adc, $V_{CE} = 4.0$ Vdc, $f = 1.0$ MHz)		f_T	2.5	-	MHz

(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.


* Indicates JEDEC Registered Data.

**4 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**45-80 VOLTS
40 WATTS**



4



STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

**CASE 221A-02
TO-220AB**

2N6121, 2N6122, 2N6123, NPN,
2N6124, 2N6125, 2N6126, PNP

4

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGES





FIGURE 4 – TEMPERATURE COEFFICIENTS



2N6121, 2N6122, 2N6123, NPN,
2N6124, 2N6125, 2N6126, PNP

FIGURE 5 - COLLECTOR CUT-OFF REGION




FIGURE 6 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 7 - SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 - CAPACITANCE




FIGURE 9 - TURN-ON TIME






FIGURE 10 - TURN-OFF TIME




2N6121, 2N6122, 2N6123, NPN,
2N6124, 2N6125, 2N6126, PNP

RATING AND THERMAL DATA




There are two limitations on the power handling ability of a transistor: peak junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 12 by the steady state value θ_{JC} .

Example:

The 2N6121 is dissipating 50 watts under the following conditions: $t_1 = 0.1$ ms, $t_p = 0.5$ ms, ($D = 0.2$).

Using Figure 12, at a pulse width of 0.1 ms and $D = 0.2$, the reading of $r(t_1, D)$ is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$

2N6186 thru 2N6189

MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration
- Complement to NPN 2N5346 thru 2N5349

*MAXIMUM RATINGS


Rating	Symbol	2N6186 2N6187	2N6188 2N6189	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	10		A dc
Base Current	I_B	2.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	60	343	Watts $\text{mW}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.91	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.


FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



10 AMPERE

POWER TRANSISTORS
PNP SILICON


80-100 VOLTS
60 WATTS



4



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	—	1.98	—	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply
Collector isolated from case.

CASE 160-03
TO-59

2N6186 thru 2N6189

*ELECTRICAL CHARACTERISTICS (T_C = 25°C, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 50 mA, I _B = 0)	2N6186, 87 2N6188, 89	V _{CEO(sus)}	80 100	—	Vdc
Collector Cutoff Current (V _{CE} = 75 Vdc, I _B = 0) (V _{CE} = 90 Vdc, I _B = 0)	2N6186, 87 2N6188, 89	I _{CEO}	— —	100 100	μAdc
Collector Cutoff Current (V _{CE} = 75 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 90 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 75 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 90 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	2N6186, 87 2N6188, 89 2N6186, 87 2N6188, 89	I _{CEX}	— — — —	10 10 1.0 1.0	μAdc mAdc
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	—	I _{CBO}	—	10	μAdc
Emitter Cutoff Current (V _{BE} = 6.0 Vdc, I _C = 0)	—	I _{EBO}	—	100	μAdc

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 0.5 Adc, V _{CE} = 2.0 Vdc) (I _C = 2.0 Adc, V _{CE} = 2.0 Vdc) (I _C = 5.0 Adc, V _{CE} = 2.0 Vdc)	2N6186, 88 2N6187, 89 2N6186, 88 2N6187, 89 2N6186, 88 2N6187, 89	h _{FE}	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage (I _C = 2.0 Adc, I _B = 0.2 Adc) (I _C = 7.0 Adc, I _B = 0.7 Adc)	9, 10, 11	V _{CE(sat)}	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage (I _C = 2.0 Adc, I _B = 0.2 Adc) (I _C = 10 Adc, I _B = 1.0 Adc)	10, 11	V _{BE(sat)}	— —	1.2 2.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) (I _C = 500 mA, V _{CE} = 10 Vdc, f _{Test} = 10 MHz)	—	f _T	30	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	7	C _{ob}	—	300	pF
Input Capacitance (V _{BE} = 2.0 Vdc, I _C = 0, f = 100 kHz)	7	C _{ib}	—	1250	pF

SWITCHING CHARACTERISTICS

Delay Time (V _{CC} = 40 Vdc, V _{BE(off)} = 3.0 Vdc, I _C = 2.0 Adc, I _{B1} = 200 mA)	2.3	t _d	—	100	ns
Rise Time (I _C = 2.0 Adc, I _{B1} = 200 mA)	—	t _r	—	100	ns
Storage Time (V _{CC} = 40 Vdc, I _C = 2.0 Adc, I _{B1} = I _{B2} = 200 mA)	2.6	t _s	—	2.0	μs
Fall Time	—	t _f	—	200	ns

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≈ 300 μs, Duty Cycle ≈ 2.0%.

(2) f_T = |h_{fe}| • f_{Test}

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling-ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME











FIGURE 7 – CAPACITANCE versus VOLTAGE





4

2N6190 thru 2N6193

MEDIUM-POWER PNP SILICON TRANSISTORS

- ... designed for switching and wide band amplifier applications.
- Low Collector-Emitter Saturation Voltage —
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space Limited Applications
- Complement to NPN 2N5336 thru 2N5339

5 AMPERE POWER TRANSISTORS

PNP SILICON

80-100 VOLTS
10 WATTS

4

* MAXIMUM RATINGS


Rating	Symbol	2N6190 2N6191	2N6192 2N6193	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	10		Watts
Derate above 25°C		57.1		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	17.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 — POWER-TEMPERATURE DERATING



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.



STYLE 1:
PIN 1: EMITTER
2: BASE
3: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	8.35	—	0.250	—
M	45°	NOM	45°	NOM
P	—	1.27	—	0.050
Q	90°	NOM	90°	NOM
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02
TO-39

4

* ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mAdc}, I_B = 0$)	2N6190, 2N6191 2N6192, 2N6193	$V_{CE(sus)}$	80 100	—	Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}, I_B = 0$) ($V_{CE} = 90 \text{ Vdc}, I_B = 0$)	2N6190, 2N6191 2N6192, 2N6193	I_{CEO}	— —	100 100	μAdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	2N6190, 2N6191 2N6192, 2N6193 2N6190, 2N6191 2N6192, 2N6193	I_{CEX}	— — —	10 10 1.0	μAdc mAdc
Collector Cutoff Current ($V_{CB} = 80 \text{ Vdc}, I_E = 0$) ($V_{CB} = 100 \text{ Vdc}, I_E = 0$)	2N6190, 2N6191 2N6192, 2N6193	I_{CBO}	— —	10 10	μAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}, I_C = 0$)	—	I_{EBO}	—	100	μAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 500 \text{ mAdc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	2N6190, 2N6192 2N6191, 2N6193 2N6190, 2N6192 2N6191, 2N6193 2N6190, 2N6192 2N6191, 2N6193	h_{FE}	30 60 30	— — 120 240	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 0.2 \text{ Adc}$) ($I_C = 5.0 \text{ Adc}, I_B = 0.5 \text{ Adc}$)	9,10,11	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 0.2 \text{ Adc}$) ($I_C = 5.0 \text{ Adc}, I_B = 0.5 \text{ Adc}$)	10,11	$V_{BE(sat)}$	— —	1.2 1.8	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product (2) ($I_C = 0.5 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f_{Test} = 10 \text{ MHz}$)	—	f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	7	C_{ob}	—	300	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}, I_C = 0, f = 100 \text{ kHz}$)	7	C_{ib}	—	1250	pF
SWITCHING CHARACTERISTICS					
Delay Time Rise Time Storage Time Fall Time	($V_{CC} = 40 \text{ Vdc}, V_{BE(off)} = 3.0 \text{ Vdc}, I_C = 2.0 \text{ Adc}, I_{B1} = 0.2 \text{ Adc}$) ($V_{CC} = 40 \text{ Vdc}, I_C = 2.0 \text{ Adc}, I_{B1} = I_{B2} = 0.2 \text{ Adc}$)	2,3 2,6	t_d t_r t_s t_f	— — 2.0 200	ns ns μs ns

*Indicates JEDEC Registered Data.
 (1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$
 (2) $f_T = I_{hFE} \cdot f_{Test}$

FIGURE 2 - SWITCHING TIME TEST CIRCUIT




FIGURE 3 - TURN ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME











FIGURE 7 – CAPACITANCE versus VOLTAGE





4

2N6211 2N6212 2N6213

MEDIUM-POWER HIGH-VOLTAGE PNP POWER TRANSISTORS

... designed for high-speed switching and linear amplifier applications for high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage – $V_{CE(sus)} = 225$ to 350 Vdc @ $I_C = 200$ mAdc
- Second Breakdown Collector Current – $I_{s/b} = 875$ mAdc @ $V_{CE} = 40$ Vdc
- $t_f = 0.6 \mu s$ Resistive Fall Time
- Usable DC Current Gain to 2.0 Adc

*MAXIMUM RATINGS

Rating	Symbol	2N6211	2N6212	2N6213	Unit
Collector-Emitter Voltage	V_{CEO}	225	300	350	Vdc
Collector-Base Voltage	V_{CB}	275	350	400	Vdc
Emitter-Base Voltage	V_{EB}	6			Vdc
Collector Current – Continuous	I_C	2			Adc
Peak		5			
Base Current	I_B	1			Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	35			Watts
		0.2			W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ C$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	5.0	$^\circ C/W$

*Indicates JEDEC Registered Data.

2 AMPERE POWER TRANSISTORS

PNP SILICON


225–350 VOLTS
35 WATTS



STYLE 1:

- PIN 1. BASE
- 2. EMITTER


CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.
CASE 80-02
TO-66

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See Figure B).

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
*Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mAdc}$, $I_B = 0$)	2N6211 2N6212 2N6213	$V_{CE(sus)}$	225 300 350	— — —	Vdc
*Collector-Emitter Sustaining Voltage ($I_C = 200\text{ mA}$, $V_{BE} = -1.5\text{ V}$, $L = 10\text{ mH}$)	2N6211 2N6212 2N6213	$V_{CEX(sus)}$	275 350 400	— — —	Vdc
*Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mA}$, $I_B = 0$, $R_{BE} = 50\ \Omega$)	2N6211 2N6212 2N6213	$V_{CER(sus)}$	250 325 375	— — —	Vdc
*Emitter-Base Breakdown Voltage (1) ($I_E = 0.5\text{ mAdc}$, $I_C = 0$) ($I_E = 1.0\text{ mAdc}$, $I_C = 0$)	2N6212/13 2N6211	V_{EBO}	6.0 6.0	— —	Vdc
*Collector Cutoff Current ($V_{CE} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 25^\circ\text{C}$) ($T_C = 100^\circ\text{C}$) ($V_{CE} = 315\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 25^\circ\text{C}$) ($T_C = 100^\circ\text{C}$) ($V_{CE} = 360\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 25^\circ\text{C}$) ($T_C = 100^\circ\text{C}$)	All Types	I_{CEV}	— — — — —	0.5 5.0 0.5 5.0 0.5 5.0	mAdc
Collector Cutoff Current ($V_{CE} = 150\text{ Vdc}$, $I_B = 0$)	All Types	I_{CEO}	—	5.0	mAdc
*Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	2N6211 2N6212 2N6213	I_{EBO}	— — —	1.0 0.5 0.5	mAdc

***ON CHARACTERISTICS (1)**

DC Current Gain ($I_C = 1.0\text{ Adc}$, $V_{CE} = 2.8\text{ Vdc}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 3.2\text{ Vdc}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	2N6211 2N6212 2N6213	h_{FE}	10 10 10	100 100 100	—
Collector-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}$, $I_B = 125\text{ mAdc}$)	2N6211 2N6212 2N6213	$V_{CE(sat)}$	— — —	1.4 1.6 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}$, $I_B = 125\text{ mAdc}$)	All Types	$V_{BE(sat)}$	—	1.4	Vdc

DYNAMIC CHARACTERISTICS

*Current Gain-Bandwidth Product (2) ($I_C = 200\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 5.0\text{ MHz}$)		f_T	20	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)		C_{ob}	—	220	pF

***SECOND BREAKDOWN**

*Second Breakdown Collector Current with Base Forward Biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 40\text{ Vdc}$)		$I_{S/b}$	0.875	—	A
--	--	-----------	-------	---	---

***SWITCHING CHARACTERISTICS**

Rise Time	$(V_{CC} = 200\text{ Vdc}$, $I_C = 1.0\text{ Adc}$, $I_{B1} = I_{B2} = 0.125\text{ Adc}$)	t_r	—	0.6	μs
Storage Time		t_s	—	2.5	μs
Fall Time		t_f	—	0.6	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $< 300\ \mu\text{s}$, Duty Cycle $< 2.0\%$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – BASE CUTOFF REGION





FIGURE 8 – POWER DERATING



4

FIGURE 9 - CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 10 - TURN-ON TIME




FIGURE 11 - TURN-OFF TIME




FIGURE 12 - CAPACITANCE





FIGURE 13 - THERMAL RESPONSE



2N6233 (SILICON)

2N6234

2N6235

HIGH VOLTAGE NPN SILICON TRANSISTORS

... useful for high-voltage medium power applications such as switching regulators.


- High Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 225 \text{ Vdc} - 2N6233$
 $275 \text{ Vdc} - 2N6234$
 $325 \text{ Vdc} - 2N6235$
- DC Current Gain – $h_{FE} = 25 \text{ to } 125 - I_C = 1.0 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage
 $V_{CE(sat)} = 0.5 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- High Frequency Response – $f_T = 20 \text{ MHz (Min)}$
- Fast Switching Times @ 1.0 Adc –
 $t_r = 0.5 \mu\text{s (Max)}$
 $t_s = 3.5 \mu\text{s (Max)}$
 $t_f = 0.5 \mu\text{s (Max)}$

5 AMPERE POWER TRANSISTORS

NPN SILICON

225,275,325 VOLTS
50 WATTS

4



*MAXIMUM RATINGS



Rating	Symbol	2N6233	2N6234	2N6235	Unit
Collector-Emitter Voltage	V_{CEO}	225	275	325	Vdc
Collector-Base Voltage	V_{CB}	250	300	350	Vdc
Emitter-Base Voltage	V_{EB}	6.0			Vdc
Collector Current – Continuous	I_C	5.0			Adc
Peak		10			
Base Current	I_B	2.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	50			Watts
		0.286			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER TEMPERATURE DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply.

CASE 80-02
TO-66

4

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 20 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	225 275 325	—	Vdc
Collector Cutoff Current ($V_{CE} = 225, I_B = 0$) ($V_{CE} = 275, I_B = 0$) ($V_{CE} = 325, I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 250 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 300 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 350 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CB} = 250 \text{ Vdc}, I_E = 0$) ($V_{CB} = 300 \text{ Vdc}, I_E = 0$) ($V_{CB} = 350 \text{ Vdc}, I_E = 0$)	$-I_{CBO}$	— — —	0.1 0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	0.1	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 0.1 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	25 25 10	— 125 —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$) ($I_C = 5.0 \text{ Adc}, I_B = 1.0 \text{ Adc}$)	$V_{CE(sat)}$	— —	0.5 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$) ($I_C = 5.0 \text{ Adc}, I_B = 1.0 \text{ Adc}$)	$V_{BE(sat)}$	— —	1.0 2.0	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain Bandwidth Product (2) ($I_C = 0.25 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f_{test} = 10 \text{ MHz}$)	f_T	20	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	—	250	pF
SWITCHING CHARACTERISTICS				
Rise Time ($V_{CC} = 200 \text{ Vdc}, I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	t_r	—	0.5	μs
Storage Time ($V_{CC} = 200 \text{ Vdc}, I_C = 1.0 \text{ Adc}, I_{B1} = I_{B2} = 0.1 \text{ Adc}$)	t_s	—	3.5	μs
Fall Time ($V_{CC} = 200 \text{ Vdc}, I_C = 1.0 \text{ Adc}, I_{B1} = I_{B2} = 0.1 \text{ Adc}$)	t_f	—	0.5	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{FE}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



FOR INFORMATION ON FIGURES 3 and 6
 R_B AND R_C ARE VARIED TO OBTAIN
DESIRED CURRENT LEVELS; D_1 DIS-
CONNECTED AND V_2 REDUCED TO 5
VOLTS FOR I_B MEASUREMENT.

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCES



4

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION



2N6249 2N6250 2N6251

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line operated amplifier applications. Especially well suited for switching power supply applications.

- High Voltage Breakdown Rating
- Low Saturation Voltages
- Fast Switching Capability
- High $E_{S/B}$ Energy Handling Capability

MAXIMUM RATINGS

Rating	Symbol	2N6249	2N6250	2N6251	Unit
* Collector-Emitter Voltage	$V_{CEO(sus)}$	200	275	350	Vdc
* Collector-Emitter Voltage	$V_{CER(sus)}$	225	300	375	Vdc
* Collector-Base Voltage	V_{CB}	300	375	450	Vdc
Emitter-Base Voltage	V_{EB}	6.0			Vdc
Collector Current - Continuous**	I_C	15			Adc
- Peak	I_{CM}	30			
Base Current - Continuous*	I_B	10			Adc
- Peak	I_{BM}	20			
Emitter Current - Continuous	I_E	25			Adc
- Peak	I_{EM}	50			
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	175			Watts
@ $T_C = 100^\circ C$		100			
Derate above $25^\circ C$ *		1.0			W/ $^\circ C$
* Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ C$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

*Indicates JEDEC Registered Data.

**JEDEC Registered Value is 10 A, Motorola Guaranteed Value is 15 A.



FIGURE 1 - POWER DERATING



15 AMPERE POWER TRANSISTORS

NPN SILICON

200, 275, 350 VOLTS
175 WATTS



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	22.23	-	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

CASE 11-03
TO-3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 200\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	200 275 350	— — —	Vdc	
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 200\text{ mA}$)	$V_{CER(sus)}$	225 300 375	— — —	Vdc	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CER}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CER}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEV}	— —	5.0 10	mAdc	
Collector Cutoff Current ($V_{CE} = 150\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 225\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 300\text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	5.0 5.0 5.0	mAdc	
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 30\text{ V}$) ($V_{CE} = 100\text{ V}$)	$I_{S/b}$	5.8 0.3	— —	Vdc	
Second Breakdown Energy with base reverse biased (Table 1) ($I_C = 10\text{ A}$, $V_{BE(off)} = 4.0\text{ Vdc}$, $L = 50\text{ }\mu\text{H}$)	$E_{S/b}$	2.5	—	mJ	
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	10 8.0 6.0	50 50 50	—	
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.25\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.67\text{ Adc}$)	$V_{CE(sat)}$	— — —	1.5 1.5 1.5	Vdc	
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.25\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.67\text{ Adc}$)	$V_{BE(sat)}$	— — —	2.5 2.5 2.5	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)	f_T	2.5	—	MHz	
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Rise Time	($V_{CC} = 200\text{ Vdc}$, $I_C = 10\text{ A}$, Duty Cycle $\leq 2.0\%$, $t_D = 100\text{ }\mu\text{s}$) ($I_{B1} = I_{B2} = 1.0\text{ Adc}$) 2N6249 ($I_{B1} = I_{B2} = 1.25\text{ Adc}$) 2N6250 ($I_{B1} = I_{B2} = 1.67\text{ Adc}$) 2N6251	t_r	—	2.0	μs
Storage Time		t_s	—	3.5	μs
Fall Time		t_f	—	1.0	μs

* Indicates JEDEC Registered Data.
(1) Measured on a curve tracer (60 Hz full-wave rectified sine wave).

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO} (sus)	V _{CER} (sus)	E _{s/b}	RESISTIVE SWITCHING
INPUT CONDITIONS				
CIRCUIT VALUES	L _{coil} = 42 mH R _{coil} = 0.7 Ω, I ₀ = 60 Hz V _{CC} = 0 to 50 V	L _{coil} = 14 mH R _{coil} = 0.05 Ω V _{CC} = 0 to 50 V I ₀ = 60 Hz	L _{coil} = 50 µH V _{CC} = 11.5 V R _{coil} = 0.2 Ω	V _{CC} = 200 V R _L = 20 Ω
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>NOTE Set I_{C(pk)} to obtain I_C = 200 mA at V_{CEO}(sus) Equal to Rated Value Adjust V_{Clamp} Voltage for V_{CEO}(sus) Rated Value.</p>		<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C t₁ = $\frac{L_{coil} (I_{Cpk})}{V_{CC}}$</p>	<p>RESISTIVE TEST CIRCUIT</p>



FIGURE 2 – THERMAL RESPONSE





FIGURE 3 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on T_C = 25°C, T_{J(pk)} is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when T_C ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 3 may be found at any case temperature by using the appropriate curve on Figure 1.

T_{J(pk)} may be calculated from the data in Figure 2. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

DC CHARACTERISTICS

FIGURE 4 - DC CURRENT GAIN




FIGURE 5 - COLLECTOR SATURATION REGION




FIGURE 6 - "ON" VOLTAGE





FIGURE 7 - TEMPERATURE COEFFICIENTS



RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 - TURN-ON TIME





FIGURE 9 - TURN-OFF TIME




2N6274 (SILICON) thru 2N6277

HIGH-POWER NPN SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector Emitter Sustaining Voltage –
 $V_{CE(sus)} = 100 \text{ Vdc (Min)} - 2N6274$
 $= 120 \text{ Vdc (Min)} - 2N6275$
 $= 140 \text{ Vdc (Min)} - 2N6276$
 $= 150 \text{ Vdc (Min)} - 2N6277$
- High DC Current Gain –
 $h_{FE} = 30-120 @ I_C = 20 \text{ Adc}$
 $= 10 \text{ (Min)} @ I_C = 50 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 20 \text{ Adc}$
- Fast Switching Times @ $I_C = 20 \text{ Adc}$
 $t_r = 0.35 \mu\text{s (Max)}$
 $t_s = 0.8 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6377-79

**50 AMPERE
POWER TRANSISTORS
NPN SILICON**
100, 120, 140, 150 VOLTS
250 WATTS



4

*MAXIMUM RATINGS



Rating	Symbol	2N6274	2N6275	2N6276	2N6277	Unit
Collector-Base Voltage	V_{CB}	120	140	160	180	Vdc
Collector-Emitter Voltage	V_{CEO}	100	120	140	150	Vdc
Emitter-Base Voltage	V_{EB}	6.0				Vdc
Collector Current – Continuous	I_C	50				Adc
Peak		100				
Base Current	I_B	20				Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250				Watts
Derate above 25°C		1.43				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.7	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



STYLE 1:

PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01

2N6274 thru 2N6277

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mA}$, $I_B = 0$)	2N6274 2N6275 2N6276 2N6277	$V_{CEO}(I_{SUS})$	100 120 140 150	—	Vdc
Collector Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 70 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 75 \text{ Vdc}$, $I_B = 0$)	2N6274 2N6275 2N6276 2N6277	I_{CEO}	— — — —	50 50 50 50	μA
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CE}$, $V_{EB(\text{off})} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CE}$, $V_{EB(\text{off})} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEX}	— —	10 1.0	μA mA
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	100	μA

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 20 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 50 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)		h_{FE}	50 30 10	— 120 —	—
Collector-Emitter Saturation Voltage ($I_C = 20 \text{ A}$, $I_B = 2.0 \text{ A}$) ($I_C = 50 \text{ A}$, $I_B = 10 \text{ A}$)		$V_{CE(\text{sat})}$	— —	1.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ A}$, $I_B = 2.0 \text{ A}$) ($I_C = 50 \text{ A}$, $I_B = 10 \text{ A}$)		$V_{BE(\text{sat})}$	— —	1.8 3.5	Vdc
Base-Emitter On Voltage ($I_C = 20 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)		$V_{BE(\text{on})}$	—	1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 1.0 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$, $f_{\text{test}} = 10 \text{ MHz}$)		f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)		C_{ob}	—	600	pF

SWITCHING CHARACTERISTICS


Rise Time ($V_{CC} = 80 \text{ Vdc}$, $I_C = 20 \text{ A}$, $I_{B1} = 2.0 \text{ A}$, $V_{BE(\text{off})} = 5.0 \text{ Vdc}$)		t_r	—	0.35	μs
Storage Time ($V_{CC} = 80 \text{ Vdc}$, $I_C = 20 \text{ A}$, $I_{B1} = I_{B2} = 2.0 \text{ A}$)		t_s	—	0.80	μs
Fall Time ($V_{CC} = 80 \text{ Vdc}$, $I_C = 20 \text{ A}$, $I_{B1} = I_{B2} = 2.0 \text{ A}$)		t_f	—	0.25	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = h_{FE} \cdot f_{\text{test}}$.

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION



4

2N6282 thru 2N6284 NPN (SILICON) 2N6285 thru 2N6287 PNP

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low-frequency switching applications.

- High DC Current Gain @ $I_C = 10 \text{ Adc}$ —
 $h_{FE} = 2400 \text{ (Typ)} - 2N6282, 2N6283, 2N6284$
 $= 4000 \text{ (Typ)} - 2N6285, 2N6286, 2N6287$
- Collector-Emitter Sustaining Voltage —
 $V_{CE(sus)} = 60 \text{ Vdc (Min)} - 2N6282, 2N6285$
 $= 80 \text{ Vdc (Min)} - 2N6283, 2N6286$
 $= 100 \text{ Vdc (Min)} - 2N6284, 2N6287$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

*MAXIMUM RATINGS


Rating	Symbol	2N6282 2N6285	2N6283 2N6286	2N6284 2N6287	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current — Continuous Peak	I_C	20 40			Adc
Base Current	I_B	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	160 0.915			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.09	$^\circ\text{C/W}$


* Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING




DARLINGTON 20 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60, 80, 100 VOLTS
160 WATTS



4



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

2N6282, 2N6283, 2N6284 NPN, 2N6285, 2N6286, 2N6287 PNP


*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 0.1 \text{ Adc}, I_B = 0$)	$V_{CE(sus)}$	60 80 100	—	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 50 \text{ Vdc}, I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	— —	0.5 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	2.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 10 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 20 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 100	18,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}, I_B = 40 \text{ mAdc}$) ($I_C = 20 \text{ Adc}, I_B = 200 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter On Voltage ($I_C = 10 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}, I_B = 200 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ($I_C = 10 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}, f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	— —	400 600	pF
Small-Signal Current Gain ($I_C = 10 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	300	—	—

* Indicates JEDEC Registered Data.


(1) Pulse test: Pulse Width = 300 μs , Duty Cycle = 2%

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




For NPN test circuit reverse diode and voltage polarities.

FIGURE 3 — SWITCHING TIMES



2N6282, 2N6283, 2N6284 NPN,
2N6285, 2N6286, 2N6287 PNP

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6282, 2N6285




FIGURE 6 – 2N6283, 2N6286





FIGURE 7 – 2N6284, 2N6287



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e. the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5, 6 and 7 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) < 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – SMALL-SIGNAL CURRENT GAIN





FIGURE 9 – CAPACITANCE



2N6282, 2N6283, 2N6284 NPN,
2N6285, 2N6286, 2N6287 PNP

NPN
2N6282, 2N6283, 2N6284

PNP
2N6285, 2N6286, 2N6287

FIGURE 10 - DC CURRENT GAIN





FIGURE 11 - COLLECTOR SATURATION REGION







FIGURE 12 - "ON" VOLTAGES



2N6282, 2N6283, 2N6284 NPN,
2N6285, 2N6286, 2N6287 PNP

NPN
2N6282, 2N6283, 2N6284

PNP
2N6285, 2N6286, 2N6287

FIGURE 13 – TEMPERATURE COEFFICIENTS





FIGURE 14 – COLLECTOR CUTOFF REGION







FIGURE 15 – DARLINGTON SCHEMATIC



2N6294, 2N6295 NPN (SILICON) 2N6296, 2N6297 PNP

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier, low-frequency switching and hammer driver applications.

- High DC Current Gain –
 $h_{FE} = 3000$ (Typ) @ $I_C = 2.0$ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 2.0$ Adc
- Collector-Emitter Sustaining Voltage
 $V_{CE(sus)} = 60$ Vdc (Min) – 2N6294, 2N6296
 $= 80$ Vdc (Min) – 2N6295, 2N6297
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors


* MAXIMUM RATINGS

Rating	Symbol	2N6294 2N6296	2N6295 2N6297	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous Peak	I_C	4.0 8.0		Adc
Base Current	I_B	80		mAdc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	50 0.286		Watts W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.5	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data



4 AMPERES DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

60, 80 VOLTS
50 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	6.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N6294, 2N6295 NPN/2N6296, 2N6297 PNP

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	0.5 0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— — — —	0.5 0.5 5.0 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2.0	mAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 100	18000 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 8.0 \text{ mAdc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 40 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 40 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	— —	120 200	pF
Small-Signal Current Gain ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	300	—	—

*Indicates JEDEC Registered Data

FIGURE 2 - SWITCHING TIMES TEST CIRCUIT




FIGURE 3 - SWITCHING TIMES




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 200$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - SMALL-SIGNAL CURRENT GAIN





FIGURE 7 - CAPACITANCE



NPN
2N6294, 2N6295

PNP
2N6296, 2N6297

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES



NPN
2N6294, 2N6295

PNP
2N6296, 2N6297

FIGURE 11 – TEMPERATURE COEFFICIENTS





FIGURE 12 – COLLECTOR CUTOFF REGION







FIGURE 13 – DARLINGTON SCHEMATICS



2N6306, 2N6307, 2N6308 (SILICON)

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications in associated consumer products.

- High Collector-Base Voltage –
 $V_{CB} = 500 \text{ Vdc} - 2N6306$
 $= 600 \text{ Vdc} - 2N6307$
 $= 700 \text{ Vdc} - 2N6308$
- Excellent DC Current Gain @ $I_C = 3.0 \text{ Adc}$
 $h_{FE} = 15 - 75 - 2N6306, 2N6307$
 $= 12 - 60 - 2N6308$
- Low Collector-Emitter Saturation Voltage @ $I_C = 3.0 \text{ Adc}$
 $V_{CE(sat)} = 0.8 \text{ Vdc (Max)} - 2N6306$
 $= 1.0 \text{ Vdc (Max)} - 2N6307$
 $= 1.5 \text{ Vdc (Max)} - 2N6308$
- Current Gain Bandwidth Product –
 $f_T = 5.0 \text{ MHz (Min)} @ I_C = 0.3 \text{ Adc}$


*MAXIMUM RATINGS

Rating	Symbol	2N6306	2N6307	2N6308	Unit
Collector-Base Voltage	V_{CB}	500	600	700	Vdc
Collector-Emitter Voltage	V_{CEO}	250	300	350	Vdc
Emitter-Base Voltage	V_{EB}	← 8.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 8.0 → 16			A dc
Base Current	I_B	← 4.0 →			A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 125 → 0.714			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.4	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.


FIGURE 1 – POWER DERATING



8 AMPERE
POWER TRANSISTORS
NPN SILICON
250-300-350 VOLTS
125 WATTS




4



STYLE 1:

PIN 1. BASE
2. EMITTER
CASE: COLLECTOR



NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	22.23	—	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-03
TO-3

2N6306, 2N6307, 2N6308

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	250 300 350	—	V _{dc}
Collector Cutoff Current (V _{CE} = Rated V _{CEO} , I _B = 0)	I _{CEO}	—	0.5	mA
Collector Cutoff Current (V _{CE} = 500 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 600 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 700 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 450 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 150°C) (V _{CE} = 550 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 150°C) (V _{CE} = 650 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 150°C)	I _{CEX}	—	0.5 0.5 0.5 2.5 2.5	mA
Emitter Cutoff Current (V _{BE} = 8.0 V _{dc} , I _C = 0)	I _{EBO}	—	1.0	mA
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 3.0 A _{dc} , V _{CE} = 5.0 V _{dc}) (I _C = 8.0 A _{dc} , V _{CE} = 5.0 V _{dc})	h _{FE}	15 12 4.0 3.0	75 60 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 3.0 A _{dc} , I _B = 0.6 A _{dc}) (I _C = 8.0 A _{dc} , I _B = 2.0 A _{dc}) (I _C = 8.0 A _{dc} , I _B = 2.67 A _{dc})	V _{CE(sat)}	—	0.8 1.0 1.5 5.0 5.0	V _{dc}
Base-Emitter Saturation Voltage (1) (I _C = 8.0 A _{dc} , I _B = 2.0 A _{dc}) (I _C = 8.0 A _{dc} , I _B = 2.67 A _{dc})	V _{BE(sat)}	—	2.3 2.5	V _{dc}
Base-Emitter On Voltage (1) (I _C = 3.0 A _{dc} , V _{CE} = 5.0 V _{dc})	V _{BE(on)}	—	1.3 1.5	V _{dc}
Second Breakdown Energy (Figure 2) (I _{C(PK)} = 3.0 A _{dc} , L = 40 mH, R _{BE} = 3 kΩ, V _{BB2} = 1.5 V _{dc})	E _{s/b}	—	180	mJ
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product (2) (I _C = 0.3 A _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 1.0 MHz)	f _T	5.0	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	C _{ob}	—	250	pF
SWITCHING CHARACTERISTICS				
Rise Time (V _{CC} = 125 V _{dc} , I _C = 3.0 A _{dc} , I _B = 0.6 A _{dc})	t _r	—	0.6	μs
Storage Time (3) (V _{CC} = 125 V _{dc} , I _C = 3.0 A _{dc} , I _{B1} = 0.6 A _{dc} , I _{B2} = 1.5 A _{dc}) Pulse Width = 25 μs Pulse Width = 5.0 μs	t _s	—	1.6 0.8	μs
Fall Time (V _{CC} = 125 V _{dc} , I _C = 3.0 A _{dc} , I _{B1} = 0.6 A _{dc} , I _{B2} = 1.5 A _{dc})	t _f	—	0.4	μs


(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle = 2.0%

(2) f_T = |h_{fe}| • f_{test}

(3) "On" time is 25 μs. t_s decreases with shorter pulse widths, being approximately 50% of the values shown at a 5.0 μs pulse width

*Indicates JEDEC Registered Data

FIGURE 2 – SECOND BREAKDOWN ENERGY TEST CIRCUIT AND WAVEFORMS



Note A: Input pulse width is increased until I_{C(PK)} = 3.0 A

FIGURE 3 – THERMAL RESPONSE





FIGURE 4 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 5 – SWITCHING TIMES TEST CIRCUIT





FIGURE 6 – TURN-ON AND TURN-OFF TIMES



4

FIGURE 7 - DC CURRENT GAIN




FIGURE 8 - COLLECTOR SATURATION REGION




FIGURE 9 - "ON" VOLTAGES




FIGURE 10 - TEMPERATURE COEFFICIENTS




FIGURE 11 - COLLECTOR-CUTOFF REGION





FIGURE 12 - CAPACITANCE



NPN
2N6315 2N6316
PNP
2N6317 2N6318

**COMPLEMENTARY SILICON
MEDIUM-POWER TRANSISTORS**

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0$ Vdc (Max) @ $I_C = 4.0$ Adc
- Low Leakage Current – $I_{CEX} = 0.25$ mAdc (Max)
- Excellent DC Current Gain – $h_{FE} = 20$ (Min) @ $I_C = 2.5$ Adc
- High Current Gain – Bandwidth Product – $f_T = 4.0$ MHz @ $I_C = 0.25$ Adc

***MAXIMUM RATINGS**


Rating	Symbol	2N6315 2N6317	2N6316 2N6318	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous Peak	I_C	7.0 15		Adc
Base Current	I_B	2.0		Adc
Total Device Dissipation – $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	90 0.515		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.94	$^\circ\text{C}/\text{W}$

*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.

FIGURE 1 – POWER DERATING





Safe Area Limits are indicated by Figure 13.

7.0 AMPERE

**COMPLEMENTARY SILICON
POWER TRANSISTORS**

**60-80 VOLTS
90 WATTS**



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	-	0.360	-
P	-	1.27	-	0.050
Q	3.61	3.86	0.142	0.152
S	-	8.89	-	0.350
T	-	3.68	-	0.145
U	-	15.75	-	0.620

All JEDEC Dimensions and Notes Apply.

**CASE 80-02
TO-66**

NPN 2N6315, 2N6316
PNP 2N6317, 2N6318

***ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	60 80	— —	Vdc	
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	I _{CEO}	— —	0.5 0.5	mA	
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEX}	— — — —	0.25 0.25 2.0 2.0	mA	
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	— —	0.25 0.25	mA	
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mA	
ON CHARACTERISTICS					
DC Current Gain (1) (I _C = 0.5 Adc, V _{CE} = 4.0 Vdc) (I _C = 2.5 Adc, V _{CE} = 4.0 Vdc) (I _C = 7.0 Adc, V _{CE} = 4.0 Vdc)	h _{FE}	35 20 4.0	— 100 —	—	
Collector-Emitter Saturation Voltage (1) (I _C = 4.0 Adc, I _B = 0.4 Adc) (I _C = 7.0 Adc, I _B = 1.75 Adc)	V _{CE(sat)}	— —	1.0 2.0	Vdc	
Base-Emitter Saturation Voltage (1) (I _C = 7.0 Adc, I _B = 1.75 Adc)	V _{BE(sat)}	—	2.5	Vdc	
Base-Emitter On Voltage (1) (I _C = 2.5 Adc, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	1.5	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (2) (I _C = 0.25 Adc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	4.0	—	MHz	
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	C _{ob}	— —	300 200	pF	
Small-Signal Current Gain (I _C = 0.5 Adc, V _{CE} = 4.0 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—	
SWITCHING CHARACTERISTICS					
Rise Time	(V _{CC} = 30 Vdc, I _C = 2.5 Adc, I _{B1} = I _{B2} = 0.25 Adc)	t _r	—	0.7	μs
Storage Time		t _s	—	1.0	μs
Fall Time		t _f	—	0.8	μs

*Indicates JEDEC Registered Data.


(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = |h_{fe}| • f_{test}

NPN 2N6315, 2N6316
PNP 2N6317, 2N6318

TYPICAL CHARACTERISTICS

FIGURE 2 - SWITCHING TIME TEST CIRCUIT



FOR CURVES OF FIGURES 3 AND 5, R_B AND R_C ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS.
 D_1 MUST BE FAST RECOVERY TYPE, e.g. MBD5300 USED ABOVE $I_B \approx 100$ mA
 MSD6100 USED BELOW $I_B \approx 100$ mA
 FOR NPN TEST CIRCUIT, REVERSE ALL POLARITIES.

FIGURE 3 - TURN "ON" TIME




FIGURE 4 - THERMAL RESPONSE




FIGURE 5 - TURN "OFF" TIME





FIGURE 6 - CAPACITANCE



NPN 2N6315, 2N6316
PNP 2N6317, 2N6318

NPN
2N6315 and 2N6316

PNP
2N6317 and 2N6318

FIGURE 7 - DC CURRENT GAIN





FIGURE 8 - COLLECTOR SATURATION REGION







FIGURE 9 - "ON" VOLTAGES



NPN 2N6315, 2N6316
PNP 2N6317, 2N6318

NPN
2N6315 and 2N6316

PNP
2N6317 and 2N6318

FIGURE 10 - TEMPERATURE COEFFICIENTS





FIGURE 11 - COLLECTOR CUT-OFF REGION








FIGURE 12 - EFFECTS OF EXTERNAL BASE-EMITTER RESISTANCE



NPN 2N6315, 2N6316
 PNP 2N6317, 2N6318

4

FIGURE 13 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_{J(pk)} = 200^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N6338 (SILICON)

thru 2N6341

HIGH-POWER NPN SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 100 \text{ Vdc (Min) – 2N6338}$
 $= 120 \text{ Vdc (Min) – 2N6339}$
 $= 140 \text{ Vdc (Min) – 2N6340}$
 $= 150 \text{ Vdc (Min) – 2N6341}$
- High DC Current Gain –
 $h_{FE} = 30-120 @ I_C = 10 \text{ Adc}$
 $= 12 \text{ (Min) } @ I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) } @ I_C = 10 \text{ Adc}$
- Fast Switching Times @ $I_C = 10 \text{ Adc}$
 $t_r = 0.3 \mu\text{s (Max)}$
 $t_s = 1.0 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6436–38

*MAXIMUM RATINGS


Rating	Symbol	2N6338	2N6339	2N6340	2N6341	Unit
Collector-Base Voltage	V_{CB}	120	140	160	180	Vdc
Collector-Emitter Voltage	V_{CEO}	100	120	140	150	Vdc
Emitter-Base Voltage	V_{EB}	6.0				Vdc
Collector Current – Continuous	I_C	25				A dc
Peak		50				
Base Current	I_B	10				A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	200				Watts
Derate above 25°C		1.14				
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$


*Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING




25 AMPERE POWER TRANSISTORS NPN SILICON

100, 120, 140, 150 VOLTS
200 WATTS



4



NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.54	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

Collector connected to case.
CASE 11-01
(TO-3)

2N6338 thru 2N6341

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 50 mA, I _B = 0)	V _{CE(sus)}	100	—	Vdc
2N6338		120	—	
2N6339		140	—	
2N6340		150	—	
2N6341		—	—	
Collector Cutoff Current (V _{CE} = 50 Vdc, I _B = 0)	I _{CEO}	—	50	μA
(V _{CE} = 60 Vdc, I _B = 0)		—	50	
(V _{CE} = 70 Vdc, I _B = 0)		—	50	
(V _{CE} = 75 Vdc, I _B = 0)		—	50	
Collector Cutoff Current (V _{CE} = Rated V _{CEO} , V _{EB(off)} = 1.5 Vdc)	I _{CEX}	—	10	μA
(V _{CE} = Rated V _{CEO} , V _{EB(off)} = 1.5 Vdc, T _C = 150°C)		—	10	mA
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	I _{CBO}	—	10	μA
Emitter Cutoff Current (V _{BE} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	100	μA
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 0.5 A, V _{CE} = 2.0 Vdc)	h _{FE}	50	—	—
(I _C = 10 A, V _{CE} = 2.0 Vdc)		30	120	
(I _C = 25 A, V _{CE} = 2.0 Vdc)		12	—	
Collector-Emitter Saturation Voltage (I _C = 10 A, I _B = 1.0 A)	V _{CE(sat)}	—	1.0	Vdc
(I _C = 25 A, I _B = 2.5 A)		—	1.8	
Base-Emitter Saturation Voltage (I _C = 10 A, I _B = 1.0 A)	V _{BE(sat)}	—	1.8	Vdc
(I _C = 25 A, I _B = 2.5 A)		—	2.5	
Base-Emitter On Voltage (I _C = 10 A, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	1.8	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (2) (I _C = 1.0 A, V _{CE} = 10 Vdc, f _{test} = 10 MHz)	f _T	40	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	300	pF
SWITCHING CHARACTERISTICS				
Rise Time (V _{CC} ≈ 80 Vdc, I _C = 10 A, I _{B1} = 1.0 A, V _{BE(off)} = 6.0 Vdc)	t _r	—	0.3	μs
Storage Time (V _{CC} ≈ 80 Vdc, I _C = 10 A, I _{B1} = I _{B2} = 1.0 A)	t _s	—	1.0	μs
Fall Time (V _{CC} ≈ 80 Vdc, I _C = 10 A, I _{B1} = I _{B2} = 1.0 A)	t _f	—	0.25	μs

*Indicates JEDEC Registered Data

(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

(2) f_T = h_{fe} × f_{test}

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



4

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION




2N6377 (SILICON) thru 2N6379

HIGH-POWER PNP SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector Emitter Sustaining Voltage –
 $V_{CE(sus)} = 80 \text{ Vdc (Min) – 2N6377}$
 $= 100 \text{ Vdc (Min) – 2N6378}$
 $= 120 \text{ Vdc (Min) – 2N6379}$
- High DC Current Gain –
 $h_{FE} = 30-120 @ I_C = 20 \text{ Adc}$
 $= 10 \text{ (Min) } @ I_C = 50 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) } @ I_C = 20 \text{ Adc}$
- Fast Switching Times @ $I_C = 20 \text{ Adc}$
 $t_r = 0.35 \mu\text{s (Max)}$
 $t_s = 0.8 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6274–77

**50 AMPERE
POWER TRANSISTORS
PNP SILICON
80, 100, 120 VOLTS
250 WATTS**



* MAXIMUM RATINGS



Rating	Symbol	2N6377	2N6378	2N6379	Unit
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Collector-Emitter Voltage	V_{CEO}	80	100	120	Vdc
Emitter-Base Voltage	V_{EB}	←————— 6.0 —————→			Vdc
Collector Current – Continuous	I_C	←————— 50 —————→			A dc
Peak		←————— 100 —————→			
Base Current	I_B	←————— 20 —————→			A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	←————— 250 —————→			Watts
		←————— 1.43 —————→			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	←————— -65 to +200 —————→			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.7	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ⁽¹⁾ (I _C = 50 mA _{dc} , I _B = 0)	V _{CEO(sus)}	80 100 120	— — —	V _{dc}
Collector Cutoff Current (V _{CE} = 50 V _{dc} , I _B = 0) (V _{CE} = 60 V _{dc} , I _B = 0) (V _{CE} = 70 V _{dc} , I _B = 0)	I _{CEO}	— — —	50 50 50	μA _{dc}
Collector Cutoff Current (V _{CE} = 90% Rated V _{CB} , V _{BE(off)} = 1.5 V _{dc}) (V _{CE} = 90% Rated V _{CB} , V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)	I _{CEX}	— —	10 1.0	μA _{dc} mA _{dc}
Emitter Cutoff Current (V _{EB} = 6.0 V _{dc} , I _C = 0)	I _{EBO}	—	100	μA _{dc}
*ON CHARACTERISTICS ⁽¹⁾				
DC Current Gain (I _C = 1.0 A _{dc} , V _{CE} = 4.0 V _{dc}) (I _C = 20 A _{dc} , V _{CE} = 4.0 V _{dc}) (I _C = 50 A _{dc} , V _{CE} = 4.0 V _{dc})	h _{FE}	50 30 10	— 120 —	—
Collector-Emitter Saturation Voltage (I _C = 20 A _{dc} , I _B = 2.0 A _{dc}) (I _C = 50 A _{dc} , I _B = 10 A _{dc})	V _{CE(sat)}	— —	1.2 3.0	V _{dc}
Base-Emitter Saturation Voltage (I _C = 20 A _{dc} , I _B = 2.0 A _{dc}) (I _C = 50 A _{dc} , I _B = 10 A _{dc})	V _{BE(sat)}	— —	1.8 3.5	V _{dc}
DYNAMIC CHARACTERISTICS				
*Current-Gain — Bandwidth Product ⁽²⁾ (I _C = 1.0 A _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 10 MHz)	f _T	30	—	MHz
Input Capacitance (V _{EB} = 2.0 V _{dc} , I _C = 0, f = 0.1 MHz)	C _{ib}	—	7000	pF
*Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	C _{ob}	—	1500	pF
*SWITCHING CHARACTERISTICS (Figure 2)				
Rise Time	t _r	—	0.35	μs
Storage Time	t _s	—	0.80	μs
Fall Time	t _f	—	0.25	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2.0%.

(2) f_T = |h_{fe}| • f_{test}

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT



Note: For information on Figures 3 & 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 — TURN ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUTOFF REGION



NPN PNP
2N6383 2N6648
2N6384 2N6649
2N6385 2N6650

**COMPLEMENTARY SILICON POWER
DARLINGTON TRANSISTORS**

... monolithic complementary silicon Darlington transistors designed for low and medium frequency power applications such as power switching, audio amplifiers, hammer drivers, and shunt and series regulators.

- High Gain Darlington Performance
- True Complementary Specifications

**15 AMPERE PEAK
COMPLEMENTARY
SILICON POWER
DARLINGTON TRANSISTORS**

**40-60-80 VOLTS
100 WATTS**

***MAXIMUM RATINGS**

Rating	Symbol	2N6383 2N6648	2N6384 2N6649	2N6385 2N6650	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	40	60	80	Vdc
Collector-Emitter Voltage	V_{CEX}	40	60	80	Vdc
Collector-Emitter Voltage	V_{CBO}	40	60	80	Vdc
Emitter Base Voltage	V_{EBO}	← 5.0 →			Vdc
Collector Current - Continuous	I_C	← 10 →			Adc
Peak (1)**	I_{CM}	← 15 →			Adc
Base Current - Continuous	I_B	← 0.25 →			Adc
Total Power Dissipation @ $T_C = 25^\circ C$ (2) Derate above $25^\circ C$	P_D	← 100 →			Watts
		← 0.571 →			W/ $^\circ C$
Operating and Storage Junction Temperature Range (2)	T_J, T_{stg}	← -65 to +200 →			$^\circ C$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes. 1/32" from Case for 5 Seconds	T_L	235	$^\circ C$

* Indicates JEDEC Registered Data.

**Not JEDEC Registered.

(1) Pulse Width = 50 ms, Duty Cycle $\leq 10\%$.


(2) Exceeds JEDEC Registration for 2N6648, 2N6649, 2N6650.
JEDEC Registration gives $P_D = 70 W$, $T_J = 150^\circ C$.



STYLE 1.
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.560
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case
CASE 11.01
(TO-3)



2N6383, 2N6384, 2N6385, NPN, 2N6648, 2N6649, 2N6650, PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

*Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mA}$, $I_B = 0$)	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ($V_{CE} = \text{Rated Value}$)		I_{CEO}	—	1.0	mA _{dc}
*Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CE(sus)}$ Value, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CE(sus)}$ Value, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	0.3 3.0	mA _{dc}
*Emitter Cutoff Current ($V_{EB} = 5.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	10	mA _{dc}
Collector-Emitter Sustaining Voltage (1) ($R_{BE} = 100\ \Omega$, $I_C = 200\text{ mA}$)	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	$V_{CER(sus)}$	40 60 80	— — —	Vdc
Collector-Emitter Sustaining Voltage (1) ($V_{BE(off)} = 1.5\text{ V}$, $I_C = 200\text{ mA}$)	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	$V_{CEV(sus)}$	40 60 80	— — —	Vdc

ON CHARACTERISTICS (1)

*DC Current Gain ($I_C = 5.0\text{ A}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 10\text{ A}$, $V_{CE} = 3.0\text{ Vdc}$)		h_{FE}	1000 100	20,000 —	—
*Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ A}$, $I_B = 0.01\text{ A}$) ($I_C = 10\text{ A}$, $I_B = 0.1\text{ A}$)		$V_{CE(sat)}$	— —	2.0 3.0	Vdc
*Base-Emitter On Voltage ($I_C = 5.0\text{ A}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 10\text{ A}$, $V_{CE} = 3.0\text{ Vdc}$)		$V_{BE(on)}$	— —	2.8 4.5	Vdc
Diode Forward Voltage ($I_F = 10\text{ A}$)		V_F	—	4.0	Vdc

***DYNAMIC CHARACTERISTICS**

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ MHz}$)		C_{ob}	—	200	pF
*Magnitude of Common-Emitter Small-Signal Short-Circuit Current Transfer Ratio ($I_C = 1.0\text{ A}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ MHz}$)		$ h_{fe} $	20	—	—
Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ($I_C = 1.0\text{ A}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)		h_{fe}	1000	—	—

SECOND BREAKDOWN

Second Breakdown Collector Current with Base-Forward Biased	$I_{S/B}$	See Figures 8 and 9		
Second Breakdown Energy with Base Reverse-Biased ($L = 12\text{ mH}$, $R_{BE} = 100\ \Omega$, $V_{BE(off)} = 1.5\text{ Vdc}$, $I_C = 4.5\text{ A}$)	$E_{S/B}$	120	—	mJ

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

* Indicates JEDEC Registered Data.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – SWITCHING TIME TEST CIRCUIT (Shown for NPN)




FIGURE 6 – SWITCHING TIMES





FIGURE 7 - THERMAL RESPONSE



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 8 is based on $T_C = 25^\circ C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated

for temperature.

$T_J(pk)$ may be calculated from the data in Figure 7. At high case temperatures, see Figure 9, thermal limitations will reduce the current that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do derate the same as thermal limitations. Allowable current at the voltages shown on Figure 8 may be found at any case temperature by derating linearly to $200^\circ C$.

FORWARD BIASED SAFE OPERATING AREA

FIGURE 8 - $T_C = 25^\circ C$




FIGURE 9 - $T_C = 100^\circ C$





FIGURE 10 - CE DIODE CHARACTERISTICS




PLASTIC MEDIUM-POWER SILICON TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc
 $V_{CEO(sus)} = 40$ Vdc (Min) – 2N6386
 $= 60$ Vdc (Min) – 2N6387
 $= 80$ Vdc (Min) – 2N6388
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc – 2N6386
 $= 2.0$ Vdc (Max) @ $I_C = 5.0$ Adc – 2N6387, 2N6388
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available

DARLINGTON 8 AND 10 AMPERE NPN SILICON POWER TRANSISTORS

40-60-80 VOLTS
65 WATTS





4

*MAXIMUM RATINGS

Rating	Symbol	2N6386	2N6387	2N6388	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous Peak	I_C	8.0	10	10	Adc
		15	15	15	
Base Current	I_B	250			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	65			Watts W/ $^\circ\text{C}$
		0.52			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0			Watts W/ $^\circ\text{C}$
		0.016			
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$



STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

NOTE:
1. DIM. L & H APPLIES TO ALL LEADS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.81	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.30	0.110	0.130
H	0.36	0.56	0.014	0.022
I	12.70	14.27	0.500	0.562
J	1.14	1.27	0.045	0.050
K	4.83	5.33	0.190	0.210
L	2.54	3.04	0.100	0.120
M	2.04	2.79	0.080	0.110
N	1.14	1.39	0.045	0.055
O	5.97	6.48	0.235	0.255
P	0.76	1.27	0.030	0.050
Q	1.14	-	0.045	-

CASE 221A-02
TO-220AB

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA _{dc} , I _B = 0)	V _{CEO(sus)}	40 60 80	—	V _{dc}
Collector Cutoff Current (V _{CE} = 40 V _{dc} , I _B = 0) (V _{CE} = 60 V _{dc} , I _B = 0) (V _{CE} = 80 V _{dc} , I _B = 0)	I _{CEO}	— — —	1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 40 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 60 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 80 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 40 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 125°C) (V _{CE} = 60 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 125°C) (V _{CE} = 80 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 125°C)	I _{CEX}	— — — — — —	300 300 300 3.0 3.0 3.0	μA _{dc} mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)	I _{EBO}	—	5.0	mA _{dc}

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 3.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 8.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 10 A _{dc} , V _{CE} = 3.0 V _{dc})	h _{FE}	1000 1000 100 100	20000 20000 — —	—
Collector-Emitter Saturation Voltage (I _C = 3.0 A _{dc} , I _B = 0.006 A _{dc}) (I _C = 5.0 A _{dc} , I _B = 0.01 A _{dc}) (I _C = 8.0 A _{dc} , I _B = 0.08 A _{dc}) (I _C = 10 A _{dc} , I _B = 0.1 A _{dc})	V _{CE(sat)}	— — — —	2.0 2.0 3.0 3.0	V _{dc}
Base-Emitter On Voltage (I _C = 3.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 8.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 10 A _{dc} , V _{CE} = 3.0 V _{dc})	V _{BE(on)}	— — — —	2.8 2.8 4.5 4.5	V _{dc}

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain (I _C = 1.0 A _{dc} , V _{CE} = 5.0 V _{dc} , f _{test} = 1.0 MHz)	h _{fe}	20	—	—
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 1.0 MHz)	C _{ob}	—	200	pF
Small-Signal Current Gain (I _C = 1.0 A _{dc} , V _{CE} = 5.0 V _{dc} , f = 1.0 kHz)	h _{fe}	1000	—	—

* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CAPACITANCE



4

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – DARLINGTON SCHEMATIC



2N6436 (SILICON)

2N6437

2N6438


HIGH-POWER PNP SILICON TRANSISTORS

...designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 80 \text{ Vdc (Min) – 2N6436}$
 $= 100 \text{ Vdc (Min) – 2N6437}$
 $= 120 \text{ Vdc (Min) – 2N6438}$
- High DC Current Gain –
 $h_{FE} = 20-80 @ I_C = 10 \text{ Adc}$
 $= 12 \text{ (Min) @ } I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc}$
- Fast Switching Times @ $I_C = 10 \text{ Adc}$
 $t_r = 0.3 \mu\text{s (Max)}$
 $t_s = 1.0 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to NPN 2N6338 thru 2N6341

**25 AMPERE
POWER TRANSISTORS
PNP SILICON**

**80, 100, 120 VOLTS
200 WATTS**





***MAXIMUM RATINGS**

Rating	Symbol	2N6436	2N6437	2N6438	Unit
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Collector-Emitter Voltage	V_{CEO}	80	100	120	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 25 → ← 50 →			Adc
Base Current	I_B	← 10 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 200 → ← 1.14 →			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



STYLE 1:

- PIN 1. BASE
- 2. EMITTER
- CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max.	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 50 mA, I _B = 0)	V _{CEO(sus)}	80 100 120	—	Vdc
Collector Cutoff Current (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0) (V _{CE} = 60 Vdc, I _B = 0)	I _{CEO}	— — —	50 50 50	μA _{dc}
Collector Cutoff Current (V _{CE} = 90 Vdc, V _{BE(off)} = -1.5 Vdc) (V _{CE} = 110 Vdc, V _{BE(off)} = -1.5 Vdc) (V _{CE} = 130 Vdc, V _{BE(off)} = -1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = -1.5 Vdc, T _C = 150°C) (V _{CE} = 100 Vdc, V _{BE(off)} = -1.5 Vdc, T _C = 150°C) (V _{CE} = 120 Vdc, V _{BE(off)} = -1.5 Vdc, T _C = 150°C)	I _{CEX}	— — — — — —	10 10 10 1.0 1.0 1.0	μA _{dc} mA _{dc}
Collector Cutoff Current (V _{CB} = 100 Vdc, I _E = 0) (V _{CB} = 120 Vdc, I _E = 0) (V _{CB} = 140 Vdc, I _E = 0)	I _{CB0}	— — —	10 10 10	μA _{dc}
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	100	μA _{dc}
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 0.5 A, V _{CE} = 2.0 Vdc) (I _C = 10 A, V _{CE} = 2.0 Vdc) (I _C = 25 A, V _{CE} = 2.0 Vdc)	h _{FE}	30 20 12	— 80 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 10 A, I _B = 1.0 A) (I _C = 25 A, I _B = 2.5 A)	V _{CE(sat)}	— —	1.0 1.8	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 10 A, I _B = 1.0 A) (I _C = 25 A, I _B = 2.5 A)	V _{BE(sat)}	— —	1.8 2.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain - Bandwidth Product (I _C = 1.0 A, V _{CE} = 10 Vdc, f _{rest} = 10 MHz)	f _T	40	—	MHz
Output Capacitance (V _{CE} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	700	pF


SWITCHING CHARACTERISTICS

Rise Time (V _{CC} = 80 Vdc, I _C = 10 A, V _{BE(off)} = 6.0 Vdc, I _{B1} = 1.0 A)	t _r	—	0.3	μs
Storage (V _{CC} = 80 Vdc, I _C = 10 A, V _{BE(off)} = 6.0 Vdc, I _{B1} = I _{B2} = 1.0 A)	t _s	—	1.0	μs
Fall Time (V _{CC} = 80 Vdc, I _C = 10 A, V _{BE(off)} = 6.0 Vdc, I _{B1} = I _{B2} = 1.0 A)	t _f	—	0.25	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%.

FIGURE 2 - SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 - TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{j(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{j(pk)} \leq 200^{\circ}\text{C}$. $T_{j(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGE




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION



4

2N6486 2N6487 2N6488 NPN

2N6489 2N6490 2N6491 PNP

COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 15 Amperes
 $h_{FE} = 20-150 @ I_C = 5.0 \text{ Adc}$
 $= 5.0 (\text{Min}) @ I_C = 15 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO} (\text{sus}) = 40 \text{ Vdc (Min)} - 2N6486, 2N6489$
 $= 60 \text{ Vdc (Min)} - 2N6487, 2N6490$
 $= 80 \text{ Vdc (Min)} - 2N6488, 2N6491$
- High Current Gain – Bandwidth Product
 $f_T = 5.0 \text{ MHz (Min)} @ I_C = 1.0 \text{ Adc}$
- TO-220AB Compact Package
- TO-66 Leadform Also Available


*MAXIMUM RATINGS

Rating	Symbol	2N6486 2N6489	2N6487 2N6490	2N6488 2N6491	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	50	70	90	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	15			Adc
Base Current	I_B	5.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75			Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.8			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	70	$^\circ\text{C/W}$



*Indicates JEDEC Registered Data



15 AMPERE

COMPLEMENTARY SILICON POWER TRANSISTORS

40-60-80 VOLTS
75 WATTS



STYLE 1:

- PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

NOTE:

1. DIM. L & H APPLIES TO ALL LEADS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	—	0.045	—

CASE 221A-02
TO-220AB

2N6486 2N6487 2N6488 NPN
2N6489 2N6490 2N6491 PNP

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA}$, $V_{BE} = 1.5 \text{ Vdc}$)	V_{CEX}	50 70 90	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mA
Collector Cutoff Current ($V_{CE} = 45 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 65 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 85 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— — — — — —	500 500 500 5.0 5.0 5.0	μA mA
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mA
ON CHARACTERISTICS				
DC Current Gain ($I_C = 5.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 15 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	20 5.0	150 —	—
Collector-Emitter Saturation Voltage ($I_C = 5.0 \text{ A}$, $I_B = 0.5 \text{ A}$) ($I_C = 15 \text{ A}$, $I_B = 5.0 \text{ A}$)	$V_{CE(sat)}$	— —	1.3 3.5	Vdc
Base-Emitter On Voltage ($I_C = 5.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 15 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	— —	1.3 3.5	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain — Bandwidth Product (2) ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	5.0	—	MHz
Small-Signal Current Gain ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	25	—	—

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


(2) $f_T = |h_{fe}| \cdot f_{test}$.

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



D1 must be fast recovery type, e.g.:
MBD5300 used above $I_B \approx 100 \text{ mA}$
MSD6100 used below $I_B \approx 100 \text{ mA}$

FIGURE 3 — TURN-ON TIME







FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor – average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCES



NPN
2N6486, 2N6487, 2N6488

PNP
2N6489, 2N6490, 2N6491

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



NPN
 2N6486, 2N6487, 2N6488

PNP
 2N6489, 2N6490, 2N6491

FIGURE 11 - TEMPERATURE COEFFICIENTS





FIGURE 12 - COLLECTOR CUTOFF REGION







FIGURE 13 - EFFECTS OF BASE-EMITTER RESISTANCE



4

NPN SILICON POWER SWITCHING TRANSISTOR

Double Diffused epitaxial mesa technology combining high-speed switching with rugged power handling capability.

- High-Speed Switching Times –
 - $t_{on} = 350$ ns (Max)
 - $t_{off} = 350$ ns (Max)
- Low Collector-Emitter Saturation Voltage –
 - $V_{CE(sat)} = 0.75$ Vdc (Max) @ $I_C = 5.0$ Adc
 - $= 1.5$ Vdc (Max) @ $I_C = 10$ Adc
- Current-Gain-Bandwidth Product –
 - $f_T = 15$ MHz (Typ) @ $I_C = 5.0$ Adc (See Figure 1)
- High Safe Operating Area – Full Power Rated to $V_{CE} = 20$ Vdc

Designed for Use in:

- Converters
- Inverters
- Power Oscillators
- Switching Control Amplifiers
- Switching Regulators


*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	80	Vdc
Collector-Base Voltage	V_{CB}	150	Vdc
Emitter-Base Voltage	V_{EB}	6.0	Vdc
Collector Current – Continuous	I_C	10	A dc
– Peak		20	
Base Current	I_B	5.0	A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	70	Watts
Derate above 25°C		0.4	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$



*Indicates JEDEC Registered Data.



**10 AMPERE
POWER TRANSISTOR**

NPN SILICON

**80 VOLTS
70 WATTS**



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.


CASE 80-02
TO-66

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 100\text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	80	—	Vdc
Collector Cutoff Current ($V_{CE} = 140\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 70\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 200^\circ\text{C}$)	I_{CEX}	—	100 5.0	μAdc mAdc
Emitter Cutoff Current ($V_{BE} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	nAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	10	60	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$)	$V_{CE(sat)}$	—	1.5 0.75	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$)	$V_{BE(sat)}$	—	2.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 10\text{ MHz}$)	f_T	25	—	MHz
SWITCHING CHARACTERISTICS				
Turn-On Time ($V_{CC} = 30\text{ Vdc}$, $I_C = 10\text{ Adc}$, $I_{B1} = 1.0\text{ Adc}$)	t_{on}	—	350	ns
Turn-Off Time ($V_{CC} = 30\text{ Vdc}$, $I_C = 10\text{ Adc}$, $I_{B1} = I_{B2} = 1.0\text{ Adc}$)	t_{off}	—	350	ns


*Indicates JEDEC Registered Data.

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS
 D_1 MUST BE FAST RECOVERY TYPE, eg:
 MBD5300 USED ABOVE $I_B \approx 100\text{ mA}$
 MSD6100 USED BELOW $I_B \approx 100\text{ mA}$
 FOR t_d and t_r , D_1 IS DISCONNECTED AND $V_2 = 0$.

FIGURE 3 — TURN-ON TIME








FIGURE 5 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_C = 25^{\circ}\text{C}$; $T_{j(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 6.

FIGURE 6 – POWER DERATING



$T_{j(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 5 may be found at any case temperature by using the appropriate curve on Figure 6.

FIGURE 7 – TURN-OFF TIME




FIGURE 8 – CAPACITANCE




FIGURE 9 – DC CURRENT GAIN




FIGURE 10 – COLLECTOR SATURATION REGION




FIGURE 11 "ON" VOLTAGE




FIGURE 12 – TEMPERATURE COEFFICIENT




FIGURE 13 – COLLECTOR CUTOFF REGION





FIGURE 14 – BASE CUTOFF REGION



2N6497 2N6498 2N6499

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS



... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 250 \text{ Vdc (Min) - 2N6497}$
 $= 300 \text{ Vdc (Min) - 2N6498}$
 $= 350 \text{ Vdc (Min) - 2N6499}$
- Excellent DC Current Gain –
 $h_{FE} = 10 - 75 @ I_C = 2.5 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage @ $I_C = 2.5 \text{ Adc}$ –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) - 2N6497}$
 $= 1.25 \text{ Vdc (Max) - 2N6498}$
 $= 1.5 \text{ Vdc (Max) - 2N6499}$

5 AMPERE POWER TRANSISTORS

NPN SILICON

250, 300, 350 VOLTS
80 WATTS



STYLE 1

- PIN 1 BASE
- 2 COLLECTOR
- 3 EMITTER
- 4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

CASE 221A-02
TO-220AB

*MAXIMUM RATINGS

Rating	Symbol	2N6497	2N6498	2N6499	Unit
Collector-Emitter Voltage	V_{CEO}	250	300	350	Vdc
Collector-Base Voltage	V_{CB}	350	400	450	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous	I_C	← 5.0 →			A dc
– Peak		← 10 →			
Base Current	I_B	← 2.0 →			A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 80 →			Watts
		← 0.64 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 25\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	250 300 350	— — —	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 350\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 400\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 450\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 175\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$) ($V_{CE} = 200\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$) ($V_{CE} = 225\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEX}	— — — — — —	— — — — — —	1.0 1.0 1.0 10 10 10	mAdc
Emitter Cutoff Current ($V_{BE} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$) ($I_C = 5.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$)	h_{FE}	10 3.0	— —	75 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.5\text{ Adc}$, $I_B = 500\text{ mA}$) ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	$V_{CE(sat)}$	— — — —	— — — —	1.0 1.25 1.5 5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.5\text{ Adc}$, $I_B = 500\text{ mA}$) ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	$V_{BE(sat)}$	— —	— —	1.5 2.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 250\text{ mA}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$)	f_T	5.0	—	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)	C_{ob}	—	—	150	pF
SWITCHING CHARACTERISTICS					
Rise Time ($V_{CC} = 125\text{ Vdc}$, $I_C = 2.5\text{ Adc}$, $I_{B1} = 0.5\text{ Adc}$)	t_r	—	0.4	0.8	μs
Storage Time ($V_{CC} = 125\text{ Vdc}$, $I_C = 2.5\text{ Adc}$, $V_{BE} = 5.0\text{ Vdc}$, $I_{B1} = I_{B2} = 0.5\text{ Adc}$)	t_s	—	1.4	1.8	μs
Fall Time ($V_{CC} = 125\text{ Vdc}$, $I_C = 2.5\text{ Adc}$, $I_{B1} = I_{B2} = 0.5\text{ Adc}$)	t_f	—	0.45	0.8	μs

*Indicates JEDEC Registered Data.
(1) Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 – SWITCHING TIME TEST CIRCUIT




FIGURE 2 – TURN-ON TIME




FIGURE 3 – THERMAL RESPONSE





FIGURE 4 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on $T_C = 25^{\circ}C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^{\circ}C$. $T_J(pk)$ may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 4 may be found at any case temperature by using the appropriate curve on Figure 6.

FIGURE 5 – TURN-OFF TIME





FIGURE 6 – POWER DERATING



Circuit diagrams external to or containing Motorola products are included as a means of illustration only. Complete information sufficient for construction purposes may not be fully illustrated. Although the information herein has been carefully checked and is believed to be reliable, Motorola assumes no responsibility for inaccuracies. Information herein does not convey to the purchaser any license under the patent rights of Motorola or others.

The information contained herein is for guidance only, with no warranty of any type, expressed or implied. Motorola reserves the right to make any changes to the information and the product(s) to which the information applies and to discontinue manufacture of the product(s) at any time.

FIGURE 7 – DC CURRENT GAIN




FIGURE 8 – COLLECTOR SATURATION REGION




FIGURE 9 – "ON" VOLTAGES




FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – COLLECTOR CUTOFF REGION





FIGURE 12 – CAPACITANCE



2N6542 2N6543

Designers Data Sheet


SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The 2N6542 and 2N6543 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features –

- High Temperature Performance Specified for:
- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



5 AMPERE NPN SILICON POWER TRANSISTORS

300 and 400 VOLTS
100 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.

4

*MAXIMUM RATINGS


Rating	Symbol	2N6542	2N6543	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	850	Vdc
Emitter Base Voltage	V_{EB}	9.0		Vdc
Collector Current – Continuous	I_C	5.0		A dc
– Peak (1)	I_{CM}	10		
Base Current – Continuous	I_B	5.0		A dc
– Peak (1)	I_{BM}	10		
Emitter Current – Continuous	I_E	10		A dc
– Peak (1)	I_{EM}	20		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	100		Watts
Derate above 25°C		57.2		$W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	22.23	–	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

CASE 11-03
TO-3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	2N6542 2N6543 $V_{CEO(sus)}$	300 400	— —	Vdc	
Collector-Emitter Sustaining Voltage (Table 1, Figure 13) ($I_C = 2.6\text{ A}$, $V_{clamp} = \text{Rated } V_{CEX}$, $T_C = 100^\circ\text{C}$)	2N6542 2N6543 $V_{CEX(sus)}$	350 450	— —	Vdc	
($I_C = 5.0\text{ A}$, $V_{clamp} = \text{Rated } V_{CEO} - 100\text{ V}$, $T_C = 100^\circ\text{C}$)	2N6542 2N6543	200 300	— —		
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— —	0.5 3.0	mAdc	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	3.0	mAdc	
Emitter Cutoff Current ($V_{EB} = 9.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 100\text{ Vdc}$)	$I_{S/b}$	0.2	—	Adc	
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 1.5\text{ A}$, $V_{CE} = 2.0\text{ Vdc}$) ($I_C = 3.0\text{ A}$, $V_{CE} = 2.0\text{ Vdc}$)	h_{FE}	12 7.0	60 35	—	
Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ A}$, $I_B = 0.6\text{ A}$) ($I_C = 5.0\text{ A}$, $I_B = 1.0\text{ A}$) ($I_C = 3.0\text{ A}$, $I_B = 0.6\text{ A}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	1.0 5.0 2.0	Vdc	
Base-Emitter Saturation Voltage ($I_C = 3.0\text{ A}$, $I_B = 0.6\text{ A}$) ($I_C = 3.0\text{ A}$, $I_B = 0.6\text{ A}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	1.4 1.4	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ($I_C = 200\text{ mA}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)	f_T	6.0	28	MHz	
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ MHz}$)	C_{ob}	50	200	pF	
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 250\text{ Vdc}$, $I_C = 3.0\text{ A}$, $I_{B1} = I_{B2} = 0.6\text{ A}$, $t_p = 100\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	t_d	—	0.05	μs
Rise Time		t_r	—	0.7	μs
Storage Time		t_s	—	4.0	μs
Fall Time		t_f	—	0.8	μs
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 3.0\text{ A(pk)}$, $V_{clamp} = \text{Rated } V_{CEX}$, $I_{B1} = 0.6\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_s	—	4.0	μs
Fall Time		t_f	—	0.8	μs
Typical					
Storage Time	$(I_C = 3.0\text{ A(pk)}$, $V_{clamp} = \text{Rated } V_{CEX}$, $I_{B1} = 0.6\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_s	1.1		μs
Fall Time		t_f	0.12		μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

4

DC CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - "ON" VOLTAGE




FIGURE 4 - TEMPERATURE COEFFICIENTS




FIGURE 5 - COLLECTOR CUTOFF REGION




FIGURE 6 - CAPACITANCE










TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	$V_{CE0(sus)}$	$V_{CEX(sus)}$ AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain $I_C = 100$ mA</p>	 <p>Set $+V_{in}$ to Obtain a Forced $h_{FE} = 5$ and Adjust PW to Attain Specified Peak I_C.</p> <p>Duty Cycle $\leq 3\%$ f = 1 kHz</p> <p>Q1 2N6408 Q3 2N5875 Q2 2N6406 Q4 2N5877 Diodes 1N4933</p>	 <p>$I_C = 3$ A PW = 100 μs $t_r \leq 5$ ns $t_f \leq 50$ ns Duty Cycle $\leq 2\%$</p>
CIRCUIT VALUES	<p>$L_{coil} = 80$ mH $V_{CC} = 10$ V $R_{coil} = 0.7 \Omega$ V_{clamp} (Unclamped)</p>	<p>$L_{coil} = 180 \mu$H $R_{coil} = 0.05 \Omega$ $V_{CC} = 20$ V</p> <p>$V_{clamp} =$ Rated V_{CEX} Value</p>	<p>$V_{CC} = 250$ V $R_L = 83 \Omega$ D1 = 1N5820 or Equiv $R_B = 20 \Omega$</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> <p>$t_1 = \frac{L_{coil} (I_C pk)}{V_{CC}}$</p> <p>$t_2 = \frac{L_{coil} (I_C pk)}{V_{clamp}}$</p> <p>Test Equipment Scope-Tektronics 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 



DESIGNERS INFORMATION FOR APPLICATIONS AND SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for switch-mode applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in switch-mode applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability

occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.













The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 12) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(sus)}$ at a given high collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

As shown on the reverse bias SOA curve in Figure 13, two voltage levels are specified, one at the maximum continuous current level and one near the recommended operating level so that both normal and fault/transient

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-588, AN-719, AN-737, AN-752, AN-767

TABLE 2 — APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS

	CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
A	<p>SERIES SWITCHING REGULATOR</p> 	<p>LOAD LINE DIAGRAMS</p> 	<p>TIME DIAGRAMS</p> 
B	<p>RINGING CHOKE INVERTER</p> 	<p>LOAD LINE DIAGRAMS</p> 	<p>TIME DIAGRAMS</p> 
C	<p>PUSH-PULL INVERTER/CONVERTER</p> 	<p>LOAD LINE DIAGRAMS</p> 	<p>TIME DIAGRAMS</p> 
D	<p>SOLENOID DRIVER</p> 	<p>LOAD LINE DIAGRAMS</p> 	<p>TIME DIAGRAMS</p> 

4

conditions can be taken into consideration. In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves. Note that the boundary along the $I_C = 0$ axis extends to V_{CEV} .

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to limit the leakage spike to $< V_{CEX(sus)}$ during turn-off and $< V_{CEV}$ after turn-off (i.e. @ $I_C \leq I_{CEV}$).

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time or pulse width does not exceed $10 \mu s$ (see standard pulsed forward SOA curves in Figure 12).
- (3) The base drive conditions are similar to those specified on the data sheet (See Table 1), i.e., $V_{BE(off)} \leq 5 V$.

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 3 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_f). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 8 and Table 3 and resistive loads in Figures 9 and 10. Usually the inductive load component will be the dominant factor in switch-mode applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

SECONDARY BREAKDOWN REQUIREMENTS

Secondary breakdown capability is important in switching applications because of the turn-on and turn-off conditions that can exist during the switching


cycle. Typically, forward biased secondary breakdown (I_S/b) is not a problem in switching applications because of the relatively higher current capability in the forward biased mode. The forward biased SOA curves provide adequate information for these conditions.

Reverse biased secondary breakdown (E_S/b) is quite different and a more complex situation from both design and specification standpoint. The E_S/b rating is intended to define the amount of energy that the device can absorb while it is in a reverse biased avalanche mode (unclamped). The major problems in specifying E_S/b are:

- (1) Individual device capability can vary by more than an order of magnitude within the same production lot.
- (2) Energy handling capability is not constant within the same device family when the test conditions are changed.
- (3) E_S/b testing is often destructive when a device actually goes into secondary breakdown.
- (4) Some device families exhibit very limited capability in the avalanche condition.
- (5) Depending on the device and test conditions, some devices may not reach the avalanche condition during the test.

For these reasons, the most reliable design approach is to avoid this mode of operation by clamping or snubbing the main inductive load component and minimizing leakage inductance whenever possible. The E_S/b specification does provide a boundary condition represented in Figure 7.

FIGURE 7 — COLLECTOR CURRENT versus UNCLAMPED LOAD INDUCTANCE



Operation with an unclamped inductance is safe within the shaded area provided the base drive conditions are similar to or less severe than the specified conditions shown in Table 1, i.e., $V_{BE(off)} \leq 4 V$, $R_{BE} \geq 50 \Omega$ and

$$L_{\text{effective}} = \frac{L_L(V_{CEX})}{V_{CEX} - V_{CC}}$$

where L_L = Circuit Leakage Reactance

TEMPERATURE REQUIREMENTS

The important parameters on this data sheet have been specified at a case temperature of $100^\circ C$ to represent a recommended worst case design condition.

FIGURE 8 - TURN-OFF WAVEFORM




TABLE 3 - INDUCTIVE SWITCHING PERFORMANCE

IC (A)	TC (°C)	ts μs	tv μs	tf μs	tt μs	tv+tf+tt μs
1.0	25	0.70	0.22	0.21	0.23	0.66
	100	1.20	0.37	0.19	0.39	0.95
3.0	25	1.10	0.09	0.12	0.08	0.29
	100	1.60	0.42	0.19	0.40	1.01
5.0	25	1.10	0.16	0.19	0.11	0.46
	100	1.70	0.45	0.37	0.26	1.08

Note: All Data Recorded in the Inductive Switching Circuit Shown in Table 1.

To facilitate volume production testing, maximum inductive switching limits for these transistors are specified using conventional measurement techniques, e.g. $t_s(\max)$ is measured from the point where I_{B1} has decreased 10% to the point where I_C has decreased 10%, and $t_f(\max)$ is measured between the 90% and 10% points on the I_C waveform. In most applications, a large percentage of the total device power dissipation occurs during the fall time and t_f is normally used as a figure of merit when choosing a device for a switch-mode application. However, there are two portions of the turn-off waveform that can add losses and in some cases these losses can become a significant portion of the total device dissipation.

Figure 8 shows an enlarged portion of the inductive switching waveform during turn-off. The interval labeled t_v is part of the storage time interval (t_s) and is defined as voltage switching time. During this interval the transistor collector to emitter voltage changes from a saturation level to a level equal to or approaching the clamp voltage while the collector current has only changed by 10%. Typical values for this time interval at various current levels are shown in Table 3 at 25°C and 100°C case temperature.

The time interval labeled t_t occurs after the fall time and appears as a "tail" on the trailing edge of the collector current waveform. It is measured, for this discussion, from the 10% point to the 2% point; and during this interval the collector to emitter voltage is equal to the clamp voltage. Typical values for these time intervals are also shown in Table 3.

Since power dissipation occurs during the total time period $t_v + t_f + t_t$ and each interval can be affected by external conditions, some applications may require a specific analysis in order to accurately predict total device dissipation.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN-ON TIME




FIGURE 10 - TURN-OFF TIME




FIGURE 11 – THERMAL RESPONSE




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown in Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Use of reverse biased safe operating area data (Figure 13) is discussed in the designer's application section.

2N6544 2N6545

Designers Data Sheet


SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The 2N6544 and 2N6545 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features –

- High Temperature Performance Specified for:
 - Reversed Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents



8 AMPERE NPN SILICON POWER TRANSISTORS

300 and 400 VOLTS
125 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.

4

*MAXIMUM RATINGS


Rating	Symbol	2N6544	2N6545	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	850	Vdc
Emitter Base Voltage	V_{EB}		9.0	Vdc
Collector Current – Continuous	I_C	8.0		Adc
– Peak (1)	I_{CM}	16		
Base Current – Continuous	I_B	8.0		Adc
– Peak (1)	I_{BM}	16		
Emitter Current – Continuous	I_E	16		Adc
– Peak (1)	I_{EM}	32		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	125		Watts
Derate above $25^\circ C$		71.5		
@ $T_C = 100^\circ C$		0.714		W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	22.23	–	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	–	3.43	–	0.135
F	29.80	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

CASE 11-03
TO-3

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE0(sus)}$	300 400	—	Vdc	
Collector-Emitter Sustaining Voltage (Table 1, Figure 13) ($I_C = 4.5\text{ A}$, $V_{clamp} = \text{Rated } V_{CEX}$, $T_C = 100^\circ\text{C}$)	$V_{CEX(sus)}$	350 450	—	Vdc	
($I_C = 8.0\text{ A}$, $V_{clamp} = \text{Rated } V_{CE0} - 100\text{ V}$, $T_C = 100^\circ\text{C}$)		200 300	—		
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	0.5 2.5	mAdc	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	3.0	mAdc	
Emitter Cutoff Current ($V_{EB} = 9.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 100\text{ Vdc}$)	$I_{S/b}$	0.2	—	Adc	
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 5.0\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	12 7.0	60 35	—	
Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 8.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	1.5 5.0 2.5	Vdc	
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	1.6 1.6	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 300\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)	f_T	6.0	28	MHz	
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ MHz}$)	C_{ob}	75	300	pF	
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 250\text{ Vdc}$, $I_C = 5.0\text{ A}$, $I_{B1} = I_{B2} = 1.0\text{ A}$, $t_p = 100\ \mu\text{s}$, Duty Cycle $< 2.0\%$)	t_d	—	0.05	μs
Rise Time		t_r	—	1.0	μs
Storage Time		t_s	—	4.0	μs
Fall Time		t_f	—	1.0	μs
Inductive Load, Clamped (Table 1)					
Storage Time	$(I_C = 5.0\text{ A(pk)}$, $V_{clamp} = \text{Rated } V_{CEX}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_s	—	4.0	μs
Fall Time		t_f	—	0.9	μs
Typical					
Storage Time	$(I_C = 5.0\text{ A(pk)}$, $V_{clamp} = \text{Rated } V_{CEX}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_s	—	1.2	μs
Fall Time		t_f	—	0.18	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $< 2\%$.

4

DC CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - "ON" VOLTAGE




FIGURE 4 - TEMPERATURE COEFFICIENTS




FIGURE 5 - COLLECTOR CUTOFF REGION




FIGURE 6 - CAPACITANCE










TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE0(sus)}	V _{CEX(sus)} AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>+10 V 20 Ω</p> <p>PW Varied to Attain I_C = 100 mA</p>	 <p>Drive Circuit +4 V 1 k 0.01 μF -4 V</p> <p>Set +V_{in} to Obtain a Forced h_{FE} = 5 and Adjust PW to Attain Specified Peak I_C.</p> <p>Duty Cycle < 3% f = 1 kHz</p> <p>Q1 2N6408 Q3 2N5875 Q2 2N6406 Q4 2N5877 Diodes 1N4933</p>	 <p>≈ +13 V ≈ -11 V</p> <p>I_C = 5 A PW ≈ 100 μs t_r < 5 ns t_f < 50 ns Duty Cycle < 2%</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} (Unclamped)</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = Rated V_{CEX} Value</p>	<p>V_{CC} = 250 V R_L = 50 Ω D1 = 1N5820 or Equiv. R_B = 12 Ω</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 



DESIGNERS INFORMATION FOR APPLICATIONS AND SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for switch-mode applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in switch-mode applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at I_C = I_{leakage} ≈ 0 in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability

occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.













The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 12) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as V_{CEX(sus)} at a given high collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. •

As shown on the reverse bias SOA curve in Figure 13, two voltage levels are specified, one at the maximum continuous current level and one near the recommended operating level so that both normal and fault/transient

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-588, AN-719, AN-737, AN-752, AN-767 and Engineering Bulletin EB-39.

TABLE 2 - APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS

CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>A</p> <p>SERIES SWITCHING REGULATOR</p> 		
<p>B</p> <p>RINGING CHOKE INVERTER</p> 		
<p>C</p> <p>PUSH-PULL INVERTER/CONVERTER</p> 		
<p>D</p> <p>SOLENOID DRIVER</p> 		

4

conditions can be taken into consideration. In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves. Note that the boundary along the $I_C = 0$ axis extends to V_{CEV} .

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to limit the leakage spike to $< V_{CEX(sus)}$ during turn-off and $< V_{CEV}$ after turn-off (i.e. $@ I_C \leq I_{CEV}$).

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time or pulse width does not exceed $10 \mu s$ (see standard pulsed forward SOA curves in Figure 12).
- (3) The base drive conditions are similar to those specified on the data sheet (See Table 1), i.e., $V_{BE(off)} \leq 5 V$.

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 5 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_f). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 8 and Table 3 and resistive loads in Figures 9 and 10. Usually the inductive load component will be the dominant factor in switch-mode applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

SECONDARY BREAKDOWN REQUIRMENTS

Secondary breakdown capability is important in switching applications because of the turn-on and turn-off conditions that can exist during the switching


cycle. Typically, forward biased secondary breakdown (I_S/b) is not a problem in switching applications because of the relatively higher current capability in the forward biased mode. The forward biased SOA curves provide adequate information for these conditions.

Reverse biased secondary breakdown (E_S/b) is quite different and a more complex situation from both design and specification standpoint. The E_S/b rating is intended to define the amount of energy that the device can absorb while it is in a reverse biased avalanche mode (unclamped). The major problems in specifying E_S/b are:

- (1) Individual device capability can vary by more than an order of magnitude within the same production lot.
- (2) Energy handling capability is not constant within the same device family when the test conditions are changed.
- (3) E_S/b testing is often destructive when a device actually goes into secondary breakdown.
- (4) Some device families exhibit very limited capability in the avalanche condition.
- (5) Depending on the device and test conditions, some devices may not reach the avalanche condition during the test.

For these reasons, the most reliable design approach is to avoid this mode of operation by clamping or snubbing the main inductive load component and minimizing leakage inductance whenever possible. The E_S/b specification does provide a boundary condition represented in Figure 7.

FIGURE 7 — COLLECTOR CURRENT versus UNCLAMPED LOAD INDUCTANCE



Operation with an unclamped inductance is safe within the shaded area provided the base drive conditions are similar to or less severe than the specified conditions shown in Table 1, i.e., $V_{BE(off)} \leq 4 V$, $R_{BE} \geq 50 \Omega$ and

$$L_{\text{effective}} = \frac{L_L(V_{CEX})}{V_{CEX} - V_{CE}}$$

where L_L = Circuit Leakage Reactance

TEMPERATURE REQUIREMENTS

The important parameters on this data sheet have been specified at a case temperature of $100^\circ C$ to represent a recommended worst case design condition.

4

FIGURE 8 - TURN-OFF WAVEFORM




TABLE 3 - INDUCTIVE SWITCHING PERFORMANCE

IC Amps	TC °C	ts μs	tv μs	tf μs	tt μs	tv+tf+tt μs
3.0	25	0.94	0.09	0.14	0.10	0.33
	100	1.40	0.30	0.44	0.06	0.80
5.0	25	1.20	0.17	0.18	0.10	0.45
	100	1.90	0.50	0.45	0.05	1.00
8.0	25	1.60	0.27	0.12	0.09	0.48
	100	1.80	0.57	0.17	0.30	1.04

Note: All Data Recorded in the Inductive Switching Circuit Shown in Table 1.

To facilitate volume production testing, maximum inductive switching limits for these transistors are specified using conventional measurement techniques, e.g. $t_s(\max)$ is measured from the point where I_{B1} has decreased 10% to the point where I_C has decreased 10%, and $t_f(\max)$ is measured between the 90% and 10% points on the I_C waveform. In most applications, a large percentage of the total device power dissipation occurs during the fall time and t_f is normally used as a figure of merit when choosing a device for a switch-mode application. However, there are two portions of the turn-off waveform that can add losses and in some cases these losses can become a significant portion of the total device dissipation.

Figure 8 shows an enlarged portion of the inductive switching waveform during turn-off. The interval labeled t_v is part of the storage time interval (t_c) and is defined as voltage switching time. During this interval the transistor collector to emitter voltage changes from a saturation level to a level equal to or approaching the clamp voltage while the collector current has only changed by 10%. Typical values for this time interval at various current levels are shown in Table 3 at 25°C and 100°C case temperature.

The time interval labeled t_t occurs after the fall time and appears as a "tail" on the trailing edge of the collector current waveform. It is measured, for this discussion, from the 10% point to the 2% point; and during this interval the collector to emitter voltage is equal to the clamp voltage. Typical values for these time intervals are also shown in Table 3.

Since power dissipation occurs during the total time period $t_v + t_f + t_t$ and each interval can be affected by external conditions, some applications may require a specific analysis in order to accurately predict total device dissipation.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN-ON TIME




FIGURE 10 - TURN-OFF TIME




FIGURE 11 – THERMAL RESPONSE




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^{\circ}\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Use of reverse biased safe operating area data (Figure 13) is discussed in the designer's application section.

2N6546 2N6547

Designers Data Sheet


SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The 2N6546 and 2N6547 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features –

High Temperature Performance Specified for:
Reversed Biased SOA with Inductive Loads
Switching Times with Inductive Loads
Saturation Voltages
Leakage Currents



4

*MAXIMUM RATINGS

Rating	Symbol	2N6546	2N6547	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	850	Vdc
Emitter Base Voltage	V_{EB}	9.0		Vdc
Collector Current – Continuous	I_C	15		Adc
– Peak (1)	I_{CM}	30		
Base Current – Continuous	I_B	10		Adc
– Peak (1)	I_{BM}	20		
Emitter Current – Continuous	I_E	25		Adc
– Peak (1)	I_{EM}	50		
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	P_D	175	100	Watts
Derate above $25^\circ C$		1.0		W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

*Indicates JEDEC Registered Data


(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.

15 AMPERE NPN SILICON POWER TRANSISTORS

300 and 400 VOLTS
175 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



STYLE 1:

PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	22.23	–	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

CASE 11-03
TO-3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS (1)				
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	2N6546 2N6547	$V_{CE0(sus)}$ 300 400	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 13) ($I_C = 8.0\text{ A}$, $V_{clamp} = \text{Rated } V_{CEX}$, $T_C = 100^\circ\text{C}$)	2N6546 2N6547	$V_{CEX(sus)}$ 350 450	— —	Vdc
($I_C = 15\text{ A}$, $V_{clamp} = \text{Rated } V_{CE0} - 100\text{ V}$, $T_C = 100^\circ\text{C}$)	2N6546 2N6547	200 300	— —	
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)		I_{CEV} — —	1.0 4.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER} —	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 9.0\text{ Vdc}$, $I_C = 0$)		I_{EBO} —	1.0	mAdc
SECOND BREAKDOWN				
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 100\text{ Vdc}$)		$I_{S/b}$ 0.2	—	Adc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 2.0\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{CE} = 2.0\text{ Vdc}$)		h_{FE} 12 6.0	60 30	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{CE(sat)}$ — — —	1.5 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{BE(sat)}$ — —	1.6 1.6	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 500\text{ mA}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)		f_T 6.0	28	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ MHz}$)		C_{ob} 125	500	pF
SWITCHING CHARACTERISTICS				
Resistive Load (Table 1)				
Delay Time	$(V_{CC} = 250\text{ V}$, $I_C = 10\text{ A}$, $I_{B1} = I_{B2} = 2.0\text{ A}$, $t_p = 100\ \mu\text{s}$, Duty Cycle $< 2.0\%$)	t_d	0.05	μs
Rise Time		t_r	1.0	μs
Storage Time		t_s	4.0	μs
Fall Time		t_f	0.7	μs
Inductive Load, Clamped (Table 1)				
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = \text{Rated } V_{CEX}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_s	5.0	μs
Fall Time		t_f	1.5	μs
Typical				
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = \text{Rated } V_{CEX}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_s	2.0	μs
Fall Time		t_f	0.09	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.

4

DC CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - "ON" VOLTAGE




FIGURE 4 - TEMPERATURE COEFFICIENTS




FIGURE 5 - COLLECTOR CUTOFF REGION




FIGURE 6 - CAPACITANCE








TABLE 2 - APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS

	CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>A</p> <p>SERIES SWITCHING REGULATOR</p> 	<p>I_C 30 A</p> <p>15 A</p> <p>10 A</p> <p>Turn-On</p> <p>Turn-Off</p> <p>$T_C = 100^\circ C$</p> <p>Pulsed 10 μs Forward Bias SOA</p> <p>Reverse Bias SOA</p> <p>V_{CE0} V_{CEX} V_{CEV}</p> <p>Collector Current</p> <p>Collector Voltage</p>	<p>I_C 10 A</p> <p>t_{on} t_{off}</p> <p>Time</p> <p>V_{CE}</p> <p>V_{CC}</p> <p>Time</p>	
<p>B</p> <p>RINGING CHOKE INVERTER</p> 	<p>30 A</p> <p>15 A</p> <p>10 A</p> <p>Turn-Off</p> <p>Turn-On</p> <p>$V_{CC} + N(V_O)$</p> <p>$V_{CC} + N(V_O) + \text{Leakage Spike}$</p> <p>$V_{CC} + N(V_O)$</p> <p>$V_{CE0}$ V_{CEX} V_{CEV}</p> <p>Collector Current</p> <p>Collector Voltage</p>	<p>I_C 10 A</p> <p>t_{on} t_{off}</p> <p>Time</p> <p>Leakage Spike</p> <p>V_{CE}</p> <p>$V_{CC} + N V_O$</p> <p>V_{CC}</p> <p>Time</p>	
<p>C</p> <p>PUSH-PULL INVERTER/CONVERTER</p> 	<p>30 A</p> <p>15 A</p> <p>10 A</p> <p>Turn-On</p> <p>Turn-Off</p> <p>V_{CE0}</p> <p>V_{CC} V_{CEX} $2 V_{CC}$</p> <p>Collector Current</p> <p>Collector Voltage</p>	<p>I_C 10 A</p> <p>t_{on} t_{off}</p> <p>Time</p> <p>V_{CE}</p> <p>$2 V_{CC}$</p> <p>V_{CC}</p> <p>Time</p>	
<p>D</p> <p>SOLENOID DRIVER</p> 	<p>30 A</p> <p>15 A</p> <p>10 A</p> <p>Turn-Off</p> <p>Turn-On</p> <p>V_{CE0} V_{CEX} V_{CEV}</p> <p>Collector Current</p> <p>Collector Voltage</p>	<p>I_C 10 A</p> <p>t_{on} t_{off}</p> <p>Time</p> <p>V_{CE}</p> <p>V_{CC}</p> <p>Time</p>	

4

conditions can be taken into consideration. In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves. Note that the boundary along the $I_C = 0$ axis extends to V_{CEV} .

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output reactifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to limit the leakage spike to $< V_{CEX(sus)}$ during turn-off and $< V_{CEV}$ after turn-off (i.e. @ $I_C \leq I_{CEV}$).

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time or pulse width does not exceed $10 \mu s$ (see standard pulsed forward SOA curves in Figure 12).
- (3) The base drive conditions are similar to those specified on the data sheet (See Table 1), i.e., $V_{BE(off)} \leq 5 V$.

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 10 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_f). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 8 and Table 3 and resistive loads in Figures 9 and 10. Usually the inductive load component will be the dominant factor in switch-mode applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

SECONDARY BREAKDOWN REQUIREMENTS

Secondary breakdown capability is important in switching applications because of the turn-on and turn-off conditions that can exist during the switching


cycle. Typically, forward biased secondary breakdown (I_S/b) is not a problem in switching applications because of the relatively higher current capability in the forward biased mode. The forward biased SOA curves provide adequate information for these conditions.

Reverse biased secondary breakdown (E_S/b) is quite different and a more complex situation from both design and specification standpoint. The E_S/b rating is intended to define the amount of energy that the device can absorb while it is in a reverse biased avalanche mode (unclamped). The major problems in specifying E_S/b are:

- (1) Individual device capability can vary by more than an order of magnitude within the same production lot.
- (2) Energy handling capability is not constant within the same device family when the test conditions are changed.
- (3) E_S/b testing is often destructive when a device actually goes into secondary breakdown.
- (4) Some device families exhibit very limited capability in the avalanche condition.
- (5) Depending on the device and test conditions, some devices may not reach the avalanche condition during the test.

For these reasons, the most reliable design approach is to avoid this mode of operation by clamping or snubbing the main inductive load component and minimizing leakage inductance whenever possible. The E_S/b specification does provide a boundary condition represented in Figure 7.

FIGURE 7 — COLLECTOR CURRENT versus UNCLAMPED LOAD INDUCTANCE



Operation with an unclamped inductance is safe within the shaded area provided the base drive conditions are similar to or less severe than the specified conditions shown in Table 1, i.e., $V_{BE(off)} \leq 4 V$, $R_{BE} \geq 50 \Omega$ and

$$L_{\text{effective}} = \frac{L_L (V_{CEX})}{V_{CEX} - V_{CC}}$$


where L_L = Circuit Leakage Reactance

TEMPERATURE REQUIREMENTS

The important parameters on this data sheet have been specified at a case temperature of $100^\circ C$ to represent a recommended worst case design condition.

4

FIGURE 8 - TURN-OFF WAVEFORM



To facilitate volume production testing, maximum inductive switching limits for these transistors are specified using conventional measurement techniques, e.g. $t_s(\max)$ is measured from the point where I_{B1} has decreased 10% to the point where I_C has decreased 10%, and $t_f(\max)$ is measured between the 90% and 10% points on the I_C waveform. In most applications, a large percentage of the total device power dissipation occurs during the fall time and t_f is normally used as a figure of merit when choosing a device for a switch-mode application. However, there are two portions of the turn-off waveform that can add losses and in some cases these losses can become a significant portion of the total device dissipation.

Figure 8 shows an enlarged portion of the inductive switching waveform during turn-off. The interval labeled t_v is part of the storage time interval (t_s) and is defined as voltage switching time. During this interval the transistor collector to emitter voltage changes from a saturation level to a level equal to or approaching the clamp voltage while the collector current has only changed by 10%. Typical values for this time interval at various current levels are shown in Table 3 at 25°C and 100°C case temperature.

The time interval labeled t_t occurs after the fall time and appears as a "tail" on the trailing edge of the collector current waveform. It is measured, for this discussion, from the 10% point to the 2% point; and during this interval the collector to emitter voltage is equal to the clamp voltage. Typical values for these time intervals are also shown in Table 3.

Since power dissipation occurs during the total time period $t_v + t_f + t_t$ and each interval can be affected by external conditions, some applications may require a specific analysis in order to accurately predict total device dissipation.

TABLE 3 - INDUCTIVE SWITCHING PERFORMANCE

I_C Amps	T_C °C	t_s μs	t_v μs	t_f μs	t_t μs	$t_v + t_f + t_t$ μs
3.0	25	1.30	0.17	0.05	0.20	0.42
	100	2.10	0.25	0.08	0.25	0.58
5.0	25	1.60	0.08	0.04	0.08	0.20
	100	2.40	0.16	0.08	0.23	0.48
10	25	2.00	0.09	0.09	0.20	0.38
	100	2.50	0.16	0.20	0.13	0.49

Note: All Data Recorded in the Inductive Switching Circuit Shown in Table 1.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN-ON TIME




FIGURE 10 - TURN-OFF TIME




FIGURE 11 – THERMAL RESPONSE




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^{\circ}C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Use of reverse biased safe operating area data (Figure 13) is discussed in the designer's application section.



2N6548 2N6549

4


NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- High DC Current Gain –
 $h_{FE} = 25,000$ (Min) @ $I_C = 200$ mAdc – 2N6548
 $= 15,000$ (Min) @ $I_C = 500$ mAdc – 2N6549
- Collector-Emitter Breakdown Voltage –
 $BV_{CES} = 40$ Vdc (Min) @ $I_C = 100$ μ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc (Max) @ $I_C = 1.0$ Adc
- Duowatt Package –
 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS



MAXIMUM RATINGS


Rating	Symbol	Value	Unit
*Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Emitter Voltage	V_{CES}	40	Vdc
*Collector-Base Voltage	V_{CBO}	50	Vdc
*Emitter-Base Voltage	V_{EBO}	12	Vdc
*Collector Current – Continuous	I_C	2.0	Adc
*Base Current – Continuous	I_B	100	mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 16	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	$T_{J,T_{stg}}$	-55 to +150	$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	–	260	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

STYLE 1:
PIN 1: EMITTER
2: BASE
3: COLLECTOR
4: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.84	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	–	0.500	–
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04
TO-202AC


* ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage(1) (I _C = 100 μAdc, V _{BE} = 0)	BV _{CES}	40	—	Vdc	
Collector-Base Breakdown Voltage (I _C = 100 μAdc, I _E = 0)	BV _{CBO}	50	—	Vdc	
Emitter-Base Breakdown Voltage (I _E = 10 μAdc, I _C = 0)	BV _{EBO}	12	—	Vdc	
Collector Cutoff Current (V _{CB} = 30 Vdc, I _E = 0)	I _{CBO}	—	100	nAdc	
Emitter Cutoff Current (V _{EB} = 10 Vdc, I _C = 0)	I _{EBO}	—	100	nAdc	
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 200 mAdc, V _{CE} = 5.0 Vdc)	h _{FE}	2N6548	25,000	150,000	—
		2N6549	15,000	150,000	
(I _C = 500 mAdc, V _{CE} = 5.0 Vdc)		2N6548	15,000	—	
		2N6549	10,000	—	
(I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)		2N6548	5,000	—	
		2N6549	3,000	—	
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 2.0 mAdc) (I _C = 2.0 Adc, I _B = 4.0 mAdc)	V _{CE(sat)}	—	1.5 2.0	Vdc	
Base-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 2.0 mAdc)	V _{BE(sat)}	—	2.0	Vdc	
Base-Emitter On Voltage (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)	V _{BE(on)}	—	2.0	Vdc	
DYNAMIC CHARACTERISTICS					
High Frequency Current Gain (I _C = 200 mAdc, V _{CE} = 5.0 Vdc, f = 100 MHz)	h _{fe1}	1.0	—	—	
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	C _{ob}	—	7.0	pF	
Small-Signal Current Gain (I _C = 50 mAdc, V _{CE} = 5.0 Vdc, f = 1.0 kHz)	h _{fe}	2N6548	20,000	—	
		2N6549	15,000	—	

* Indicates JEDEC Registered Data
 (1) Pulse Test: Pulse Width < 300 μs, Duty Cycle ≤ 2.0%

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



TYPICAL CHARACTERISTICS (continued)

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGES




FIGURE 4 — COLLECTOR SATURATION REGION




FIGURE 5 — TEMPERATURE COEFFICIENT





FIGURE 6 — THERMAL RESPONSE



TYPICAL CHARACTERISTICS (continued)

FIGURE 7 – CAPACITANCE





FIGURE 8 – HIGH-FREQUENCY CURRENT GAIN



2N6551 2N6552 2N6553

NPN SILICON ANNULAR AMPLIFIER TRANSISTORS


... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- High Collector-Emitter Breakdown Voltage –
BV_{CEO} = 100 Vdc (Min) @ I_C = 1.0 mAdc – 2N6553
- Duowatt Package – 2 Watts Free Air Dissipation @ T_A = 25°C
- Complements to PNP 2N6554/5/6

4

DUOWATT

NPN SILICON AMPLIFIER TRANSISTORS



MAXIMUM RATINGS


Rating	Symbol	2N6551	2N6552	2N6553	Unit
*Collector-Emitter Voltage	V _{CEO}	60	80	100	Vdc
*Collector-Base Voltage	V _{CBO}	60	80	100	Vdc
*Emitter-Base Voltage	V _{EBO}	← 5.0 →			Vdc
*Collector Current – Continuous	I _C	← 1.0 →			Adc
– Peak (1)		← 2.0 →			
*Base Current	I _B	← 100 →			mAdc
*Total Power Dissipation @ T _A = 25°C	P _D	← 2.0 →			Watts
Derate above 25°C		← 16 →			mW/°C
Total Power Dissipation @ T _C = 25°C	P _D	← 10 →			Watts
Derate above 25°C		← 80 →			mW/°C
*Operating and Storage Junction Temperature Range	T _J , T _{stg}	← -55 to +150 →			°C
*Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R _{θJA}	62.5	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	12.5	°C/W

*Indicates JEDEC Registered Data.

(1) <10 ms, <50% Duty Cycle



STYLE 1.
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202AC



*ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I _C = 1.0 mA, I _B = 0)	BV _{CEO}	60	—	V _{dc}
2N6551		80	—	
2N6552		100	—	
2N6553				
Collector-Base Breakdown Voltage (I _C = 100 μA, I _E = 0)	BV _{CBO}	60	—	V _{dc}
2N6551		80	—	
2N6552		100	—	
2N6553				
Emitter-Base Breakdown Voltage (I _E = 100 μA, I _C = 0)	BV _{EBO}	5.0	—	V _{dc}
Collector Cutoff Current (V _{CB} = 40 V _{dc} , I _E = 0)	I _{CBO}	—	100	nA _{dc}
(V _{CB} = 60 V _{dc} , I _E = 0)		—	100	
(V _{CB} = 80 V _{dc} , I _E = 0)		—	100	
2N6551				
2N6552				
2N6553				
Emitter Cutoff Current (V _{EB} = 4.0 V _{dc} , I _C = 0)	I _{EBO}	—	100	nA _{dc}
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 10 mA, V _{CE} = 1.0 V _{dc})	h _{FE}	60	—	—
(I _C = 50 mA, V _{CE} = 1.0 V _{dc})		80	300	
(I _C = 250 mA, V _{CE} = 1.0 V _{dc})		60	—	
(I _C = 500 mA, V _{CE} = 1.0 V _{dc})		25	—	
Collector-Emitter Saturation Voltage (I _C = 250 mA, I _B = 10 mA)	V _{CE(sat)}	—	0.5	V _{dc}
(I _C = 1.0 A, I _B = 100 mA)		—	1.0	
Base-Emitter On Voltage (I _C = 250 mA, V _{CE} = 5.0 V _{dc})	V _{BE(on)}	—	1.2	V _{dc}
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 100 mA, V _{CE} = 5.0 V _{dc} , f = 20 MHz)	f _T	75	375	MHz
Collector-Base Capacitance (V _{CB} = 20 V _{dc} , I _E = 0, f = 1.0 MHz)	C _{cb}	—	18	pF

* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCES



TYPICAL CHARACTERISTICS (continued)

4

FIGURE 3 - DC CURRENT GAIN




FIGURE 4 - "ON" VOLTAGE




FIGURE 5 - COLLECTOR SATURATION REGION




FIGURE 6 - TEMPERATURE COEFFICIENTS




FIGURE 7 - COLLECTOR CHARACTERISTICS





FIGURE 8 - COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE-REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(\text{pk})$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING



2N6554 2N6555 2N6556


PNP SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- High Collector-Emitter Breakdown Voltage –
BV_{CEO} = 100 Vdc (Min) @ I_C = 1.0 mAdc – 2N6556
- Duowatt Package – 2 Watts Free Air Dissipation @ T_A = 25°C
- Complements to NPN 2N6551/2/3

DUOWATT

PNP SILICON AMPLIFIER TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	2N6554	2N6555	2N6556	Unit
*Collector-Emitter Voltage	V _{CEO}	60	80	100	Vdc
*Collector-Base Voltage	V _{CB0}	60	80	100	Vdc
*Emitter-Base Voltage	V _{EBO}	← 5.0 →			Vdc
*Collector Current – Continuous	I _C	← 1.0 →			Adc
Peak		← 2.0 →			
*Base Current	I _B	← 100 →			mAdc
*Total Power Dissipation @ T _A = 25°C	P _D	← 2.0 →			Watts
Derate above 25°C		← 16 →			mW/°C
Total Power Dissipation @ T _C = 25°C	P _D	← 10 →			Watts
Derate above 25°C		← 80 →			mW/°C
*Operating and Storage Junction Temperature Range	T _J , T _{stg}	← 55 to +150 →			°C
*Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R _{θJA}	62.5	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	12.5	°C/W

*Indicates JEDEC Registered Data.



STYLE 1:

1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	–	0.500	–
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04
TO-202AC


*ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I _C = 1.0 mAdc, I _B = 0)	BV _{CEO}	60	—	Vdc
2N6554		80	—	
2N6555		100	—	
2N6556				
Collector-Base Breakdown Voltage (I _C = 100 μAdc, I _E = 0)	BV _{CBO}	60	—	Vdc
2N6554		80	—	
2N6555		100	—	
2N6556				
Emitter-Base Breakdown Voltage (I _E = 100 μAdc, I _C = 0)	BV _{EBO}	5.0	—	Vdc
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0)	I _{CBO}	—	100	nAdc
2N6554		—	100	
2N6555		—	100	
2N6556		—	100	
Emitter Cutoff Current (V _{EB} = 4.0 Vdc, I _C = 0)	I _{EBO}	—	100	nAdc
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 10 mAdc, V _{CE} = 1.0 Vdc) (I _C = 50 mAdc, V _{CE} = 1.0 Vdc) (I _C = 250 mAdc, V _{CE} = 1.0 Vdc) (I _C = 500 mAdc, V _{CE} = 1.0 Vdc)	h _{FE}	60	—	—
		80	300	
		60	—	
		25	—	
Collector-Emitter Saturation Voltage (I _C = 250 mAdc, I _B = 10 mAdc) (I _C = 1.0 Adc, I _B = 100 mAdc)	V _{CE(sat)}	—	0.5	Vdc
		—	1.0	
Base-Emitter On Voltage (I _C = 250 mAdc, V _{CE} = 5.0 Vdc)	V _{BE(on)}	—	1.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product (I _C = 100 mAdc, V _{CE} = 5.0 Vdc, f = 20 MHz)	f _T	75	375	MHz
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 1.0 MHz)	C _{cb}	—	18	pF

* Indicates JEDEC Registered Data.
(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



4

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGE




FIGURE 4 - COLLECTOR SATURATION REGION




FIGURE 5 - TEMPERATURE COEFFICIENT





FIGURE 6 - THERMAL RESPONSE



TYPICAL CHARACTERISTICS (continued)

FIGURE 7 - CAPACITANCE





FIGURE 8 - CURRENT-GAIN - BANDWIDTH PRODUCT



2N6557 2N6558 2N6559

NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS


... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage – $V_{CE0} = 350$ Vdc (Min) @ $I_C = 1.0$ mAdc – 2N6559
- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.6$ Vdc (Max) @ $I_C = 30$ mAdc
- Low Collector-Base Capacitance – $C_{cb} = 3.0$ pF (Max) @ $V_{CB} = 20$ Vdc
- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

4

DUOWATT

NPN SILICON AMPLIFIER TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	2N6557	2N6558	2N6559	Unit
*Collector-Emitter Voltage	V_{CE0}	250	300	350	Vdc
*Collector-Base Voltage	V_{CB0}	250	300	350	Vdc
*Emitter-Base Voltage	V_{EB0}	← 6.0 →			Vdc
*Collector Current – Continuous	I_C	← 0.5 →			Adc
Peak		← 0.7 →			
*Base Current	I_B	← 250 →			mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 2.0 →			Watts
Derate above 25°C		← 16 →			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 10 →			Watts
Derate above 25°C		← 80 →			mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -55 to +150 →			$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data.



STYLE 1
PIN 1 EMITTER
2 BASE
3 COLLECTOR
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.95	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	–	0.500	–
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04
TO-202AC

*ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (I _C = 1.0 mA, I _B = 0)	BV _{CEO}	250	—	V _{dc}	
2N6557		300	—		
2N6558		350	—		
Collector-Base Breakdown Voltage (I _C = 100 μA, I _E = 0)	BV _{CBO}	250	—	V _{dc}	
2N6557		300	—		
2N6558		350	—		
Emitter-Base Breakdown Voltage (I _E = 100 μA, I _C = 0)	BV _{EBO}	6.0	—	V _{dc}	
Collector Cutoff Current (V _{CB} = 150 Vdc, I _E = 0)	I _{CBO}	—	0.2	μA _{dc}	
(V _{CB} = 200 Vdc, I _E = 0)		2N6557	—		0.2
(V _{CB} = 250 Vdc, I _E = 0)		2N6558	—		0.2
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	0.1	μA _{dc}	
ON CHARACTERISTICS(1)					
DC Current Gain (I _C = 1.0 mA, V _{CE} = 10 Vdc)	h _{FE}	25	—	—	
(I _C = 30 mA, V _{CE} = 10 Vdc)		40	180		
Collector-Emitter Saturation Voltage (I _C = 30 mA, I _B = 3.0 mA)	V _{CE(sat)}	—	0.6	V _{dc}	
(I _C = 50 mA, I _B = 5.0 mA)		—	1.5		
Base-Emitter On Voltage (I _C = 30 mA, V _{CE} = 10 Vdc)	V _{BE(on)}	—	0.85	V _{dc}	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (I _C = 10 mA, V _{CE} = 20 Vdc, f = 20 MHz)	f _T	45	200	MHz	
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 1.0 MHz)	C _{cb}	—	3.0	pF	

* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGES




FIGURE 4 - COLLECTOR SATURATION REGION




FIGURE 5 - TEMPERATURE COEFFICIENTS





FIGURE 6 - THERMAL RESPONSE



4

TYPICAL CHARACTERISTICS (continued)

FIGURE 7 - CAPACITANCE





FIGURE 8 - CURRENT GAIN - BANDWIDTH PRODUCT



APPLICATIONS INFORMATION

The 2N6558 is primarily designed for use in the R, G, and B output stages of color television receivers and with a high V_{CE0} , it can supply the video amplitude requirements of any known system. The low feedback capacitance provides good video bandwidth with modest drive current requirements. Typical drive is from an emitter-follower with a 4.7 k emitter-resistor operated from a 20-Volt supply. It will, therefore, be operable directly from a number of available chroma demodulators. The low output capacitance of this device adds little to the total load capacitance, allowing improved bandwidth for a given collector load resistor. Two typical applications for the 2N6558 are shown in Figures 9 and 10.

Device dissipation will reach approximately 1.6 Watts under worst-case signal conditions and some heat sinking is required at

ambient temperature above 50°C.

Used as a color difference output, where drive and bandwidth requirements are less severe, the 2N6558 can be operated with 27 k ohm load resistors (worst-case dissipation would then be only 0.6 Watts). The device can, therefore, be operated as a color-difference output without any heat radiator in ambient temperatures to 150 - (0.6) (62.5) = 112.5°C.

In addition the safe operating area of the 2N6558 will fill the requirements of the luminance output function with a total equivalent load of 5.0 kilohms. Worst-case dissipation can reach 3 Watts, this requires a total $R_{\theta JA}$ of (150-65)/3 = 28.4°C/W. To achieve this a 2" x 3" aluminum plate will be required.

FIGURE 9 - 2N6558 AS RGB OUTPUT WITH RGB INPUT





FIGURE 10 - 2N6558 AS RGB OUTPUT, MATRIXING COLOR DIFFERENCE AND LUMINANCE INPUTS



2N6569


NPN SILICON POWER TRANSISTOR

The 2N6569 is a general-purpose, EPIBASE power transistor designed for low voltage amplifier and power switching applications.

- Low Cost
- Safe Operating Area – Full Power Rating to 40 V
- EPIBASE Performance in Gain and Speed
- Metal Can Reliability – TO-3 Package
- All-Purpose Replacement for Industry Standard 2N3055

12 AMPERE POWER TRANSISTOR NPN SILICON

40 VOLTS
100 WATTS




*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	40	Vdc
Collector-Base Voltage	V_{CBO}	45	Vdc
Emitter-Base Voltage	V_{EBO}	5.0	Vdc
Collector Current – Continuous	I_C	12	Adc
– Peak		24	
Base Current – Continuous	I_B	5.0	Adc
– Peak		10	
Emitter Current – Continuous	I_E	17	Adc
– Peak		34	
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	100 0.572	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case to 10s.	T_L	265	$^\circ C$



NOTE:

1. DIM "Q" IS DIA.

STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.560
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.


CASE 11-01
(TO-3)

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 200\text{ mA dc}$, $I_B = 0$)	$V_{CEO(sus)}$	40	—	Vdc	
Collector Cutoff Current ($V_{CEV} = 45\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 45\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	1.0 10	mA dc	
Emitter Cutoff Current ($V_{EB} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mA dc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40\text{ Vdc}$, $t = 1.0\text{ s}$ (non-repetitive))	$I_{S/b}$	2.5	—	A dc	
ON CHARACTERISTICS					
DC Current Gain ($I_C = 4.0\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 12\text{ A dc}$, $V_{CE} = 4.0\text{ Vdc}$)	h_{FE}	15 5.0	200 100	—	
Collector-Emitter Saturation Voltage ($I_C = 4.0\text{ A dc}$, $I_B = 0.4\text{ A dc}$) ($I_C = 12\text{ A dc}$, $I_B = 2.4\text{ A dc}$)	$V_{CE(sat)}$	—	1.5 4.0	Vdc	
Base-Emitter Saturation Voltage ($I_C = 4.0\text{ A dc}$, $I_B = 0.4\text{ A dc}$)	$V_{BE(sat)}$	—	2.0	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ($I_C = 1.0\text{ A dc}$, $V_{CE} = 4.0\text{ Vdc}$, $f_{test} = 0.5\text{ MHz}$)	f_T	1.5	15	MHz	
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ MHz}$)	C_{ob}	75	750	pF	
SWITCHING CHARACTERISTICS					
RESISTIVE LOAD					
Delay Time	($V_{CC} = 30\text{ Vdc}$, $I_C = 2.0\text{ A dc}$, $I_{B1} = 0.2\text{ A dc}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1.0\%$)	t_d	—	0.4	μs
Rise Time		t_r	—	1.5	μs
Storage Time	($V_{CC} = 30\text{ Vdc}$, $I_C = 2.0\text{ A dc}$, $I_{B1} = I_{B2} = 0.2\text{ A dc}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1.0\%$)	t_s	—	5.0	μs
Fall Time		t_f	—	1.5	μs

*Indicates JEDEC Registered Data.

FIGURE 1 — SWITCHING TIMES TEST CIRCUIT



4

FIGURE 2 – THERMAL RESPONSE





FIGURE 3 – SAFE OPERATING AREA



Safe operating area curves indicate I_C - V_{CE} limits of the transistor being observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. This transistor is thermally limited over its entire operation area. Figure 4 may be used to derate the curves shown or an effective $R_{\theta JC}(t)$ may be computed from Figure 2 for pulsed operation.

FIGURE 4 – POWER DERATING




FIGURE 5 - DC CURRENT GAIN




FIGURE 6 - COLLECTOR SATURATION REGION




FIGURE 7 - "ON" VOLTAGES





FIGURE 8 - COLLECTOR CUT-OFF REGION



2N6576 2N6577 2N6578

NPN SILICON POWER DARLINGTON TRANSISTORS

General-purpose EpiBase power darlington transistors, suitable for linear and switching applications.

- Replacement for 2N3055 and Driver
- High Gain Darlington Performance
- Built-In Diode Protection for Reverse Polarity Protection
- Can Be Driven from Low-Level Logic
- Popular Voltage Range
- Operating Range — -65 to +200°C

*MAXIMUM RATINGS


Rating	Symbol	2N6576	2N6577	2N6578	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	60	90	120	Vdc
Collector-Base Voltage	V_{CB}	60	90	120	Vdc
Emitter-Base Voltage	V_{EB}	← 7.0 →			Vdc
Collector Current — Continuous	I_C	← 15 →			Adc
— Peak		← 30 →			
Base Current — Continuous	I_B	← 0.25 →			Adc
— Peak		← 0.50 →			
Emitter Current — Continuous	I_E	← 15.25 →			Adc
— Peak		← 30.5 →			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 120 →			Watts
		← 0.685 →			W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.46	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for 10s.	T_L	265	°C



*Indicates JEDEC Registered Data

DARLINGTON SCHEMATIC



15 AMPERE POWER TRANSISTORS

NPN SILICON
DARLINGTON
60, 90, 120 VOLTS
120 WATTS



STYLE 1:

PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	22.23	—	0.875
C	6.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.206	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-03
TO-3


***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage(1) ($I_C = 200 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	60 90 120	— — —	Vdc
Collector Cutoff Current ($V_{CE} = \text{Rated Value}$)	I_{CEO}	—	1.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CE(sus)} \text{ Value}, R_{BE} = 10 \text{ k}\Omega, T_C = 150^\circ\text{C}$)	I_{CER}	—	5.0	mAdc
Collector Cutoff Current $V_{CEX} = \text{Rated } V_{CE(sus)} \text{ Value}, V_{BE(off)} = 1.5 \text{ Vdc}$	I_{CEV}	—	5.0	mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated Value}$)	I_{CBO}	—	0.5	mAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 15 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 0.4 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	100 500 2000 200	— 5,000 20,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 15 \text{ Adc}, I_B = 0.15 \text{ Adc}$) ($I_C = 10 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	$V_{CE(sat)}$	— —	4.0 2.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 15 \text{ Adc}, I_B = 0.15 \text{ Adc}$) ($I_C = 10 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	$V_{BE(sat)}$	— —	4.5 3.5	Vdc
Collector-Emitter Diode Voltage Drop ($I_{EC} = 15 \text{ Adc}$)	V_F	—	4.5	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common-Emitter Small-Signal Short-Circuit Current Transfer Ratio ($I_C = 3.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}, f = 1.0 \text{ MHz}$)	$ h_{fe} $	10	200	—
SWITCHING CHARACTERISTICS				
RESISTIVE LOAD (Figure 2)				
Delay Time	($V_{CC} = 30 \text{ Vdc}, I_C = 10 \text{ Adc}, I_{B1} = 0.1 \text{ Adc}, t_p = 300 \mu\text{s}, \text{Duty Cycle} \leq 2.0\%$)	t_d	—	0.15 μs
Rise Time		t_r	—	1.0 μs
Storage Time		t_s	—	2.0 μs
Fall Time		t_f	—	7.0 μs

* Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 — RATED FORWARD BIASED SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10%.

$T_J(pk)$ may be calculated from the data in Figure 6. At high case temperatures thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



4

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR-SATURATION REGION




FIGURE 4 – COLLECTOR SATURATION VOLTAGE




FIGURE 5 – BASE-EMITTER VOLTAGE




FIGURE 6 – THERMAL RESPONSE




FIGURE 7 - SWITCHING TIMES TEST CIRCUIT




FIGURE 8 - SWITCHING TIMES




FIGURE 9 - COLLECTOR CUT-OFF REGION




FIGURE 10 - CAPACITANCE





FIGURE 11 - COLLECTOR-EMITTER VOLTAGE



2N6591 2N6592 2N6593

NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS


... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
BVCEO = 250 Vdc (Min) @ IC = 1.0 mAdc – 2N6593
- Low Collector-Emitter Saturation Voltage –
VCE(sat) = 1.5 Vdc (Max) @ IC = 200 mAdc
- Duowatt Package –
2 Watts Free Air Dissipation @ TA = 25°C

4

DUOWATT

NPN SILICON AMPLIFIER TRANSISTORS



MAXIMUM RATINGS


Rating	Symbol	2N6591	2N6592	2N6593	Unit
*Collector-Emitter Voltage	VCEO	150	200	250	Vdc
*Collector-Base Voltage	VCBO	150	200	250	Vdc
*Emitter-Base Voltage	VEBO	← 5.0 →			Vdc
*Collector Current – Continuous	IC	← 0.5 →			Adc
Peak (1)		← 1.0 →			
*Base Current	IB	← 100 →			mAdc
*Total Power Dissipation @ TA = 25°C	PD	← 2.0 →			Watts
Derate above 25°C		← 16 →			mW/°C
Total Power Dissipation @ TC = 25°C	PD	← 10 →			Watts
Derate above 25°C		← 80 →			mW/°C
*Operating and Storage Junction Temperature Range	TJ, Tstg	← -55.to +150 →			°C
*Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	RθJA	62.5	°C/W
Thermal Resistance, Junction to Case	RθJC	12.5	°C/W

* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width < 1.0 ms, Duty Cycle < 50%.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.172	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.025
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202AC

***ELECTRICAL CHARACTERISTICS** ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CEO}	150	—	Vdc
2N6591		200	—	
2N6592		250	—	
2N6593				
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CBO}	150	—	Vdc
2N6591		200	—	
2N6592		250	—	
2N6593				
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)	BV_{EBO}	5.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 100 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	0.2	μAdc
($V_{CB} = 150 \text{ Vdc}, I_E = 0$)			0.2	
($V_{CB} = 200 \text{ Vdc}, I_E = 0$)			0.2	
2N6591				
2N6592				
2N6593				
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	0.1	μAdc
ON CHARACTERISTICS(1)				
DC Current Gain ($I_C = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40	250	
2N6591		30	250	
2N6592		30	250	
2N6593				
($I_C = 100 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)		40	200	
2N6591		40	200	
2N6592		30	200	
2N6593				
Collector-Emitter Saturation Voltage ($I_C = 200 \text{ mAdc}, I_B = 20 \text{ mAdc}$)	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter On Voltage ($I_C = 100 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	$V_{BE(on)}$	—	1.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 50 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 20 \text{ MHz}$)	f_T	35	300	MHz
Collector-Base Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	—	12	pF

* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCE



TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 - DC CURRENT GAIN




FIGURE 4 - "ON" VOLTAGE




FIGURE 5 - COLLECTOR SATURATION REGION




FIGURE 6 - TEMPERATURE COEFFICIENTS




FIGURE 7 - COLLECTOR CHARACTERISTICS





FIGURE 8 - COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_{J(pk)}$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING




PNP SILICON POWER TRANSISTOR

The 2N6594 is a general-purpose, EPI-BASE[▲] power transistor designed for low voltage amplifier and power switching applications. It is a complement to the NPN 2N6569.

- Safe Operating Area – Full Power Rating to 40 V
- EPI-BASE Performance in Gain and Speed
- Lower Voltage, Economical Complement to the 2N3055

12 AMPERE POWER TRANSISTOR PNP SILICON

40 VOLTS
100 WATTS




*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	40	Vdc
Collector-Base Voltage	V_{CB0}	45	Vdc
Emitter-Base Voltage	V_{EBO}	5	Vdc
Collector Current – Continuous	I_C	12	Adc
– Peak		24	
Base Current – Continuous	I_B	5	Adc
– Peak		10	
Emitter Current – Continuous	I_E	17	Adc
– Peak		34	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	100	Watts
Derate above 25°C		0.572	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering	T_L	265	$^\circ\text{C}$
Purposes: 1/16" from Case for 10 seconds			



STYLE 1:
PIN 1. BASE NOTE:
2. EMITTER 1. DIM "Q" IS DIA.
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

Collector connected to case.
CASE 11-01
(TO-3)


***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mA}, I_B = 0$)	$V_{CE(sus)}$	40	—	Vdc	
Collector Cutoff Current ($V_{CEV} = 45\text{ Vdc}, V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 45\text{ Vdc}, V_{BE(off)} = 1.5\text{ Vdc}, T_C = 100^\circ\text{C}$)	I_{CEV}	— —	1 10	mAdc	
Emitter Cutoff Current ($V_{EB} = 5\text{ Vdc}, I_C = 0$)	I_{EBO}	—	5	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40\text{ Vdc}, t = 1\text{ s}$ (non-repetitive))	$I_{S/b}$	2.5	—	Adc	
ON CHARACTERISTICS					
DC Current Gain ($I_C = 4\text{ Adc}, V_{CE} = 3\text{ Vdc}$) ($I_C = 12\text{ Adc}, V_{CE} = 4\text{ Vdc}$)	h_{FE}	15 5	200 100	—	
Collector-Emitter Saturation Voltage ($I_C = 4\text{ Adc}, I_B = 0.4\text{ Adc}$) ($I_C = 12\text{ Adc}, I_B = 2.4\text{ Adc}$)	$V_{CE(sat)}$	— —	1.5 4	Vdc	
Base-Emitter Saturation Voltage ($I_C = 4\text{ Adc}, I_B = 0.4\text{ Adc}$)	$V_{BE(sat)}$	—	2	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 1\text{ Adc}, V_{CE} = 4\text{ Vdc}, f_{test} = 0.5\text{ MHz}$)	f_T	2.5	25	MHz	
Output Capacitance ($V_{CB} = 10\text{ Vdc}, I_E = 0, f_{test} = 1\text{ MHz}$)	C_{ob}	100	1000	pF	
SWITCHING CHARACTERISTICS					
RESISTIVE LOAD					
Delay Time	($V_{CC} = 30\text{ Vdc}, I_C = 2\text{ Adc}, I_{B1} = 0.2\text{ Adc},$ $t_p = 25\text{ }\mu\text{s}, \text{Duty Cycle} \leq 1\%$)	t_d	—	0.4	μs
Rise Time		t_r	—	1.5	μs
Storage Time		t_s	—	5	μs
Fall Time		t_f	—	1.5	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test, $PW = 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 1 – SWITCHING TIMES TEST CIRCUIT



4

FIGURE 2 - THERMAL RESPONSE





FIGURE 3 - SAFE OPERATING AREA



Safe operating area curves indicate I_C - V_{CE} limits of the transistor being observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. Figure 4 may be used to derate the curves shown or an effective $R_{\theta JC}(t)$ may be computed from Figure 2 for pulsed operation.

FIGURE 4 - POWER DERATING




FIGURE 5 – DC CURRENT GAIN




FIGURE 6 – COLLECTOR SATURATION REGION




FIGURE 7 – "ON" VOLTAGES





FIGURE 8 – COLLECTOR CUT-OFF REGION



BU204 BU205

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage – $V_{CEX} = 1300 \text{ Vdc} - \text{BU204}$
 $1500 \text{ Vdc} - \text{BU205}$
- Glassivated Base-Collector Junction
- Switching Times with Inductive Loads –
 $t_f = 0.65 \mu\text{s (Typ)} @ I_C = 2\text{A}$

2.5 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**1300 AND 1500 VOLTS
36 WATTS**

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.

4



MAXIMUM RATINGS

Rating	Symbol	BU204	BU205	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	600	700	Vdc
Collector-Emitter Voltage	V_{CEX}	1300	1500	Vdc
Emitter Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	2.5		Adc
– Peak (1)	I_{CM}	3		
Base Current – Peak (1)	I_{BM}	2.5		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	36		Watts
@ $T_C = 90^\circ\text{C}$		10		
Derate above 25°C		0.4		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +115		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050


CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 100$ mAdc, $I_B = 0$)	BU204 BU205	$V_{CE(sus)}$	600 700	— —	Vdc
Collector Cutoff Current ($V_{CE} = 1300$ Vdc, $V_{BE} = 0$) ($V_{CE} = 1500$ Vdc, $V_{BE} = 0$)	BU204 BU205	I_{CES}	— —	1.0 1.0	mAdc
Emitter Base Voltage ($I_E = 10$ mA, $I_C = 0$)		V_{EBO}	5.0	—	Vdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 2.0$ Adc, $I_B = 1.0$ Adc)		$V_{CE(sat)}$	—	5.0	Vdc
Base Emitter Saturation Voltage ($I_C = 2.0$ Adc, $I_B = 1.0$ Adc)		$V_{BE(sat)}$	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased		$I_{S/B}$	See Figure 14		
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (1) ($I_C = 0.1$ Adc, $V_{CE} = 5.0$ Vdc, $f_{test} = 1.0$ MHz)		f_T	—	4.0	MHz
Output Capacitance ($V_{CB} = 10$ Vdc, $I_E = 0$, $f = 1.0$ MHz)		C_{ob}	—	50	pF
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 2.0$ Adc, $I_{B1} = 1.0$ Adc, $L_B = 25$ μ H) (See Figure 1)		t_f	—	0.65	μ s

(1) Pulse Test: Pulse Width < 300 μ s, Duty Cycle = 2%.

FIGURE 1 – TEST CIRCUIT



DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" Iron core. Primary Inductance – 39 mH. Secondary Inductance – 22 mH, Leakage Inductance with primary shorted – 2.0 μ H, Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.

BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

4

TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

FIGURE 4 – OPTIMIZING DRIVE @ $I_C = 0.75$ A




FIGURE 5 – OPTIMIZING DRIVE @ $I_C = 1.5$ A




FIGURE 6 – OPTIMIZING DRIVE @ $I_C = 2.0$ A




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE




FIGURE 8 – OPTIMUM DRIVE CONDITIONS




FIGURE 9 – SWITCHING BEHAVIOR versus I_{CM}




FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



BU207 BU208

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage –
V_{CEX} = 1300 Vdc – BU207
1500 Vdc – BU208
- Collector-Emitter Sustaining Voltage –
V_{CEO(sus)} = 600 Vdc – BU207
700 Vdc – BU208
- Switching Times with Inductive Loads, t_f = 0.4 μs (Typ) @
I_C = 4.5 A
- Optimum Drive Condition Curves
- Glass Base-Collector Junction

*MAXIMUM RATINGS

Rating	Symbol	BU207	BU208	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	600	700	Vdc
Collector-Emitter Voltage	V _{CEX}	1300	1500	Vdc
Emitter Base Voltage	V _{EB}	5		Vdc
Collector Current – Continuous	I _C	5		Adc
Peak (1)	I _{CM}	7.5		
Base Current – Peak (1)	I _{BM}	4		Adc
Total Power Dissipation @ T _C = 95°C Derate above 95°C	P _D	12.5		Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +115		°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.6	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.

5 AMPERE NPN SILICON POWER TRANSISTORS 1300 AND 1500 VOLTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 100$ mA, $I_B = 0$)	BU208 BU207	$V_{CE(sus)}$	600 700	— —	Vdc
Collector Cutoff Current ($V_{CE} = 1500$ Vdc, $V_{BE} = 0$) ($V_{CE} = 1300$ Vdc, $V_{BE} = 0$)	BU208 BU207	I_{CES}	— —	1.0 1.0	Vdc
Emitter Base Voltage ($I_E = 10$ mA, $I_C = 0$)		V_{EBO}	5.0	—	Vdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 4.5$ A, $V_{CE} = 5$ Vdc)		h_{FE}	2.25	—	—
Collector-Emitter Saturation Voltage ($I_C = 4.5$ A, $I_B = 2$ A)		$V_{CE(sat)}$	—	—	5
Base Emitter Saturation Voltage ($I_C = 4.5$ A, $I_B = 2$ A)		$V_{BE(sat)}$	—	—	1.5
Second Breakdown Collector Current with Base Forward Biased		I_S/b	See Figure 14		
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 0.1$ A, $V_{CE} = 5.0$ Vdc, $f_{test} = 1$ MHz)		f_T	—	4.0	—
Output Capacitance ($V_{CB} = 10$ Vdc, $I_E = 0$, $f = 0.1$ MHz)		C_{ob}	—	125	—
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 4.5$ A, $I_B = 1.8$ A, $L_B = 10$ μ H, see Figure 1)		t_f	—	0.6	—



(1) Pulse Test: Pulse Width = 300 μ s, Duty Cycle < 2%.

FIGURE 1 – SWITCHING TIMES TEST CIRCUIT



BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

4

TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

FIGURE 4 – OPTIMIZING DRIVE @ $I_C = 3.5$ A




FIGURE 5 – OPTIMIZING DRIVE @ $I_C = 4.5$ A




FIGURE 6 – SWITCHING BEHAVIOR versus TEMPERATURE
 $I_{CM} = 3.5$ A, $I_B = 1.5$ A, $L_B = 14$ μH




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE
 $I_{CM} = 4.5$ A, $I_B = 1.75$ A, $L_B = 8$ μH




FIGURE 8 – OPTIMUM DRIVE CONDITIONS




FIGURE 9 – SWITCHING BEHAVIOR versus I_{CM}





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



D40C1

D40C2

D40C4

D40C5

4

NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- High DC Current Gain –
 $h_{FE} = 40,000$ (Min) @ $I_C = 200$ mAdc – D40C2, 5
- Collector-Emitter Breakdown Voltage –
 $BV_{CEO} = 40$ Vdc (Min) @ $I_C = 10$ mAdc – D40C4, 5
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc (Max) @ $I_C = 500$ mAdc
- Duowatt Package –
 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

MAXIMUM RATINGS

Rating	Symbol	D40C1,2	D40C4,5	Unit
Collector-Emitter Voltage	V_{CEO}	30	40	Vdc
Collector-Emitter Voltage	V_{CES}	30	40	Vdc
Emitter-Base Voltage	V_{EBO}	13		Vdc
Collector Current – Continuous	I_C	0.5		Adc
Peak (1)		1.0		
Base Current – Continuous	I_B	100		mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.67		Watts
Derate above 25°C (2)		13.3		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	6.25		Watts
Derate above 25°C		50		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C}/\text{W}$

(1) Pulse Width < 25 ms, Duty Cycle < 50%.


(2) The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.

DUOWATT

NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.



STYLE 1:
 PIN 1. EMITTER
 2. BASE
 3. COLLECTOR
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
 CASE 306-04

D40C1, D40C2, D40C4, D40C5




ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 10 \text{ mAdc}$, $V_{BE} = 0$)	BV_{CEO}	30 40	—	Vdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CES}$, $I_E = 0$, $T_J = 150^\circ\text{C}$)	I_{CBO}	—	20	μAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CES}$, $V_{BE} = 0$)	I_{CES}	—	0.5	μAdc
Emitter Cutoff Current ($V_{EB} = 13 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	nAdc
ON CHARACTERISTICS (1)				
Current Gain ($I_C = 200 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	10,000 40,000	60,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}$, $I_B = 0.5 \text{ mAdc}$)	$V_{CE(sat)}$	—	1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}$, $I_B = 0.5 \text{ mAdc}$)	$V_{BE(sat)}$	—	2.0	Vdc
DYNAMIC CHARACTERISTICS				
Collector Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{cb}	—	10	pF
High Frequency Current Gain ($I_C = 20 \text{ mA}$, $V_{CE} = 5 \text{ Vdc}$, $f = 100 \text{ MHz}$)	h_{fe}	1.0	—	—
Input Impedance ($I_C = 20 \text{ mA}$, $V_{CE} = 5 \text{ Vdc}$, $f = 1 \text{ kHz}$)	h_{ie}	50	—	Ohms

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENT





FIGURE 6 – THERMAL RESPONSE



TYPICAL CHARACTERISTICS (continued)

FIGURE 7 – CAPACITANCE





FIGURE 8 – HIGH-FREQUENCY CURRENT GAIN



NPN
D40D
PNP
D41D

**COMPLEMENTARY SILICON ANNULAR[♦]
AMPLIFIER TRANSISTORS**

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

MAXIMUM RATINGS

Rating	Symbol	D40/41D 1,2	D40/41D 4,5	D40/41D 7,8	D40/41D 10,11,13,14	Unit
Collector-Emitter Voltage	V_{CE0}	30	45	60	75	Vdc
Collector-Emitter Voltage	V_{CES}	45	60	75	90	Vdc
Emitter-Base Voltage	V_{EBO}	← 5.0 →				Vdc
Collector Current – Continuous	I_C	← 1.0 →				Adc
Peak (1)		← 2.0 →				
Base Current	I_B	← 100 →				mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 1.67 →				Watts
Derate above 25°C (2)		← 13.3 →				mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 6.25 →				Watts
Derate above 25°C		← 50 →				mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -55 to +150 →				$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →				$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$.
 (2) The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.


[♦]Annular Semiconductors Patented by Motorola Inc.

DUOWATT

**COMPLEMENTARY SILICON
AMPLIFIER TRANSISTORS**



Tab forming and TO-5 lead forming available on special request.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
CASE 306-04

D40D, NPN, D41D, PNP

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I _C = 10 mAdc, I _B = 0)	BV _{CEO}	30 45 60 75	—	Vdc
Collector Cutoff Current (V _{CE} = Rated V _{CE})	I _{CES}	—	100	nAdc
Emitter Cutoff Current (V _{EB} = 5.0 Vdc)	I _{EBO}	—	100	nAdc
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 100 mAdc, V _{CE} = 2.0 Vdc)	h _{FE}	50 120	150 360	—
(I _C = 1.0 Adc, V _{CE} = 2.0 Vdc)		10 10 20	— — —	
Collector-Emitter Saturation Voltage (I _C = 500 mAdc, I _B = 50 mAdc)	V _{CE(sat)}	— — —	0.5 1.0 1.0	Vdc
Base-Emitter Saturation Voltage (I _C = 500 mAdc, I _B = 50 mAdc)	V _{BE(sat)}	—	1.5	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain — Bandwidth Product (I _C = 20 mA, V _{CE} = 10 Vdc, f = 20 MHz)	f _T	75	375	MHz
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 1 MHz)	C _{cb}	— —	12 18	pF
		D40D series		
		D41D series		

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

4

TYPICAL CHARACTERISTICS

FIGURE 1 — CURRENT-GAIN-BANDWIDTH PRODUCT





FIGURE 2 — CAPACITANCES



TYPICAL CHARACTERISTICS (continued)

D40D series

FIGURE 3 — DC CURRENT GAIN

D41D series





FIGURE 4 — "ON" VOLTAGE







FIGURE 5 — COLLECTOR SATURATION REGION



TYPICAL CHARACTERISTICS (continued)

FIGURE 6 – THERMAL RESPONSE






FIGURE 7 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_J(pk) = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^{\circ}\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – POWER DERATING



NPN	PNP
D40E1	D41E1
D40E5	D41E5
D40E7	D41E7


**COMPLEMENTARY SILICON ANNULAR
AMPLIFIER TRANSISTORS**

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

**COMPLEMENTARY SILICON
AMPLIFIER TRANSISTORS**



Tab forming and TO-5 lead forming available on special request.


MAXIMUM RATINGS

Rating	Symbol	D40/41E1	D40/41E5	D40/41E7	Unit
Collector-Emitter Voltage	V_{CEO}	30	60	80	Vdc
Collector-Emitter Voltage	V_{CES}	40	70	90	Vdc
Emitter-Base Voltage	V_{EBO}	5.0			Vdc
Collector Current – Continuous	I_C	2			Adc
Peak (1)		3			
Base Current	I_B	0.5			mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.67			Watts
Derate above 25°C (2)		13.3			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	8			Watts
Derate above 25°C		64			
Operating and Storage Junction Temperature Range	T_{J}, T_{stg}	55 to +150			$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	15.6	$^\circ\text{C}/\text{W}$

- NOTES
1. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$.
 2. The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.



- STYLE 1.
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
CASE 306-04

NPN D40E1, D40E5, D40E7
PNP D41E1, D41E5, D41E7



ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($I_C = 10 \text{ mAdc}, I_B = 0$)	BV_{CEO}	30 60 80	— — —	Vdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	100	nAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CES}$)	I_{CES}	—	100	nAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 100 \text{ mAdc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	50 10	— —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}, I_B = 100 \text{ mAdc}$)	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}, I_B = 100 \text{ mAdc}$)	$V_{BE(sat)}$	—	1.3	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain — Bandwidth Product ($I_C = 20 \text{ mA}, V_{CE} = 10 \text{ Vdc}, f = 20 \text{ MHz}$)	f_T	75	375	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 1 \text{ MHz}$)	C_{cb}	— —	12 18	pF

(1) Pulse Test: Pulse Width $< 300 \mu\text{s}$, Duty Cycle $< 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 — CURRENT GAIN-BANDWIDTH PRODUCT





FIGURE 2 — CAPACITANCES



NPN D40E1, D40E5, D40E7
PNP D41E1, D41E5, D41E7

TYPICAL CHARACTERISTICS (continued)

D40E series

D41E series

FIGURE 3 - DC CURRENT GAIN





FIGURE 4 - "ON" VOLTAGE







FIGURE 5 - COLLECTOR SATURATION REGION



TYPICAL CHARACTERISTICS (continued)

FIGURE 6 - THERMAL RESPONSE






FIGURE 7 - ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_J(pk) = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




FIGURE 8 - POWER DERATING




NPN
D40K
PNP
D41K

**COMPLEMENTARY SILICON DARLINGTON
AMPLIFIER TRANSISTORS**

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 1.5 \text{ Adc for D40, 41K1, 2}$
- Duowatt Package –
2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

**DUOWATT
COMPLEMENTARY SILICON
DARLINGTON AMPLIFIER
TRANSISTORS**



Tab forming and TO-5 lead forming available on special request.


MAXIMUM RATINGS

Rating	Symbol	D40/41K 1, 3	D40/41K 2, 4	Unit
Collector-Emitter Voltage	V_{CEO}	30	50	Vdc
Collector-Emitter Voltage	V_{CES}	30	50	Vdc
Emitter-Base Voltage	V_{EBO}	13		Vdc
Collector Current – Continuous Peak (1)	I_C	2.0 3.0		Adc
Base Current – Continuous	I_B	100		mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C (2)	P_D	1.67 13.3		Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

1. Pulse Width $\leq 25 \text{ ms}$, Duty Cycle $\leq 50\%$.
2. The actual power dissipation capability of Duowatt transistors are $2 \text{ W @ } T_A = 25^\circ\text{C}$.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.68	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

**TO-202AC
CASE 306-04**

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 10 \text{ mAdc}$)	D40,41K1,3 D40,41K2,4	BV_{CEO}	30 50	Vdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CES}, I_E = 0, T_J = 150^\circ\text{C}$)		I_{CBO}	— 20	μAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CES}, V_{BE} = 0$)		I_{CES}	— 0.5	μAdc
Emitter Cutoff Current ($V_{EB} = 13 \text{ Vdc}, I_C = 0$)		I_{EBO}	— 100	nAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 200 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 1.5 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$)	All Devices D40,41K1,2 D40,41K3,4	h_{FE}	10,000 1,000 1,000	—
Collector-Emitter Saturation Voltage ($I_C = 1.5 \text{ Adc}, I_B = 3.0 \text{ mA}$) ($I_C = 1.0 \text{ Adc}, I_B = 2.0 \text{ mA}$)	D40,41K1,2 D40,41K3,4	$V_{CE(sat)}$	— — 1.5 1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.5 \text{ Adc}, I_B = 3.0 \text{ mA}$) ($I_C = 1.0 \text{ Adc}, I_B = 2.0 \text{ mA}$)	D40,41K1,2 D40,41K3,4	$V_{BE(sat)}$	— — 2.5 2.5	Vdc
DYNAMIC CHARACTERISTICS				
Collector Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	D40K series D41K series	C_{cb}	— — 10 25	pF
High Frequency Current Gain ($I_C = 20 \text{ mA}, V_{CE} = 5 \text{ Vdc}, f = 100 \text{ MHz}$)		$ h_{fe} $	1.0	—

1. Pulse Test: Pulse Width $< 300 \mu\text{s}$, Duty Cycle $< 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 – DC SAFE OPERATING AREA





FIGURE 2 – POWER DERATING



TYPICAL CHARACTERISTICS (continued)

DC CURRENT GAIN

FIGURE 3 - (D40K series)





FIGURE 4 - (D41K series)



"ON" VOLTAGES

FIGURE 5 - (D40K series)




FIGURE 6 - (D41K series)





FIGURE 7 - THERMAL RESPONSE



4

TYPICAL CHARACTERISTICS (continued)

CAPACITANCE

FIGURE 8 — (D40K series)





FIGURE 9 — (D41K series)



HIGH FREQUENCY CURRENT GAIN

FIGURE 10 — (D40K series)





FIGURE 11 — (D41K series)



D40N1 D40N3 D40N2 D40N4

NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS


... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
 $V_{CER} = 300 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{D40N3, 4}$
- Low Collector-Base Capacitance –
 $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$
- Duowatt Package –
2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

4

DUOWATT

NPN SILICON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.


MAXIMUM RATINGS

Rating	Symbol	D40N1, 2	D40N3, 4	Unit
Collector-Emitter Voltage (1, 2)	V_{CER}	250	300	Vdc
Collector-Base Voltage	V_{CBO}	250	300	Vdc
Emitter-Base Voltage	V_{EBO}	5.0		Vdc
Collector Current – Continuous	I_C	0.1		Adc
– Peak		0.7		
Base Current	I_B	250		mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.67 (3)		Watts
Derate above 25°C		13.3		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	6.25		Watts
Derate above 25°C		50		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C/W}$

- (1) $I_C = 1.0 \text{ mAdc}, R_{BE} = 10 \text{ k}\Omega$.
 (2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
 (3) The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.



STYLE 1
PIN 1 EMITTER
2 BASE
3 COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		- INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
CASE 306-04

D40N1, D40N2, D40N3, D40N4


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$, $R_{BE} = 10 \text{ k}\Omega$)	D40N1, 2 D40N3, 4	BV _{CEr}	250 300	— —	Vdc
Collector Cutoff Current ($V_{CB} = 250 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 300 \text{ Vdc}$, $I_E = 0$)	D40N1, 2 D40N3, 4	I _{CBO}	— —	10 10	μA dc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I _{EBO}	—	10	μA dc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 4.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	D40N1, 3 D40N2, 4	h _{FE}	20 30	— —	—
($I_C = 20 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	D40N1, 3 D40N2, 4		30 60	90 180	
($I_C = 40 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	D40N1, 3 D40N2, 4		20 30	— —	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 20 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$)		f _T	50	—	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)		C _{cb}	—	3.0	pF

(1) Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Circuit diagrams external to or containing Motorola products are included as a means of illustration only. Complete information sufficient for construction purposes may not be fully illustrated. Although the information herein has been carefully checked and is believed to be reliable, Motorola assumes no responsibility for inaccuracies. Information herein does not convey to the purchaser any license under the patent rights of Motorola or others.

The information contained herein is for guidance only, with no warranty of any type, expressed or implied. Motorola reserves the right to make any changes to the information and the product(s) to which the information applies and to discontinue manufacture of the product(s) at any time.

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENTS





FIGURE 6 – THERMAL RESPONSE



TYPICAL CHARACTERISTICS (continued)

FIGURE 7 - CAPACITANCE





FIGURE 8 - CURRENT-GAIN - BANDWIDTH PRODUCT



APPLICATIONS INFORMATION

The D40N4 is primarily designed for use in the R, G, and B output stages of color television receivers and with a high BV_{CE0} , it can supply the video amplitude requirements of any known system. The low feedback capacitance provides good video bandwidth with modest drive current requirements. Typical drive is from an emitter-follower with a 4.7 k emitter-resistor operated from a 20-Volt supply. It will, therefore, be operable directly from a number of available chroma demodulators. The low output capacitance of this device adds little to the total load capacitance, allowing improved bandwidth for a given collector load resistor. Two typical applications for the D40N4 are shown in Figures 9 and 10.

Device dissipation will reach approximately 1.6 Watts under

worst-case signal conditions and some heat-sinking is required at ambient temperatures above 50°C.

Used as a color difference output, where drive and bandwidth requirements are less severe, the D40N4 can be operated with 27 k ohm load resistors (worst-case dissipation would then be only 0.6 Watts). The device can, therefore, be operated as a color-difference output without any heat radiator in ambient temperatures to $150 - (0.6)(75) = 105^\circ\text{C}$.

In addition, the safe operating area of the D40N4 will fill the requirements of the luminance output function with a total equivalent load of 5.0 kilohms. Worst-case dissipation can reach 3 Watts, this requires a total $R_{\theta JA}$ of $(150-65)/3 = 28.4^\circ\text{C/W}$. To achieve this a 2" X 3" aluminum plate will be required.

FIGURE 9 - RGB OUTPUT WITH RGB INPUT





FIGURE 10 - RGB OUTPUT, MATRIXING COLOR DIFFERENCE AND LUMINANCE INPUTS



D40P1 D40P3 D40P5

NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS


... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
 $BV_{CEO} = 225 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{D40P5}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 100 \text{ mAdc}$
- Duowatt Package –
2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

4

DUOWATT

NPN SILICON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.


MAXIMUM RATINGS

Rating	Symbol	D40P1	D40P3	D40P5	Unit
Collector-Emitter Voltage	V_{CEO}	120	180	225	Vdc
Collector-Base Voltage	V_{CBO}	200	250	300	Vdc
Emitter-Base Voltage	V_{EBO}	← 7.0 →			Vdc
Collector Current – Continuous	I_C	← 0.5 →			Adc
		← 1.0 →			
Base Current	I_B	← 100 →			mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 1.67 (2) →			Watts mW/ $^\circ\text{C}$
		← 13.3 →			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 6.25 →			Watts mW/ $^\circ\text{C}$
		← 50 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -55 to +150 →			$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C/W}$

- (1) Pulse Test: Pulse Width $\leq 1.0 \text{ ms}$, Duty Cycle $\leq 50\%$.
 (2) The actual power dissipation capability of Duowatt transistors are $2 \text{ W @ } T_A = 25^\circ\text{C}$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
CASE 306-04

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Character	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CEO}	120 180 225	— — —	Vdc
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}, I_E = 0$) ($V_{CB} = 250 \text{ Vdc}, I_E = 0$) ($V_{CB} = 300 \text{ Vdc}, I_E = 0$)	I_{CBO}	— — —	10 10 10	μAdc
Emitter Cutoff Current ($V_{EB} = 7.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	10	μAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 80 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 2.0 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40 20	— —	—
Collector-Emitter Saturation Voltage ($I_C = 100 \text{ mAdc}, I_B = 10 \text{ mAdc}$)	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 100 \text{ mAdc}, I_B = 10 \text{ mA}$)	$V_{BE(sat)}$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 80 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 20 \text{ MHz}$)	f_T	50	—	MHz
Collector-Base Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	—	6.0	pF
SWITCHING CHARACTERISTICS				
Storage Time ($I_{C(on)} = 80 \text{ mA}, I_{B(on)} = 8.0 \text{ mA}, I_{B(off)} = 8.0 \text{ mA}$)	t_s	—	2.5	μs

(1) Pulse Test: Pulse Width $< 300 \mu\text{s}$, Duty Cycle $< 2.0\%$.



TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCE



TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGE




FIGURE 5 – COLLECTOR SATURATION REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – COLLECTOR CHARACTERISTICS





FIGURE 8 – COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(\text{pk})$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING



Circuit diagrams external to or containing Motorola products are included as a means of illustration only. Complete information sufficient for construction purposes may not be fully illustrated. Although the information herein has been carefully checked and is believed to be reliable, Motorola assumes no responsibility for inaccuracies. Information herein does not convey to the purchaser any license under the patent rights of Motorola or others. The information contained herein is for guidance only, with no warranty of any type, expressed or implied. Motorola reserves the right to make any changes to the information and the product(s) to which the information applies and to discontinue manufacture of the product(s) at any time.

MDS20

MDS21


NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS

... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, high-voltage drivers and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
BV_{CEO} = 300 Vdc (Min) @ I_C = 1.0 mAdc – MDS21
- Low Collector-Emitter Saturation Voltage –
V_{CE(sat)} = 0.6 Vdc (Max) @ I_C = 30 mAdc
- Low Collector-Base Capacitance –
C_{cb} = 3.0 pF (Max) @ V_{CB} = 20 Vdc
- Duowatt Package –
2 Watts Free Air Dissipation @ T_A = 25°C

4

DUOWATT NPN SILICON AMPLIFIER TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	MDS20	MDS21	Unit
Collector-Emitter Voltage	V _{CEO}	250	300	Vdc
Collector-Base Voltage	V _{CBO}	250	300	Vdc
Emitter-Base Voltage	V _{EBO}	8.0		Vdc
Collector Current – Continuous	I _C	0.5		Adc
Base Current	I _B	0.25		Adc
Total Power Dissipation @ T _A = 25°C Derate above 25°C	P _D	2.0	16	Watts mW/°C
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	10	80	Watts mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150		°C
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R _{θJA}	62.5	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	12.5	°C/W



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202AC

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	MDS20 MDS21 BV_{CEO}	250 300	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	MDS20 MDS21 BV_{CBO}	250 300	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)	BV_{EBO}	8.0	—	Vdc
Collector Cutoff Current ($V_{CE} = 150 \text{ Vdc}, I_B = 0$) ($V_{CE} = 200 \text{ Vdc}, I_B = 0$)	MDS20 MDS21 I_{CEO}	— —	0.5 0.5	μAdc
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}, I_E = 0$) ($V_{CB} = 250 \text{ Vdc}, I_E = 0$)	MDS20 MDS21 I_{CBO}	— —	0.1 0.1	μAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	0.1	μAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 30 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40	250	—
Collector-Emitter Saturation Voltage ($I_C = 30 \text{ mAdc}, I_B = 3.0 \text{ mAdc}$)	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter On Voltage ($I_C = 30 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	$V_{BE(on)}$	—	0.85	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 10 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 20 \text{ MHz}$)	f_T	60	—	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	—	3.0	pF

Note 1. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



TYPICAL CHARACTERISTICS

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGES




FIGURE 4 - COLLECTOR SATURATION REGION




FIGURE 5 - TEMPERATURE COEFFICIENTS





FIGURE 6 - THERMAL RESPONSE



4

TYPICAL CHARACTERISTICS (continued)

FIGURE 7 - CAPACITANCE





FIGURE 8 - CURRENT-GAIN-BANDWIDTH PRODUCT



APPLICATIONS INFORMATION

The MDS21 is primarily designed for use in the R, G, and B output stages of color television receivers, and with a high V_{CE0} it can supply the video amplitude requirements of any known system. The low feedback capacitance provides good video bandwidth with modest drive current requirements. Typical drive is from an emitter-follower with a 4.7 k emitter-resistor operated from a 20-Volt supply. It will, therefore, be operable directly from a number of available chroma demodulators. The low output capacitance of this device adds little to the total load capacitance, allowing improved bandwidth for a given collector load resistor. Two typical applications for the MDS21 are shown in Figures 9 and 10.

Device dissipation will reach approximately 1.6 Watts under worst-case signal conditions and some heat sinking is required at ambient temperature above 50°C.

Used as a color difference output, where drive and bandwidth requirements are less severe, the MDS21 can be operated with 27 k ohm load resistors (worst-case dissipation would then be only 0.6 Watts). The device can, therefore, be operated as a color-difference output without any heat radiator in ambient temperatures to $150 - (0.6)(62.5) = 112.5^\circ\text{C}$.

In addition, the safe operating area of the MDS21 will fill the requirements of the luminance output function with a total equivalent load of 5.0 kilohms. Worst-case dissipation can reach 3 Watts; this requires a total $R_{\theta JA}$ of $(150 - 65)/3 = 28.4^\circ\text{C/W}$. To achieve this a 2" x 3" aluminum plate will be required.

FIGURE 9 - MDS21 AS RGB OUTPUT WITH RGB INPUT





FIGURE 10 - MDS21 AS RGB OUTPUT, MATRIXING COLOR DIFFERENCE AND LUMINANCE INPUTS



NPN

PNP

MDS26
MDS27

MDS76
MDS77

Advance Information

**COMPLEMENTARY PLASTIC SILICON
POWER TRANSISTORS**

... designed for low power audio amplifier and low current, high speed switching applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 40 \text{ Vdc} - \text{MDS26, MDS76}$
 $= 60 \text{ Vdc} - \text{MDS27, MDS77}$
- DC Current Gain –
 $h_{FE} = 40 \text{ (Min) @ } I_C = 0.2 \text{ Adc}$
 $= 30 \text{ (Min) @ } I_C = 1.0 \text{ Adc}$
- Current-Gain – Bandwidth Product –
 $f_T = 50 \text{ MHz (Min) @ } I_C = 100 \text{ mA dc}$
- Annular Construction for Low Leakages –
 $I_{CBO} = 100 \text{ nA (Max) @ Rated } V_{CB}$

MAXIMUM RATINGS

Rating	Symbol	MDS26 MDS76	MDS27 MDS77	Unit
Collector-Base Voltage	V_{CB}	60	80	Vdc
Collector-Emitter Voltage	V_{CEO}	40	60	Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current – Continuous	I_C	3.0		Adc
Peak		5.0		
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	2.0		Watts
Derate above 25°C		0.016		
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	10		Watts
Derate above 25°C		80		
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	62.5	$^\circ\text{C/W}$


**DUOWATT
3.0 AMPERE**

**COMPLEMENTARY SILICON
POWER TRANSISTORS**

**40, 60 VOLTS
10 WATTS**



Tab forming and TO-5 lead forming available on special request.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

**CASE 306-04
TO-202 AC**

This is advance information and specifications are subject to change without notice.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 10\text{ mAdc}$, $I_B = 0$)	MDS26, MDS76 MDS27, MDS77	$V_{CE(sus)}$	40 60	— —	Vdc
Collector Cutoff Current ($V_{CB} = 60\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80\text{ Vdc}$, $I_E = 0$)	MDS26, MDS76 MDS27, MDS77	I_{CBO}	— —	0.1 0.1	$\mu\text{A dc}$
($V_{CB} = 60\text{ Vdc}$, $I_E = 0$, $T_C = 125^{\circ}\text{C}$) ($V_{CB} = 80\text{ Vdc}$, $I_E = 0$, $T_C = 125^{\circ}\text{C}$)	MDS26, MDS76 MDS27, MDS77		— —	0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	0.1	$\mu\text{A dc}$
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 200\text{ mA dc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 1.0\text{ A dc}$, $V_{CE} = 1.0\text{ Vdc}$)		h_{FE}	40 30	200 —	—
Collector-Emitter Saturation Voltage ($I_C = 200\text{ mA dc}$, $I_B = 20\text{ mA dc}$) ($I_C = 1.0\text{ A dc}$, $I_B = 100\text{ mA dc}$) ($I_C = 3.0\text{ A dc}$, $I_B = 600\text{ mA dc}$)		$V_{CE(sat)}$	— — —	0.3 0.6 1.7	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0\text{ A dc}$, $I_B = 200\text{ mA dc}$)		$V_{BE(sat)}$	—	1.8	Vdc
Base-Emitter On Voltage ($I_C = 500\text{ mA dc}$, $V_{CE} = 1.0\text{ Vdc}$)		$V_{BE(on)}$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (2) ($I_C = 100\text{ mA dc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 10\text{ MHz}$)		f_T	50	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	MDS26, MDS27 MDS76, MDS77	C_{ob}	— —	50 70	pF

(1) Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$

(2) $f_T = |h_{fe}| \cdot f_{test}$



PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose applications requiring high break-down voltages, low saturation voltages and low capacitance.

- Complement to NPN Type 2N6558

DUOWATT PNP SILICON HIGH VOLTAGE TRANSISTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	300	Vdc
Collector-Base Voltage	V _{CB}	300	Vdc
Emitter-Base Voltage	V _{EB}	5.0	Vdc
Collector Current - Continuous	I _C	500	mAdc
Total Power Dissipation @ T _A = 25°C	P _D	2.0	Watt
Derate above 25°C		16	mW/°C
Total Power Dissipation @ T _C = 25°C	P _D	10	Watts
Derate above 25°C		80	mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ _{JC}	12.5	°C/W
Thermal Resistance, Junction to Ambient	θ _{JA}	62.5	°C/W

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage(1) (I _C = 1.0 mAdc, I _B = 0)	BV _{CEO}	300	-	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μAdc, I _E = 0)	BV _{CBO}	300	-	Vdc
Emitter-Base Breakdown Voltage (I _E = 10 μAdc, I _C = 0)	BV _{EBO}	5.0	-	Vdc
Collector Cutoff Current (V _{CB} = 200 Vdc, I _E = 0)	I _{CBO}	-	0.2	μAdc
Emitter Cutoff Current (V _{BE} = 3.0 Vdc, I _C = 0)	I _{EBO}	-	0.1	μAdc



ON CHARACTERISTICS

DC Current Gain (I _C = 1.0 mAdc, V _{CE} = 10 Vdc) (I _C = 10 mAdc, V _{CE} = 10 Vdc) (I _C = 30 mAdc, V _{CE} = 10 Vdc)	h _{FE}	25 30 30	- - -	- - -
Collector-Emitter Saturation Voltage (I _C = 30 mAdc, I _B = 3.0 mAdc)	V _{CE(sat)}	-	0.75	Vdc
Base-Emitter Saturation Voltage (I _C = 30 mAdc, I _B = 3.0 mAdc)	V _{BE(sat)}	-	0.9	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 10 mAdc, V _{CE} = 20 Vdc, f = 10 MHz)	f _T	45	-	MHz
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 1.0 MHz)	C _{cb}	-	8.0	pF

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2%.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202 AC

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 4 – "ON" VOLTAGES





FIGURE 5 – DC SAFE OPERATING AREA



NPN SILICON ANNULAR[♦] RF TRANSISTOR

... designed for use in Citizen-band and other high-frequency communications equipment operating to 30 MHz. Higher breakdown voltages allow a high percentage of up-modulation in AM circuits.


- Output Power = 4 W (Min) @ $V_{CC} = 12$ Vdc
- Power Gain = 10 dB (Min)
- High Collector-Emitter Breakdown Voltage – $BV_{CER} \geq 65$ Vdc

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CBO}	65	Vdc
Collector-Emitter Voltage	V_{CER}	65	Vdc
Emitter-Base Voltage	V_{EBO}	4	Vdc
Collector Current – Continuous	I_C	3	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2	Watt
		16	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	Watt
		80	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	62.5	$^\circ\text{C}/\text{W}$




♦ Annular Semiconductors Patented by Motorola Inc.


DUOWATT
4 W – 27 MHz

**RF POWER OUTPUT
 TRANSISTOR**

NPN SILICON



Tab-forming and TO-5 lead-forming available on special request.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.65	0.019	0.025
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202AC

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 10 \text{ mA dc}, R_{BE} = 10 \Omega$)	BV_{CER}	65	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 1 \text{ mA dc}, I_C = 0$)	BV_{EBO}	4	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ V dc}, I_E = 0$)	I_{CBO}	—	—	0.01	mA dc
ON CHARACTERISTICS					
DC Current Gain (2) ($I_C = 500 \text{ mA dc}, V_{CE} = 5 \text{ V dc}$) ($I_C = 1.5 \text{ A dc}, V_{CE} = 5 \text{ V dc}$)	h_{FE}	15 10	— —	— —	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mA dc}, I_B = 50 \text{ mA dc}$)	$V_{CE(sat)}$	—	—	1	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance ($V_{CB} = 12 \text{ V dc}, I_E = 0, f = 1 \text{ MHz}$)	C_{ob}	—	—	45	pF
Current-Gain-Bandwidth Product ($I_C = 100 \text{ mA dc}, V_{CE} = 5 \text{ V dc}, f = 20 \text{ MHz}$)	f_T	100	—	—	MHz
FUNCTIONAL TEST (Figure 1)					
Common-Emitter Amplifier Power Gain ($P_{out} = 4 \text{ W}, V_{CC} = 12 \text{ V dc}, f = 27 \text{ MHz}$)	G_{PE}	10	—	—	dB
Output Power ($P_{in} = 400 \text{ mW}, V_{CC} = 12 \text{ V dc}, f = 27 \text{ MHz}$)	P_{out}	4	—	—	Watts
Collector Efficiency (3) ($P_{out} = 4 \text{ W}, V_{CC} = 12 \text{ V dc}, f = 27 \text{ MHz}$)	η	—	70	—	%
Percentage Up-Modulation (4) ($f = 27 \text{ MHz}$)	—	—	85	—	%




- (1) Pulsed through a 25 mH Inductor.
- (2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

$$(3) \eta = \frac{RF P_{out}}{(V_{CC}) I_C} \cdot 100$$

- (4) Percentage Up-Modulation is measured in the test circuit (Figure 3) by setting the Carrier Power (P_c) to 4 Watts with $V_{CC} = 12 \text{ V dc}$ and noting the power input. Then the Peak Envelope Power (PEP) is noted after doubling the original power input to simulate driver modulation (at a 25% duty cycle for thermal considerations) and raising the V_{CC} to 24 Vdc (to simulate the modulating voltage). Percentage Up-Modulation is then determined by the relation:


$$\text{Percentage Up-Modulation} = \left[\left(\frac{PEP}{P_c} \right)^{1/2} - 1 \right] \cdot 100$$

FIGURE 2 — OUTPUT POWER WITH V_{CC} VARIATIONS



- C1, C2 — 9.0-180 pF ARCO 463 or equivalent
- C3, C4 — 4.0-80 pF ARCO 462 or equivalent
- C5 — 0.02 μF ceramic disc
- C6 — 0.1 μF ceramic disc
- RFC1 — 4 turns #30 enameled wire wound on ferroxcube bead type 56-590-65/38
- RFC2 — 26 Turns #22 enameled wire (2 layers—13 turns each layer) 1/4" inner diameter
- L1 — 0.22 μH molded choke
- L2 — 0.68 μH molded choke

FIGURE 3 — 27 MHz TEST CIRCUIT



MJ410 (SILICON)

MJ411

HIGH VOLTAGE NPN SILICON TRANSISTORS

... designed for medium to high voltage inverters, converters, regulators and switching circuits.

- High Collector-Emitter Voltage –
 $V_{CE0} = 200$ Volts – MJ410
 300 Volts – MJ411
- DC Current Gain Specified @ 1.0 and 2.5 Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.8$ Vdc @ $I_C = 1.0$ Adc

5 AMPERE
POWER TRANSISTORS
NPN SILICON
200-300 VOLTS
100 WATTS

4

MAXIMUM RATINGS

Rating	Symbol	MJ410	MJ411	Unit
Collector-Emitter Voltage	V_{CE0}	200	300	Vdc
Collector-Base Voltage	V_{CB}	200	300	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	5.0		Adc
Peak		10		
Base Current	I_B	2.0		Adc
Total Device Dissipation @ $T_C = 75^\circ\text{C}$	P_D	100		Watts
Derate above 75°C		1.33		W/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +150		$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.75	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS




Collector-Emitter Sustaining Voltage ($I_C = 100$ mAdc, $I_B = 0$)	MJ410 MJ411	$V_{CE0(sus)}$	200 300	–	Vdc
Collector Cutoff Current ($V_{CE} = 200$ Vdc, $I_B = 0$) ($V_{CE} = 300$ Vdc, $I_B = 0$)	MJ410 MJ411	I_{CEO}	–	0.25	mAdc
Collector Cutoff Current ($V_{CE} = 200$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$) ($V_{CE} = 300$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$)	MJ410 MJ411	I_{CEX}	–	0.5	mAdc
Emitter Cutoff Current ($V_{EB} = 5.0$ Vdc, $I_C = 0$)		I_{EBO}	–	5.0	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc) ($I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)		h_{FE}	30 10	90 –	–
Collector-Emitter Saturation Voltage ($I_C = 1.0$ Adc, $I_B = 0.1$ Adc)		$V_{CE(sat)}$	–	0.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0$ Adc, $I_B = 0.1$ Adc)		$V_{BE(sat)}$	–	1.2	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 200$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)		f_T	2.5	–	MHz
---	--	-------	-----	---	-----




STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE: COLLECTOR
 NOTE:
 1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	28.67	–	1.050

CASE 11-01
 TO-3

FIGURE 1 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.



FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – SUSTAINING VOLTAGE TEST LOAD LINE





FIGURE 5 – SUSTAINING VOLTAGE TEST CIRCUIT



MJ413 (SILICON)

MJ423

MJ431

HIGH-VOLTAGE NPN SILICON TRANSISTORS

... designed for medium-to-high voltage inverters, converters, regulators and switching circuits.

- High Voltage — $V_{CEX} = 400$ Vdc
- Gain Specified to 3.5 Amp
- High Frequency Response to 2.5 MHz

10 AMPERE POWER TRANSISTORS NPN SILICON

400 VOLTS
125 WATTS

MAXIMUM RATINGS

Rating	Symbol	MJ413	MJ423	MJ431	Unit
Collector-Emitter Voltage	V_{CEX}	400	400	400	Vdc
Collector-Base Voltage	V_{CB}	400	400	400	Vdc
Emitter-Base Voltage	V_{EB}	5.0	5.0	5.0	Vdc
Collector Current — Continuous	I_C	10	10	10	Adc
Base Current	I_B	2.0	2.0	2.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1.0			Watts W/ $^\circ\text{C}$
Operation Junction Temperature Range	T_J	-65 to +150			$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.0	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 100$ mAdc, $I_B = 0$)		$BV_{CEO(eus)}$	325	—	Vdc
Collector Cutoff Current ($V_{CE} = 400$ Vdc, $V_{EB(off)} = 1.5$ Vdc)	MJ413, MJ423	I_{CEX}	—	0.25	mA
	MJ431		—	2.5	mA
($V_{CE} = 400$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$)	MJ413, MJ423 MJ431		—	0.5 5.0	mA
Emitter Cutoff Current ($V_{BE} = 5.0$ Vdc, $I_C = 0$)	MJ413, MJ423 MJ431	I_{EBO}	—	5.0 2.0	mA



ON CHARACTERISTICS

DC Current Gain ⁽¹⁾ ($I_C = 0.5$ Adc, $V_{CE} = 5.0$ Vdc)	MJ413	h_{FE}	20	80	—
($I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc)			15	—	
($I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc)	MJ423		30	90	
($I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)			10	—	
($I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)	MJ431		15	35	
($I_C = 3.5$ Adc, $V_{CE} = 5.0$ Vdc)		10	—		
Collector-Emitter Saturation Voltage ⁽¹⁾ ($I_C = 0.5$ Adc, $I_B = 0.05$ Adc)	MJ413	$V_{CE(sat)}$	—	0.8	Vdc
($I_C = 1.0$ Adc, $I_B = 0.10$ Adc)	MJ423		—	0.8	
($I_C = 2.5$ Adc, $I_B = 0.5$ Adc)	MJ431		—	0.7	
Base-Emitter Saturation Voltage ⁽¹⁾ ($I_C = 0.5$ Adc, $I_B = 0.05$ Adc)	MJ413	$V_{BE(sat)}$	—	1.25	Vdc
($I_C = 1.0$ Adc, $I_B = 0.1$ Adc)	MJ423		—	1.25	
($I_C = 2.5$ Adc, $I_B = 0.5$ Adc)	MJ431		—	1.5	

DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 200$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)	f_T	2.5	—	MHz
--	-------	-----	---	-----

(1) PW = 400 μs , Duty Cycle = 2.0%



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA




FIGURE 2 — POWER-TEMPERATURE DERATING CURVE




FIGURE 3 — SUSTAINING VOLTAGE TEST LOAD LINE




FIGURE 4 — SUSTAINING VOLTAGE TEST CIRCUIT




FIGURE 5 — CURRENT GAIN





FIGURE 6 — TRANSCONDUCTANCE



MJ802 (SILICON)

HIGH-POWER NPN SILICON TRANSISTOR


... for use as an output device in complementary audio amplifiers to 100-Watts music power per channel.

- High DC Current Gain – $h_{FE} = 25-100 @ I_C = 7.5 \text{ A}$
- Excellent Safe Operating Area
- Complement to the PNP MJ4502

30 AMPERE POWER TRANSISTOR

NPN SILICON

100 VOLTS
200 WATTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Collector-Emitter Voltage	V_{CEO}	90	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	30	Adc
Base Current	I_B	7.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	200 1.14	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

NOTE:
1. DIM "Q" IS DIA. CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ⁽¹⁾ ($I_C = 200 \text{ mA dc}$, $R_{BE} = 100 \text{ Ohms}$)	BV_{CEr}	100	—	Vdc
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 200 \text{ mA dc}$)	$V_{CE0(sus)}$	90	—	Vdc
Collector-Base Cutoff Current ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CB0}	—	1.0 5.0	mA dc
Emitter-Base Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EB0}	—	1.0	mA dc
ON CHARACTERISTICS (1)				
DC Current Gain ⁽¹⁾ ($I_C = 7.5 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	—
Base-Emitter "On" Voltage ($I_C = 7.5 \text{ A dc}$, $V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.3	Vdc
Collector-Emitter Saturation Voltage ($I_C = 7.5 \text{ A dc}$, $I_B = 0.75 \text{ A dc}$)	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 7.5 \text{ A dc}$, $I_B = 0.75 \text{ A dc}$)	$V_{BE(sat)}$	—	1.3	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product ($I_C = 1.0 \text{ A dc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz

⁽¹⁾ Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGES





FIGURE 4 - ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

MJ900, MJ901 PNP (SILICON) MJ1000, MJ1001 NPN

MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain — $h_{FE} = 6000$ (Typ) @ $I_C = 3.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

8.0 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON

60-80 VOLTS
90 WATTS

4




MAXIMUM RATINGS

Rating	Symbol	MJ900 MJ1000	MJ901 MJ1001	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current	I_C	8.0		Adc
Base Current	I_B	0.1		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	90		Watts
		0.515		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.94	$^\circ\text{C}/\text{W}$

FIGURE 1 — DARLINGTON CIRCUIT SCHEMATIC



STYLE 1:

PIN 1: BASE

2: EMITTER

CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01

(TO-3)

MJ900, MJ901 PNP/MJ1000, MJ1001 NPN

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) (I _C = 100 mA, I _B = 0)	MJ900, MJ1000 MJ901, MJ1001	BV _{CEO}	60 80	V _{dC}
Collector-Emitter Leakage Current (V _{CB} = 60 V _{dC} , R _{BE} = 1.0 k ohm) (V _{CB} = 80 V _{dC} , R _{BE} = 1.0 k ohm) (V _{CB} = 60 V _{dC} , R _{BE} = 1.0 k ohm, T _C = 150°C) (V _{CB} = 80 V _{dC} , R _{BE} = 1.0 k ohm, T _C = 150°C)	MJ900, MJ1000 MJ901, MJ1001 MJ900, MJ1000 MJ901, MJ1001	I _{CER}	— — — —	mA _{dC}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dC} , I _C = 0)		I _{EBO}	—	mA _{dC}
Collector-Emitter Leakage Current (V _{CE} = 30 V _{dC} , I _B = 0) (V _{CE} = 40 V _{dC} , I _B = 0)	MJ900, MJ1000 MJ901, MJ1001	I _{CEO}	— —	μA _{dC}
ON CHARACTERISTICS				
DC Current Gain(1) (I _C = 3.0 A _{dC} , V _{CE} = 3.0 V _{dC}) (I _C = 4.0 A _{dC} , V _{CE} = 3.0 V _{dC})		h _{FE}	1000 750	—
Collector-Emitter Saturation Voltage(1) (I _C = 3.0 A _{dC} , I _B = 12 mA _{dC}) (I _C = 8.0 A _{dC} , I _B = 40 mA _{dC})		V _{CE(sat)}	— —	V _{dC}
Base-Emitter Voltage(1) (I _C = 3.0 A _{dC} , V _{CE} = 3.0 V _{dC})		V _{BE}	—	V _{dC}

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – SMALL-SIGNAL CURRENT GAIN




FIGURE 4 – "ON" VOLTAGES





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; e.g., the transistor

must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.



MJ2500, MJ2501 PNP (SILICON) MJ3000, MJ3001 NPN


MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain - $h_{FE} = 4000$ (Typ) @ $I_C = 5.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

10 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON

60-80 VOLTS
150 WATTS




MAXIMUM RATINGS

Rating	Symbol	MJ2500 MJ3000	MJ2501 MJ3001	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current	I_C	10		Adc
Base Current	I_B	0.2		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150		Watts
		0.857		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C}/\text{W}$



STYLE 1:

PIN 1. BASE


2. EMITTER

CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

FIGURE 1 - DARLINGTON CIRCUIT SCHEMATIC



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

CASE 11-01
TO-3

MJ2500, MJ2501 PNP/MJ3000, MJ3001 NPN

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage(1) (I _C = 100 mA, I _B = 0)	BV _{CEO}	60 80	—	V _{dc}
Collector-Emitter Leakage Current (V _{CB} = 60 V _{dc} , R _{BE} = 1.0 k ohm)	I _{CER}	—	1.0	mA _{dc}
(V _{CB} = 80 V _{dc} , R _{BE} = 1.0 k ohm)		—	1.0	
(V _{CB} = 60 V _{dc} , R _{BE} = 1.0 k ohm, T _C = 150°C)		—	5.0	
(V _{CB} = 80 V _{dc} , R _{BE} = 1.0 k ohm, T _C = 150°C)		—	5.0	
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)	I _{EBO}	—	2.0	mA _{dc}
Collector-Emitter Leakage Current (V _{CE} = 30 V _{dc} , I _B = 0)	I _{CEO}	—	1.0	mA _{dc}
(V _{CE} = 40 V _{dc} , I _B = 0)		—	1.0	
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc})	h _{FE}	1000	—	—
Collector-Emitter Saturation Voltage (I _C = 5.0 A _{dc} , I _B = 20 mA _{dc})	V _{CE(sat)}	—	2.0	V _{dc}
(I _C = 10 A _{dc} , I _B = 50 mA _{dc})		—	4.0	
Base-Emitter Voltage (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc})	V _{BE}	—	3.0	V _{dc}

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 20%.

FIGURE 2 — DC CURRENT GAIN





FIGURE 4 — "ON" VOLTAGES



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; e.g., the transistor must

FIGURE 3 — SMALL-SIGNAL CURRENT GAIN





FIGURE 5 — DC SAFE OPERATING AREA



not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

MJ3029 (SILICON)

MJ3030

NPN SILICON HIGH-VOLTAGE TRANSISTORS

... designed for TV horizontal and vertical deflection amplifier circuits.

- High Collector-Emitter Sustaining Voltage —
 $V_{CE(sus)} = 250 \text{ Vdc (Min) MJ3029}$
 $325 \text{ Vdc (Min) MJ3030}$
- Fast Fall Time in Horizontal Deflection —
 $t_f = 1.0 \mu\text{s (Max) @ } V_{CC} = 80 \text{ Vdc — MJ3030}$
- Excellent Gain Linearity for Vertical Deflection —
 $h_{fe} @ 0.4 \text{ Adc, } h_{fe} @ 0.3 \text{ Adc} = 0.95 \text{ (Min) — MJ3029}$


MAXIMUM RATINGS

Rating	Symbol	MJ3029	MJ3030	Unit
Collector-Emitter Voltage	V_{CEO}	250	325	Vdc
Collector-Emitter Voltage	V_{CER}	500	—	Vdc
Collector-Emitter Voltage	V_{CEX}	—	700	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current — Continuous	I_C	5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125	1.0	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.0	$^\circ\text{C/W}$

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



5 AMPERE POWER TRANSISTORS NPN SILICON 250-325 VOLTS 125 WATTS



STYLE 1:

PIN 1. BASE

2. EMITTER

CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage(1) (I _C = 0.1 Adc, I _B = 0)	MJ3029 MJ3030	V _{CE(sus)}	250 325	— —	Vdc
Collector Cutoff Current (V _{CE} = 500 Vdc, R _{BE} = 1.5 k Ohms)	MJ3029	I _{CER}	—	1.0	mAdc
Collector Cutoff Current (V _{CE} = 700 Vdc, V _{EB(off)} = 1.5 Vdc)	MJ3030	I _{CEX}	—	2.0	mAdc
ON CHARACTERISTICS					
DC Current Gain (I _C = 0.3 Adc, V _{CE} = 5.0 Vdc)(1)	MJ3029	h _{FE 1}	25	—	—
(I _C = 0.4 Adc, V _{CE} = 5.0 Vdc)(1)	MJ3029	h _{FE 2}	30	—	—
Gain Linearity	MJ3029	h _{FE 2} h _{FE 1}	0.95	—	—
Collector-Emitter Saturation Voltage (I _C = 3.0 Adc, I _B = 0.8 Adc)	MJ3030	V _{CE(sat)}	—	2.0	Vdc
SWITCHING CHARACTERISTICS					
Fall Time (V _{CC} = 80 Vdc, I _C = 3.0 Adc, I _{B1} = 0.8 Adc) Figure 3	MJ3030	t _f	—	1.0	μs

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – DC CURRENT GAIN






FIGURE 3 – TEST FOR FALL TIME



*HP 212A: Set for 10 μs wide pulses at 2000 pulses per sec. (500 μs intervals). Adjust for I_{B1} = 0.8 A.
Bias: Adjust to 1.5 V on a VTM across the 200 Ω Pot.
T: Pulse Transformer: Motorola Part No. 25D68782A01.

FIGURE 4 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MJ3040 MJ3041 MJ3042


HIGH VOLTAGE SILICON POWER DARLINGTONS

... developed for line operated amplifier, series pass and switching regulator applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 300 \text{ Vdc (Min) – MJ3040, MJ3041}$
 $= 350 \text{ Vdc (Min) – MJ3042}$
- High DC Current Gain –
 $h_{FE} = 100 \text{ (Min) @ } I_C = 2.5 \text{ Adc – MJ3040}$
 $= 250 \text{ (Min) @ } I_C = 2.5 \text{ Adc – MJ3041, MJ3042}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.2 \text{ Vdc (Max) @ } I_C = 2.5 \text{ Adc}$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

DARLINGTON 10 AMPERE POWER TRANSISTORS NPN SILICON

300, 350 VOLTS
175 WATTS



MAXIMUM RATINGS



Rating	Symbol	MJ3040	MJ3041	MJ3042	Unit
Collector-Base Voltage	V_{CB}	400	400	500	Vdc
Collector-Emitter Voltage	V_{CEO}	300	300	350	Vdc
Emitter-Base Voltage	V_{EB}	← 8.0 →			Vdc
Collector Current – Continuous	I_C	← 10 →			A dc
– Peak (1)		← 15 →			
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 175 →			Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$

(1) Pulse Width = 5.0 ms, Duty Cycle \leq 10%.

DARLINGTON SCHEMATIC



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

Collector connected to case.
CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mAdc}, I_B = 0$)	MJ3040, MJ3041 MJ3042	$V_{CE(sus)}$	300 350	— —	Vdc
Collector Cutoff Current ($V_{CB} = 400 \text{ Vdc}, I_E = 0$) ($V_{CB} = 500 \text{ Vdc}, I_E = 0$) ($V_{CB} = 400 \text{ Vdc}, I_E = 0, T_C = 100^\circ\text{C}$) ($V_{CB} = 500 \text{ Vdc}, I_E = 0, T_C = 100^\circ\text{C}$)	MJ3040, MJ3041 MJ3042 MJ3040, MJ3041 MJ3042	I_{CBO}	— — — —	— 1.0 1.0 5.0 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)		I_{EBO}	—	40	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 2.5 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$)	MJ3040 MJ3041, MJ3042 MJ3040 MJ3041, MJ3042	h_{FE}	100 250 25 50	— — — —	—
Collector-Emitter Saturation Voltage ($I_C = 2.5 \text{ Adc}, I_B = 50 \text{ mAdc}$) ($I_C = 5.0 \text{ Adc}, I_B = 400 \text{ mAdc}$)		$V_{CE(sat)}$	— —	2.2 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}, I_B = 400 \text{ mAdc}$)		$V_{BE(sat)}$	—	3.0	Vdc
Base-Emitter On Voltage ($I_C = 2.5 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$)		$V_{BE(on)}$	—	2.5	Vdc




FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor – average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – DC CURRENT GAIN



MJ4030, MJ4031, MJ4032 PNP (SILICON) MJ4033, MJ4034, MJ4035 NPN

MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain – $h_{FE} = 3500$ (Typ) @ $I_C = 10$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor

16 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON

60-100 VOLTS
150 WATTS



4

MAXIMUM RATINGS

Rating	Symbol	MJ4030 MJ4033	MJ4031 MJ4034	MJ4032 MJ4035	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current	I_C	16			Adc
Base Current	I_B	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 0.857			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C}/\text{W}$




STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

FIGURE 1 – DARLINGTON CIRCUIT SCHEMATIC



MJ4030, MJ4031, MJ4032 PNP/MJ4033, MJ4034, MJ4035 NPN

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage(1) (I _C = 100 mA, I _B = 0)	MJ4030, MJ4033 MJ4031, MJ4034 MJ4032, MJ4035	BV _{CEO}	60 80 100	V _{dc}	
Collector Emitter Leakage Current (V _{CB} = 60 Vdc, R _{BE} = 1.0 k ohm) (V _{CB} = 80 Vdc, R _{BE} = 1.0 k ohm) (V _{CB} = 100 Vdc, R _{BE} = 1.0 k ohm) (V _{CB} = 60 Vdc, R _{BE} = 1.0 k ohm, T _C = 150°C) (V _{CB} = 80 Vdc, R _{BE} = 1.0 k ohm, T _C = 150°C) (V _{CB} = 100 Vdc, R _{BE} = 1.0 k ohm, T _C = 150°C)	MJ4030, MJ4033 MJ4031, MJ4034 MJ4032, MJ4035 MJ4030, MJ4033 MJ4031, MJ4034 MJ4032, MJ4035	I _{CER}	— — — — — —	1.0 1.0 1.0 5.0 5.0 5.0	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	5.0	mAdc
Collector-Emitter Leakage Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0)	MJ4030, MJ4033 MJ4031, MJ4034 MJ4032, MJ4035	I _{CEO}	— — —	3.0 3.0 3.0	mAdc
ON CHARACTERISTICS(1)					
DC Current Gain (I _C = 10 Adc, V _{CE} = 3.0 Vdc)		h _{FE}	1000	—	—
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 40 mAdc) (I _C = 16 Adc, I _B = 80 mAdc)		V _{CE(sat)}	—	2.5 4.0	V _{dc}
Base-Emitter Voltage (I _C = 10 Adc, V _{CE} = 3.0 Vdc)		V _{BE}	—	3.0	V _{dc}

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGES




FIGURE 3 – SMALL-SIGNAL CURRENT GAIN





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; e.g., the transistor

must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

MJ4502 (SILICON)


HIGH-POWER PNP SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers to 100-Watts music power per channel.

- High DC Current Gain — $h_{FE} = 25-100 @ I_C = 7.5 \text{ A}$
- Excellent Safe Operating Area
- Complement to the NPN MJ802

30 AMPERE POWER TRANSISTOR

PNP SILICON
100 VOLTS
200 WATTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Collector-Emitter Voltage	V_{CEO}	90	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	30	Adc
Base Current	I_B	7.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	200 1.14	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



STYLE 1:

PIN 1. BASE

2. EMITTER

CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ⁽¹⁾ ($I_C = 200\text{ mA dc}$, $R_{BE} = 100\text{ Ohms}$)	BV_{CEr}	100	—	Vdc
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 200\text{ mA dc}$)	$V_{CE0(sus)}$	90	—	Vdc
Collector-Base Cutoff Current ($V_{CB} = 100\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100\text{ Vdc}$, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	—	1.0 5.0	mA dc
Emitter-Base Cutoff Current ($V_{BE} = 4.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mA dc
ON CHARACTERISTICS ⁽¹⁾				
DC Current Gain ($I_C = 7.5\text{ A dc}$, $V_{CE} = 2.0\text{ Vdc}$)	h_{FE}	25	100	—
Base-Emitter "On" Voltage ($I_C = 7.5\text{ A dc}$, $V_{CE} = 2.0\text{ Vdc}$)	$V_{BE(on)}$	—	1.3	Vdc
Collector-Emitter Saturation Voltage ($I_C = 7.5\text{ A dc}$, $I_B = 0.75\text{ A dc}$)	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 7.5\text{ A dc}$, $I_B = 0.75\text{ A dc}$)	$V_{BE(sat)}$	—	1.3	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product ($I_C = 1.0\text{ A dc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$)	f_T	2.0	—	MHz

(1) Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGES





FIGURE 4 - ACTIVE REGION SAFE OPERATING AREA




MJ4645 (SILICON) thru MJ4647

PNP SILICON POWER TRANSISTORS

... designed for high-voltage amplifier and saturated switching applications at collector currents to one Ampere. Ideally suited for applications of dc-to-dc converters, relay and hammer drivers, motor controls, and servo and pulse amplifiers. High-voltage ratings permit direct-line operation.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = < 1.5 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$
- High Collector-Emitter Breakdown Voltage – $BV_{CEO} = 200, 300, \text{ and } 400 \text{ Vdc (Min)}$
- DC Current Gain Specified – 10 mAdc to 500 mAdc

**1.0 AMPERE
POWER TRANSISTORS
PNP SILICON
200-300-400 VOLTS
5 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJ4645	MJ4646	MJ4647	Unit
Collector-Emitter Voltage	V_{CEO}	200	300	400	Vdc
Collector-Base Voltage	V_{CB}	200	300	400	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous	I_C	← 0.5 →			Adc
Peak		← 1.0 →			
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 5.0 →			Watts
Derate above 25°C		← 28.6 →			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	35	$^\circ\text{C/W}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	–	0.500	–
L	6.35	–	0.250	–
M	45°	NOM	45°	NOM
P	–	1.27	–	0.050
Q	90°	NOM	90°	NOM
R	2.54	–	0.100	–

All JEDEC dimensions and notes apply.

CASE 79-02
TO-39

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Breakdown Voltage (1) (I _C = 10 mA _{dc} , I _B = 0)	MJ4645 MJ4646 MJ4647	BV _{CEO}	200 300 400	— — —	— — —	V _{dc}
Collector-Base Breakdown Voltage (I _C = 100 μA _{dc} , I _E = 0)	MJ4645 MJ4646 MJ4647	BV _{CBO}	200 300 400	— — —	— — —	V _{dc}
Emitter-Base Breakdown Voltage (I _E = 100 μA _{dc} , I _C = 0)		BV _{EBO}	5.0	—	—	V _{dc}
Collector Cutoff Current (V _{CE} = 200 V _{dc} , V _{BE(off)} = 0.5 V _{dc})		I _{CEX}	—	—	10	μA _{dc}

ON CHARACTERISTICS

DC Current Gain (I _C = 10 mA _{dc} , V _{CE} = 10 V _{dc}) (I _C = 100 mA _{dc} , V _{CE} = 10 V _{dc}) (1) (I _C = 500 mA _{dc} , V _{CE} = 10 V _{dc}) (1)		h _{FE}	20 25 20	— — —	— — —	—
Collector-Emitter Saturation Voltage (I _C = 500 mA _{dc} , I _B = 100 mA _{dc})	MJ4645 MJ4646 MJ4647	V _{CE(sat)}	— — —	0.5 0.6 0.75	1.0 1.2 1.5	V _{dc}

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product (I _C = 70 mA _{dc} , V _{CE} = 20 V _{dc} , f = 20 MHz)	MJ4645, MJ4646 MJ4647	f _T	40 30	— —	— —	MHz
Output Capacitance (V _{CB} = 20 V _{dc} , I _E = 0, f = 100 kHz)	MJ4645 MJ4646, MJ4647	C _{ob}	— —	— —	80 60	pF

SWITCHING CHARACTERISTICS

Delay Time	(V _{CC} = 100 V _{dc} , I _C = 500 mA _{dc} ,	t _d	—	—	100	ns
Rise Time	I _{B1} = 50 mA _{dc} , V _{BE(off)} = 5.0 V _{dc})	t _r	—	—	100	ns
Turn-Off Time	(V _{CC} = 100 V _{dc} , I _C = 500 mA _{dc} , I _{B1} = I _{B2} = 50 mA _{dc} , Pulse Width = 1.0 μs)	t _{off}	—	—	720	ns

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on T_{J(pk)} = 200°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 200°C. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MJ6700 (SILICON)

MEDIUM-POWER PNP SILICON TRANSISTORS


... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2$ Vdc (Max) @ $I_C = 7.0$ Adc
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration – 700 V Breakdown

4

7 AMPERE POWER TRANSISTORS PNP SILICON

60 VOLTS
60 WATTS




MAXIMUM RATINGS

Rating	Symbol	MJ6700	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	7.0	Adc
Base Current	I_B	1.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	60 343	Watts mW/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	°C


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.91	°C/W

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. All limits are applicable and must be observed.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	—	1.98	—	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply
Collector isolated from case.

CASE 160-03
(TO-59)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	60	—	Vdc
Collector Cutoff Current ($V_{CE} = 55 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	100	μAdc
*Collector Cutoff Current ($V_{CE} = 55 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 55 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	10 1.0	μAdc mAdc
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	10	μAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	μAdc


ON CHARACTERISTICS ⁽¹⁾				
DC Current Gain ($I_C = 500 \text{ mAdc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25 25 15	— 180 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}$, $I_B = 0.7 \text{ Adc}$)	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}$, $I_B = 0.7 \text{ Adc}$)	$V_{BE(sat)}$	— —	1.2 2.0	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	300	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)	C_{ib}	—	1250	pF

SWITCHING CHARACTERISTICS					
Delay Time	($V_{CC} = 40 \text{ Vdc}$, $V_{BE(off)} = \pm 0 \text{ Vdc}$)	t_d	—	100	ns
Rise Time	$I_C = 2.0 \text{ Adc}$, $I_{B1} = 200 \text{ mAdc}$	t_r	—	100	ns
Storage Time	($V_{CC} = 40 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$)	t_s	—	1.0	μs
Fall Time	$I_{B1} = I_{B2} = 200 \text{ mAdc}$	t_f	—	150	ns


(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2.0%

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 3 – SWITCHING TIME TEST CIRCUIT



MJ8100 (SILICON)


MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications.

5 AMPERE POWER TRANSISTORS

PNP SILICON
60 VOLTS
10 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	5.0	Adc
Base Current	I_B	1.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 57.2	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	17.5	$^\circ\text{C/W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. All limits are applicable and must be observed.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	–	0.500	–
L	6.35	–	0.250	–
M	45 $^\circ$ NOM	–	45 $^\circ$ NOM	–
P	–	1.27	–	0.050
Q	90 $^\circ$ NOM	–	90 $^\circ$ NOM	–
R	2.54	–	0.100	–

All JEDEC dimensions and notes apply.

CASE 79-02
TO-39

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ⁽¹⁾ (I _C = 50 mA, I _B = 0)	V _{CEO(sus)}	60	—	Vdc
Collector Cutoff Current (V _{CE} = 55 Vdc, I _B = 0)	I _{CEO}	—	100	μAdc
Collector Cutoff Current (V _{CE} = 55 Vdc, V _{BE(off)} = 1.5 Vdc)	I _{CEx}	—	10	μAdc
(V _{CE} = 55 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		—	1.0	mA
Collector Cutoff Current (V _{CB} = 60 V, I _E = 0)	I _{CBO}	—	10	μAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	100	μAdc

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 500 mA, V _{CE} = 2.0 Vdc) (I _C = 2.0 A, V _{CE} = 2.0 Vdc) (I _C = 5.0 A, V _{CE} = 2.0 Vdc)	h _{FE}	25 25 15	— 180 —	—
Collector-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 5.0 A, I _B = 0.5 A)	V _{CE(sat)}	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 5.0 A, I _B = 0.5 A)	V _{BE(sat)}	— —	1.2 1.8	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain – Bandwidth Product (I _C = 0.5 A, V _{CE} = 10 Vdc, f = 10 MHz)	f _T	30	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	300	pF
Input Capacitance (V _{BE} = 2.0 Vdc, I _C = 0, f = 100 kHz)	C _{ib}	—	1250	pF

SWITCHING CHARACTERISTICS

Delay Time (V _{CC} = 40 Vdc, V _{BE(off)} = 4.0 Vdc)	t _d	—	100	ns
Rise Time (I _C = 2.0 A, I _{B1} = 0.2 A)	t _r	—	100	ns
Storage Time (V _{CC} = 40 Vdc, I _C = 2.0 A)	t _s	—	1.0	μs
Fall Time (I _{B1} = I _{B2} = 0.2 A)	t _f	—	150	ns


(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C–V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J, power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 3 – SWITCHING TIME TEST CIRCUIT




Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS

The MJ10000 and MJ10001 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:
 Reversed Biased SOA with Inductive Loads
 Switching Times With Inductive Loads —
 210 ns Inductive Fall Time (Typ)
 Saturation Voltages
 Leakage Currents



20 AMPERE

NPN SILICON

POWER DARLINGTON
TRANSISTORS

350 and 400 VOLTS

175 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


MAXIMUM RATINGS

Rating	Symbol	MJ10000	MJ10001	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	450	500	Vdc
Emitter Base Voltage	V_{EB}	8		Vdc
Collector Current — Continuous	I_C	20		Adc
— Peak (1)	I_{CM}	30		
Base Current — Continuous	I_B	2.5		Adc
— Peak (1)	I_{BM}	5		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	P_D	175		Watts
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
TO-3



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (2)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 250\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	$V_{\text{CEO(sus)}}$	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) $I_C = 2\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$	$V_{\text{CEX(sus)}}$	400	—	—	Vdc
MJ10000		450	—	—	
MJ10001		275	—	—	
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) $I_C = 10\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$		325	—	—	
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	—	—	0.25 5	mAdc
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5	mAdc
Emitter Cutoff Current ($V_{\text{EB}} = 8\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	150	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			Adc
ON CHARACTERISTICS (2)					
DC Current Gain ($I_C = 5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$)	h_{FE}	50 40	— —	600 400	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$) ($I_C = 20\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CE(sat)}}$	— — —	— — —	1.9 3 2	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ($I_F = 10\text{ Adc}$)	V_f	—	3	5	Vdc
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain ($I_C = 1.0\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1\text{ MHz}$)	$ h_{\text{fe}} $	10	—	—	—
Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	100	—	325	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time ($V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 10\text{ A}$)	t_d	—	0.12	0.2	μs
Rise Time ($I_{\text{B1}} = 400\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $t_p = 50\ \mu\text{s}$)	t_r	—	0.20	0.6	μs
Storage Time (Duty Cycle $\leq 2\%$)	t_s	—	1.5	3.5	μs
Fall Time	t_f	—	1.1	2.4	μs
Inductive Load, Clamped (Table 1)					
Storage Time ($I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 400\text{ mA}$)	t_{sv}	—	3.5	5.5	μs
Crossover Time ($V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_c	—	1.5	3.7	μs
Storage Time ($I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 400\text{ mA}$)	t_{sv}	—	1.0	—	μs
Crossover Time ($V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_c	—	0.7	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR EMITTER SATURATION VOLTAGES




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – OUTPUT CAPACITANCE










TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	$V_{CE0}(sus)$	$V_{CEX}(sus)$ AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
 <p>PW Varied to Attain $I_C = 250$ mA</p>		 <p>Duty Cycle < 3%</p>		<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	<p>$L_{coil} = 10$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ Ω $V_{clamp} = V_{CE0}(sus)$</p>	<p>$L_{coil} = 180$ μH $R_{coil} = 0.05$ Ω $V_{CC} = 20$ V</p>	<p>$V_{clamp} =$ Rated V_{CEX} Value</p>	<p>$V_{CC} = 250$ V $R_L = 25$ Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>		<p>OUTPUT WAVEFORMS</p>  <p>t_f Adjusted to Obtain I_C</p> <p>$t_1 = \frac{L_{coil} (I_{Cpk})}{V_{CC}}$</p> <p>$t_2 = \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$</p> <p>Test Equipment Scope-Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 



SWITCHING TIMES NOTE

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fj} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

4

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 13 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(\text{sus})}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.



Designers Data Sheet


**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS**

The MJ10002 and MJ10003 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:
Reversed Biased SOA with Inductive Loads
Switching Times with Inductive Loads –
140 ns Inductive Fall Time (Typ)

Saturation Voltages
Leakage Currents



**10 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS**

**350 and 400 VOLTS
150 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.


MAXIMUM RATINGS

Rating	Symbol	MJ10002	MJ10003	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	450	500	Vdc
Emitter Base Voltage	V_{EB}	8		Vdc
Collector Current – Continuous	I_C	10		Adc
– Peak (1)	I_{CM}	20		
Base Current – Continuous	I_B	2.5		Adc
– Peak (1)	I_{BM}	5		
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	P_D	150 100		Watts
Derate above 25°C		0.86		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.05	0.151	0.161
R	–	26.67	–	1.050

Collector connected to case.
CASE 11-01
TO-3



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS (2)						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 250\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	$V_{\text{CEO(sus)}}$	350 400	— —	— —	Vdc	
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ($I_C = 1\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CEX(sus)}}$	400 450 275 325	— — — —	— — — —	Vdc	
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5	mAdc	
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5	mAdc	
Emitter Cutoff Current ($V_{\text{EB}} = 8\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	175	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			Adc	
ON CHARACTERISTICS (2)						
DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$) ($I_C = 5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$)	h_{FE}	40 30	— —	500 300	—	
Collector-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CE(sat)}}$	— — —	— — —	1.9 2.9 2	Vdc	
Base-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc	
Diode Forward Voltage (1) ($I_F = 5.0\text{ Adc}$)	V_f	—	3	5	Vdc	
DYNAMIC CHARACTERISTICS						
Small-Signal Current Gain ($I_C = 1\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1\text{ MHz}$)	$ h_{\text{fe}} $	10	—	—	—	
Output Capacitance ($V_{\text{CB}} = 50\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	60	—	275	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	($V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 5\text{ A}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $t_D = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$).	t_d	—	0.05	0.2	μs
Rise Time		t_r	—	0.25	0.6	μs
Storage Time		t_s	—	1.2	3.0	μs
Fall Time		t_f	—	0.6	1.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	($I_C = 5\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	2.1	5	μs
Crossover Time		t_c	—	1.3	3.3	μs
Storage Time	($I_C = 5\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.92	—	μs
Crossover Time		t_c	—	0.5	—	μs

- (1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.
- (2) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUT-OFF REGION





FIGURE 6 – OUTPUT CAPACITANCE



4

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	$V_{CE0(sus)}$	$V_{CEX(sus)}$ AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain $I_C = 250 \text{ mA}$</p>	 <p>Adjust R1 to obtain a forced $h_{FE} = 20$</p> <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 50 μs)</p> <p>Duty Cycle $\leq 3\%$</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	<p>$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$</p>	<p>$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$</p> <p>$V_{clamp} = \text{Rated } V_{CEX} \text{ Value}$</p>	<p>$V_{CC} = 250 \text{ V}$ $R_L = 50 \Omega$ Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> <p>$t_1 = \frac{L_{coil} (I_{Cpk})}{V_{CC}}$</p> <p>$t_2 = \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$</p> <p>Test Equipment Scope-Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$PSWT = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 -- ACTIVE-REGION SAFE OPERATING AREA





FIGURE 12 -- REVERSE BIASED SWITCHING SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(sus)}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.

FIGURE 13 -- POWER DERATING



Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10004 and MJ10005 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

40 ns Inductive Fall Time – 25°C (Typ)
650 ns Inductive Storage Time – 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents




4

**20 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS**

**350 and 400 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



MAXIMUM RATINGS				
Rating	Symbol	MJ10004	MJ10005	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	450	500	Vdc
Emitter Base Voltage	V_{EB}	8		Vdc
Collector Current – Continuous	I_C	20		Adc
– Peak (1)	I_{CM}	30		Adc
Base Current – Continuous	I_B	2.5		Adc
– Peak (1)	I_{BM}	5		Adc
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	175		Watts
@ $T_C = 100^\circ C$		100		
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W	
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C	

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%

PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case.
CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 250 mA, I _B = 0, V _{clamp} = Rated V _{CEO})	MJ10004 MJ10005	V _{CEO(sus)}	350 400	— —	— —	V _{dc}
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) (I _C = 2 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C)	MJ10004 MJ10005	V _{CEX(sus)}	400 450	— —	— —	V _{dc}
(I _C = 10 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C)	MJ10004 MJ10005		275 325	— —	— —	
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dc}) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)		I _{CEV}	—	—	0.25 5	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	—	5	mAdc
Emitter Cutoff Current (V _{EB} = 2 V _{dc} , I _C = 0)		I _{EBO}	—	—	175	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 11			
---	------------------	---------------	--	--	--

ON CHARACTERISTICS (2)

DC Current Gain (I _C = 5 Adc, V _{CE} = 5 Vdc) (I _C = 10 Adc, V _{CE} = 5 Vdc)	h _{FE}	50 40	— —	600 400	—
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 400 mAdc) (I _C = 20 Adc, I _B = 2 Adc) (I _C = 10 Adc, I _B = 400 mAdc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	1.9 3 2	V _{dc}
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 400 mAdc) (I _C = 10 Adc, I _B = 400 mAdc, T _C = 100°C)	V _{BE(sat)}	— —	— —	2.5 2.5	V _{dc}
Diode Forward Voltage (1) (I _F = 10 Adc)	V _f	—	3	5	V _{dc}

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain (I _C = 1 Adc, V _{CE} = 10 Vdc, f _{test} = 1 MHz)	h _{fe}	10	—	—	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 kHz)	C _{ob}	100	—	325	μF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 10 A, I _{B1} = 400 mA, V _{BE(off)} = 5 Vdc, t _p = 50 μs, Duty Cycle < 2%).	t _d	—	0.12	0.2	μs
Rise Time		t _r	—	0.2	0.6	μs
Storage Time		t _s	—	0.6	1.5	μs
Fall Time		t _f	—	0.15	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 400 mA, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _{sv}	—	1.0	2.5	μs
Crossover Time		t _c	—	0.4	1.5	μs
Storage Time	(I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 400 mA, V _{BE(off)} = 5 Vdc, T _C = 25°C)	t _{sv}	—	0.65	—	μs
Crossover Time		t _c	—	0.2	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300 μs, Duty Cycle < 2%.



TYPICAL CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 - BASE-EMITTER VOLTAGE




FIGURE 5 - COLLECTOR CUTOFF REGION




FIGURE 6 - OUTPUT CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







INPUT CONDITIONS	V _{CE0(sus)} AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
<p>V_{CE0(sus)}</p>  <p>PW Varied to Attain I_C = 250 mA</p>	<p>Adjust R1 to obtain a forced h_{FE} = 25</p>  <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 50 µs)</p> <p>Duty Cycle ≤ 3%</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CE0(sus)}</p>	<p>L_{coil} = 180 µH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = Rated V_{CEX} Value</p>	<p>V_{CC} = 250 V R_L = 25 Ω Pulse Width = 50 µs</p>
<p>TEST CIRCUITS</p> <p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 



FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fj} = Current Fall Time, 90–10% I_C
- t_c = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

4

TYPICAL CHARACTERISTICS

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 13 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(\text{sus})}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.



Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10006 and MJ10007 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

30 ns Inductive Fall Time - 25°C (Typ)
500 ns Inductive Storage Time - 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents




4

10 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS

350 and 400 VOLTS
150 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ10006	MJ10007	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	450	500	Vdc
Emitter Base Voltage	V_{EB}	8		Vdc
Collector Current - Continuous	I_C	10		Adc
Collector Current - Peak (1)	I_{CM}	20		Adc
Base Current - Continuous	I_B	2.5		Adc
Base Current - Peak (1)	I_{BM}	5		Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above 25°C @ $T_C = 100^\circ C$	P_D	150	100	Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case.
CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 250\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	MJ10006 MJ10007	$V_{\text{CEO(sus)}}$	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ($I_C = 1\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$)	MJ10006 MJ10007	$V_{\text{CEX(sus)}}$	400 450	— —	— —	Vdc
($I_C = 5\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$)	MJ10006 MJ10007		275 325	— —	— —	
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5	mAdc
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5	mAdc
Emitter Cutoff Current ($V_{\text{EB}} = 2\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	175	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased		$I_{\text{S/b}}$	See Figure 11			
ON CHARACTERISTICS (2)						
DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$) ($I_C = 5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$)		h_{FE}	40 30	— —	500 300	—
Collector-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)		$V_{\text{CE(sat)}}$	— — —	— — —	1.9 2.9 2	Vdc
Base-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 5\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)		$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ($I_F = 5\text{ Adc}$)		V_f	—	3	5	Vdc
DYNAMIC CHARACTERISTICS						
Small-Signal Current Gain ($I_C = 1\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1\text{ MHz}$)		$ h_{\text{fe}} $	10	—	—	—
Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)		C_{ob}	60	—	275	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	$(V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 5\text{ A}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.)	t_d	—	0.05	0.2	μs
Rise Time		t_r	—	0.25	0.6	μs
Storage Time		t_s	—	0.5	1.5	μs
Fall Time		t_f	—	0.06	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 5\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	0.8	2.0	μs
Crossover Time		t_c	—	0.6	1.5	μs
Storage Time	$(I_C = 5\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.5	—	μs
Crossover Time		t_c	—	0.3	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: $\text{PW} = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 - BASE-EMITTER VOLTAGE




FIGURE 5 - COLLECTOR CUTOFF REGION




FIGURE 6 - OUTPUT CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







V _{CEO(sus)}	V _{CEX(sus)} AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
<p>INPUT CONDITIONS</p>  <p>PW Varied to Attain I_C = 250 mA</p>	<p>Adjust R1 to obtain a forced h_{FE} = 20</p>  <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 50 μs)</p> <p>Duty Cycle < 3%</p>		<p>RESISTIVE SWITCHING</p> <p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
<p>CIRCUIT VALUES</p> <p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CEO(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = Rated V_{CEX} Value f_o = 500 kHz</p>		<p>V_{CC} = 250 V R_L = 50 Ω Pulse Width = 50 μs</p>
<p>TEST CIRCUITS</p> <p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 = \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 = \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope-Tektronix 475 or Equipment</p>		<p>RESISTIVE TEST CIRCUIT</p> 



FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS

SWITCHING TIMES NOTE



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

TYPICAL CHARACTERISTICS

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-22:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 — REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 13 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^\circ\text{C}$, $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(sus)}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.



Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10008 and MJ10009 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

1.6 μ s (max) Inductive Crossover Time – 10 A, 100°C
3.5 μ s (max) Inductive Storage Time – 10 A, 100°C

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



4


20 AMPERE
NPN SILICON

POWER DARLINGTON
TRANSISTORS

450 and 500 VOLTS
175 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ10008	MJ10009	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	450	500	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	450	500	Vdc
Collector-Emitter Voltage	V_{CEV}	650	700	Vdc
Emitter Base Voltage	V_{EB}	8		Vdc
Collector Current – Continuous	I_C	20		Adc
– Peak (1)	I_{CM}	30		
Base Current – Continuous	I_B	2.5		Adc
– Peak (1)	I_{BM}	5		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	175		Watts
@ $T_C = 100^\circ C$		100		
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



PIN 1 BASE
2 EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case

CASE 11-01

TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	$V_{\text{CEO(sus)}}$	450 500	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ($I_C = 2\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$, $V_{\text{BE(off)}} = 5\text{ V}$)	$V_{\text{CEX(sus)}}$	450 500	— —	— —	Vdc
($I_C = 10\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$, $V_{\text{BE(off)}} = 5\text{ V}$)		325 375	— —	— —	
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5	mAdc
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5	mAdc
Emitter Cutoff Current ($V_{\text{EB}} = 2\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	175	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			
---	------------------	---------------	--	--	--

ON CHARACTERISTICS (2)

DC Current Gain ($I_C = 5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$)	h_{FE}	40 30	— —	400 300	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$) ($I_C = 20\text{ Adc}$, $I_B = 2\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CE(sat)}}$	— — —	— — —	2 3.5 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ($I_F = 10\text{ Adc}$)	V_f	—	3	5	Vdc

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ($I_C = 1\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1\text{ MHz}$)	$ h_{\text{fe}} $	8	—	—	—
Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	100	—	325	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 10\text{ A}$, $I_{\text{B1}} = 500\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $t_p = 25\ \mu\text{s}$ Duty Cycle $< 2\%$.)	t_d	—	0.12	0.25	μs
Rise Time		t_r	—	0.5	1.5	μs
Storage Time		t_s	—	0.8	2.0	μs
Fall Time		t_f	—	0.2	0.6	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = 250\text{ V}$, $I_{\text{B1}} = 500\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.5	3.5	μs
Crossover Time		t_c	—	0.36	1.6	μs
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = 250\text{ V}$, $I_{\text{B1}} = 500\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$)	t_{sv}	—	0.8	—	μs
Crossover Time		t_c	—	0.18	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads.

Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: $\text{PW} = 300\ \mu\text{s}$, Duty Cycle $< 2\%$.



TYPICAL CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 - BASE-EMITTER VOLTAGE




FIGURE 5 - COLLECTOR CUTOFF REGION




FIGURE 6 - OUTPUT CAPACITANCE





TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO} (μ s)	V _{CEx} (μ s) AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 100 mA</p>	<p>Adjust R1 to obtain a forced h_{FE} = 20</p> <p>Duty Cycle < 3%</p>	<p>TURN-ON TIME</p> <p>TURN-OFF TIME</p> <p>Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V</p> <p>R_{coil} = 0.7 Ω</p> <p>V_{clamp} = V_{CEO}(μs)</p>	<p>L_{coil} = 180 μH</p> <p>R_{coil} = 0.05 Ω</p> <p>V_{CC} = 20 V</p> <p>V_{clamp} = 250V</p>	<p>V_{CC} = 250 V</p> <p>R_L = 25 Ω</p> <p>Pulse Width = 25 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ $\approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$</p> <p>t₂ $\approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$</p> <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

*Adjust -V such that V_{BE}(off) = 5 V except as required for RB SOA (Figure 12).

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

– continued –

TYPICAL CHARACTERISTICS

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 7. In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at $T_C = 25^\circ\text{C}$ and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at $T_C = 100^\circ\text{C}$.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA (MJ10009)





FIGURE 13 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX}(\text{sus})$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics. See Table 1 for circuit conditions.

FIGURE 14 – REVERSE BASE CURRENT versus $V_{BE}(\text{off})$ WITH NO EXTERNAL BASE RESISTANCE




Advance Information

DARLINGTON HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in deflection circuits.


- $V_{CE(sat)} = 3.0$ Volts (Max) @ $I_C = 4.0$ Amps, $I_B = 200$ mA
- Built-In Damper Diode
- $V_{CEX} = 1400$ Volts
- Glassivated Base-Collector Junction
- Safe Operating Area @ $50 \mu s = 25$ A, 200 V



4

8 AMPERE
NPN SILICON
DARLINGTON
POWER TRANSISTOR

1400 VOLTS
80 WATTS



MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEX}	1400	Vdc
Emitter Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	8.0	Adc
Peak (1)	I_{CM}	16	
Base Current — Continuous	I_B	2.0	Adc
Peak (1)	I_{BM}	4.0	
Emitter Current — Continuous	I_E	10	Adc
Peak (1)	I_{EM}	20	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	80	Watts
Derate above $25^\circ C$		0.6	W/ $^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1.8" from Case for 5 Seconds	T_L	275	$^\circ C$

(1) Pulse Test: Pulse Width = 1 ms, Duty Cycle $\leq 10\%$.

FIGURE 1 — FORWARD BIAS SAFE OPERATING AREA



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
L	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mA dc}$, $I_B = 0$)	$V_{CE(sus)}$	700	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1400 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	—	0.25	mA dc
Emitter Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	50	mA dc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 3.5 \text{ A dc}$, $I_B = 0.15 \text{ A dc}$) ($I_C = 4.0 \text{ A dc}$, $I_B = 0.2 \text{ A dc}$)	$V_{CE(sat)}$	— —	— —	3.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 3.5 \text{ A dc}$, $I_B = 0.15 \text{ A dc}$) ($I_C = 4.0 \text{ A dc}$, $I_B = 0.2 \text{ A dc}$)	$V_{BE(sat)}$	— —	— —	2.0 2.0	Vdc
Forward Diode Voltage ($I_F = 4.0 \text{ A dc}$)	V_f	—	1.2	2.0	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 1			
SWITCHING CHARACTERISTICS					
Fall Time (See Figure 2) ($I_C = 4.0 \text{ A dc}$, $I_{B1} = 0.2 \text{ A dc}$)	t_f	—	0.65	1.0	μs

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2%.

FIGURE 2 – FALL TIME TEST CIRCUIT






FIGURE 3 – DC CURRENT GAIN



NPN SILICON POWER DARLINGTON TRANSISTOR

The MJ10012 is a high-voltage, high-current darlington transistor designed for automotive ignition, switching regulator and motor control applications.


- Collector-Emitter Sustaining Voltage – $V_{CEO(sus)} = 400$ Vdc (Min)
- 175 Watts Capability at 50 Volts
- Automotive Functional Tests



15 AMPERE PEAK

POWER TRANSISTOR DARLINGTON NPN SILICON

400 VOLTS
175 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	400	Vdc
Collector-Emitter Voltage ($R_{BE} = 27 \Omega$)	V_{CER}	550	Vdc
Collector-Base Voltage	V_{CBO}	600	Vdc
Emitter-Base Voltage	V_{EBO}	8	Vdc
Collector Current – Continuous	I_C	10	Adc
– Peak (1)		15	
Base Current	I_B	2	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	175	Watts
@ $T_C = 100^\circ\text{C}$		100	Watts
Derate above 25°C		1	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	28.67	—	1.050

CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Figure 1) ($I_C = 200 \text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	$V_{\text{CEO(sus)}}$	400	—	—	Vdc
Collector-Emitter Sustaining Voltage (Figure 1) ($I_C = 200 \text{ mA}$, $R_{\text{BE}} = 27 \text{ Ohms}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CER}}$)	$V_{\text{CER(sus)}}$	425	—	—	Vdc
Collector Cutoff Current (Rated V_{CER} , $R_{\text{BE}} = 27 \text{ Ohms}$)	I_{CER}	—	—	1	mA
Collector Cutoff Current (Rated V_{CBO} , $I_E = 0$)	I_{CBO}	—	—	1	mA
Emitter Cutoff Current ($V_{\text{EB}} = 6 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	40	mA

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 3 \text{ A}$, $V_{\text{CE}} = 6 \text{ Vdc}$) ($I_C = 6 \text{ A}$, $V_{\text{CE}} = 6 \text{ Vdc}$) ($I_C = 10 \text{ A}$, $V_{\text{CE}} = 6 \text{ Vdc}$)	h_{FE}	300 100 20	550- 350 150	— 4000 —	—
Collector-Emitter Saturation Voltage ($I_C = 3 \text{ A}$, $I_B = 0.3 \text{ A}$) ($I_C = 6 \text{ A}$, $I_B = 0.6 \text{ A}$) ($I_C = 10 \text{ A}$, $I_B = 2 \text{ A}$)	$V_{\text{CE(sat)}}$	— — —	— — —	1.5 2 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 6 \text{ A}$, $I_B = 0.6 \text{ A}$) ($I_C = 10 \text{ A}$, $I_B = 2 \text{ A}$)	$V_{\text{BE(sat)}}$	— —	— —	2.5 3	Vdc
Base-Emitter On Voltage ($I_C = 10 \text{ A}$, $V_{\text{CE}} = 6 \text{ Vdc}$)	$V_{\text{BE(on)}}$	—	—	2.8	Vdc
Diode Forward Voltage ($I_F = 10 \text{ A}$)	V_f	—	2	3.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{\text{CB}} = 10 \text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100 \text{ kHz}$)	C_{ob}	—	165	350	pF
--	-----------------	---	-----	-----	----

SWITCHING CHARACTERISTICS

Storage Time Fall Time	($V_{\text{CC}} = 12 \text{ Vdc}$, $I_C = 6 \text{ A}$, $I_{\text{B1}} = I_{\text{B2}} = 0.3 \text{ A}$) Figure 2	t_s t_f	— —	7.5 5.2	15 15	μs μs
---------------------------	---	----------------	--------	------------	----------	--------------------------------

FUNCTIONAL TESTS

Second Breakdown Collector Current with Base-Forward Biased	$I_{\text{S/B}}$	See Figure 10			—
Pulsed Energy Test (See Figure 12)	$\frac{I_C 2L}{2}$	—	—	180	mJ

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.

FIGURE 1 – SUSTAINING VOLTAGE TEST CIRCUIT





FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



4

FIGURE 3 - DC CURRENT GAIN




FIGURE 4 - COLLECTOR-SATURATION REGION




FIGURE 5 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 6 - BASE-EMITTER VOLTAGE




FIGURE 7 - TURN-OFF SWITCHING TIME




FIGURE 8 - COLLECTOR CUTOFF REGION




FIGURE 9 – THERMAL RESPONSE




FIGURE 10 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 11 – POWER DERATING





FIGURE 12 – USAGE TEST CIRCUIT



t_1 to be selected such that I_C reaches 6 Adc before switch-off.

NOTE:

"Usage Test," Figure 12 specifies energy handling capabilities in an automotive ignition circuit.




Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS

The MJ10013 and MJ10014 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:



- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 250 ns Inductive Fall Time—25°C (Typ)
 - 500 ns Inductive Crossover Time—25°C (Typ)
 - 1.4 μs Inductive Storage Time—25°C (Typ)
- Operating Temperature Range: -65 to +200°C
- 100°C Performance Specified for:
 - Reversed Biased SOA With Inductive Loads
 - Switching Times With Inductive Loads
 - Saturation Voltages
 - Leakage Currents



10 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS
550 AND 600 VOLTS
175 WATTS

Designers Data for "Worst-Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristic boundaries—are given to facilitate "worst-case" design.



PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.84	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case
CASE 11-01

TO-3

MAXIMUM RATINGS

Rating	Symbol	MJ10013	MJ10014	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	550	600	Vdc
Collector-Emitter Voltage	V_{CEV}	650	700	Vdc
Emitter Base Voltage	V_{EB}	8		Vdc
Collector Current — Continuous	I_C	10		Adc
— Peak (1)	I_{CM}	15		
Base Current — Continuous	I_B	7		Adc
— Peak (1)	I_{BM}	10		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	175		Watts
Derate above 25°C @ $T_C = 100^\circ\text{C}$		100		
		1		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%

Designers and Switchmode are Trademarks of Motorola Inc.

MJ10013, MJ10014

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	550 600	—	—	V _{dc}
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dc}) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)	I _{CEV}	—	—	0.3 5	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	5	mAdc
Emitter Cutoff Current (V _{EB} = 2 V _{dc} , I _C = 0)	I _{EBO}	—	—	175	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RB _{SOA}	See Figure 13			

ON CHARACTERISTICS (2)

DC Current Gain (I _C = 5 Adc, V _{CE} = 5 V _{dc}) (I _C = 10 Adc, V _{CE} = 5 V _{dc})	h _{FE}	20 10	—	500 250	—
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2 Adc) (I _C = 10 Adc, I _B = 2 Adc, T _C = 100°C)	V _{CE(sat)}	—	—	2.5 2.6	V _{dc}
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2 Adc) (I _C = 10 Adc, I _B = 2 Adc, T _C = 100°C)	V _{BE(sat)}	—	—	3 3	V _{dc}
Diode Forward Voltage (1) (I _F = 10 Adc)	V _f	—	3	5	V _{dc}

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain (I _C = 1 Adc, V _{CE} = 10 V _{dc} , f _{test} = 1 MHz)	h _{fe}	10	—	—	—
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f _{test} = 100 kHz)	C _{ob}	100	—	350	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 V _{dc} , I _C = 10 A, I _{B1} = 400 mA, V _{BE(off)} = 5 V _{dc} , t _p = 50 μs, Duty Cycle ≤ 2%).	t _d	—	0.02	0.2	μs
Rise Time		t _r	—	0.9	2	μs
Storage Time		t _s	—	0.95	4	μs
Fall Time		t _f	—	0.22	1	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 10 A(pk), V _{clamp} = 250 V _{dc} , I _{B1} = 1 A, V _{BE(off)} = 5 V _{dc} , T _C = 100°C)	t _s	—	2.3	6	μs
Crossover Time		t _c	—	1	3	μs
Storage Time	(I _C = 10 A(pk), V _{clamp} = 250 V _{dc} , I _{B1} = 1 A, V _{BE(off)} = 5 V _{dc} , T _C = 25°C)	t _s	—	1.4	—	μs
Crossover Time		t _c	—	0.5	—	μs
Fall Time		t _{fi}	—	0.25	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads.

Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.



TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – OUTPUT CAPACITANCE



4

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 250 mA</p>	<p>Adjust R1 to obtain a forced h_{FE} = 10</p> <p>Pulse Width = 50 μs Duty Cycle <math>< 3\%</math></p>	
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CEO(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p>	<p>V_{CC} = 250 V R_L = 25 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>



SWITCHING TIME NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{tj} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

– continued –

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



TYPICAL CHARACTERISTICS

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON TIME




FIGURE 10 – TURN-OFF TIME





FIGURE 11 – THERMAL RESPONSE



4

The Safe Operating Area figures shown in Figures 12 and 13 are specified for those devices under the test conditions shown.

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 – REVERSE BIAS SWITCHING SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 – POWER DERATING



MJ10015 MJ10016

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10015 and MJ10016 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Motor Controls
- Inverters
- Solenoid and Relay Drivers
- Fast Turn-Off Times
 - 1.0 μ s (max) Inductive Crossover Time — 20 Amps
 - 2.5 μ s (max) Inductive Storage Time — 20 Amps
- Operating Temperature Range — 65 to +200°C
- Performance Specified for
 - Reversed Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents

4

MAXIMUM RATINGS

Rating	Symbol	MJ10015	MJ10016	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	400	500	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EB}	8.0		Vdc
Collector Current — Continuous	I_C	50		Adc
— Peak (1)	I_{CM}	75		
Base Current — Continuous	I_B	10		Adc
— Peak (1)	I_{BM}	15		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250		Watts
Derate above 25°C		143		
@ $T_C = 100^\circ\text{C}$		1.43		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS




Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%

Switchmode is a trademark of Motorola, Inc.

50 AMPERE NPN SILICON POWER DARLINGTON TRANSISTORS

400 and 500 VOLTS
250 WATTS



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	13.30	21.08	0.765	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
MODIFIED TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	MJ10015 MJ10016	$V_{\text{CEO(sus)}}$	400 500	— —	— —	Vdc
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$)		I_{CEV}	—	—	0.25	mAdc
Emitter Cutoff Current ($V_{\text{EB}} = 2.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	350	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{\text{S/b}}$	See Figure 7			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 8			

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 20\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$) ($I_C = 40\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$)	h_{FE}	25 10	— —	— —	—
Collector-Emitter Saturation Voltage ($I_C = 20\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 50\text{ Adc}$, $I_B = 10\text{ Adc}$)	$V_{\text{CE(sat)}}$	— —	— —	2.2 5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 20\text{ Adc}$, $I_B = 1.0\text{ Adc}$)	$V_{\text{BE(sat)}}$	—	—	2.75	Vdc
Diode Forward Voltage (2) ($I_F = 20\text{ Adc}$)	V_f	—	2.5	5.0	Vdc

DYNAMIC CHARACTERISTIC

Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	—	—	750	pF
--	-----------------	---	---	-----	----






SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	($V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 20\text{ A}$, $I_{\text{B1}} = 1.0\text{ Adc}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $t_p = 25\text{ }\mu\text{s}$ Duty Cycle $\leq 2\%$).	t_d	—	0.14	0.3 μs
Rise Time		t_r	—	0.3	1.0 μs
Storage Time		t_s	—	0.8	2.5 μs
Fall Time		t_f	—	0.3	1.0 μs
Inductive Load, Clamped (Table 1)					
Storage Time	($I_C = 20\text{ A(pk)}$, $V_{\text{clamp}} = 250\text{ V}$, $I_{\text{B1}} = 1.0\text{ A}$, $V_{\text{BE(off)}} = 5.0\text{ Vdc}$)	t_{sv}	—	1.0	2.5 μs
Crossover Time		t_c	—	0.36	1.0 μs

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

(2) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

TYPICAL CHARACTERISTICS




4

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE(sus)}	V _{CEX} AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
INPUT CONDITIONS	<p>20 Ω 5 V PW Varied to Attain I_C = 100 mA</p>	<p>Adjust R1 to obtain a forced h_{FE} = 20 Duty Cycle < 3%</p>		<p>TURN ON TIME</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CE(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p>	<p>Q1 2N2907 Q5 MJE200 Q2 2N2222 D1 1N914 Q3 2N3762 D2 1N914 Q4 MJE210 D3 1N914</p>	<p>V_{CC} = 250 V R_L = 12.5 Ω Pulse Width = 25 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>	

*Adjust -V such that V_{BE(off)} = 5 V except as required for RB SOA (Figure 12).

FIGURE 6 – INDUCTIVE SWITCHING MEASUREMENTS



t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
 t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
 t_{ff} = Current Fall Time, 90–10% I_C
 t_{ti} = Current Tail, 10–2% I_C
 t_c = Crossover Time, 10% V_{clamp} to 10% I_C

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

In general, t_{rv} + t_{ff} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed.



The Safe Operating Area figures shown in Figures 7 and 8 are specified ratings for these devices under the test conditions shown.

FIGURE 7 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 8 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 9 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 8 gives the complete RBSOA characteristics.

FIGURE 10 – TYPICAL REVERSE BASE CURRENT versus $V_{BE}(\text{off})$ WITH NO EXTERNAL BASE RESISTANCE



PNP
**MJ11011, MJ11013,
 MJ11015**

NPN
**MJ11012, MJ11014,
 MJ11016**

**HIGH-CURRENT COMPLEMENTARY
 SILICON TRANSISTORS**

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain - $h_{FE} = 1000$ (Min) @ $I_C = 20$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor
- Junction Temperature to +200°C


MAXIMUM RATINGS

Rating	Symbol	MJ11011 MJ11012	MJ11013 MJ11014	MJ11015 MJ11016	Unit
Collector-Emitter Voltage	V_{CE0}	60	90	120	Vdc
Collector-Base Voltage	V_{CB}	60	90	120	Vdc
Emitter-Base Voltage	V_{EB}		5		Vdc
Collector Current	I_C		30		Adc
Base Current	I_B		1		Adc
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$ @ $T_C = 100^\circ C$	P_D		200 115		Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}		-55 to +200		$^\circ C$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.87	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes for ≤ 10 Seconds.	T_L	275	$^\circ C$

FIGURE 1 - DARLINGTON CIRCUIT SCHEMATIC



**30 AMPERE
 DARLINGTON
 POWER TRANSISTORS
 COMPLEMENTARY SILICON**

**60-120 VOLTS
 200 WATTS**



PIN 1 BASE
 2 EMITTER
 CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.93	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
R	3.84	4.09	0.151	0.161
	-	26.67	-	1.050

Collector connected to case.
 CASE 11-01
 TO-3



MJ11011, MJ11013, MJ11015PNP/MJ11012, MJ11014, MJ11016NPN

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage(1) (I _C = 100 mA, I _B = 0)	BV _{CEO}	60 90 120	—	V _{dc}
Collector Emitter Leakage Current (V _{CE} = 60 Vdc, R _{BE} = 1 k ohm) (V _{CE} = 90 Vdc, R _{BE} = 1 k ohm) (V _{CE} = 120 Vdc, R _{BE} = 1 k ohm) (V _{CE} = 60 Vdc, R _{BE} = 1 k ohm, T _C = 150°C) (V _{CE} = 90 Vdc, R _{BE} = 1 k ohm, T _C = 150°C) (V _{CE} = 120 Vdc, R _{BE} = 1 k ohm, T _C = 150°C)	I _{CER}	— — — — —	1 1 1 5 5	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5 Vdc, I _C = 0)	I _{EBO}	—	5	mA _{dc}
Collector-Emitter Leakage Current (V _{CE} = 50 Vdc, I _B = 0)	I _{CEO}	—	1	mA _{dc}
ON CHARACTERISTICS(1)				
DC Current Gain (I _C = 20 A, V _{CE} = 5 Vdc) (I _C = 30 A, V _{CE} = 5 Vdc)	h _{FE}	1000 200	—	—
Collector-Emitter Saturation Voltage (I _C = 20 A, I _B = 200 mA) (I _C = 30 A, I _B = 300 mA)	V _{CE(sat)}	—	3 4	V _{dc}
Base-Emitter Saturation Voltage (I _C = 20 A, I _B = 200 mA) (I _C = 30 A, I _B = 300 mA)	V _{BE(sat)}	—	3.5 5	V _{dc}
DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio (I _C = 10 A, V _{CE} = 3 Vdc, f = 1 MHz)	h _{fe}	4	—	MHz

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

FIGURE 2 — DC CURRENT GAIN (1)





FIGURE 4 — "ON" VOLTAGES (1)



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation, e.g., the transistor

FIGURE 3 — SMALL-CURRENT CURRENT GAIN





FIGURE 5 — ACTIVE REGION DC SAFE OPERATING AREA



must not be subjected to greater dissipation than the curves indicate.

At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

NPN PNP
MJ11028 MJ11029
MJ11030 MJ11031
MJ11032 MJ11033

Advance Information

HIGH-CURRENT COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain — $h_{FE} = 1000$ (Min) @ $I_C = 25$ Adc
 $h_{FE} = 400$ (Min) @ $I_C = 50$ Adc
- Curves to 100 A (Pulsed)
- Diode Protection to Rated I_C
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor
- Junction Temperature to $+200^\circ\text{C}$


MAXIMUM RATINGS

Rating	Symbol	MJ11028 MJ11029	MJ11030 MJ11031	MJ11032 MJ11033	Unit
Collector-Emitter Voltage	V_{CE0}	60	90	120	Vdc
Collector-Base Voltage	V_{CB}	60	90	120	Vdc
Emitter-Base Voltage	V_{EB}	5			Vdc
Collector Current—Continuous	I_C	50			Adc
Peak	I_{CM}	100			
Base Current—Continuous	I_B	2			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C @ $T_C = 100^\circ\text{C}$	P_D	300			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Maximum Lead Temperature for Soldering Purposes for ≤ 10 seconds	T_L	275	$^\circ\text{C}$
Thermal Resistance Junction to Case	$R_{\theta JC}$	0.584	$^\circ\text{C}$



FIGURE 1 — DARLINGTON CIRCUIT SCHEMATIC



This is advance information and specifications are subject to change without notice.

**50 AMPERE
 COMPLEMENTARY SILICON
 DARLINGTON
 POWER TRANSISTOR**

**60-120 VOLTS
 300 WATTS**



STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.03	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050


CASE 197-01
 (TO-3 Except Pin Diameter)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 100 \text{ mA}$, $I_B = 0$)	BV_{CEO}	60 90 120	— — —	Vdc
Collector-Emitter Leakage Current ($V_{CE} = 60 \text{ Vdc}$, $R_{BE} = 1 \text{ k ohm}$) ($V_{CE} = 90 \text{ Vdc}$, $R_{BE} = 1 \text{ k ohm}$) ($V_{CE} = 120 \text{ Vdc}$, $R_{BE} = 1 \text{ k ohm}$) ($V_{CE} = 60 \text{ Vdc}$, $R_{BE} = 1 \text{ k ohm}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}$, $R_{BE} = 1 \text{ k ohm}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 120 \text{ Vdc}$, $R_{BE} = 1 \text{ k ohm}$, $T_C = 150^\circ\text{C}$)	I_{CER}	— — — — — —	2 2 2 10 10 10	mAdc
Emitter Cutoff Current ($V_{BE} = 5 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5	mAdc
Collector-Emitter Leakage Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	2	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 25 \text{ Adc}$, $V_{CE} = 5 \text{ Vdc}$) ($I_C = 50 \text{ Adc}$, $V_{CE} = 5 \text{ Vdc}$)	h_{FE}	1 k 400	18 k —	—
Collector-Emitter Saturation Voltage ($I_C = 25 \text{ Adc}$, $I_B = 250 \text{ mAdc}$) ($I_C = 50 \text{ Adc}$, $I_B = 500 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.5 3.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 25 \text{ Adc}$, $I_B = 200 \text{ mAdc}$) ($I_C = 50 \text{ Adc}$, $I_B = 300 \text{ mAdc}$)	$V_{BE(sat)}$	— —	3.0 4.5	Vdc

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – DC SAFE OPERATING AREA



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_J(\text{pk}) = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – "ON" VOLTAGE



Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage –
 $V_{CEX} = 1500$ Volts
- Glassivated Base-Collector Junction
- Forward Bias Safe Operating Area @ $50 \mu s = 15$ A, 300 V
- Switching Times with Inductive Loads –
 $t_f = 0.65 \mu s$ (Typ) @ $I_C = 2.0$ A

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO} (sus)	750	Vdc
Collector-Emitter Voltage	V_{CEX}	1500	Vdc
Emitter-Base Voltage	V_{EBO}	5.0	Vdc
Collector Current – Continuous	I_C	2.5	Adc
Base Current – Continuous	I_B	2.0	Adc
Emitter Current – Continuous	I_E	4.5	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$ Derate above $25^\circ C$	P_D	75	Watts
		30	Watts
		0.6	W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

2.5 AMPERE NPN SILICON POWER TRANSISTOR

1500 VOLTS
75 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



STYLE 1:
PIN 1, BASE
2, EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.94	4.09	0.151	0.161
R	–	26.67	–	1.050


CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1500 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	—	1.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	0.1	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 1.8 \text{ Adc}$)	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 1.8 \text{ Adc}$)	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base-Forward Biased	I_S/B	—	See Figure 14	—	—
DYNAMIC CHARACTERISTICS					
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	50	—	pF
Current Gain — Bandwidth Product (1) ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	—	4.0	—	MHz
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 2.0 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$, $L_B = 12 \mu\text{H}$, See Figure 1)	t_f	—	0.65	1.0	μs

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2%.

FIGURE 1 — TEST CIRCUIT



DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core. Primary Inductance — 39 mH. Secondary Inductance — 22 mH. Leakage Inductance with primary shorted — 2.0 μH . Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.

BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst case component variations and maximum high voltage loading must also be taken into account.


If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.


TEST CIRCUIT WAVEFORMS

FIGURE 2



(time)

FIGURE 3









(time)

TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.



4

FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS
SAFE OPERATING AREA



NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50 μs SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage — $V_{CEX} = 1500$ Vdc
- Glassivated Base-Collector Junction
- Safe Operating Area @ $50 \mu s = 20$ A, 400 V
- Switching Times with Inductive Loads —
 $t_f = 0.4 \mu s$ (Typ) @ $I_C = 4.5$ A

MAXIMUM RATINGS

Rating	Symbol	MJ12004	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	750	Vdc
Collector-Emitter Voltage	V_{CEX}	1500	Vdc
Emitter Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	5.0	Adc
Base Current — Continuous	I_B	4.0	Adc
Emitter Current — Continuous	I_E	9.0	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	P_D	100 40	Watts
Derate above $25^\circ C$		0.8	W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

5 AMPERE



NPN SILICON
POWER TRANSISTORS

1500 VOLTS
100 WATTS


Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

4



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050


Collector connected to case.

CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1500 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	—	1.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 4.5 \text{ Adc}$, $I_B = 1.8 \text{ Adc}$) ($I_C = 3.5 \text{ Adc}$, $I_B = 1.5 \text{ Adc}$)	$V_{CE(sat)}$	—	—	5.0 5.0	Vdc
Base Emitter Saturation Voltage ($I_C = 4.5 \text{ Adc}$, $I_B = 1.8 \text{ Adc}$) ($I_C = 3.5 \text{ Adc}$, $I_B = 1.5 \text{ Adc}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 14			
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f_{test} = 1 \text{ MHz}$)	f_T	—	4	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	125	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 4.5 \text{ Adc}$, $I_{B1} = 1.8 \text{ Adc}$, $L_B = 8.0 \mu\text{H}$, See Figure 1)	t_f	—	0.4 0.6	1.0 —	μs

(1) Pulse Test: Pulse Width < 300 μs , Duty Cycle = 2%.



BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.


Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor *initiation* of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

4


TEST CIRCUIT WAVEFORMS

FIGURE 2



(time)

FIGURE 3



(time)

TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.





FIGURE 6 – SWITCHING BEHAVIOR versus TEMPERATURE

$I_{CM} = 3.5$ A, $I_B = 1.5$ A, $L_B = 14$ μ H




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE

$I_{CM} = 4.5$ A, $I_B = 1.75$ A, $L_B = 8$ μ H




FIGURE 8 – OPTIMUM DRIVE CONDITIONS





FIGURE 9 – SWITCHING BEHAVIOR versus I_{CM}



4

FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50 μs SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.

4

Advance Information

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in deflection circuits.

- $V_{CEX} = 1500$ V
- Glassivated Base-Collector Junction
- Safe Operating Area @ $50 \mu s = 20$ A, 400 V


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEX}	1500	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	8.0	Adc
Base Current — Continuous	I_B	4.0	Adc
Emitter Current — Continuous	I_E	12	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	100 0.8	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$


FIGURE 1 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA




8 AMPERE

NPN SILICON
POWER TRANSISTOR

1500 VOLTS
100 WATTS



4



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	28.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.58	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

This is advance information and specifications are subject to change without notice.

MJ13014 MJ13015

Designers' Data Sheet

SWITCHMODE[▲] SERIES NPN SILICON POWER TRANSISTORS

The MJ13014 and MJ13015 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn - Off Times:

- 60 ns Inductive Fall Time @ 25°C (Typ)
- 120 ns Inductive Crossover Time @ 25°C (Typ)
- 800 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



10 AMPERE


NPN SILICON
POWER TRANSISTORS

350 AND 400 VOLTS
150 WATTS

Designers' Data for "Worst Case" Conditions

The Designers' Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.

4




MAXIMUM RATINGS

Rating	Symbol	MJ13014	MJ13015	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	350	400	Vdc
Collector-Emitter Voltage	V _{CEV}	550	600	Vdc
Emitter Base Voltage	V _{EB}	6.0		Vdc
Collector Current - Continuous	I _C	10		Adc
- Peak (1)	I _{CM}	20		
Base Current - Continuous	I _B	5.0		Adc
- Peak (1)	I _{BM}	10		
Total Power Dissipation @ T _C = 25°C	P _D	150		Watts
@ T _C = 100°C		85.5		
Derate above 25°C		0.86		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.17	°C/W
Maximum Lead Temperature for Soldering	T _L	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



PIN 1 BASE
2 EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case
CASE 11-01
TO-3

▲ Trademark of Motorola Inc.

MJ13014, MJ13015

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	MJ13014 MJ13015	V _{CEO(sus)}	350 400	— —	— —	V _{dc}
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dc}) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)		I _{CEV}	— —	— —	0.5 2.5	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	—	3.0	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 V _{dc} , I _C = 0)		I _{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 2.5 Adc, V _{CE} = 5 V _{dc})	h _{FE}	12	—	40	—
Collector-Emitter Saturation Voltage (I _C = 5 Adc, I _B = 1.0 Adc) (I _C = 10 Adc, I _B = 2.0 Adc) (I _C = 5 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	1.4 5.0 2.4	V _{dc}
Base-Emitter Saturation Voltage (I _C = 5 Adc, I _B = 1.0 Adc) (I _C = 5 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	1.5 1.5	V _{dc}

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	50	—	350	pF
--	-----------------	----	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 V _{dc} , I _C = 5.0 A, I _{B1} = 1.0 A,	t _d	—	0.01	0.1	μs
Rise Time	t _p = 25 μs, Duty Cycle ≈ 2%)	t _r	—	0.085	0.5	μs
Storage Time	(V _{CC} = 250 V _{dc} , I _C = 5.0 A, I _{B1} = 1.0 A,	t _s	—	0.8	2.0	μs
Fall Time	V _{BE(off)} = 5.0 V _{dc} , t _p = 25 μs, Duty Cycle ≈ 2%)	t _f	—	0.095	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 5 A (pk), V _{clamp} = 250 V _{dc} , I _{B1} = 1.0 A,	t _{sv}	—	1.5	3.5	μs
Crossover Time	V _{BE(off)} = 5 V _{dc} , T _C = 100°C)	t _c	—	0.25	1.0	μs
Fall Time		t _{fj}	—	0.12	—	μs
Storage Time	(I _C = 5 A (pk), V _{clamp} = 250 V _{dc} , I _{B1} = 1.0 A,	t _{sv}	—	0.8	—	μs
Crossover Time	V _{BE(off)} = 5 V _{dc} , T _C = 25°C)	t _c	—	0.12	—	μs
Fall Time		t _{fj}	—	0.06	—	μs

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – CAPACITANCE




TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 100 mA</p>	<p>All Diodes - 1N4934 All NPN - MJE200 All PNP - MJE210 Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p>	<p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN-OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 µH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 250 V R_g adjusted to attain desired I_{B1}</p>	<p>V_{CC} = 250 V R_L = 50 Ω Pulse Width = 10 µs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C t₁ ≈ $\frac{L_{coil}(I_{Cpk})}{V_{CC}}$ t₂ ≈ $\frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 - PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.



RESISTIVE SWITCHING

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF TIME








FIGURE 11 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

MJ13330

MJ13331

Designers' Data Sheet

SWITCHMODE[▲] SERIES NPN SILICON POWER TRANSISTORS

The MJ13330 and MJ13331 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Time

75 ns Inductive Fall Time—25°C (Typ)
150 ns Inductive Crossover Time—25°C (Typ)
900 ns Inductive Storage Time—25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads
Switching Times with Inductive Loads
Saturation Voltages
Leakage Currents



20 AMPERE


NPN SILICON POWER TRANSISTORS

200 and 250 VOLTS
175 WATTS

Designer's Data for "Worst Case" Conditions

The Designers' Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

4




MAXIMUM RATINGS

Rating	Symbol	MJ13330	MJ13331	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	200	250	Vdc
Collector-Emitter Voltage	V_{CEV}	400	450	Vdc
Emitter Base Voltage	V_{EB}	6		Vdc
Collector Current — Continuous	I_C	20		Adc
— Peak (1)	I_{CM}	30		
Base Current — Continuous	I_B	10		Adc
— Peak (1)	I_{BM}	20		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	175		Watts
@ $T_C = 100^\circ\text{C}$		100		
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



PIN 1 BASE
2 EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	28.67	—	1.050

Collector connected to case
CASE 11-01
TO-3

[▲] Trademark of Motorola Inc.
Similar device types with higher V_{CEO} ratings are: MJ13332 (350 V) thru MJ13335 (500 V).

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ($R_{GK} = 1000\ \text{Ohms}$)	V_{DRM}	25 50 100 200 300 400 500 600	-	-	Volt
MCR1906-1					
MCR1906-2					
MCR1906-3					
MCR1906-4					
MCR1906-5					
MCR1906-6					
MCR1906-7					
Peak Forward Blocking Current (Rated V_{DRM} , $R_{GK} = 1000\ \text{Ohms}$, $T_J = 110^\circ\text{C}$)	I_{DRM}	-	-	500	μA
Peak Reverse Blocking Current (Rated V_{RRM} , $R_{GK} = 1000\ \text{Ohms}$, $T_J = 110^\circ\text{C}$)	I_{RRM}	-	-	500	μA
Peak On-State Voltage (Pulsed, 1.0 ms max, Duty Cycle $\leq 1.0\%$) ($I_F = 1.0\ \text{A}$ dc peak)	V_{TM}	-	-	1.75	Volt
Gate Trigger Current (Continuous dc) ($V_{AK} = 7.0\ \text{V}$, $R_L = 100\ \text{ohms}$)	I_{GT}	-	-	1.0	mAdc
Gate Trigger Voltage (Continuous dc) ($V_{AK} = 7.0\ \text{V}$, $R_L = 100\ \text{ohms}$) ($V_{AK} = \text{Rated } V_{DRM}$, $R_L = 100\ \text{ohms}$, $R_{GK} = 1000\ \text{Ohms}$, $T_J = 110^\circ\text{C}$)	V_{GT}	0.1	-	1.0	Volt
Holding Current ($V_{AK} = 7.0\ \text{V}$, $R_{GK} = 1000\ \text{ohms}$)	I_H	-	-	5.0	mA
Turn-On Time ($I_{GT} = 10\ \text{mA}$, $I_F = 1.0\ \text{A}$) ($I_{GT} = 20\ \text{mA}$, $I_F = 1.0\ \text{A}$)	t_{gt}	-	0.8 0.6	-	μs
Turn-Off Time ($I_F = 1.0\ \text{A}$, $I_R = 1.0\ \text{A}$, $dv/dt = 20\ \text{V}/\mu\text{s}$, $T_J = 110^\circ\text{C}$)	t_q	-	10	-	μs

4

CURRENT DERATING

FIGURE 1 – CASE TEMPERATURE REFERENCE




FIGURE 2 – AMBIENT TEMPERATURE REFERENCE




FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION






FIGURE 6 – CAPACITANCE



SWITCHING TIMES NOTE

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 8 – REVERSE BASE CURRENT versus $V_{BE(off)}$ WITH NO EXTERNAL BASE RESISTANCE



RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE








	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
<p>INPUT CONDITIONS</p>  <p>PW Varied to Attain I_C = 100 mA</p>	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	 <p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p>	 <p>TURN ON TIME I_{B1}</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
	<p>CIRCUIT VALUES</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 200 V</p>	<p>V_{CC} = 175 V R_L = 17.5 Pulse Width = 25 μs</p>
	<p>TEST CIRCUITS</p>	<p>INDUCTIVE TEST CIRCUIT</p>  <p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 




FIGURE 11 – THERMAL RESPONSE



SAFE OPERATING AREA INFORMATION

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


FIGURE 13 – REVERSE BIAS SWITCHING SAFE OPERATING AREA



REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 – POWER DERATING



MJ13332 MJ13334

MJ13333 MJ13335

Designers Data Sheet

**SWITCHMODE^A SERIES
NPN SILICON POWER TRANSISTORS**

The MJ13332 through MJ13335 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

200 ns Inductive Fall Time—25°C (Typ)
1.8 μs Inductive Storage Time—25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ13332	MJ13333	MJ13334	MJ13335	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	350	400	450	500	V _{dc}
Collector-Emitter Voltage	V _{CEV}	650	700	750	800	V _{dc}
Emitter Base Voltage	V _{EB}	6.0				V _{dc}
Collector Current — Continuous	I _C	20				A _{dc}
Peak (1)	I _{CM}	30				
Base Current — Continuous	I _B	10				A _{dc}
Peak (1)	I _{BM}	15				
Total Power Dissipation @ T _C = 25°C	P _D	175				Watts
Derate above 25°C @ T _C = 100°C		100				
		1.0				W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200				°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.0	°C/W
Maximum Lead Temperature for Soldering	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

Similar device types available with lower V_{CEO} ratings, see the MJ13330 (200 V) and MJ13331 (250 V).


^ATrademark of Motorola Inc.

**20 AMPERE
NPN SILICON
POWER TRANSISTORS**

**350-500 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers^A Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



PIN 1 BASE
2 EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	11.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

Collector connected to case
CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ13330 MJ13331	$V_{CE0(sus)}$	200 250	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5	mAdc
Emitter Cutoff Current ($V_{EB} = 6\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	0.5	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12
Clamped Inductive SOA with base reverse biased	RBSOA	See Figure 13

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 5\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	15 8.0	— —	75 40	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.5\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 5\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.8\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	1.5 3.5 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.5\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.8\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.8 1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain—Bandwidth Product ($I_C = 300\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1\text{ MHz}$)	f_T	5	—	40	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 100\text{ kHz}$)	C_{ob}	100	—	400	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 175\text{ Vdc}$, $I_C = 10\text{ A}$, $I_{B1} = 1.5\text{ Adc}$, $V_{BE(off)} = 5\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2\%$)	t_d	—	0.08	0.20	μs
Rise Time		t_r	—	0.55	1.0	μs
Storage Time		t_s	—	0.70	3.5	μs
Fall Time		t_f	—	0.11	0.7	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = 200\text{ Vdc}$, $I_{B1} = 1.8\text{ Adc}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.35	4.5	μs
Crossover Time		t_c	—	0.45	1.8	μs
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = 200\text{ Vdc}$, $I_{B1} = 1.5\text{ Adc}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.90	—	μs
Crossover Time		t_c	—	0.15	—	μs
Fall Time		t_{fi}	—	0.075	—	μs

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – OUTPUT CAPACITANCE




FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – REVERSE BASE CURRENT versus BASE EMITTER VOLTAGE



RESISTIVE SWITCHING

FIGURE 9 – TURN-ON TIME





FIGURE 10 – TURN-OFF TIME



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, $90\% I_{B1}$ to $10\% V_{clamp}$

t_{rv} = Voltage Rise Time, $10-90\% V_{clamp}$

t_{fi} = Current Fall Time, $90-10\% I_C$

t_{ti} = Current Tail, $10-2\% I_C$

t_c = Crossover Time, $10\% V_{clamp}$ to $10\% I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C .

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE









	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 100 mA</p>	 <p>All Diodes - 1N4934 All NPN - MJE200 All PNP - MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and R_{BSOA}, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 250 V R_B adjusted to attain desired I_{B1}</p>	<p>V_{CC} 250 V R_L 50 Ω Pulse Width = 10 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 11 - THERMAL RESPONSE



SAFE OPERATING AREA INFORMATION

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA



REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 – POWER DERATING



NPN PNP
MJ14000 MJ14001
MJ14002 MJ14003

Advance Information

HIGH-CURRENT COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in high-power amplifier and switching circuit applications.

- High Current Capability – I_C Continuous = 70 Amperes
- DC Current Gain – $h_{FE} = 15-100$ @ $I_C = 50$ Adc
- Low Collector-Emmitter Saturation Voltage – $V_{CE(sat)} = 2.5$ Vdc (Max) @ $I_C = 50$ Adc


MAXIMUM RATINGS

Rating	Symbol	MJ14000 MJ14001	MJ14002 MJ14003	Unit
Collector-Emmitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CBO}	60	80	Vdc
Emmitter-Base Voltage	V_{EBO}	5		Vdc
Collector Current – Continuous	I_C	70		Adc
Base Current – Continuous	I_B	15		Adc
Emmitter Current – Continuous	I_E	85		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	300	1.7	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.584	$^\circ\text{C}/\text{W}$


FIGURE 1 – DC CURRENT GAIN




70 AMPERES

**COMPLEMENTARY SILICON
POWER TRANSISTORS**

**60-80 VOLTS
300 WATTS**



4



STYLE 1:
 1. BASE
 2. EMITTER
 CASE, COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.03	0.151	0.161
R	24.69	26.67	0.980	1.050

**CASE 197-01
MODIFIED TO-3**

This is advance information and specifications are subject to change without notice.


MJ14000 • MJ14002 NPN
MJ14001 • MJ14003 PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA dc}, I_B = 0$)	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	I_{CEO}	— —	1.0 1.0	mA
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}$)	I_{CEX}	— —	1.0 1.0	mA
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}, I_E = 0$) ($V_{CB} = 80 \text{ Vdc}, I_E = 0$)	I_{CBO}	— —	1.0 1.0	mA
Emitter Cutoff Current ($V_{BE} = 5 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mA
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 25 \text{ Adc}, V_{CE} = 3 \text{ V}$) ($I_C = 50 \text{ Adc}, V_{CE} = 3 \text{ V}$) ($I_C = 70 \text{ Adc}, V_{CE} = 3 \text{ V}$)	h_{FE}	30 15 5	— 100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 25 \text{ Adc}, I_B = 2.5 \text{ Adc}$) ($I_C = 50 \text{ Adc}, I_B = 5 \text{ Adc}$) ($I_C = 70 \text{ Adc}, I_B = 14 \text{ Adc}$)	$V_{CE(sat)}$	— — —	1 2.5 3	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 25 \text{ Adc}, I_B = 2.5 \text{ Adc}$) ($I_C = 50 \text{ Adc}, I_B = 5 \text{ Adc}$) ($I_C = 70 \text{ Adc}, I_B = 14 \text{ Adc}$)	$V_{BE(sat)}$	— — —	2 3 4	Vdc
DYNAMIC CHARACTERISTICS				
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	—	2000	pF

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 2 — DC SAFE OPERATING AREA



NPN
MJ15001
PNP
MJ15002


COMPLEMENTARY SILICON POWER TRANSISTORS

The MJ15001 and MJ15002 are EPIBASE[▲] power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) –
 200 W @ 40 V
 50 W @ 100 V
- For Low Distortion Complementary Designs
- High DC Current Gain –
 $h_{FE} = 25$ (Min) @ $I_C = 4$ Adc

15 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON

140 VOLTS
200 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	140	Vdc
Collector-Base Voltage	V_{CBO}	140	Vdc
Emitter-Base Voltage	V_{EBO}	5	Vdc
Collector Current – Continuous	I_C	15	Adc
Base Current – Continuous	I_B	5	Adc
Emitter Current – Continuous	I_E	20	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	200 1.14	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for $\leq 10s$.	TL	265	$^\circ C$



PIN 1. BASE
 2. EMITTER
 CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
 CASE 11-01
 TO-3

[▲]Trademark of Motorola Inc.

MJ15001 NPN


MJ15002PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	$V_{CE0}(\text{sus})$	140	—	Vdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 140 \text{ Vdc}$, $V_{BE}(\text{off}) = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	100 2	μAdc mAdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	250	μAdc
Emitter Cutoff Current ($V_{EB} = 5 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	μAdc
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40 \text{ Vdc}$, $t = 1 \text{ s}$ (non-repetitive)) ($V_{CE} = 100 \text{ Vdc}$, $t = 1 \mu\text{s}$ (non-repetitive))	$I_{S/b}$	5 0.5	— —	Adc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 4 \text{ Adc}$, $V_{CE} = 2 \text{ Vdc}$)	h_{FE}	25	150	—
Collector-Emitter Saturation Voltage ($I_C = 4 \text{ Adc}$, $I_B = 0.4 \text{ Adc}$)	$V_{CE}(\text{sat})$	—	1	Vdc
Base-Emitter On Voltage ($I_C = 4 \text{ Adc}$, $V_{CE} = 2 \text{ Vdc}$)	$V_{BE}(\text{on})$	—	2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{\text{test}} = 0.5 \text{ MHz}$)	f_T	2	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 1 \text{ MHz}$)	C_{ob}	—	1000	pF

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS

FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN – BANDWIDTH PRODUCT




FIGURE 4 – DC CURRENT GAIN









FIGURE 5 – "ON" VOLTAGE



MJ15001NPN
MJ15002PNP

FIGURE 6 – COLLECTOR SATURATION REGION



MJ15003 NPN

MJ15004 PNP


COMPLEMENTARY SILICON POWER TRANSISTORS

The MJ15003 and MJ15004 are EPIBASE power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) – 250 W @ 50 V
- For Low Distortion Complementary Designs
- High DC Current Gain – $h_{FE} = 25$ (Min) @ $I_C = 5$ Adc

**20 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**140 VOLTS
250 WATTS**




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	140	Vdc
Collector-Base Voltage	V_{CBO}	140	Vdc
Emitter-Base Voltage	V_{EBO}	5	Vdc
Collector Current – Continuous	I_C	20	A dc
Base Current – Continuous	I_B	5	A dc
Emitter Current – Continuous	I_E	25	A dc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	250 1.43	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.70	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for $\leq 10s$.	T_L	265	$^\circ C$



PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.99	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01


TO-3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	140	—	Vdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 140 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	100 2	μAdc mAdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	250	μAdc
Emitter Cutoff Current ($V_{EB} = 5 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	μAdc
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 50 \text{ Vdc}$, $t = 1 \text{ s}$ (non-repetitive)) ($V_{CE} = 100 \text{ Vdc}$, $t = 1 \text{ s}$ (non-repetitive))	$I_{S/b}$	5 1	— —	Adc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 5 \text{ Adc}$, $V_{CE} = 2 \text{ Vdc}$)	h_{FE}	25	150	
Collector-Emitter Saturation Voltage ($I_C = 5 \text{ Adc}$, $I_B = 0.5 \text{ Adc}$)	$V_{CE(sat)}$	—	1	Vdc
Base-Emitter On Voltage ($I_C = 5 \text{ Adc}$, $V_{CE} = 2 \text{ Vdc}$)	$V_{BE(on)}$	—	2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 0.5 \text{ MHz}$)	f_T	2	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f_{test} = 1 \text{ MHz}$)	C_{ob}	—	1000	pF

(1) Pulse Test. Pulse Width = 300 μs , Duty Cycle = 2%.

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS

FIGURE 2 - CAPACITANCES




FIGURE 3 - CURRENT GAIN - BANDWIDTH PRODUCT




FIGURE 4 - DC CURRENT GAIN





FIGURE 5 - "ON" VOLTAGE







FIGURE 6 - COLLECTOR SATURATION VOLTAGE



4


Advance Information

COMPLEMENTARY SILICON POWER TRANSISTORS

The MJ15011 and MJ15012 are Power Base power transistors designed for high-power audio, disk head positioners, and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc-to-dc converters or inverters.

- High Safe Operating Area (100% Tested)
1.2 A @ 100 V
- Completely Characterized for Linear Operation
- High DC Current Gain and Low Saturation Voltage
 $h_{FE} = 20$ (Min) @ 2 A, 2 V
 $V_{CE(sat)} = 2.5$ V (Max) @ $I_C = 4$ A, $I_B = 0.4$ A
- For Low Distortion Complementary Designs

**10 AMPERE
 COMPLEMENTARY
 POWER TRANSISTORS**
 250 VOLTS
 200 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	250	Vdc
Collector-Emitter Voltage	V_{CEX}	250	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Collector Current — Continuous	I_C	10	Adc
— Peak (1)	I_{CM}	15	
Base Current — Continuous	I_B	2	Adc
— Peak (1)	I_{BM}	5	
Emitter Current — Continuous	I_E	12	Adc
— Peak (1)	I_{EM}	20	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	200	Watts
Derate above $25^\circ C$		1.14	W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes	T_L	265	$^\circ C$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



STYLE 1:
 PIN 1: BASE
 PIN 2: EMITTER
 CASE: COLLECTOR

NOTE:
 1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
 CASE 11-01
 (TO-3)

This is advance information and specifications are subject to change without notice.
 Power Base is a trademark of Motorola.

MJ15011 NPN • MJ15012 PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) (I _C = 100 mA)	V _{CE0(sus)}	250	—	Vdc
Collector Cutoff Current (V _{CE} = 200 Vdc)	I _{CEO}	—	1	mAdc
Collector Cutoff Current (V _{CE} = 250 Vdc, V _{BE(off)} = 1.5 Vdc)	I _{CEx}	—	500	μAdc
Emitter Cutoff Current (V _{BE} = 5 Vdc)	I _{EBO}	—	500	μAdc
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 2 Adc, V _{CE} = 2 Vdc) (I _C = 4 Adc, V _{CE} = 2 Vdc)	h _{FE}	20 5	100 —	—
Collector-Emitter Saturation Voltage (I _C = 2 Adc, I _B = 0.2 Adc) (I _C = 4 Adc, I _B = 0.4 Adc)	V _{CE(sat)}	— —	0.8 2.5	Vdc
Base-Emitter On Voltage (I _C = 4 Adc, V _{CE} = 2 Vdc)	V _{BE(on)}	—	2	Vdc
DYNAMIC CHARACTERISTICS				
Output Capacitance (V _{CB} = 10 Vdc, f = 1 MHz)	C _{ob}	—	250	pF
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased (V _{CE} = 50 Vdc, t = 0.5 s) (V _{CE} = 100 Vdc, t = 0.5 s)	I _{S/b}	4 1.2	— —	Adc

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.

FIGURE 1 – DC CURRENT GAIN





FIGURE 2 – ACTIVE REGION SAFE OPERATING AREA



NPN MJ15022 MJ15024


SILICON POWER TRANSISTORS

The MJ15022 and MJ15024 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) –
2 A @ 80 V
- High DC Current Gain –
 $h_{FE} = 15$ (Min) @ $I_C = 8$ Adc

16 AMPERE SILICON POWER TRANSISTORS

200 and 250 VOLTS
250 WATTS




MAXIMUM RATINGS

Rating	Symbol	MJ15022	MJ15024	Unit
Collector-Emitter Voltage	V_{CEO}	200	250	Vdc
Collector-Base Voltage	V_{CBO}	350	400	Vdc
Emitter-Base Voltage	V_{EBO}	7		Vdc
Collector-Emitter Voltage	V_{CEX}	400		Vdc
Collector Current – Continuous	I_C	16		Adc
Peak (1)		30		
Base Current – Continuous	I_B	5		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250		Watts
Derate above 25°C		1.43		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.70	$^\circ\text{C}/\text{W}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle $\leq 10\%$.



STYLE 1:
PIN 1: BASE
PIN 2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

Collector connected to case.
CASE 11-01
(TO-3)


MJ15022, MJ15024 NPN

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C \neq 100 \text{ mA dc}, I_B = 0$)	MJ15022 MJ15024	$V_{CE0(sus)}$	200 250	—
Collector Cutoff Current ($V_{CE} = 200 \text{ V dc}, V_{BE(off)} = 1.5 \text{ V dc}$) ($V_{CE} = 250 \text{ V dc}, V_{BE(off)} = 1.5 \text{ V dc}$)	MJ15022 MJ15024	I_{CEX}	— —	250 250
Collector Cutoff Current ($V_{CE} = 150 \text{ V dc}, I_B = 0$) ($V_{CE} = 200 \text{ V dc}, I_B = 0$)	MJ15022 MJ15024	I_{CEO}	— —	500 500
Emitter Cutoff Current ($V_{CE} = 7 \text{ V dc}, I_B = 0$)	Both	I_{EBO}	—	500
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 50 \text{ V dc}, t = 0.5 \text{ s}$ (non-repetitive)) ($V_{CE} = 80 \text{ V dc}, t = 0.5 \text{ s}$ (non-repetitive))		$I_{S/b}$	5 2	— —
ON CHARACTERISTICS				
DC Current Gain ($I_C = 8 \text{ A dc}, V_{CE} = 4 \text{ V dc}$) ($I_C = 16 \text{ A dc}, V_{CE} = 4 \text{ V dc}$)		h_{FE}	15 5	60 —
Collector-Emitter Saturation Voltage ($I_C = 8 \text{ A dc}, I_B = 0.8 \text{ A dc}$) ($I_C = 16 \text{ A dc}, I_B = 3.2 \text{ A dc}$)		$V_{CE(sat)}$	— —	1.4 4.0
Base-Emitter On Voltage ($I_C = 8 \text{ A dc}, V_{CE} = 4 \text{ V dc}$)		$V_{BE(on)}$	—	2.2
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 1 \text{ A dc}, V_{CE} = 10 \text{ V dc}, f_{test} = 1 \text{ MHz}$)		f_T	4	—
Output Capacitance ($V_{CB} = 10 \text{ V dc}, I_E = 0, f_{test} = 1 \text{ MHz}$)		C_{ob}	—	500

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.






FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS



MJE51T thru MJE53T

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications.


- Intended as Economical Substitutes for the Electrically Similar TIP51 thru TIP53 Series
- High Collector-Emitter Sustaining Voltage @ 25 mA_{dc}
 $V_{CE(sus)} = 250 \text{ V (min)} - \text{MJE51T}$
 $= 300 \text{ V (min)} - \text{MJE52T}$
 $= 350 \text{ V (min)} - \text{MJE53T}$

MAXIMUM RATINGS

Rating	Symbol	MJE51T	MJE52T	MJE53T	Unit
Collector-Emitter Voltage	V_{CEO}	250	300	350	V _{dc}
Collector-Base Voltage	V_{CB}	350	400	450	V _{dc}
Emitter-Base Voltage	V_{EB}	← 6.0 →			V _{dc}
Collector Current - Continuous	I_C	← 5.0 →			A _{dc}
- Peak		← 10 →			
Base Current	I_B	← 2.0 →			A _{dc}
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	PD	← 80 →			Watts
Derate above 25°C		← 0.64 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$



**5 AMPERE
POWER TRANSISTORS
NPN SILICON**

**250, 300, 350 VOLTS
80 WATTS**



STYLE 1.
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

NOTE
1 DIM L & H APPLIES
TO ALL LEADS

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

CASE 221A-02
TO-220AB

MJE51T thru MJE53T

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (1) (I _C = 25 mA, I _B = 0)	MJE51T MJE52T MJE53T	V _{CEO(sus)}	250 300 350	— — —	— — —	V _{dc}
Collector Cutoff Current (V _{CE} = 150 V _{dc} , I _B = 0) (V _{CE} = 200 V _{dc} , I _B = 0) (V _{CE} = 250 V _{dc} , I _B = 0)	MJE51T MJE52T MJE53T	I _{CEO}	— — —	— — —	1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 350 V _{dc} , V _{BE} = 0) (V _{CE} = 400 V _{dc} , V _{BE} = 0) (V _{CE} = 450 V _{dc} , V _{BE} = 0)	MJE51 MJE52 MJE53	I _{CES}	— — —	— — —	1.0 1.0 1.0	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)		I _{EBO}	—	—	1.0	mA _{dc}
ON CHARACTERISTICS						
DC Current Gain(1) (I _C = 0.3 A _{dc} , V _{CE} = 10 V _{dc}) (I _C = 5.0 A _{dc} , V _{CE} = 10 V _{dc})		h _{FE}	30 50	— —	— —	—
Collector-Emitter Saturation Voltage (I _C = 5.0 A _{dc} , I _B = 2.0 A _{dc})		V _{CE(sat)}	—	—	2.0	V _{dc}
Base-Emitter On Voltage (I _C = 5.0 A _{dc} , V _{CE} = 10 V _{dc})		V _{BE(on)}	—	—	2.0	V _{dc}
DYNAMIC CHARACTERISTICS						
Small-Signal Current Gain (I _C = 0.2 A _{dc} , V _{CE} = 10 V _{dc} , f = 1.0 MHz)		h _{fe}	25	—	—	—
Small-Signal Current Gain (I _C = 0.2 A _{dc} , V _{CE} = 10 V _{dc} , f = 1.0 kHz)		h _{fe}	30	—	—	—
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)		C _{ob}	—	—	150	pF
SWITCHING CHARACTERISTICS						
Turn-On Time (V _{CC} = 125 V _{dc} , V _{BE(off)} = 5.0 V _{dc} , I _C = 2.5 A _{dc} , I _{B1} = I _{B2} = 0.5 A _{dc})		t _{on}	—	0.5	—	μs
Turn-Off Time (V _{CC} = 125 V _{dc} , I _C = 2.5 A _{dc} , V _{BE(off)} = 5.0 V _{dc} , I _{B1} = I _{B2} = 0.5 A _{dc})		t _{off}	—	2.0	—	μs

(1) Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%



MJE51T thru MJE53T

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 4 may be found at any case temperature by using the appropriate curve on Figure 1.

MJE105 (SILICON)

MEDIUM-POWER PNP SILICON TRANSISTOR


... for use as an output device in complementary audio amplifiers up to 20-Watts music power per channel.

- High DC Current Gain – $h_{FE} = 25-100 @ I_C = 2.0 \text{ A}$
- Thermopad High-Efficiency Compact Package
- Complementary to NPN MJE205

5 AMPERE POWER TRANSISTOR

PNP SILICON

50 VOLTS
65 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	5.0	Adc
Base Current	I_B	2.5	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	$P_D(1)$	65	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.92	$^\circ\text{C}/\text{W}$

(1) Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Collector-Emitter Breakdown Voltage (2) ($I_C = 100 \text{ mA}$, $I_B = 0$)	BV_{CEO}	50	—	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 50 \text{ Vdc}$, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	—	0.1 2.0	mA
Emitter Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mA

ON CHARACTERISTICS

DC Current Gain ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	—
Base-Emitter Voltage ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	V_{BE}	—	1.2	Vdc


(2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO-187

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate IC - VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – POWER DERATING



MJE170 thru MJE172 PNP (SILICON)

MJE180 thru MJE182 NPN


COMPLEMENTARY PLASTIC SILICON POWER TRANSISTORS

... designed for low power audio amplifier and low current, high speed switching applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 40 \text{ Vdc} - \text{MJE170, MJE180}$
 $= 60 \text{ Vdc} - \text{MJE171, MJE181}$
 $= 80 \text{ Vdc} - \text{MJE172, MJE182}$
- DC Current Gain –
 $h_{FE} = 30 \text{ (Min) @ } I_C = 0.5 \text{ Adc}$
 $= 12 \text{ (Min) @ } I_C = 1.5 \text{ Adc}$
- Current-Gain – Bandwidth Product –
 $f_T = 50 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages –
 $I_{CBO} = 100 \text{ nA (Max) @ Rated } V_{CB}$

3 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

40-60-80 VOLTS
12.5 WATTS





MAXIMUM RATINGS

Rating	Symbol	MJE170 MJE180	MJE171 MJE181	MJE172 MJE182	Unit
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	7.0			Vdc
Collector Current – Continuous Peak	I_C	3.0 6.0			A _{dc}
Base Current	I_B	1.0			A _{dc}
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.5 0.012			Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	12.5 0.1			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	10	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.4	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	2.16	2.41	0.085	0.095
J	0.38	0.64	0.015	0.025
K	15.37	16.64	0.605	0.655
M	30 TYP		30 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-03
TO-126

MJE170, MJE171, MJE172, PNP MJE180, MJE181, MJE182 NPN

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (I _C = 10 mA, I _B = 0)	V _{CEO(sus)}	40 60 80	—	Vdc
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0)	I _{CBO}	—	0.1	μA _{dc}
(V _{CB} = 80 Vdc, I _E = 0)		—	0.1	
(V _{CB} = 100 Vdc, I _E = 0)		—	0.1	
(V _{CB} = 60 Vdc, I _E = 0, T _C = 150°C)		—	0.1	mA _{dc}
(V _{CB} = 80 Vdc, I _E = 0, T _C = 150°C)		—	0.1	
(V _{CB} = 100 Vdc, I _E = 0, T _C = 150°C)		—	0.1	
Emitter Cutoff Current (V _{BE} = 7.0 Vdc, I _C = 0)	I _{EBO}	—	0.1	μA _{dc}

ON CHARACTERISTICS


DC Current Gain (I _C = 100 mA, V _{CE} = 1.0 Vdc)	h _{FE}	50	250	—
(I _C = 500 mA, V _{CE} = 1.0 Vdc)		30	—	
(I _C = 1.5 A, V _{CE} = 1.0 Vdc)		12	—	
Collector-Emitter Saturation Voltage (I _C = 500 mA, I _B = 50 mA)	V _{CE(sat)}	—	0.3	Vdc
(I _C = 1.5 A, I _B = 150 mA)		—	0.9	
(I _C = 3.0 A, I _B = 600 mA)		—	1.7	
Base-Emitter Saturation Voltage (I _C = 1.5 A, I _B = 150 mA)	V _{BE(sat)}	—	1.5	Vdc
(I _C = 3.0 A, I _B = 600 mA)		—	2.0	
Base-Emitter On Voltage (I _C = 500 mA, V _{CE} = 1.0 Vdc)	V _{BE(on)}	—	1.2	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product (1) (I _C = 100 mA, V _{CE} = 10 Vdc, f _{test} = 10 MHz)	f _T	50	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	50 30	pF

(1) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



D₁ MUST BE FAST RECOVERY TYPE, eg:
 MBD5300 USED ABOVE I_B ≈ 100 mA
 MSD6100 USED BELOW I_B ≈ 100 mA

For PNP test circuit, reverse all polarities.

FIGURE 3 – TURN-ON TIME





FIGURE 4 - THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 - MJE170, MJE171, MJE172





FIGURE 6 - MJE180, MJE181, MJE182



There are two limitations on the power handling ability of a transistor - average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) < 150^{\circ}\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperature, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

The data of Figures 5 and 6 is based on $T_J(pk) = 150^{\circ}\text{C}$; T_C is

FIGURE 7 - TURN-OFF TIME





FIGURE 8 - CAPACITANCE



MJE170, MJE171, MJE172, PNP MJE180, MJE181, MJE182 NPN

PNP
MJE170, MJE171, MJE172

NPN
MJE180, MJE181, MJE182

FIGURE 9 – DC CURRENT GAIN





FIGURE 10 – "ON" VOLTAGES







FIGURE 11 – TEMPERATURE COEFFICIENTS



MJE200 NPN (SILICON)

MJE210 PNP

COMPLEMENTARY SILICON POWER PLASTIC TRANSISTORS

... designed for low voltage, low-power, high-gain audio amplifier applications.


- Collector-Emitter Sustaining Voltage --
 $V_{CE(sus)} = 25 \text{ Vdc (Min) @ } I_C = 10 \text{ mAdc}$
- High DC Current Gain -- $h_{FE} = 70 \text{ (Min) @ } I_C = 500 \text{ mAdc}$
 $= 45 \text{ (Min) @ } I_C = 2.0 \text{ Adc}$
 $= 10 \text{ (Min) @ } I_C = 5.0 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage --
 $V_{CE(sat)} = 0.3 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$
 $= 0.75 \text{ Vdc (Max) @ } I_C = 2.0 \text{ Adc}$
- High Current-Gain -- Bandwidth Product --
 $f_T = 65 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakage -- $I_{CBO} = 100 \text{ nAdc @ Rated } V_{CB}$

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CB}	40	Vdc
Collector-Emitter Voltage	V_{CEO}	25	Vdc
Emitter-Base Voltage	V_{EB}	8.0	Vdc
Collector Current -- Continuous Peak	I_C	5.0 10	Adc
Base Current	I_B	1.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	15 0.12	Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.5 0.012	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	8.34	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.4	$^\circ\text{C/W}$



5 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

25 VOLTS
15 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	2.16	2.41	0.085	0.095
J	0.38	0.64	0.015	0.025
K	15.37	16.64	0.605	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-03
TO-126

MJE200, NPN MJE210 PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 10 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	25	—	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$, $T_J = 125^\circ\text{C}$)	I_{CBO}	—	100	nAdc μAdc
Emitter Cutoff Current ($V_{BE} = 8.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	nAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 500 \text{ mA}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	70 45 10	— 180 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 500 \text{ mA}$, $I_B = 50 \text{ mA}$) ($I_C = 2.0 \text{ Adc}$, $I_B = 200 \text{ mA}$) ($I_C = 5.0 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$)	$V_{CE(sat)}$	— — —	0.3 0.75 1.8	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 5.0 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.6	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product (2) ($I_C = 100 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)	f_T	65	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	80 120	pF
	MJE200 MJE210			

(1) Pulse test: Pulse Width = 300 μs , Duty Cycle \approx 2.0%.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor – average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



MJE200, NPN MJE210 PNP

NPN
MJE200

PNP
MJE210

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - "ON" VOLTAGE







FIGURE 10 - TEMPERATURE COEFFICIENTS



MJE205 (SILICON)

MEDIUM-POWER NPN SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers up to 20-Watts music power per channel.

- High DC Current Gain - $h_{FE} = 25-100 @ I_C = 2.0 \text{ A}$
- Thermopad High-Efficiency Compact Package
- Complementary to PNP MJE 105

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	5.0	Adc
Base Current	I_B	2.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	$P_{D\uparrow}$	65 0.522	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.92	$^\circ\text{C/W}$

†Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)



Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage† ($I_C = 100 \text{ mA}$, $I_B = 0$)	$BV_{CEO}\ddagger$	50	-	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 50 \text{ Vdc}$, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	-	0.1 2.0	mA Adc
Emitter Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	-	1.0	mA Adc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	-
Base-Emitter Voltage ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	V_{BE}	-	1.2	Vdc

‡Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

5 AMPERE POWER TRANSISTOR

NPN SILICON

50 VOLTS
65 WATTS




STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

CASE 90-05

TO-127

FIGURE 1 – ACTIVE REGION SAFE OPERATING AREA



Note 1:

There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

4

FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – POWER DERATING




NPN
MJE240 thru MJE244
 PNP
MJE250 thru MJE254

COMPLEMENTARY SILICON POWER PLASTIC TRANSISTORS

... designed for low power audio amplifier and low-current, high-speed switching applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 80 \text{ Vdc (Min) – MJE240/2, MJE250/2}$
 $= 100 \text{ Vdc (Min) – MJE243/4, MJE253/4}$
- High DC Current Gain @ $I_C = 200 \text{ mAdc}$
 $h_{FE} = 40\text{-}200 \text{ – MJE240, MJE250}$
 $= 40\text{-}120 \text{ – MJE241, 243, MJE251, 253}$
 $= 25 \text{ (Min) – MJE242, 44, MJE252, 54}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.3 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$
- High Current Gain Bandwidth Product –
 $f_T = 40 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages
 $I_{CBO} = 100 \text{ nAdc (Max) @ Rated } V_{CB}$

**4 AMPERE
 POWER TRANSISTORS
 COMPLEMENTARY SILICON
 80, 100 VOLTS
 15 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJE240 MJE241 MJE242 MJE250 MJE251 MJE252	MJE243 MJE244 MJE253 MJE254	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}		7.0	Vdc
Collector Current – Continuous	I_C	4.0	8.0	Adc
Peak				
Base Current	I_B	1.0		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	15		Watts
Derate above 25°C		0.12		Watts/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.5		Watts
Derate above 25°C		0.012		Watts/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	8.34	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.4	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



STYLE 6
 PIN 1 CATHODE
 2. GATE
 3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 ϕ TYP		3 ϕ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–


**CASE 77-04
 TO-126**

MJE240 thru MJE244, NPN, MJE250 thru MJE254, PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (I _C = 10 mA, I _B = 0)	V _{CE(sus)}	80	—	Vdc
MJE240, MJE241, MJE242, MJE250, MJE251, MJE252 MJE243, MJE244 MJE253, MJE254		100	—	
Collector Cutoff Current (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	—	0.1	μA
(V _{CB} = 100 Vdc, I _E = 0)		—	0.1	
(V _{CE} = 80 Vdc, I _E = 0, T _C = 125°C)		—	0.1	mA
(V _{CE} = 100 Vdc, I _E = 0, T _C = 125°C)		—	0.1	
MJE240, MJE241, MJE242, MJE250, MJE251, MJE252, MJE243, MJE244, MJE253, MJE254				
Emitter Cutoff Current (V _{BE} = 7.0 Vdc, I _C = 0)	I _{EBO}	—	0.1	μA
ON CHARACTERISTICS				
DC Current Gain (I _C = 200 mA, V _{CE} = 1.0 Vdc)	h _{FE}	40	200	—
MJE240, MJE250 MJE241, MJE251, } MJE243, MJE253 } MJE242, MJE252, } MJE244, MJE254 }		40	120	
(I _C = 1.0 A, V _{CE} = 1.0 Vdc)		25	—	
(I _C = 1.0 A, V _{CE} = 1.0 Vdc)		20	—	
(I _C = 2.0 A, V _{CE} = 1.0 Vdc)		10	—	
(I _C = 2.0 A, V _{CE} = 1.0 Vdc)		15	—	
Collector-Emitter Saturation Voltage (I _C = 500 mA, I _B = 50 mA)	V _{CE(sat)}	—	0.3	Vdc
(I _C = 1.0 A, I _B = 100 mA)		—	0.6	
(I _C = 2.0 A, I _B = 200 mA)		—	0.8	
All Types MJE241, MJE251, } MJE243, MJE253 } MJE240, MJE250 }				
Base-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 200 mA)	V _{BE(sat)}	—	1.8	Vdc
Base-Emitter On Voltage (I _C = 500 mA, V _{CE} = 1.0 Vdc)	V _{BE(on)}	—	1.5	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 100 mA, V _{CE} = 10 Vdc, f _{test} = 10 MHz)	f _T	40	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	50	pF
MJE240/MJE244 MJE250/MJE254		—	70	


FIGURE 2 – SWITCHING TIME TEST CIRCUIT



D₁ MUST BE FAST RECOVERY TYPE, eg.
 MBD5300 USED ABOVE I_B ~ 100 mA
 MSD6100 USED BELOW I_B ~ 100 mA

FOR PNP TEST CIRCUIT, REVERSE ALL POLARITIES

FIGURE 3 – TURN-ON TIME



MJE240 thru MJE244, NPN,
MJE250 thru MJE254, PNP

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor - average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



MJE240 thru MJE244, NPN,
MJE250 thru MJE254, PNP

NPN
MJE240 thru MJE244




FIGURE 8 - DC CURRENT GAIN

PNP
MJE250 thru MJE254




FIGURE 9 - "ON" VOLTAGES







FIGURE 10 - TEMPERATURE COEFFICIENTS



MJE340 (SILICON)

PLASTIC MEDIUM POWER NPN SILICON TRANSISTOR


... useful for high-voltage general purpose applications.

- Suitable for Transformerless, Line-Operated Equipment
- Thermopad Construction Provides High Power Dissipation Rating for High Reliability

0.5 AMPERE POWER TRANSISTOR

NPN SILICON

300 VOLTS
20 WATTS



4

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	300	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current — Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	$V_{CEO(sus)}$	300	—	Vdc
Collector Cutoff Current ($V_{CB} = 300 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	100	μAdc
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	100	μAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 50 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	30	240	—
---	----------	----	-----	---



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

FIGURE 1 - POWER TEMPERATURE DERATING






FIGURE 2 - "ON" VOLTAGES



ACTIVE-REGION SAFE OPERATING AREA


FIGURE 3 - MJE340



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 4 - DC CURRENT GAIN



MJE341 (SILICON)

MJE344

PLASTIC NPN SILICON MEDIUM-POWER TRANSISTORS

... useful for medium voltage applications requiring high f_T such as converters and extended range amplifiers.


**0.5 AMPERE
POWER TRANSISTORS
NPN SILICON
150-200 VOLTS
20 WATTS**

MAXIMUM RATINGS



Rating	Symbol	MJE341	MJE344	Unit
Collector-Emitter Voltage	V_{CEO}	150	200	Vdc
Collector-Base Voltage	V_{CB}	175	200	Vdc
Emitter-Base Voltage	V_{EB}	3.0	5.0	Vdc
Collector Current - Continuous	I_C	← 500 →		mAdc
Base Current	I_B	← 250 →		mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20	0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C}/\text{W}$



4



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	2.16	2.41	0.085	0.095
J	0.38	0.64	0.015	0.025
K	15.37	16.64	0.605	0.655
M	30° TYP		30° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-03
TO-126

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	MJE341 MJE344	$V_{CE0(sus)}$	150 200	— —	Vdc
Collector Cutoff Current ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$)	MJE341 MJE344	I_{CEO}	— —	1.0 1.0	mAdc
Collector Cutoff Current ($V_{CB} = 175 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 200 \text{ Vdc}$, $I_E = 0$)	MJE341 MJE344	I_{CBO}	— —	0.3 0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}$, $I_C = 0$) ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)	MJE341 MJE344	I_{EBO}	— —	0.1 0.1	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 10 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 150 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	MJE341 MJE341 MJE344 MJE341	h_{FE}	20 25 30 20	— 200 300 —	—
Collector-Emitter Saturation Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 5.0 \text{ mAdc}$) ($I_C = 150 \text{ mAdc}$, $I_B = 15 \text{ mAdc}$)	MJE344 MJE341	$V_{CE(sat)}$	— —	1.0 2.3	Vdc
Base-Emitter On Voltage ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		$V_{BE(on)}$	—	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50 \text{ mAdc}$, $V_{CE} = 25 \text{ Vdc}$, $f = 10 \text{ MHz}$)		f_T	15	—	MHz
Output Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		C_{ob}	—	15	pF
Small-Signal Current Gain ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	25	—	—

FIGURE 2 — DC CURRENT GAIN





FIGURE 3 — "ON" VOLTAGES



MJE350 (SILICON)


PLASTIC MEDIUM POWER PNP SILICON TRANSISTOR

... designed for use in line-operated applications such as low power, line-operated series pass and switching regulators requiring PNP capability.

- High Collector-Emitter Sustaining Voltage – $V_{CE(sus)} = 300 \text{ Vdc}$ @ $I_C = 1.0 \text{ mAdc}$
- Excellent DC Current Gain – $h_{FE} = 30\text{-}240$ @ $I_C = 50 \text{ mAdc}$
- Plastic Thermopad Package

0.5 AMPERE POWER TRANSISTOR PNP SILICON

300 VOLTS
20 WATTS



4

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	300	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current – Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	300	–	Vdc
Collector Cutoff Current ($V_{CB} = 300 \text{ Vdc}, I_E = 0$)	I_{CBO}	–	100	μAdc
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	–	100	μAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 50 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	30	240	–
--	----------	----	-----	---



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3° TYP		3° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-04
TO-126

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – ACTIVE-REGION SAFE OPERATING AREA




FIGURE 4 – TEMPERATURE COEFFICIENTS





FIGURE 5 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MJE370 (SILICON)

PLASTIC MEDIUM-POWER PNP SILICON TRANSISTOR


... designed for use in general-purpose amplifiers and switching circuits. Recommended for use in 5 to 10 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain – $h_{FE} = 25$ (Min) @ $I_C = 1.0$ Adc
- Complementary to NPN MJE520

3 AMPERE POWER TRANSISTOR

PNP SILICON

30 VOLTS
25 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	30	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	3.0	A dc
– Peak		7.0	
Base Current – Continuous	I_B	2.0	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25 0.2	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	5.0	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------


OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mAdc, $I_B = 0$)	$V_{CEO(sus)}$	30	–	Vdc
Collector-Base Cutoff Current ($V_{CB} = 30$ Vdc, $I_E = 0$)	I_{CBO}	–	100	$\mu\text{A dc}$
Emitter-Base Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	–	100	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	h_{FE}	25	–	–
---	----------	----	---	---


(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	2.16	2.41	0.085	0.095
J	0.38	0.64	0.015	0.025
K	15.37	16.64	0.605	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-03
TO-126

FIGURE 1 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGE





FIGURE 4 - THERMAL RESPONSE




PLASTIC MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for use in general-purpose amplifier and switching circuits. Recommended for use in 5 to 20 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain – $h_{FE} = 40$ (Min) @ $I_C = 1.0$ Adc
- MJE371 is Complementary to NPN MJE521

4 AMPERE POWER TRANSISTORS PNP SILICON

40 VOLTS
40 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	4.0	Adc
– Peak		8.0	
Base Current – Continuous	I_B	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	40	Watts
Derate above 25°C		320	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.12	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------


OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mAdc, $I_B = 0$)	$V_{CEO(sus)}$	40	–	Vdc
Collector-Base Cutoff Current ($V_{CB} = 40$ Vdc, $I_E = 0$)	I_{CBO}	–	100	μAdc
Emitter-Base Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	–	100	μAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	h_{FE}	40	–	–
---	----------	----	---	---

(1) Pulse Test: Pulse Width ≤ 300 μs Duty Cycle $\leq 2.0\%$.




STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-04
TO-126

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGE





FIGURE 4 — THERMAL RESPONSE



MJE520 (SILICON)

PLASTIC MEDIUM-POWER NPN SILICON TRANSISTOR

... designed for use in general-purpose amplifier and switching circuits. Recommended for use in 5 to 10 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain – $h_{FE} = 25$ (Min) @ $I_C = 1.0$ Adc
- Complementary to PNP MJE370

3 AMPERE POWER TRANSISTOR

NPN SILICON

30 VOLTS
25 WATTS

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	30	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	3.0	Adc
– Peak		7.0	
Base Current – Continuous	I_B	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25 0.2	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	5.0	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------



OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mAdc, $I_B = 0$)	$V_{CEO(sus)}$	30	–	Vdc
Collector-Base Cutoff Current ($V_{CB} = 30$ Vdc, $I_E = 0$)	I_{CBO}	–	100	μAdc
Emitter-Base Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	–	100	μAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	h_{FE}	25	–	–
---	----------	----	---	---


(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	2.16	2.41	0.085	0.095
J	0.38	0.64	0.015	0.025
K	15.37	16.64	0.605	0.655
M	30 TYP		30 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-03
TO-126

FIGURE 1 ACTIVE-REGION SAFE OPERATING AREA



The data of Figure 1 based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $(T_{J(pk)} \leq 150^{\circ}\text{C})$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C \cdot V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

4

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGE





FIGURE 4 - THERMAL RESPONSE



PNP
MJE700 thru MJE703

NPN
MJE800 thru MJE803


**PLASTIC MEDIUM-POWER
 COMPLEMENTARY SILICON TRANSISTORS**

... designed to replace discrete driver and output stages in complementary audio amplifier applications.

- High DC Current Gain –
 $h_{FE} = 750$ (Min) @ $I_C = 1.5$ and 2.0 Adc
- Monolithic Construction
- Three Lead Design – Emitter-Base Resistors to Limit Leakage Multiplication are Built in.

**4.0 AMPERE
 DARLINGTON
 POWER TRANSISTORS
 COMPLEMENTARY SILICON**

**60-80 VOLTS
 40 WATTS**



4



MAXIMUM RATINGS

Rating	Symbol	MJE700 MJE701 MJE800 MJE801	MJE702 MJE703 MJE802 MJE803	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current	I_C	4.0		Adc
Base Current	I_B	0.1		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	0.32	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperating Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.13	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER DERATING



STYLE 6
 PIN 1. CATHODE
 2. GATE
 3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04

When mounting the device, torque not to exceed 6.0 in.-lb.

If lead bending is required, use suitable clamps or other supports between transistor case and point of bend.

MJE700 thru MJE703PNP/ MJE800 thru MJE803NPN

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 80 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	100 100	μAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } BV_{CEO}$, $I_E = 0$) ($V_{CB} = \text{Rated } BV_{CEO}$, $I_E = 0$, $T_C = 100^\circ\text{C}$)	I_{CBO}	— —	100 500	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2.0	μA

ON CHARACTERISTICS (1)


DC Current Gain ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 750	— —	—
Collector-Emitter Saturation Voltage ($I_C = 1.5 \text{ Adc}$, $I_B = 30 \text{ mAdc}$) ($I_C = 2.0 \text{ Adc}$, $I_B = 40 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.5 2.8	Vdc
Base-Emitter On Voltage ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	— —	2.5 2.5	Vdc

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	1.0	—	—
---	------------	-----	---	---

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


FIGURE 2 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; e.g., the transistor must not be subjected to greater dissipation than the curves indicate.

At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 3 — DARLINGTON CIRCUIT SCHEMATIC



MJE1290 MJE1291 PNP (SILICON)

MJE1660 MJE1661 NPN

COMPLEMENTARY SILICON MEDIUM-POWER TRANSISTORS

... designed for use in power amplifier and switching applications.

- High Collector Current –
 $I_C = 15 \text{ A dc}$
- High DC Current Gain –
 $h_{FE} = 10 \text{ (Min) @ } I_C = 15 \text{ A dc}$


MAXIMUM RATINGS

Rating	Symbol	MJE1290 MJE1660	MJE1291 MJE1661	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	Vdc
Collector-Base Voltage	V_{CB}	40	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current-Continuous	I_C	15		Adc
Base Current	I_B	5.0		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	90		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.39	$^\circ\text{C/W}$

FIGURE 1 – POWER TEMPERATURE DERATING CURVE




15 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

40-60 VOLTS
90 WATTS



4



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

CASE 90-05

TO-18

When mounting the device, torque not to exceed 8.0 in.-lb.

If lead bending is required, use suitable clamps or other supports between transistor case and point of bend.

MJE1290, MJE1291 PNP/MJE1660, MJE1661 NPN

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	40 60	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	1.0	mA _{dc}
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $V_{BE} = 0$) ($V_{CE} = 60 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	— —	0.7 0.7	mA _{dc}
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— —	0.7 0.7	mA _{dc}
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_E = 0$)	I_{EBO}	—	1.0	mA _{dc}

ON CHARACTERISTICS


DC Current Gain (1) ($I_C = 5.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 15 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	20 10	100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 15 \text{ A}$, $I_B = 1.5 \text{ A}$)	$V_{CE(sat)}$	—	1.8	Vdc
Base-Emitter on Voltage (1) ($I_C = 15 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	f_T	3.0	—	MHz
Small-Signal Current Gain ($I_C = 1.0 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	25	—	—

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$. Duty Cycle $\leq 2.0\%$.

FIGURE 2 — DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

NPN SILICON RF POWER TRANSISTOR

... this device is designed for use in large signal R.F. output amplifier stages in communications equipment operating to 50 MHz. This device is specifically tested for use at 27 MHz in Citizen Band equipment.

- Withstands Open and Short Circuit Load in AM Operation
- Specified 12 V, 27 MHz Characteristics
Output Power = 4 W (CW)
Minimum Efficiency = 60% (CW)

4 W (CW) -27 MHz

RF POWER TRANSISTOR

NPN SILICON



4


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage ($R_{BE} = 150 \Omega$)	V_{CER}	75	Vdc
Collector-Base Voltage	V_{CBO}	75	Vdc
Emitter-Base Voltage	V_{EBO}	4.0	Vdc
Collector Current - Peak (1)	I_C	3.0	Adc
Total Power Dissipation @ $T_C = 50^\circ C$ Derate Above $50^\circ C$	P_D	10 100	Watts mW/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	10	$^\circ C/W$

(1) Pulse Width ≤ 20 ms, Duty Cycle $\leq 50\%$



STYLE 1.
PIN 1 BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.38	0.55	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.75	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

CASE 221A-02
TO-220 AB


MJE1909

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	10	μA
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 10 \text{ V}$)	h_{FE}	20	150	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	$V_{CE(sat)}$	—	0.6	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 150 \text{ mA}$, $V_{CE} = 10 \text{ V}$, $f = 100 \text{ MHz}$)	f_T	100	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	—	70	pF
FUNCTIONAL TESTS (Figure 1)				
Output Power ($V_{CC} = 12 \text{ V}$, $f = 27 \text{ MHz}$, $P_{in} = 0.2 \text{ W}$)	P_o	4.0	—	Watts
Collector Efficiency ($V_{CC} = 12 \text{ V}$, $f = 27 \text{ MHz}$, $P_{in} = 0.2 \text{ W}$)	η	60	—	%

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$

FIGURE 1 – TEST CIRCUIT SCHEMATIC



C2, C3: $\sim 110 \text{ pF}$ Variable Capacitor
 C1, C4: $\sim 75 \text{ pF}$ Variable Capacitor
 L1: 0.15 to 0.22 μH , $Q \approx 5$
 L2: 0.46 μH , $Q \approx 5$

MJE2360T

MJE2361T

NPN SILICON HIGH-VOLTAGE TRANSISTOR

... useful for general-purpose, high voltage applications requiring high f_T .

- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 350 \text{ Vdc}$ (Min) @ $I_C = 2.5 \text{ mAdc}$
- DC Current Gain –
 $h_{FE} = 40$ (Min) @ $I_C = 100 \text{ mAdc}$ – MJE2361T
- Current-Gain-Bandwidth Product –
 $f_T = 10 \text{ MHz}$ (Typ) @ $I_C = 50 \text{ mAdc}$


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	350	Vdc
Collector-Base Voltage	V_{CB}	375	Vdc
Emitter-Base Voltage	V_{EB}	6.0	Vdc
Collector Current – Continuous	I_C	0.5	Adc
Base Current	I_B	0.25	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	30 0.24	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.167	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



0.5 AMPERE POWER TRANSISTORS NPN SILICON

350 VOLTS
30 WATTS



STYLE 1.
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

NOTE.
1. DIM. L & H APPLIES
TO ALL LEADS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.85	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

CASE 221A-02
(TO-220 AB)

MJE2360T , MJE2361T

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage(1) ($I_C = 2.5 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	350	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 250 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	—	0.25	mAdc
Collector Cutoff Current ($V_{CE} = 375 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$)	I_{CEX}	—	—	0.5	mAdc
Collector Cutoff Current ($V_{CB} = 375 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	0.1	mAdc

ON CHARACTERISTICS (1)


DC Current Gain ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	MJE2360T MJE2361T	h_{FE}	25 50	— —	200 250	—
($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	MJE2360T MJE2361T		15 40	— —	— —	
Collector-Emitter Saturation Voltage ($I_C = 100 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$)		$V_{CE(sat)}$	—	—	1.5	Vdc
Base-Emitter On Voltage ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		$V_{BE(on)}$	—	—	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain Bandwidth Product ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)		f_T	—	10	—	MHz
Output Capacitance ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		C_{ob}	—	20	—	pF

(1) Pulse Test Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 20\%$.

FIGURE 2 — DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

NPN
MJE2801, MJE2801T
PNP
MJE2901, MJE2901T

**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**

... for use as an output device in complementary audio amplifiers up to 35-Watts music power per channel.

- o High DC Current Gain — $h_{FE} = 25-100 @ I_C = 3.0 \text{ A}$
- o Choice of Packages — MJE2801, 2901 — TO-225AB (TO-127)
MJE2801T, 2901T — TO-220AB

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	10	Adc
Base Current	I_B	5.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ MJE2801, 2901 MJE2801T, 2901T Derate above 25°C MJE2801, 2901 MJE2801T, 2901T	P_{DT}	90 75 0.72 0.6	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case MJE2801, 2901 MJE2801T, 2901T	θ_{JC}	1.39 1.67	$^\circ\text{C}/\text{W}$

† Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 200 \text{ mA dc}, I_B = 0$)	BV_{CEO}	60	—	Vdc
Collector-Cutoff Current ($V_{CB} = 60 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0, T_C = 150^\circ\text{C}$)	I_{CBO}	—	0.1 2.0	mAdc
Emitter Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 3.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	—
Base-Emitter Voltage ($I_C = 3.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	V_{BE}	—	1.4	Vdc

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.
† Trademark of Motorola Inc.

**10 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS**


**60 VOLTS
75, 90 WATTS**



STYLE 2
PIN 1 EMITTER
PIN 2 COLLECTOR
PIN 3 BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.13	16.38	0.595	0.645
D	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22	BSC	0.166	BSC
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.585	0.645
EA	90	TV	—	—
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

MJE2801 CASE 90-05
MJE2901 TO-225AB
(TO-127)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.585	0.620
B	9.55	10.29	0.380	0.405
C	4.05	4.82	0.160	0.190
D	0.64	0.99	0.025	0.035
F	3.51	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	—	0.045	—

STYLE 1
PIN 1 BASE
PIN 2 COLLECTOR
PIN 3 EMITTER
PIN 4 COLLECTOR


NOTE
1 DIM L & H APPLIES TO ALL LEADS

MJE2801T
MJE2901T

CASE 221A-02
TO-220AB

MJE2801/MJE2801T NPN, MJE2901/MJE2901T PNP

FIGURE 1 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – POWER DERATING






FIGURE 4 – "ON" VOLTAGES



MJE2955, MJE2955T PNP (SILICON)

MJE3055, MJE3055T NPN

COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 10 Amperes
- High Current Gain — Bandwidth Product —
 $f_T = 2.0 \text{ MHz (Min) @ } I_C = 500 \text{ mA}$
- Choice of Packages — MJE3055, MJE2955 — TO-225AB (TO-127)
MJE3055T, MJE2955T — TO-220AB

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	60	Vdc
Collector-Base Voltage	V_{CB}	70	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current	I_C	10	Adc
Base Current	I_B	6.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$P_{D\uparrow}$		Watts
MJE3055, MJE2955		90	W/°C
MJE3055T, MJE2955T		75	W/°C
Derate above 25°C			
MJE3055, MJE2955		0.72	W/°C
MJE3055T, MJE2955T		0.6	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}		°C/W
MJE3055, MJE2955		1.39	
MJE3055T, MJE2955T		1.67	

†Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$. T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See AN 415A)


10 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60 VOLTS
75, 90 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.03	1.24	0.041	0.049
F	3.51	3.76	0.138	0.148
G	4.22	BSC	0.166	BSC
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
L	90° TYP		90° TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO 225AB
(TO-127)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.20	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
Q	2.04	2.79	0.080	0.110
S	1.14	1.38	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	—	0.045	—

STYLE 1
PIN 1 BASE
PIN 2 COLLECTOR
PIN 3 EMITTER
PIN 4 COLLECTOR

NOTE 1 DIM L & H APPLIES TO ALL LEADS

MJE2955T
MJE3055T

CASE 221A-02
TO 220AB

MJE2955, MJE2955T, PNP, MJE3055, MJE3055T, NPN

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mAdc, I _B = 0)	V _{CEO(sus)}	60	—	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0)	I _{CEO}	—	700	μAdc
Collector Cutoff Current (V _{CE} = 70 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 70 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEx}	—	1.0 5.0	mAdc
Collector Cutoff Current (V _{CB} = 70 Vdc, I _E = 0) (V _{CB} = 70 Vdc, I _E = 0, T _C = 150°C)	I _{CBO}	—	1.0 10	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	5.0	mAdc
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 4.0 Adc, V _{CE} = 4.0 Vdc) (I _C = 10 Adc, V _{CE} = 4.0 Vdc)	h _{FE}	20 5.0	100 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 4.0 Adc, I _B = 0.4 Adc) (I _C = 10 Adc, I _B = 3.3 Adc)	V _{CE(sat)}	—	1.1 8.0	Vdc
Base-Emitter On Voltage (1) (I _C = 4.0 Adc, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	1.8	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (I _C = 500 mAdc, V _{CE} = 10 Vdc, f = 500 kHz)	f _T	2.0	—	MHz

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 — DC CURRENT GAIN






FIGURE 3 — POWER DERATING




MJE2955, 2955T

FIGURE 4 — "ON" VOLTAGES



MJE3055, 3055T



MJE3300 MJE3301 MJE3302 NPN

MJE3310 MJE3311 MJE3312 PNP


PLASTIC DARLINGTON COMPLEMENTARY SILICON ANNULAR POWER TRANSISTORS

... designed for general-purpose amplifier and high-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2000$ (Typ) @ $I_C = 1.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 10 mAdc
 $V_{CE(sus)} = 40$ Vdc (Min) – MJE3310/MJE3300
 $= 60$ Vdc (Min) – MJE3311/MJE3301
 $= 80$ Vdc (Min) – MJE3312/MJE3302
- Reverse Voltage Protection Diode
- Pinout Compatible with TO-220 Package
- Monolithic Construction with Built-In Base-Emitter Output Resistor
- Thermopad II Construction With Hard Solder for High Reliability

DARLINGTON 4-AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

**40, 60, 80 VOLTS
15 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJE3310 MJE3300	MJE3311 MJE3301	MJE3312 MJE3302	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	4.0			Adc
Peak		6.0			
Base Current	I_B	100			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	15			Watts
Derate above 25°C		0.12			$\text{W}/^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.5			Watts
Derate above 25°C		0.012			$\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	8.33	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	83.3	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	2.16	2.41	0.085	0.095
J	0.38	0.64	0.015	0.025
K	15.37	16.64	0.605	0.655
M	3 rd TYP		3 rd TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-03
TO-126

MJE3300, MJE3301, MJE3302 NPN MJE3310, MJE3311, MJE3312 PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 10 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	40 60 80	—	Vdc
Collector-Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	100 100 100	μAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CE(sus)}$, $I_E = 0$) ($V_{CB} = \text{Rated } V_{CE(sus)}$, $I_E = 0$, $T_C = 100^\circ\text{C}$)	I_{CBO}	— —	1.0 100	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	μAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	1000 750	—	—
Collector-Emitter Saturation Voltage ($I_C = 1.5 \text{ Adc}$, $I_B = 6.0 \text{ mAdc}$)	$V_{CE(sat)}$	—	1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.5 \text{ Adc}$, $I_B = 6.0 \text{ mAdc}$)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.5	Vdc
Output Diode Voltage Drop ($I_{EC} = 2.0 \text{ Adc}$)	V_{EC}	—	2.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	f_T	20	—	MHz

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA




FIGURE 3 – TYPICAL DC CURRENT GAIN






FIGURE 4 – DARLINGTON CIRCUIT SCHEMATIC



MJE3439 (SILICON)

MJE3440


NPN SILICON HIGH-VOLTAGE POWER TRANSISTORS

... designed for use in line-operated equipment requiring high f_T .

- High DC Current Gain –
 $h_{FE} = 40-160 @ I_C = 20 \text{ mAdc}$
- Current-Gain-Bandwidth Product –
 $f_T = 15 \text{ MHz (Min) @ } I_C = 10 \text{ mAdc}$
- Low Output Capacitance –
 $C_{ob} = 10 \text{ pF (Max) @ } f = 1.0 \text{ MHz}$

0.3 AMPERE NPN SILICON POWER TRANSISTORS

250-350 VOLTS
15 WATTS





MAXIMUM RATINGS

Rating	Symbol	MJE3439	MJE3440	Unit
Collector-Emitter Voltage	V_{CEO}	350	250	Vdc
Collector-Base Voltage	V_{CB}	450	350	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →		Vdc
Collector Current – Continuous	I_C	← 0.3 →		Adc
Base Current	I_B	← 150 →		mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 15 →		Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	8.33	$^\circ\text{C/W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



STYLE 1

PIN 1. EMITTER
2. COLLECTOR
3. BASE


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30° TYP		30° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 5.0 \text{ mAdc}$, $I_B = 0$) ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	MJE3439 MJE3440	$V_{CE0(sus)}$	350 250	Vdc
Collector Cutoff Current ($V_{CE} = 300 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$)	MJE3439 MJE3440	I_{CEO}	— 20 50	μAdc
Collector Cutoff Current ($V_{CE} = 450 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 300 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$)	MJE3439 MJE3440	I_{CEX}	— 500 500	μAdc
Collector Cutoff Current ($V_{CB} = 350 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 250 \text{ Vdc}$, $I_E = 0$)	MJE3439 MJE3440	I_{CBO}	— 20 20	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	— 20	μAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 2.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 20 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		h_{FE}	30 40	—
Collector-Emitter Saturation Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 4.0 \text{ mAdc}$)		$V_{CE(sat)}$	— 0.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 4.0 \text{ mAdc}$)		$V_{BE(sat)}$	— 1.3	Vdc
Base-Emitter On Voltage ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		$V_{BE(on)}$	— 0.8	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 10 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 5.0 \text{ MHz}$)		f_T	15	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)		C_{ob}	— 10	pF
Small-Signal Current Gain ($I_C = 5.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	25	—

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

MJE13002

MJE13003

Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE13002 and MJE13003 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:


- Reverse Biased SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 0.5 to 1.5 Amp, 25 and 100°C ... $t_c @ 1 \text{ A}, 100^\circ\text{C}$ is 290 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

1.5 AMPERE
NPN SILICON
POWER TRANSISTORS
300 and 400 VOLTS
40 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

4




MAXIMUM RATINGS

Rating	Symbol	MJE13002	MJE13003	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}	9		Vdc
Collector Current — Continuous	I_C	1.5		Adc
— Peak (1)	I_{CM}	3		Adc
Base Current — Continuous	I_B	0.75		Adc
— Peak (1)	I_{BM}	1.5		Adc
Emitter Current — Continuous	I_E	2.25		Adc
— Peak (1)	I_{EM}	4.5		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.4		Watts
Derate above 25°C		11.2		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	40		Watts
Derate above 25°C		320		
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.12	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	89	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle $\leq 10\%$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.56	0.020	0.025
F	2.92	3.18	0.115	0.125
G	2.31	2.45	0.091	0.097
H	2.15	2.41	0.085	0.095
J	0.38	0.64	0.015	0.025
K	15.37	16.64	0.605	0.655
M	35 TYP		35 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-03
TO-126

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mA}$, $I_B = 0$)	MJE13002 MJE13003	$V_{CEO(sus)}$	300 400	-- --	-- --	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)		I_{CEV}	-- --	-- --	1 5	mAdc
Emitter Cutoff Current ($V_{EB} = 9\text{ Vdc}$, $I_C = 0$)		I_{EBO}	--	--	1	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 1			Adc
---	-----------	--------------	--	--	-----

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 0.5\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$) ($I_C = 1\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$)	h_{FE}	8 5	-- --	40 25	--
Collector-Emitter Saturation Voltage ($I_C = 0.5\text{ Adc}$, $I_B = 0.1\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$) ($I_C = 1.5\text{ Adc}$, $I_B = 0.5\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	-- -- -- --	-- -- -- --	0.5 1 3 1	Vdc
Base-Emitter Saturation Voltage ($I_C = 0.5\text{ Adc}$, $I_B = 0.1\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	-- -- --	-- -- --	1 1.2 1.1	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product ($I_C = 100\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ MHz}$)	f_T	4	10	--	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	C_{ob}	--	21	--	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 125\text{ Vdc}$, $I_C = 1\text{ A}$, $I_{B1} = I_{B2} = 0.2\text{ A}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1\%$)	t_d	--	0.05	0.1 μs
Rise Time		t_r	--	0.5	1 μs
Storage Time		t_s	--	2	4 μs
Fall Time		t_f	--	0.4	0.7 μs
Inductive Load, Clamped (Table 1, Figure 13)					
Voltage Storage Time	$(I_C = 1\text{ A}$, $V_{clamp} = 300\text{ Vdc}$, $I_{B1} = 0.2\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	--	1.7	4 μs
Crossover Time		t_c	--	0.29	0.75 μs

(1) Pulse Test: Pulse width = 300 μs , Duty Cycle = 2%.

FIGURE 1 – FORWARD BIAS SAFE OPERATION AREA






FIGURE 2 – REVERSE BIAS SAFE OPERATING AREA



The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.

FIGURE 3 – FORWARD BIAS POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_J(\text{pk})$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse bias safe operating area data (Figure 2) is discussed in the designer's application section.

FIGURE 4 – THERMAL RESPONSE



4

FIGURE 5 – DC CURRENT GAIN




FIGURE 6 – COLLECTOR SATURATION REGION




FIGURE 7 – BASE-EMITTER VOLTAGE




FIGURE 8 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 9 – COLLECTOR CUTOFF REGION




FIGURE 10 – CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle $\leq 10\%$ $t_r, t_f \leq 10\text{ ns}$</p> <p>NOTE P_W and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~200 Turns) ± 20</p> <p>GAP for 30 mH/2A $L_{coil} = 50\text{ mH}$</p> <p>$V_{CC} = 20\text{ V}$ $V_{clamp} = 300\text{ Vdc}$</p>	<p>$V_{CC} = 125\text{ V}$ $R_C = 125\ \Omega$ D1 = 1N5820 or Equiv. $R_B = 47\ \Omega$</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_C pk)}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_C pk)}{V_{clamp}}$ <p>Test Equipment Scope-Tektronics 475 or Equivalent</p>	<p>$t_r, t_f < 10\text{ ns}$ Duty Cycle = 1.0% R_B and R_C adjusted for desired I_B and I_C</p>



DESIGNERS INFORMATION FOR APPLICATIONS AND SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use

condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during reverse turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-588, AN-719, AN-737, AN-752, AN-767 and Engineering Bulletin EB-39.

VOLTAGE REQUIREMENTS (continued)

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time does not exceed 10 μ s (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy

handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 1 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_f). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

4

RESISTIVE SWITCHING PERFORMANCE

FIGURE 11 – TURN-ON TIME




FIGURE 12 – TURN-OFF TIME




FIGURE 13 – INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 14 – TYPICAL INDUCTIVE SWITCHING WAVEFORMS
(at 300 V and 1 A with $I_{B1} = 0.2$ A and $V_{BE(off)} = 5.0$ V)




TABLE 2 – APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS













CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>A</p> <p>SERIES SWITCHING REGULATOR</p> 	 <p>Notes:</p> <p>① MJE13003 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13002 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>B</p> <p>RINGING CHOKE INVERTER</p> 	 <p>Notes:</p> <p>① MJE13003 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13002 Ratings are 100 V Lower.</p> <p>② See AN-569 For Pulse Power Derating Procedure</p>	
<p>C</p> <p>PUSH-PULL INVERTER/CONVERTER</p> 	 <p>Notes:</p> <p>① MJE13003 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13002 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>D</p> <p>SOLENOID DRIVER</p> 	 <p>Notes:</p> <p>① MJE13003 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13002 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	



TABLE 3 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I _C AMP	T _C °C	t _{sv} μs	t _{rv} μs	t _{fi} μs	t _{tj} μs	t _c μs
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28

NOTE: All Data Recorded in the Inductive Switching Circuit in Table 1

4

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CE}

t_{rv} = Voltage Rise Time, 10-90% V_{CE}

t_{fi} = Current Fall Time, 90-10% I_C

t_{tj} = Current Tail, 10-2% I_C

t_c = Crossover Time, 10% V_{CE} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{rv} + t_{fi} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

MJE13004

MJE13005

Designers' Data Sheet

SWITCHMODE^Δ SERIES NPN SILICON POWER TRANSISTORS


The MJE13004 and MJE13005 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:

- $V_{CE0(sus)}$ 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 2 to 4 Amp, 25 and 100°C
... t_c @ 3A, 100°C is 180 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information.

4 AMPERE NPN SILICON POWER TRANSISTORS

300 and 400 VOLTS
75 WATTS



Designer's Data for "Worst Case" Conditions

The Designers' Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

4


MAXIMUM RATINGS

Rating	Symbol	MJE13004	MJE13005	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}		9	Vdc
Collector Current — Continuous	I_C		4	Adc
— Peak (1)	I_{CM}		8	
Base Current — Continuous	I_B		2	Adc
— Peak (1)	I_{BM}		4	
Emitter Current — Continuous	I_E		6	Adc
— Peak (1)	I_{EM}		12	
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D		2	Watts
			16	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D		75	Watts
			600	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



STYLE 1:
PIN 1:
2. COLLECTOR
3. EMITTER
4. COLLECTOR

NOTE
1 DIM. L & H APPLIES
TO ALL LEADS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14		0.045	

CASE 221A-02
TO-220AB

^ΔTrademark of Motorola Inc.

MJE13004, MJE13005

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

*OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (I _C = 10 mA, I _B = 0)	MJE13004 MJE13005	V _{CEO(sus)}	300 400	— —	— —	V _{dc}
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)		I _{CEV}	— —	— —	1 5	mAdc
Emitter Cutoff Current (V _{EB} = 9 Vdc, I _C = 0)		I _{EBO}	—	—	1	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I _{S/b}		See Figure 1		
Clamped Inductive SOA with Base Reverse Biased	—		See Figure 2		

*ON CHARACTERISTICS

DC Current Gain (I _C = 1 Adc, V _{CE} = 5 Vdc) (I _C = 2 Adc, V _{CE} = 5 Vdc)	h _{FE}	10 8	— —	60 40	—
Collector-Emitter Saturation Voltage (I _C = 1 Adc, I _B = 0.2 Adc) (I _C = 2 Adc, I _B = 0.5 Adc) (I _C = 4 Adc, I _B = 1 Adc) (I _C = 2 Adc, I _B = 0.5 Adc, T _C = 100°C)	V _{CE(sat)}	— — — —	— — — —	0.5 0.6 1 1	V _{dc}
Base-Emitter Saturation Voltage (I _C = 1 Adc, I _B = 0.2 Adc) (I _C = 2 Adc, I _B = 0.5 Adc) (I _C = 2 Adc, I _B = 0.5 Adc, T _C = 100°C)	V _{BE(sat)}	— — —	— — —	1.2 1.6 1.5	V _{dc}

DYNAMIC CHARACTERISTICS


Current-Gain – Bandwidth Product (I _C = 500 mAdc, V _{CE} = 10 Vdc, f = 1 MHz)	f _T	4	—	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	65	—	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	V _{CC} = 125 Vdc, I _C = 2 A, I _{B1} = I _{B2} = 0.4 A, t _p = 25 μs, Duty Cycle ≤ 1%	t _d	—	0.025	0.1	μs
Rise Time		t _r	—	0.3	0.7	μs
Storage Time		t _s	—	1.7	3.5	μs
Fall Time		t _f	—	0.4	0.9	μs
Inductive Load, Clamped (Table 1, Figure 13)						
Voltage Storage Time	I _C = 2 A, V _{clamp} = 300 Vdc, I _{B1} = 0.4 A, V _{BE(off)} = 5 Vdc, T _C = 100°C	t _{sv}	—	0.9	2.3	μs
Crossover Time		t _c	—	0.32	0.9	μs

*Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown

FIGURE 2 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 3 – FORWARD BIAS POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_J(\text{pk})$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.

FIGURE 4 – TYPICAL THERMAL RESPONSE [$Z_{\theta JC}(t)$]



4

FIGURE 5 – DC CURRENT GAIN




FIGURE 6 – COLLECTOR SATURATION REGION




FIGURE 7 – BASE-EMITTER VOLTAGE




FIGURE 8 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 9 – COLLECTOR CUTOFF REGION




FIGURE 10 – CAPACITANCE




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING			RESISTIVE SWITCHING
TEST CIRCUITS			
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p>	<p>GAP for 200 μH/20A L_{coil} = 200 μH</p>	<p>V_{CC} = 20 V V_{clamp} = 300 Vdc</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain $I_{C(pk)}$</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$		<p>Test Equipment Scope — Tektronix 475 or Equivalent</p> <p>$t_r, t_f < 10$ ns Duty Cycle = 1.0% R_B and R_C adjusted for desired I_B and I_C</p>



APPLICATIONS INFORMATION FOR SWITCHMODE^Δ SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at I_C = I_{leakage} ≈ 0 in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use

condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-719, AN-737, AN-767, AN-752

TABLE 2 – APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS













CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>A</p> <p>SERIES SWITCHING REGULATOR</p> 	 <p>Notes:</p> <p>① MJE13005 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13004 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>B</p> <p>RINGING CHOKE INVERTER</p> 	 <p>Notes:</p> <p>① MJE13005 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13004 Ratings are 100 V Lower.</p> <p>② See AN-569 For Pulse Power Derating Procedure</p>	
<p>C</p> <p>PUSH-PULL INVERTER/CONVERTER</p> 	 <p>Notes:</p> <p>① MJE13005 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13004 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>D</p> <p>SOLENOID DRIVER</p> 	 <p>Notes:</p> <p>① MJE13005 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13004 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	



TABLE 3 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I _C AMP	T _C °C	t _{sv} ns	t _{rv} ns	t _{fi} ns	t _{ti} ns	t _c ns
2	25	600	70	100	80	180
	100	900	110	240	130	320
3	25	650	60	140	60	200
	100	950	100	330	100	350
4	25	550	70	160	100	220
	100	850	110	350	160	390

NOTE: All Data recorded in the inductive Switching Circuit in Table 1.

4

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{rv} + t_{fi} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

MJE13006

MJE13007

Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE13006 and MJE13007 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:

- $V_{CE0(sus)}$ 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 3 to 8 Amp, 25 and 100°C
... t_c @ 5A, 100°C is 136 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

MAXIMUM RATINGS


Rating	Symbol	MJE13006	MJE13007	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}	9		Vdc
Collector Current — Continuous	I_C	8		Adc
— Peak (1)	I_{CM}	16		
Base Current — Continuous	I_B	4		Adc
— Peak (1)	I_{BM}	8		
Emitter Current — Continuous	I_E	12		Adc
— Peak (1)	I_{EM}	24		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2	16	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	80	640	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$


(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.

8 AMPERE
NPN SILICON
POWER TRANSISTORS
300 and 400 VOLTS
80 WATTS



Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

NOTE
1. DIM. L & H APPLIES
TO ALL LEADS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	—	0.045	—

CASE 221A-02
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

***OFF CHARACTERISTICS**

Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mA}$, $I_B = 0$)	MJE13006	$V_{CEO(sus)}$	300	—	—	Vdc
	MJE13007		400	—	—	
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)		I_{CEV}	—	—	1	mAdc
			—	—	5	
Emitter Cutoff Current ($V_{EB} = 9\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 1			
Clamped Inductive SOA with Base Reverse Biased	—	See Figure 2			

***ON CHARACTERISTICS**

DC Current Gain ($I_C = 2\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 5\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	8	—	40	—
		6	—	30	
Collector-Emitter Saturation Voltage ($I_C = 2\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 2\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1	Vdc
		—	—	1.5	
		—	—	3	
		—	—	2	
Base-Emitter Saturation Voltage ($I_C = 2\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.2	Vdc
		—	—	1.6	
		—	—	1.5	

DYNAMIC CHARACTERISTICS


Current-Gain – Bandwidth Product ($I_C = 500\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ MHz}$)	f_T	4	—	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	C_{ob}	—	110	—	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 125\text{ Vdc}$, $I_C = 5\text{ A}$, $I_{B1} = I_{B2} = 1\text{ A}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1\%$)	t_d	—	0.05	0.1	μs
Rise Time		t_r	—	0.5	1	μs
Storage Time		t_s	—	1	3	μs
Fall Time		t_f	—	0.15	0.7	μs
Inductive Load, Clamped (Table 1, Figure 13)						
Voltage Storage Time	$(I_C = 5\text{ A}$, $V_{clamp} = 300\text{ Vdc}$, $I_{B1} = 1\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	0.86	2.3	μs
Crossover Time		t_c	—	0.14	0.7	μs

*Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.

FIGURE 2 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 3 – FORWARD BIAS POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_J(\text{pk})$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.

FIGURE 4 – TYPICAL THERMAL RESPONSE [$Z_{\theta JC}(t)$]



4

FIGURE 5 - DC CURRENT GAIN




FIGURE 6 - COLLECTOR SATURATION REGION




FIGURE 7 - BASE-EMITTER SATURATION VOLTAGE




FIGURE 8 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 9 - COLLECTOR CUTOFF REGION




FIGURE 10 - CAPACITANCE




TABLE 2 – APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS













CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>A</p> <p>SERIES SWITCHING REGULATOR</p> 	 <p>Notes:</p> <p>① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>B</p> <p>RINGING CHOKE INVERTER</p> 	 <p>Notes:</p> <p>① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower.</p> <p>② See AN-569 For Pulse Power Derating Procedure</p>	
<p>C</p> <p>PUSH-PULL INVERTER/CONVERTER</p> 	 <p>Notes:</p> <p>① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>D</p> <p>SOLENOID DRIVER</p> 	 <p>Notes:</p> <p>① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower.</p> <p>② See AN-569 for Pulse Power Derating Procedure.</p>	



TABLE 3 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I _C AMP	T _C °C	t _{SV} ns	t _{RV} ns	t _{FI} ns	t _{TI} ns	t _C ns
3	25	730	115	100	110	200
	100	1000	150	100	150	250
5	25	600	60	23	4	85
	100	860	84	50	10	136
8	25	650	25	26	4	42
	100	880	52	80	20	160

NOTE: All Data recorded in the inductive Switching Circuit in Table 1.

4

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{RV} = Voltage Rise Time, 10–90% V_{clamp}
- t_{FI} = Current Fall Time, 90–10% I_C
- t_{TI} = Current Tail, 10–2% I_C
- t_C = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{RV} + t_{FI} ≈ t_C. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>NOTE PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 μH/20A $L_{coil} = 200 \mu$H</p> <p>$V_{CC} = 20$ V $V_{clamp} = 300$ Vdc</p>	<p>$V_{CC} = 125$ V $R_C = 25 \Omega$ D1 = 1N5820 or Equiv $R_B = 10 \Omega$</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$	<p>$t_r, t_f < 10$ ns Duty Cycle = 1.0% R_B and R_C adjusted for desired I_B and I_C</p>

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use

condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-719, AN-737, AN-767, AN-752



VOLTAGE REQUIREMENTS (continued)

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time does not exceed 10 μ s (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy

handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 5 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_{ff}). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 11 – TURN-ON TIME




FIGURE 12 – TURN-OFF TIME




FIGURE 13 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 – TYPICAL INDUCTIVE SWITCHING WAVEFORMS (at 300 V and 8A with $I_{B1} = 1.6$ A and $V_{BE(off)} = 5$ V)



MJE13008 MJE13009

Designer's Data Sheet


SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJE13008 and MJE13009 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:

- $V_{CEO(sus)}$ 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 3 to 12 Amp, 25 and 100°C
... t_c @ 8 A, 100°C is 120 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

12 AMPERE
NPN SILICON
POWER TRANSISTORS
300 and 400 VOLTS
100 WATTS



Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


MAXIMUM RATINGS

Rating	Symbol	MJE13008	MJE13009	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}	9		Vdc
Collector Current — Continuous	I_C	12		A dc
Collector Current — Peak (1)	I_{CM}	24		A dc
Base Current — Continuous	I_B	6		A dc
Base Current — Peak (1)	I_{BM}	12		A dc
Emitter Current — Continuous	I_E	18		A dc
Emitter Current — Peak (1)	I_{EM}	36		A dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2	16	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100	800	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle $\leq 10\%$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.75	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

CASE 221A-02
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mA}$, $I_B = 0$)	MJE13008 MJE13009 $V_{CEO(sus)}$	300 400	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— —	— —	1 5	mAdc
Emitter Cutoff Current ($V_{EB} = 9\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 1			
Clamped Inductive SOA with Base Reverse Biased	—	See Figure 2			

***ON CHARACTERISTICS**

DC Current Gain ($I_C = 5\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 8\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	8 6	— —	40 30	
Collector-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$) ($I_C = 12\text{ Adc}$, $I_B = 3\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — — —	— — — —	1 1.5 3 2	Vdc
Base-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— — —	— — —	1.2 1.6 1.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product ($I_C = 500\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ MHz}$)	f_T	4	—	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	C_{ob}	—	180	—	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 125\text{ Vdc}$, $I_C = 8\text{ A}$, $I_{B1} = I_{B2} = 1.6\text{ A}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1\%$)	t_d	—	0.06	0.1	μs
Rise Time		t_r	—	0.45	1	μs
Storage Time		t_s	—	1.3	3	μs
Fall Time		t_f	—	0.2	0.7	μs
Inductive Load, Clamped (Table 1, Figure 13)						
Voltage Storage Time	$(I_C = 8\text{ A}$, $V_{clamp} = 300\text{ Vdc}$, $I_{B1} = 1.6\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	0.92	2.3	μs
Crossover Time		t_c	—	0.12	0.7	μs

*Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA






FIGURE 2 – REVERSE BIAS SWITCHING SAFE OPERATING AREA



The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.

FIGURE 3 – FORWARD BIAS POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.

FIGURE 4 – TYPICAL THERMAL RESPONSE [$Z_{\theta JC}(t)$]



4

FIGURE 5 - DC CURRENT GAIN




FIGURE 6 - COLLECTOR SATURATION REGION




FIGURE 7 - BASE-EMITTER SATURATION VOLTAGE




FIGURE 8 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 9 - COLLECTOR CUTOFF REGION




FIGURE 10 - CAPACITANCE




TABLE 2 – APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS













CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>A</p> <p>SERIES SWITCHING REGULATOR</p> 	 <p>Notes:</p> <p>① MJE13009 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower.</p> <p>② See AN-569 For Pulse Power Derating Procedure.</p>	
<p>B</p> <p>RINGING CHOKE INVERTER</p> 	 <p>Notes:</p> <p>① MJE13009 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower.</p> <p>② See AN-569 For Pulse Power Derating Procedure.</p>	
<p>C</p> <p>PUSH-PULL INVERTER/CONVERTER</p> 	 <p>Notes:</p> <p>① MJE13009 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower.</p> <p>② See AN-569 For Pulse Power Derating Procedure.</p>	
<p>D</p> <p>SOLENOID DRIVER</p> 	 <p>Notes:</p> <p>① MJE13009 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower.</p> <p>② See AN-569 For Pulse Power Derating Procedure.</p>	

TABLE 3 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I _C AMP	T _C °C	t _{sv} ns	t _{rv} ns	t _{fi} ns	t _{ti} ns	t _c ns
3	25	770	100	150	200	240
	100	1000	230	160	200	320
5	25	630	72	26	10	100
	100	820	100	55	30	180
8	25	720	55	27	2	77
	100	920	70	50	8	120
12	25	640	20	17	2	41
	100	800	32	24	4	54

NOTE: All Data recorded in the Inductive Switching Circuit In Table 1.

4

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{rv} + t_{fi} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle $\leq 10\%$ $t_r, t_f \leq 10$ ns</p> <p>NOTE PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	
CIRCUIT VALUES	<p>Coil Data, Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 μH/20A $L_{coil} = 200$ μH</p> <p>$V_{CC} = 20$ V $V_{clamp} = 300$ Vdc</p>	<p>$V_{CC} = 125$ V $R_C = 15$ Ω D1 = 1N5820 or Equiv $R_B = 5.6$ Ω</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>$t_r, t_f < 10$ ns Duty Cycle = 10% R_B and R_C adjusted for desired I_B and I_C</p>

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-719, AN-737, AN-767, AN-752

condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

VOLTAGE REQUIREMENTS (continued)

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time does not exceed 10 μ s (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy

handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 8 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_{fi}). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 11 – TURN-ON TIME




FIGURE 12 – TURN-OFF TIME




FIGURE 13 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 – TYPICAL INDUCTIVE SWITCHING WAVEFORMS (at 300 V and 12 A with $I_{B1} = 2.4$ A and $V_{BE(off)} = 5$ V)



NPN

PNP

MJE15028 MJE15029
MJE15030 MJE15031

Advance Information

**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**


... designed for use as high-frequency drivers in audio amplifiers.

- DC Current Gain Specified to 4.0 Amperes
 $h_{FE} = 40(\text{Min}) @ I_C = 3.0 \text{ Adc}$
 $= 20(\text{Min}) @ I_C = 4.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO}(\text{sus}) = 120 \text{ Vdc} (\text{Min}) - \text{MJE15028, MJE15029}$
 $= 150 \text{ Vdc} (\text{Min}) - \text{MJE15030, MJE15031}$
- High Current Gain – Bandwidth Product
 $f_T = 30 \text{ MHz} (\text{Min}) @ I_C = 500 \text{ mAdc}$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

8 AMPERE

**POWER TRANSISTORS
COMPLEMENTARY SILICON**

120-150 VOLTS
50 WATTS




MAXIMUM RATINGS

Rating	Symbol	MJE15028 MJE15029	MJE15030 MJE15031	Unit
Collector-Emitter Voltage	V_{CEO}	120	150	Vdc
Collector-Base Voltage	V_{CB}	120	150	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	8.0		Adc
Peak		16		
Base Current	I_B	2.0		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	50		Watts
		0.40		
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$



STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14		0.045	

CASE 221A-02
TO-220AB

This is advance information and specifications are subject to change without notice.

MJE15028, MJE15030 NPN/MJE15029, MJE15031 PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 10 \text{ mAdc}$, $I_B = 0$)	MJE15028, MJE15029 MJE15030, MJE15031	$V_{CE(sus)}$	120 150	– –	Vdc
Collector Cutoff Current ($V_{CE} = 120 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$)	MJE15028, MJE15029 MJE15030, MJE15031	I_{CEO}	– –	0.1 0.1	mAdc
Collector Cutoff Current ($V_{CB} = 120 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 150 \text{ Vdc}$, $I_E = 0$)	MJE15028, MJE15029 MJE15030, MJE15031	I_{CBO}	– –	10 10	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	–	10	μAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		h_{FE}	40 40 40 20	– – – –	–
DC Current Gain Linearity (V_{CE} From 2.0V to 20V, I_C From 0.1A to 3A) (NPN TO PNP)		h_{FE}		Typ 2 3	
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)		$V_{CE(sat)}$	–	0.5	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	–	1.0	Vdc
DYNAMIC CHARACTERISTICS					
Current Gain – Bandwidth Product (2) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)		f_T	30	–	MHz

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \bullet f_{test}$

4

MPS-U01 (SILICON)


MPS-U01A

NPN SILICON ANNULAR TRANSISTORS

... designed for complementary symmetry audio circuits to 5 Watts output.

- Excellent Current Gain Linearity – 1.0 mAdc to 1.0 Adc
- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.5 V_{dc}$ (Max) @ $I_C = 1.0 A_{dc}$
- Complements to PNP MPS-U51 and MPS-U51A
- Uniwatt Package for Excellent Thermal Properties – 1.0 Watt @ $T_A = 25^\circ C$

NPN SILICON AUDIO TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	MPS-U01	MPS-U01A	Unit
Collector-Emitter Voltage	V_{CEO}	30	40	Vdc
Collector-Base Voltage	V_{CB}	40	50	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ C$ Derate above $25^\circ C$	P_D	1.0	8.0	Watt mW/ $^\circ C$
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	10	80	Watts mW/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ C/W$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ C/W$

Uniwatt packages can be To-5 lead formed by adding -5 to the device title and tab formed for flush mounting by adding -1 to the device title.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U01,MPS-U01A

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) (I _C = 10 mAdc, I _B = 0)	MPS-U01 MPS-U01A	BV _{CEO}	30 40	— —	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μAdc, I _E = 0)	MPS-U01 MPS-U01A	BV _{CBO}	40 50	— —	Vdc
Emitter-Base Breakdown Voltage (I _E = 100 μAdc, I _C = 0)		BV _{EBO}	5.0	—	Vdc
Collector Cutoff Current (V _{CB} = 30 Vdc, I _E = 0) (V _{CB} = 40 Vdc, I _E = 0)	MPS-U01 MPS-U01A	I _{CBO}	— —	0.1 0.1	μAdc
Emitter Cutoff Current (V _{BE} = 3.0 Vdc, I _C = 0)		I _{EBO}	—	0.1	μAdc
ON CHARACTERISTICS(1)					
DC Current Gain (I _C = 10 mAdc, V _{CE} = 1.0 Vdc) (I _C = 100 mAdc, V _{CE} = 1.0 Vdc) (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)		h _{FE}	55 60 50	— — —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.1 Adc)		V _{CE(sat)}	—	0.5	Vdc
Base-Emitter On Voltage (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)		V _{BE(on)}	—	1.2	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product (I _C = 50 mAdc, V _{CE} = 10 Vdc, f = 20 MHz)		f _T	50	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)		C _{ob}	—	20	pF

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES





FIGURE 3 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

MPS - U02 (SILICON)

NPN SILICON ANNULAR AMPLIFIER TRANSISTOR

... designed for general-purpose, high-voltage amplifier and driver applications.


- High Power Dissipation - $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complement to PNP MPS-U52

NPN SILICON AMPLIFIER TRANSISTOR

4

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	800	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.0	Watt
Derate above 25°C		8.0	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	10	Watts
Derate above 25°C		80	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CEO}	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CBO}	60	-	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$)	I_{CBO}	-	100	nAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 150 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	50 50 30	- 300 -	-
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}, I_B = 15 \text{ mAdc}$)	$V_{CE(sat)}$	-	0.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}, I_B = 15 \text{ mAdc}$)	$V_{BE(sat)}$	-	1.3	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 20 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	100	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	-	20	pF



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
(COLLECTOR CONNECTED TO TAB)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

FIGURE 1 – NORMALIZED DC CURRENT GAIN




FIGURE 2 – COLLECTOR-EMITTER SATURATION VOLTAGE versus BASE CURRENT




FIGURE 3 – BASE-EMITTER VOLTAGE versus COLLECTOR CURRENT




FIGURE 4 – CAPACITANCE versus VOLTAGE




FIGURE 5 – CURRENT-GAIN-BANDWIDTH PRODUCT versus COLLECTOR CURRENT





FIGURE 6 – ACTIVE REGION DC SAFE OPERATING AREA



4


MPS-U03 MPS-U04

NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS

... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
 $BV_{CEO} = 180 \text{ Vdc (Min) @ } I_C = 1 \text{ mAdc} - \text{MPS-U04}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.5 \text{ Vdc (Max) @ } I_C = 200 \text{ mAdc}$
- High Power Dissipation –
 $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$

NPN SILICON AMPLIFIER TRANSISTORS




4

MAXIMUM RATINGS

Rating	Symbol	MPS-U03	MPS-U04	Unit
Collector-Emitter Voltage	V_{CEO}	120	180	Vdc
Collector-Base Voltage	V_{CB}	120	180	Vdc
Emitter-Base Voltage	V_{EB}		5	Vdc
Collector Current	I_C		1	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate Above 25°C	P_D	1	8	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate Above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" From Case for 10 Seconds	—	260		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
(COLLECTOR CONNECTED
TO TAB)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

Annular Semiconductors Patented by Motorola Inc.

MPS-U03, MPS-U04

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mA}$, $I_B = 0$)	MPS-U03 MPS-U04 BV_{CEO}	120 180	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A}$, $I_E = 0$)	MPS-U03 MPS-U04 BV_{CBO}	120 180	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A}$, $I_C = 0$)	BV_{EBO}	5.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 150 \text{ Vdc}$, $I_E = 0$)	MPS-U03 MPS-U04 I_{CBO}	— —	0.1 0.1	μA

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 10 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40	—	—
Collector-Emitter Saturation Voltage ($I_C = 200 \text{ mA}$, $I_B = 20 \text{ mA}$)	$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter On Voltage ($I_C = 200 \text{ mA}$, $V_{CE} = 1.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50 \text{ mA}$, $V_{CE} = 20 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	35	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	12	pF
Input Capacitance ($V_{BE} = 0.5 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)	C_{ib}	—	110	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 — CURRENT-GAIN — BANDWIDTH PRODUCT





FIGURE 2 — CAPACITANCE



TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 - DC CURRENT GAIN




FIGURE 4 - "ON" VOLTAGE




FIGURE 5 - COLLECTOR SATURATION REGION




FIGURE 6 - TEMPERATURE COEFFICIENTS




FIGURE 7 - COLLECTOR CHARACTERISTICS





FIGURE 8 - COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^{\circ}\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_{J(pk)}$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING



MPS - U05 (SILICON)

MPS - U06

NPN SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage –
 $V_{CE0} = 60 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U05}$
 $80 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U06}$
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complements to PNP MPS-U55 and MPS-U56

NPN SILICON AMPLIFIER TRANSISTORS




4

MAXIMUM RATINGS

Rating	Symbol	MPS-U05	MPS-U06	Unit
Collector-Emitter Voltage	V_{CE0}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	4.0		Vdc
Collector Current – Continuous	I_C	2.0		A dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0	8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U05, MPS-U06

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	60 80	— —	— —	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— —	— —	100 100	nAdc





ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	80 60 —	125 100 55	— — —	—
Collector-Emitter Saturation Voltage(1) ($I_C = 250 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$) ($I_C = 250 \text{ mAdc}$, $I_B = 25 \text{ mAdc}$)	$V_{CE(sat)}$	— —	0.18 0.1	0.4 —	Vdc
Base-Emitter On Voltage (1) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	0.74	1.2	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (1) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	50	150	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	6.0	12	pF

(1)Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MPS - U07 (SILICON)

NPN SILICON ANNULAR AMPLIFIER TRANSISTOR

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage – $V_{CE0} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complement to PNP MPS-U57


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

NPN SILICON AMPLIFIER TRANSISTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CEO}	100	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)	BV_{EBO}	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 80 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	—	100	nAdc
ON CHARACTERISTICS					
DC Current Gain (1) ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	60 30 —	110 65 33	— — —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 250 \text{ mAdc}, I_B = 10 \text{ mAdc}$) ($I_C = 250 \text{ mAdc}, I_B = 25 \text{ mAdc}$)	$V_{CE(sat)}$	— —	0.18 0.1	0.4 —	Vdc
Base-Emitter On Voltage (1) ($I_C = 250 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	0.76	1.2	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain-Bandwidth Product (1) ($I_C = 250 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	50	150	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	—	6.0	12	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES




FIGURE 3 — DC SAFE OPERATING AREA





FIGURE 4 — CURRENT-GAIN-BANDWIDTH PRODUCT



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MPS - U10 (SILICON)

NPN SILICON ANNULAR TRANSISTOR

... designed for high-voltage video and luminance output stages in TV receivers.

- High Collector-Emitter Breakdown Voltage – $V_{CE0} = 300 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.75 \text{ Vdc (Max) @ } I_C = 30 \text{ mAdc}$
- Low Collector-Base Capacitance – $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$

NPN SILICON HIGH VOLTAGE AMPLIFIER TRANSISTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.63	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	300	Vdc
Collector-Base Voltage	V_{CB}	300	Vdc
Emitter-Base Voltage	V_{EB}	6.0	Vdc
Collector Current – Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CEO}	300	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CBO}	300	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)	BV_{EBO}	6.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	0.2	μAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	0.1	μAdc

ON CHARACTERISTICS


DC Current Gain ($I_C = 1.0 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 30 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	25 40 40	— — —	—
Collector-Emitter Saturation Voltage ($I_C = 30 \text{ mAdc}, I_B = 3.0 \text{ mAdc}$)	$V_{CE(sat)}$	—	0.75	Vdc
Base-Emitter On Voltage ($I_C = 30 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	$V_{BE(on)}$	—	0.85	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (1) ($I_C = 10 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	45	—	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	—	3.0	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 1 — DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter second breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – CAPACITANCES




FIGURE 4 – CURRENT-GAIN-BANDWIDTH PRODUCT





FIGURE 5 – "ON" VOLTAGES



APPLICATIONS INFORMATION

The MPS-U10 is primarily designed for use in the R, G, and B output stages of color television receivers and with a high BV_{CE0} , it can supply the video amplitude requirements of any known system. The low feedback capacitance provides good video bandwidth with modest drive current requirements. Typical drive is from an emitter-follower with a 4.7 k emitter-resistor operated from a 20-Volt supply. It will, therefore, be operable directly from a number of available chroma demodulators. The low output capacitance of this device adds little to the total load capacitance, allowing improved bandwidth for a given collector load resistor. Two typical applications for the MPS-U10 are shown in Figures 6 and 7.

Device dissipation will reach approximately 1.6 Watts under worst-case signal conditions and some heat sinking is required. At an operating ambient temperature of 65°C, a thermal resistance $R_{\theta JA} = 150-65/1.6 = 53^{\circ}\text{C/W}$ will be required. The junction-to-case thermal resistance, $R_{\theta JC}$, of the device is 12.5°C/W, thus a heat

dissipator of 40.5°C/W, or lower, will be required. A black anodized 0.020" thick aluminum plate measuring 1" x 2" can be folded into a channel shape and formed with "feet" to snap into a printed circuit panel for support. This will provide the safety factor.

Used as a color difference output, where drive and bandwidth requirements are less severe, the MPS-U10 can be operated with 27 k ohm load resistors (worst-case dissipation would then be only 0.6 Watts). The device can, therefore, be operated as a color-difference output without any heat radiator in ambient temperatures to 150-0.6 (125) = 75°C.

In addition the safe operating area of the MPS-U10 will fill the requirements of the luminance output function with a total equivalent load of 5.0 kilohms. Worst-case dissipation can reach 3 Watts, this requires a total $R_{\theta JA}$ of 150-65/3 = 28.4°C/W. This 28.4°C/W means a heat dissipator of 15.9°C/W, (approximately 2" x 3" aluminum plate) will be required.

FIGURE 6 - MPS-U10 AS RGB OUTPUT WITH RGB INPUT





FIGURE 7 - MPS-U10 AS RGB OUTPUT, MATRIXING COLOR DIFFERENCE AND LUMINANCE INPUTS



MPS - U31 (SILICON)

NPN SILICON ANNULAR RF TRANSISTOR

... designed for use in Citizen-Band and other high-frequency communications equipment operating to 30 MHz. Higher breakdown voltages allow a high percentage of up-modulation in AM circuits. This device is designed to be used with the MPS8000 driver and the MPS8001 RF oscillator.

- Output Power = 3.5 W (Min) @ $V_{CC} = 13.6$ Vdc
- Power Gain = 11.5 dB (Min)
- High Collector-Emitter Breakdown Voltage – $BV_{CES} \geq 65$ Vdc
- DC Current Gain – Linear to 500 mAdc

3.5 W – 27 MHz

RF POWER OUTPUT TRANSISTOR

NPN SILICON




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CES}	65	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current – Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JA}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 150 \text{ mAdc}$, $V_{BE} = 0$)	BV_{CES}	65	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 1.0 \text{ mAdc}$, $I_C = 0$)	BV_{EBO}	3.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	0.01	mAdc
ON CHARACTERISTICS					
DC Current Gain (2) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	10	—	—	—
DYNAMIC CHARACTERISTICS					
Output Capacitance ($V_{CB} = 12 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	—	—	40	pF
FUNCTIONAL TEST (Figure 1)					
Common-Emitter Amplifier Power Gain ($P_{out} = 3.5 \text{ W}$, $V_{CC} = 13.6 \text{ Vdc}$, $f = 27 \text{ MHz}$)	G_{pE}	11.5	—	—	dB
Output Power ($P_{in} = 250 \text{ mW}$, $V_{CC} = 13.6 \text{ Vdc}$, $f = 27 \text{ MHz}$)	P_{out}	3.5	—	—	Watts
Collector Efficiency (3) ($P_{out} = 3.5 \text{ W}$, $V_{CC} = 13.6 \text{ Vdc}$, $f = 27 \text{ MHz}$)	η	—	70	—	%
Percentage Up-Modulation (4) ($f = 27 \text{ MHz}$)	—	—	85	—	%


- (1) Pulsed thru a 25 mH Inductor
- (2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$,
Duty Cycle $\leq 2.0\%$.

$$(3) \eta = \frac{R_F P_{out}}{(V_{CC}) (I_C)} \bullet 100$$

(4) Percentage Up-Modulation is measured in the test circuit (Figure 1) by setting the Carrier Power (P_C) to 3.5 Watts with $V_{CC} = 13.6 \text{ Vdc}$ and noting the power input. Then the Peak Envelope Power (PEP) is noted after doubling the original power input to simulate driver modulation (at a 25% duty cycle for thermal considerations) and raising the V_{CC} to 25 Vdc (to simulate the modulating voltage). Percentage Up-Modulation is then determined by the relation:

$$\text{Percentage Up-Modulation} = \left[\left(\frac{PEP}{P_C} \right)^{1/2} - 1 \right] \bullet 100$$

FIGURE 1 — 27 MHz TEST CIRCUIT



- C1, C2 9.0-180 pF ARCO 463 or Equivalent
- C3, C4 5.0-80 pF ARCO 462 or Equivalent
- C5 0.02 μF Ceramic Disc
- C6 0.1 μF Ceramic Disc
- RFC1 4 Turns #30 Enameled Wire Wound on Ferroxcube Bead Type 56-590-65/3B
- RFC2 26 Turns #22 Enameled Wire (2 Layers - 13 Turns Each Layer) $\frac{1}{4}$ " Inner Diameter
- L1 0.22 μH Molded Choke
- L2 0.68 μH Molded Choke

POWER OUTPUT

FIGURE 2 - $V_{CC} = 12.5 \text{ Vdc}$




FIGURE 3 - $V_{CC} = 13.6 \text{ Vdc}$




FIGURE 4 - CURRENT-GAIN - BANDWIDTH PRODUCT




FIGURE 5 - CAPACITANCE




FIGURE 6 - DC CURRENT GAIN




FIGURE 7 - ON VOLTAGES






FIGURE 8 – TYPICAL APPLICATION – 27 MHz CITIZEN-BAND TRANSMITTER




For complete information on this circuit, refer to Motorola Application Note, AN-596.

Case-(Tab)-to-Sink Thermal Resistances ($R_{\theta CS}$) for Common Mounting Methods

Condition	$R_{\theta CS}$ In $^{\circ}C/W$	Mounting Screw Torque (in./lbs.)
No Grease	4.25	5
With Dow-340 Thermal Compound	2.1	2
With Dow-340 and 2 mil Mica Washer	4.7	2
With 0.1" Chassis Block and Dow-340	2.4	5
With 0.1" Block, Dow-340 and 2 mil Mica Washer	4.9	5
With 0.062" Block and Dow-340	2.2	5
With 0.062" Block, Dow-340 and 2 mil Mica Washer	4.7	5

LEAD FORM AND MOUNTING INFORMATION FOR UNIWATT PACKAGE




Tab formed for flush mounting order as MPS-U31-1

NPN SILICON DARLINGTON AMPLIFIER TRANSISTOR

... designed for amplifier and driver applications.

- High DC Current Gain –
 $h_{FE} = 25,000$ (Min) @ $I_C = 200$ mAdc
 $15,000$ (Min) @ $I_C = 500$ mAdc
- Collector-Emitter Breakdown Voltage –
 $BV_{CES} = 40$ Vdc (Min) @ $I_C = 100$ μ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc @ $I_C = 1.0$ Adc
- Monolithic Construction for High Reliability
- Complement to PNP MPS-U95

NPN SILICON DARLINGTON TRANSISTOR



4


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(1)}$	40	Vdc
Collector-Emitter Voltage	V_{CES}	40	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	12	Vdc
Collector Current	I_C	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$

(1) Due to the monolithic construction of this device, breakdown voltages of both transistor elements are identical. BV_{CES} is tested in lieu of BV_{CEO} in order to avoid errors caused by noise pickup. The voltage measured during the BV_{CES} test is the BV_{CEO} of the output transistor.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U45

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (I _C = 100 μAdc, V _{BE} = 0)	V _{CES}	40	—	—	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μAdc, I _E = 0)	V _{CBO}	50	—	—	Vdc
Emitter-Base Breakdown Voltage (I _E = 10 μAdc, I _C = 0)	V _{EBO}	12	—	—	Vdc
Collector Cutoff Current (V _{CB} = 30 Vdc, I _E = 0)	I _{CBO}	—	—	100	nAdc
Emitter Cutoff Current (V _{EB} = 10 Vdc, I _C = 0)	I _{EBO}	—	—	100	nAdc

ON CHARACTERISTICS(1)

DC Current Gain (I _C = 200 mAdc, V _{CE} = 5.0 Vdc) (I _C = 500 mAdc, V _{CE} = 5.0 Vdc) (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	25,000 15,000 4,000	65,000 35,000 12,000	150,000 — —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 2.0 mAdc)	V _{CE(sat)}	—	1.2	1.5	Vdc
Base-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 2.0 mAdc)	V _{BE(sat)}	—	1.85	2.0	Vdc
Base-Emitter On Voltage (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)	V _{BE(on)}	—	1.7	2.0	Vdc

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain (1) (I _C = 200 mAdc, V _{CE} = 5.0 Vdc, f = 100 MHz)	h _{fe}	1.0	3.2	—	—
Collector Base Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	C _{cb}	—	2.5	6.0	pF

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

Uniwatt darlington transistors can be used in any number of low power applications, such as relay drivers, motor control and as general purpose amplifiers. As an audio amplifier these devices, when used as a complementary pair, can drive 3.5 watts into a 3.2 ohm speaker using a 14 volt supply with less than one per cent distortion. Because of the high gain the base drive requirement is as low as 1 mA in this application. They are also useful as power drivers for high current application such as voltage regulators.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – SMALL-SIGNAL CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – TEMPERATURE COEFFICIENT






FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

5-WATT AUDIO AMPLIFIER



- Q1 - MPS-A13 (DARLINGTON)
 - Q2 - MPS-A70
 - Q3 - MPS-A20
 - Q4 - MPS-U45
 - Q5 - MPS-U95
- } COMPLEMENTARY
} DARLINGTONS

MPS - U51


MPS - U51A

PNP SILICON ANNULAR TRANSISTORS

... designed for complementary symmetry audio circuits to 5 Watts output.

- Excellent Current Gain Linearity – 1.0 mAdc to 1.0 Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.7 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- Complements to NPN MPS-U01 and MPS-U01A
- Uniwatt Package for Excellent Thermal Properties –
 1.0 Watt @ $T_A = 25^\circ\text{C}$

PNP SILICON AUDIO TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	MPS-U51	MPS-U51A	Unit
Collector-Emitter Voltage	V_{CEO}	30	40	Vdc
Collector-Base Voltage	V_{CB}	40	50	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0	8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U51, MPS-U51A

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	MPS-U51 MPS-U51A	BV_{CEO}	30 40	—
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}$, $I_E = 0$)	MPS-U51 MPS-U51A	BV_{CBO}	40 50	—
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}$, $I_C = 0$)		BV_{EBO}	5.0	—
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$)	MPS-U51 MPS-U51A	I_{CBO}	— —	0.1 0.1
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	0.1

ON CHARACTERISTICS(1)

DC Current Gain ($I_C = 10 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	55 60 50	— — —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	$V_{CE(sat)}$	—	0.7	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.2	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	50	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	30	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES





FIGURE 3 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MPS - U52 (SILICON)

PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose amplifier and driver applications.

- Complement to NPN MPS-U02

PNP SILICON AMPLIFIER TRANSISTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	1.5	A dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}^{(1)}$	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mA dc}, I_B = 0$)	BV_{CEO}	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A dc}, I_E = 0$)	BV_{CBO}	60	-	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$)	I_{CBO}	-	100	nA dc

ON CHARACTERISTICS (2)


DC Current Gain ($I_C = 10 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 150 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 500 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	50 50 30	- 300 -	-
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ mA dc}, I_B = 15 \text{ mA dc}$)	$V_{CE(sat)}$	-	0.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 150 \text{ mA dc}, I_B = 15 \text{ mA dc}$)	$V_{BE(sat)}$	-	1.3	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 20 \text{ mA dc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	100	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	-	24	pF

(1) $R_{\theta JA}$ is measured with device soldered into a typical printed circuit board

(2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

4

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – DC SAFE OPERATING AREA




FIGURE 5 – CURRENT-GAIN BANDWIDTH PRODUCT





FIGURE 6 – CAPACITANCE



MPS - U55 (SILICON)

MPS - U56

PNP SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage –
 $BV_{CEO} = 60 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U55}$
 $80 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U56}$
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complements to NPN MPS-U05 and MPS-U06

PNP SILICON AMPLIFIER TRANSISTORS




4

MAXIMUM RATINGS

Rating	Symbol	MPS-U55	MPS-U56	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	4.0		Vdc
Collector Current – Continuous	I_C	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0	8.0	Watt mW/°C
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	°C/W
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	°C/W



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.38	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

Collector Connected
to Tab
CASE 152-02

MPS-U55, MPS-U56

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	60 80	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— —	— —	100 100	nAdc
ON CHARACTERISTICS					
DC Current Gain (1) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	80 50 —	160 130 80	— — —	—
Collector-Emitter Saturation Voltage(1) ($I_C = 250 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$) ($I_C = 250 \text{ mAdc}$, $I_B = 25 \text{ mAdc}$)	$V_{CE(sat)}$	— —	0.22 0.15	0.5 —	Vdc
Base-Emitter On Voltage (1) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	0.78	1.2	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain-Bandwidth Product (1) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	50	100	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	10	15	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 — DC CURRENT GAIN




FIGURE 3 — ACTIVE-REGION SAFE OPERATING AREA




FIGURE 2 — "ON" VOLTAGES





FIGURE 4 — CURRENT-GAIN-BANDWIDTH PRODUCT



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


MPS - U57 (SILICON)

PNP SILICON ANNULAR AMPLIFIER TRANSISTOR

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage – $BV_{CEO} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complement to NPN MPS-U07

AMPLIFIER TRANSISTOR PNP SILICON




4

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	2.0	A dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0\text{ mAdc}$, $I_B = 0$)	BV_{CEO}	100	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_C = 100\ \mu\text{Adc}$, $I_E = 0$)	BV_{EBO}	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 40\ \text{Vdc}$, $I_E = 0$)	I_{CBO}	—	—	100	nAdc





ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 50\ \text{mAdc}$, $V_{CE} = 1.0\ \text{Vdc}$) ($I_C = 250\ \text{mAdc}$, $V_{CE} = 1.0\ \text{Vdc}$) ($I_C = 500\ \text{mAdc}$, $V_{CE} = 1.0\ \text{Vdc}$)	h_{FE}	60 30 —	140 65 30	— — —	—
Collector-Emitter Saturation Voltage ($I_C = 250\ \text{mAdc}$, $I_B = 10\ \text{mAdc}$) ($I_C = 250\ \text{mAdc}$, $I_B = 25\ \text{mAdc}$)	$V_{CE(sat)}$	— —	0.24 0.15	0.5 —	Vdc
Base-Emitter On Voltage ($I_C = 250\ \text{mAdc}$, $V_{CE} = 5.0\ \text{Vdc}$)	$V_{BE(on)}$	—	0.78	1.2	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (1) ($I_C = 250\ \text{mAdc}$, $V_{CE} = 5.0\ \text{Vdc}$, $f = 100\ \text{MHz}$)	f_T	50	100	—	MHz
Output Capacitance ($V_{CB} = 10\ \text{Vdc}$, $I_E = 0$, $f = 100\ \text{kHz}$)	C_{ob}	—	10	15	pF

(1) Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MPS - U60 (SILICON)

PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose applications requiring high break-down voltages, low saturation voltages and low capacitance.

- Complement to NPN Type MPS-U10

PNP SILICON HIGH VOLTAGE TRANSISTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	300	Vdc
Collector-Base Voltage	V_{CB}	300	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ⁽¹⁾ ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CE0}	300	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CB0}	300	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{Adc}, I_C = 0$)	BV_{EB0}	5.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}, I_E = 0$)	I_{CBO}	-	0.2	μAdc
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	-	0.1	μAdc



ON CHARACTERISTICS

DC Current Gain (2) ($I_C = 1.0 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 30 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	25 30 30	-	-
Collector-Emitter Saturation Voltage ($I_C = 20 \text{ mAdc}, I_B = 2.0 \text{ mAdc}$)	$V_{CE(sat)}$	-	0.75	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ mAdc}, I_B = 2.0 \text{ mAdc}$)	$V_{BE(sat)}$	-	0.9	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 10 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	60	-	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	-	8.0	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



STYLE 1.
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - CAPACITANCES




FIGURE 3 - CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 4 - "ON" VOLTAGES





FIGURE 5 - DC SAFE OPERATING AREA




MPS - U95 (SILICON)

PNP SILICON DARLINGTON AMPLIFIER TRANSISTOR

... designed for amplifier and driver applications.

- High DC Current Gain –
 $h_{FE} = 25,000$ (Min) @ $I_C = 200$ mAdc
 $15,000$ (Min) @ $I_C = 500$ mAdc
- Collector-Emitter Breakdown Voltage –
 $BV_{CES} = 40$ Vdc (Min) @ $I_C = 100$ μ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc @ $I_C = 1.0$ Adc
- Monolithic Construction for High Reliability
- Complement to NPN MPS-U45

PNP SILICON DARLINGTON TRANSISTOR



4


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}^{(1)}$	40	Vdc
Collector-Emitter Voltage	V_{CES}	40	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	12	Vdc
Collector Current -Continuous	I_C	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$

(1) Due to the monolithic construction of this device, breakdown voltages of both transistor elements are identical. BV_{CES} is tested in lieu of BV_{CEO} in order to avoid errors caused by noise pickup. The voltage measured during the BV_{CES} test is the BV_{CEO} of the output transistor.



STYLE 1
 PIN 1. EMITTER
 2. BASE
 3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ($I_C = 100 \mu\text{Adc}$, $V_{BE} = 0$)	BV_{CES}	40	—	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	50	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	10	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	100	nAdc
Emitter Cutoff Current ($V_{EB} = 8.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	100	nAdc

ON CHARACTERISTICS(1)

DC Current Gain ($I_C = 200 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	25,000 15,000 4,000	65,000 35,000 12,000	150,000 — —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 2.0 \text{ mAdc}$)	$V_{CE(sat)}$	—	1.2	1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 2.0 \text{ mAdc}$)	$V_{BE(sat)}$	—	1.85	2.0	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.7	2.0	Vdc

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain (1) ($I_C = 200 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 100 \text{ MHz}$)	$ h_{fe} $	0.5	3.2	—	—
Collector Base Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{cb}	—	2.5	12	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Uni watt darlington transistors can be used in any number of low power applications, such as relay drivers, motor control and as general purpose amplifiers. As an audio amplifier these devices, when used as a complementary pair, can drive 3.5 watts into a 3.2 ohm speaker using a 14 volt supply with less than one per cent distortion. Because of the high gain the base drive requirement is as low as 1 mA in this application. They are also useful as power drivers for high current application such as voltage regulators.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – SMALL-SIGNAL CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – TEMPERATURE COEFFICIENT





FIGURE 5 – DC SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



4

5-WATT AUDIO AMPLIFIER



- Q1 - MPS-A13 (DARLINGTON)
 - Q2 - MPS-A70
 - Q3 - MPS-A20
 - Q4 - MPS-U45
 - Q5 - MPS-U95
- { COMPLEMENTARY
 { DARLINGTONS

NPN PNP
TIP29 TIP30
TIP29A TIP30A
TIP29B TIP30B
TIP29C TIP30C

**COMPLEMENTARY SILICON PLASTIC
 POWER TRANSISTORS**

... designed for use in general purpose amplifier and switching applications. Compact TO-220 AB package. TO-66 leadform also available.

1 AMPERE

**POWER TRANSISTORS
 COMPLEMENTARY SILICON**

40-60-80-100 VOLTS
 30 WATTS

MAXIMUM RATINGS

Rating	Symbol	TIP29 TIP30	TIP29A TIP30A	TIP29B TIP30B	TIP29C TIP30C	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →				Vdc
Collector Current - Continuous	I_C	← 1.0 →				Adc
Peak		← 3.0 →				
Base Current	I_B	← 0.4 →				Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	← 30 →				Watts W/ $^\circ C$
		← 0.24 →				
Total Power Dissipation @ $T_A = 25^\circ C$ Derate above $25^\circ C$	P_D	← 2.0 →				Watts W/ $^\circ C$
		← 0.016 →				
Unclamped Inductive Load Energy (See Note 3)	E	← 32 →				mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →				$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	4.167	$^\circ C/W$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ C/W$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ C$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 30$ mAdc, $I_B = 0$)	TIP29, TIP30 TIP29A, TIP30A TIP29B, TIP30B TIP29C, TIP30C	$V_{CE0(sus)}$	40 60 80 100	Vdc
Collector Cutoff Current ($V_{CE} = 30$ Vdc, $I_B = 0$) ($V_{CE} = 60$ Vdc, $I_B = 0$)	TIP29, TIP29A, TIP30, TIP30A TIP29B, TIP29C, TIP30B, TIP30C	I_{CEO}	— —	0.3 0.3 mAdc
Collector Cutoff Current ($V_{CE} = 40$ Vdc, $V_{EB} = 0$) ($V_{CE} = 60$ Vdc, $V_{EB} = 0$) ($V_{CE} = 80$ Vdc, $V_{EB} = 0$) ($V_{CE} = 100$ Vdc, $V_{EB} = 0$)	TIP29, TIP30 TIP29A, TIP30A TIP29B, TIP30B TIP29C, TIP30C	I_{CES}	— — — —	200 200 200 200 μ Adc
Emitter Cutoff Current ($V_{BE} = 5.0$ Vdc, $I_C = 0$)		I_{EBO}	—	1.0 mAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 0.2$ Adc, $V_{CE} = 4.0$ Vdc) ($I_C = 1.0$ Adc, $V_{CE} = 4.0$ Vdc)	h_{FE}	40 15	— 75	—
Collector-Emitter Saturation Voltage ($I_C = 1.0$ Adc, $I_B = 125$ mAdc)	$V_{CE(sat)}$	—	0.7	Vdc
Base-Emitter On Voltage ($I_C = 1.0$ Adc, $V_{CE} = 4.0$ Vdc)	$V_{BE(on)}$	—	1.3	Vdc



DYNAMIC CHARACTERISTICS

Current Gain - Bandwidth Product (2) ($I_C = 200$ mAdc, $V_{CE} = 10$ Vdc, $f_{test} = 1$ MHz)	f_T	3.0	—	MHz
Small-Signal Current Gain ($I_C = 0.2$ Adc, $V_{CE} = 10$ Vdc, $f = 1$ kHz)	h_{fe}	20	—	—

(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{FE}| \cdot f_{test}$

(3) This rating based on testing with $L_C = 20$ mH, $R_{BE} = 100 \Omega$, $V_{CC} = 10$ V, $I_C = 1.8$ A, P.R.F. = 10 Hz.



STYLE 1:
 PIN 1: BASE
 2: COLLECTOR
 3: EMITTER
 4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.67	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.78	0.080	0.110
S	1.14	1.39	0.045	0.055
T	0.97	6.48	0.235	0.255
U	5.76	1.27	0.030	0.050
V	1.14	—	0.045	—

CASE 221A-02
 TO-220AB

TIP29, TIP29A, TIP29B, TIP29C, NPN, TIP30, TIP30A, TIP30B, TIP30C, PNP

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – TURN-OFF TIME




FIGURE 3 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 4 – TURN-ON TIME





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

NPN PNP
TIP31 TIP32
TIP31A TIP32A
TIP31B TIP32B
TIP31C TIP32C


**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 3.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ Vdc (Min) – TIP31, TIP32}$
 $= 60 \text{ Vdc (Min) – TIP31A, TIP32A}$
 $= 80 \text{ Vdc (Min) – TIP31B, TIP32B}$
 $= 100 \text{ Vdc (Min) – TIP31C, TIP32C}$
- High Current Gain – Bandwidth Product
 $f_T = 3.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Compact TO-220 AB Package
- TO-66 Leadform Also Available

**3 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**40-60-80-100 VOLTS
40 WATTS**




***MAXIMUM RATINGS**

Rating	Symbol	TIP31 TIP32	TIP31A TIP32A	TIP31B TIP32B	TIP31C TIP32C	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0				Vdc
Collector Current - Continuous Peak	I_C	3.0				Adc
		5.0				
Base Current	I_B	1.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40				Watts
		0.32				$\text{W}/^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0				Watts
		0.016				$\text{W}/^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	32				mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

(1) $I_C = 1.8 \text{ A}$, $L = 20 \text{ mH}$, P.R.F. = 10 Hz, $V_{CC} = 10 \text{ V}$, $R_{BE} = 100 \Omega$.



STYLE 1:
PIN 1: BASE
2: COLLECTOR
3: EMITTER
4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

**CASE 221A-02
TO-220AB**

TIP31, TIP31A, TIP31B, TIP31C, NPN, TIP32, TIP32A, TIP32B, TIP32C, PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 30 \text{ mAdc}$, $I_B = 0$)	TIP31, TIP32 TIP31A, TIP32A TIP31B, TIP32B TIP31C, TIP32C	$V_{CE(sus)}$	40 60 80 100	Vdc	
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$)	TIP31, TIP31A, TIP32, TIP32A TIP31B, TIP31C, TIP32B, TIP32C	I_{CEO}	— —	0.3 0.3	mAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $V_{EB} = 0$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB} = 0$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB} = 0$) ($V_{CE} = 100 \text{ Vdc}$, $V_{EB} = 0$)	TIP31, TIP32 TIP31A, TIP32A TIP31B, TIP32B TIP31C, TIP32C	I_{CES}	— — — —	200 200 200 200	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)		h_{FE}	25 10	— 50	—
Collector-Emitter Saturation Voltage ($I_C = 3.0 \text{ Adc}$, $I_B = 375 \text{ mAdc}$)		$V_{CE(sat)}$	—	1.2	Vdc
Base-Emitter On Voltage ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.8	Vdc
DYNAMIC CHARACTERISTICS					
Current Gain — Bandwidth Product (2) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 1 \text{ MHz}$)		f_T	3.0	—	MHz
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1 \text{ kHz}$)		$ h_{fe} $	20	—	—

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 1 — POWER DERATING




FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



TIP31, TIP31A, TIP31B, TIP31C, NPN, TIP32, TIP32A, TIP32B, TIP32C, PNP

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE




NPN PNP
TIP41 TIP42
TIP41A TIP42A
TIP41B TIP42B
TIP41C TIP42C

**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 6.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 40 \text{ Vdc (Min) – TIP41, TIP42}$
 $= 60 \text{ Vdc (Min) – TIP41A, TIP42A}$
 $= 80 \text{ Vdc (Min) – TIP41B, TIP42B}$
 $= 100 \text{ Vdc (Min) – TIP41C, TIP42C}$
- High Current Gain – Bandwidth Product
 $f_T = 3.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Compact TO-220/AB Package
- TO-66 Leadform Also Available

**6 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**
**40-60-80-100 VOLTS
65 WATTS**




***MAXIMUM RATINGS**

Rating	Symbol	TIP41 TIP42	TIP41A TIP42A	TIP41B TIP42B	TIP41C TIP42C	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0				Vdc
Collector Current - Continuous Peak	I_C	6				Adc
		10				Adc
Base Current	I_B	2.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	65				Watts
		0.52				W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0				Watts
		0.016				W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	62.5				$^\circ\text{C/W}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1) $I_C = 2.8 \text{ A}$, $L = 50 \text{ mH}$, P.R.F. = 10 Hz, $V_{CC} = 10 \text{ V}$, $R_{BE} = 100 \Omega$.



STYLE 1:
PIN 1: BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

CASE 221A-02
TO-220AB

TIP41, TIP41A, TIP41B, TIP41C, NPN, TIP42, TIP42A, TIP42B, TIP42C, PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	V _{CEO(sus)}	40 60 80 100	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 60 Vdc, I _B = 0)	TIP41, TIP41A, TIP42, TIP42A TIP41B, TIP41C, TIP42B, TIP42C	I _{CEO}	— —	0.7 0.7
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{EB} = 0) (V _{CE} = 60 Vdc, V _{EB} = 0) (V _{CE} = 80 Vdc, V _{EB} = 0) (V _{CE} = 100 Vdc, V _{EB} = 0)	TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	I _{CES}	— — — —	400 400 400 400
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	1.0
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 0.3 A, V _{CE} = 4.0 Vdc) (I _C = 3.0 A, V _{CE} = 4.0 Vdc)		h _{FE}	30 15	— 75
Collector-Emitter Saturation Voltage (I _C = 6.0 A, I _B = 600 mA)		V _{CE(sat)}	—	1.5
Base-Emitter On Voltage (I _C = 6.0 A, V _{CE} = 4.0 Vdc)		V _{BE(on)}	—	2.0
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product (2) (I _C = 500 mA, V _{CE} = 10 Vdc, f _{test} = 1 MHz)		f _T	3.0	—
Small-Signal Current Gain (I _C = 0.5 A, V _{CE} = 10 Vdc, f = 1 kHz)		h _{fe}	20	—

(1) Pulse Test: Pulswidth ≤ 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = |h_{fe}| • f_{test}




FIGURE 2 – SWITCHING TIME TEST CIRCUIT





FIGURE 3 – TURN-ON TIME



TIP41, TIP41A, TIP41B, TIP41C, NPN, TIP42, TIP42A, TIP42B, TIP42C, PNP

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



TIP41, TIP41A, TIP41B, TIP41C, NPN, TIP42, TIP42A, TIP42B, TIP42C, PNP

FIGURE 8 - DC CURRENT GAIN




FIGURE 9 - COLLECTOR SATURATION REGION




FIGURE 10 - "ON" VOLTAGES




FIGURE 11 - TEMPERATURE COEFFICIENTS




FIGURE 12 - COLLECTOR CUT-OFF REGION





FIGURE 13 - EFFECTS OF BASE-EMITTER RESISTANCE



TIP47 TIP48 TIP49 TIP50

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for line operated audio output amplifier, Switchmode⁽¹⁾ power supply drivers and other switching applications.

- 250 V to 400 V (Min) – $V_{CEO(sus)}$
- 1 A Rated Collector Current
- Popular TO-220 Plastic Package
- TO-66 Leadform Available


MAXIMUM RATINGS

Rating	Symbol	TIP47	TIP48	TIP49	TIP50	Unit
Collector-Emitter Voltage	V_{CEO}	250	300	350	400	Vdc
Collector-Base Voltage	V_{CB}	350	400	450	500	Vdc
Emitter-Base Voltage	V_{EB}	5.0				Vdc
Collector Current – Continuous	I_C	1.0				Adc
Collector Current – Peak		2.0				Adc
Base Current	I_B	0.6				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40				Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.32				Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0				Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	0.016				Watts W/ $^\circ\text{C}$
Unclamped Inducting Load Energy (See Figure 8)	E	20				mJ
Operating and Storage Junction Temperature Range	$T_{J,Tstg}$	-65 to +150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$



FIGURE 1 – POWER DERATING



1.0 AMPERE

POWER TRANSISTORS NPN SILICON

250-300-350-400 VOLTS
40 WATTS



- STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14		0.045	

CASE 221A-02
TO-220AB

⁽¹⁾ Trademark of Motorola Inc.

TIP47, TIP48, TIP49, TIP50 NPN

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA _{dc} , I _B = 0)	TIP47 TIP48 TIP49 TIP50	V _{CEO(sus)}	250 300 350 400	— — — —	V _{dc}
Collector Cutoff Current (V _{CE} = 150 V _{dc} , I _B = 0) (V _{CE} = 200 V _{dc} , I _B = 0) (V _{CE} = 250 V _{dc} , I _B = 0) (V _{CE} = 300 V _{dc} , I _B = 0)	TIP47 TIP48 TIP49 TIP50	I _{CEO}	— — — —	1.0 1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 350 V _{dc} , V _{BE} = 0) (V _{CE} = 400 V _{dc} , V _{BE} = 0) (V _{CE} = 450 V _{dc} , V _{BE} = 0) (V _{CE} = 500 V _{dc} , V _{BE} = 0)	TIP47 TIP48 TIP49 TIP50	I _{CES}	— — — —	1.0 1.0 1.0 1.0	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)		I _{EBO}	—	1.0	mA _{dc}
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 0.3 A _{dc} , V _{CE} = 10 V _{dc}) (I _C = 1.0 A _{dc} , V _{CE} = 10 V _{dc})		h _{FE}	30 10	150 —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 A _{dc} , I _B = 0.2 A _{dc})		V _{CE(sat)}	—	1.0	V _{dc}
Base-Emitter On Voltage (I _C = 1.0 A _{dc} , V _{CE} = 10 V _{dc})		V _{BE(on)}	—	1.5	V _{dc}
DYNAMIC CHARACTERISTICS					
Current Gain – Bandwidth Product (I _C = 0.2 A _{dc} , V _{CE} = 10 V _{dc} , f = 2.0 MHz)		f _T	10	—	MHz
Small-Signal Current Gain (I _C = 0.2 A _{dc} , V _{CE} = 10 V _{dc} , f = 1.0 kHz)		h _{fe}	25	—	—

(1) Pulse Test: Pulsewidth ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE




FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA




FIGURE 6 – TURN-OFF TIME




FIGURE 7 – TEMPERATURE COEFFICIENTS





FIGURE 8 - INDUCTIVE LOAD SWITCHING



Note A: Input pulse width is increased until $I_{CM} = 0.63$ A.

Voltage and Current Waveforms




FIGURE 9 - DC CURRENT GAIN





FIGURE 10 - "ON" VOLTAGES



NPN PNP
TIP100 TIP105
TIP101 TIP106
TIP102 TIP107

**PLASTIC MEDIUM-POWER
 COMPLEMENTARY SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 30 mAdc
 $V_{CE(sus)} = 60$ Vdc (Min) – TIP100, TIP105
 $= 80$ Vdc (Min) – TIP101, TIP106
 $= 100$ Vdc (Min) – TIP102, TIP107
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc
 $= 2.5$ Vdc (Max) @ $I_C = 8.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB, Compact Package
- TO-66 Leadform Also Available


***MAXIMUM RATINGS**

Rating	Symbol	TIP100, TIP105	TIP101, TIP106	TIP102, TIP107	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous	I_C	← 8.0 →			Adc
Peak		← 15 →			
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 80 →			Watts
		← 0.64 →			W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	← 30 →			mJ
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →			Watts
		← 0.016 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

(1) $I_C = 1.1$ A, L = 50 mH, P.R.F. = 10 Hz, $V_{CC} = 20$ V, $R_{BE} = 100 \Omega$.



**DARLINGTON
 8 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**

**60-80-100 VOLTS
 80 WATTS**



STYLE 1:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14		0.045	

**CASE 221A-02
 TO-220AB**

TIP100, TIP101, TIP102 NPN/TIP105, TIP106, TIP107 PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 30 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	50 50 50	μA
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— — —	50 50 50	μA
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	8.0	mA
ON-CHARACTERISTICS (1)				
DC Current Gain ($I_C = 3.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 8.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	1000 200	20,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 3.0 \text{ A}$, $I_B = 6.0 \text{ mA}$) ($I_C = 8.0 \text{ A}$, $I_B = 8.0 \text{ mA}$)	$V_{CE(sat)}$	— —	2.0 2.5	Vdc
Base-Emitter On Voltage ($I_C = 8.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 3.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	— —	300 200	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT





FIGURE 3 — SWITCHING TIMES



TIP100, TIP101, TIP102 NPN/TIP105, TIP106, TIP107 PNP

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN






FIGURE 7 – CAPACITANCE



TIP100, TIP101, TIP102 NPN/TIP105, TIP106, TIP107 PNP

NPN
TIP100, TIP101, TIP102



PNP
TIP105, TIP106, TIP107




FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES





TIP100, TIP101, TIP102 NPN/TIP105, TIP106, TIP107 PNP

NPN
TIP100, TIP101, TIP102

PNP
TIP105, TIP106, TIP107

FIGURE 11 - TEMPERATURE COEFFICIENTS



4

FIGURE 12 - COLLECTOR CUT-OFF REGION







FIGURE 13 - DARLINGTON SCHEMATIC



NPN PNP
TIP110 TIP115
TIP111 TIP116
TIP112 TIP117

**PLASTIC MEDIUM-POWER
 COMPLEMENTARY SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.


- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 1.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 30 mAdc
 $V_{CEO(sus)} = 60$ Vdc (Min) – TIP110, TIP115
 $= 80$ Vdc (Min) – TIP111, TIP116
 $= 100$ Vdc (Min) – TIP112, TIP117
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.5$ Vdc (Max) @ $I_C = 2.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available

***MAXIMUM RATINGS**

Rating	Symbol	TIP110, TIP115	TIP111, TIP116	TIP112, TIP117	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 2.0 →			Adc
		← 4.0 →			
Base Current	I_B	← 50 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 50 →			Watts
		← 0.4 →			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →			Watts
		← 0.016 →			W/ $^\circ\text{C}$
Unclamped Inductive Load Energy – Figure 13	E	← 25 →			mJ
Operating and Storage Junction,	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$



**DARLINGTON
 2 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**

**60-80-100 VOLTS
 50 WATTS**



STYLE 1:
 PIN 1: BASE
 PIN 2: COLLECTOR
 PIN 3: EMITTER
 PIN 4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

**CASE 221A-02
 TO-220AB**

TIP110, TIP111, TIP112, NPN, TIP115, TIP116, TIP117, PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	V _{CEO(sus)}	60 80 100	—	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0)	I _{CEO}	—	2.0 2.0 2.0	mA
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0) (V _{CB} = 100 Vdc, I _E = 0)	I _{CBO}	—	1.0 1.0 1.0	mA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EO}	—	2.0	mA
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 1.0 A, V _{CE} = 4.0 Vdc) (I _C = 2.0 A, V _{CE} = 4.0 Vdc)	h _{FE}	1000 500	—	—
Collector-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 8.0 mA)	V _{CE(sat)}	—	2.5	Vdc
Base-Emitter On Voltage (I _C = 2.0 A, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain (I _C = 0.75 A, V _{CE} = 10 Vdc, f = 1.0 MHz)	h _{fe}	25	—	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	200 100	pF

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2%.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES





FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 5 – TIP115, 116, 117






FIGURE 6 – TIP110, 111, 112



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – CAPACITANCE



TIP110, TIP111, TIP112, NPN, TIP115, TIP116, TIP117, PNP

NPN
TIP110, 111, 112

PNP
TIP115, 116, 117

FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



4

TIP110, TIP111, TIP112, NPN, TIP115, TIP116, TIP117, PNP

NPN
TIP110, 111, 112

PNP
TIP115, 116, 117

FIGURE 11 – TEMPERATURE COEFFICIENTS.





FIGURE 12 – COLLECTOR CUT-OFF REGION







FIGURE 13 – INDUCTIVE LOAD SWITCHING



NOTE A: Input pulse width is increased until $I_{CM} = 0.71$ A. NPN test shown; for PNP test reverse all polarity and use MJE224 driver.

VOLTAGE AND CURRENT WAVEFORMS



NPN PNP
TIP120 TIP125
TIP121 TIP126
TIP122 TIP127

**PLASTIC MEDIUM-POWER
 COMPLEMENTARY SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc
 $V_{CEO(sus)} = 60$ Vdc (Min) – TIP120, TIP125
 $= 80$ Vdc (Min) – TIP121, TIP126
 $= 100$ Vdc (Min) – TIP122, TIP127
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc
 $= 4.0$ Vdc (Max) @ $I_C = 5.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available


***MAXIMUM RATINGS**

Rating	Symbol	TIP120, TIP125	TIP121, TIP126	TIP122, TIP127	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 5.0 → ← 8.0 →			Adc
Base Current	I_B	← 120 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 65 → ← 0.52 →			Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 → ← 0.016 →			Watts W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	← 50 →			mJ
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1) $I_C = 1$ A, $L = 100$ mH, P.R.F. = 10 Hz, $V_{CC} = 20$ V, $R_{BE} = 100 \Omega$.




**DARLINGTON
 8 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**

**60-80-100 VOLTS
 65 WATTS**



4



- STYLE 1:
 PIN 1:
 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
V	1.14	-	0.045	-

**CASE 221A-02
 TO-220AB**

TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mAdc, I _B = 0)	V _{CEO(sus)}	60 80 100	— — —	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0)	I _{CEO}	— — —	0.5 0.5 0.5	mAdc
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0) (V _{CB} = 100 Vdc, I _E = 0)	I _{CBO}	— — —	0.2 0.2 0.2	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	2.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 0.5 Adc, V _{CE} = 3.0 Vdc) (I _C = 3.0 Adc, V _{CE} = 3.0 Vdc)	h _{FE}	1000 1000	— —	—
Collector-Emitter Saturation Voltage (I _C = 3.0 Adc, I _B = 12 mAdc) (I _C = 5.0 Adc, I _B = 20 mAdc)	V _{CE(sat)}	— —	2.0 4.0	Vdc
Base-Emitter On Voltage (I _C = 3.0 Adc, V _{CE} = 3.0 Vdc)	V _{BE(on)}	—	2.5	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain (I _C = 3.0 Adc, V _{CE} = 4.0 Vdc, f = 1.0 MHz)	h _{fe}	4.0	—	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	— —	300 200	pF

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN






FIGURE 7 – CAPACITANCE



TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP

NPN
TIP120, TIP121, TIP122



PNP
TIP125, TIP126, TIP127




FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP

NPN
TIP120, TIP121, TIP122

PNP
TIP125, TIP126, TIP127

FIGURE 11 – TEMPERATURE COEFFICIENTS





FIGURE 12 – COLLECTOR CUT-OFF REGION








FIGURE 13 – DARLINGTON SCHEMATIC





Thyristor Selector Guide

5



Thyristors . . .

TRIGGERED SWITCHES FOR YOUR POWER HANDLING APPLICATION

Thyristors and their trigger devices can take numerous forms, but they share these characteristics:

- They are "open circuits," capable of withstanding rated voltage until triggered.
- They become low-impedance current paths when triggered, and remain so, even after the trigger source is removed, until current through that path stops, or is reduced below a minimum "holding" level.

The regenerative action which "holds" a Thyristor in the "on" state is due to multiple layers of opposite P and N silicon, in which part of the load current through the Thyristor is injected to supplement the trigger current, and to sustain conduction when the trigger is removed. This characteristic, coupled with the Thyristor's low "on resistance," makes it possible to control a portion of each cycle of an AC power waveform into a load, in low-dissipation "dimming" or motor speed control applications, to precisely switch capacitive discharge currents in automotive ignition systems, or to efficiently modulate radar systems with high current, fast pulses.

5


SCRs

Silicon-Controlled Rectifiers (SCRs) are Thyristors intended to switch load currents in one direction only, making them useful for DC and half-wave AC applications as well as full-wave applications, in which bidirectional current is routed in one direction through the SCR via a bridge rectifier.



High-current Radar pulse modulator SCRs.

For battery chargers, flashers and other applications where high humidity conditions might be encountered, the 20 Ampere, metal-packaged, pressfit SCR line is highly popular, due to low manufacturing cost.




Types 2N6506, 2N3896 and 2N6396 are especially suited for use in Power Supply Crowbar Protection.

TRIACS

Triacs are bidirectional Thyristors, in which a single trigger source turns the device on for load current in either direction. Because they do not require a bridge rectifier in order to handle full-wave AC, Triacs are useful in AC power applications that require full source power control capability to be applied to the load.

For high-volume consumer use in power switches, lamp dimmers, and motor speed controls, consider the low-cost, medium-current, plastic packaged 2N6342.



In AC-operated appliances that use quick-disconnect terminals for assembly ease, such as Microwave Ovens, Motor Controls, and Space Heaters, check out the MAC20, MAC25, and MAC50 series.




For high sensitivity and IC logic compatibility, investigate the MAC92 and 2N6068 series of Triacs.




TRIGGER DEVICES

Motorola supplies a variety of trigger devices whose characteristics and modes of triggering are suited to different signal sources.

- Unijunction Transistors — UJT — A negative resistance, threshold sensitive device especially suited to unidirectional triggering of SCRs, pulse generators, oscillators, and timing circuits.
- Programmable Unijunction Transistors — PUT — Similar to the UJT, but capable of externally preset threshold characteristics via a voltage divider.
- Bilateral Triggers — DIAC — A low-cost bidirectional trigger which can drive a Triac in full-wave AC applications.
- Silicon Bidirectional Switch — SBS — Similar to a DIAC, the SBS has an added gate electrode for external synchronization.
- Optically Coupled Triac Driver — Allows bidirectional Triac triggering from low-level logic, such as Microprocessor outputs, while isolating these sensitive sources by as much as 1500V from AC line transients.



To isolate sensitive ICs, such as Microprocessors from damaging line voltages, the Power Triac may be driven by an Optically Coupled Triac Driver.




For applications in which an AC load is turned off after a fixed time interval, Motorola offers a selection of UJTs and PUTs.




Using Triacs for a dazzling Light Show? Low-cost DIACs or externally triggerable SBSs will turn you on!

CHARACTERISTIC CURVES






SCR



UJT



PUT



5

NUMERIC INDEX


The following Motorola device types are recommended from the standpoint of cost, performance and delivery. If your specific requirement is not included in this listing (or the one below it), please ask your Motorola Sales Representative for special price and delivery information.

Device Type	Device Type	Device Type	Device Type
MAC Devices (Triacs)	MBS4992	MOC3010	2N4183 to 4190
MAC15		MOC3011	2N4199 to 4204
MAC15A	MCR Devices (SCRs)		2N4212 to 4219
MAC20	MCR63	MPU Devices	2N4441 to 4444
MAC20A	MCR64	(Programmable UJT)	2N4851 to 4853
MAC25	MCR65	MPU131	2N4870
MAC25A	MCR100	MPU132	2N4871
MAC35	MCR101	MPU133	2N4948 to 4949
MAC36	MCR102	MPU6027	2N5060 to 5064
MAC37	MCR103	MPU6028	2N5164 to 5171
MAC38	MCR104	MU Devices (UJT)	2N5431
MAC50	MCR106	MU10	2N5441 to 5446
MAC50A	MCR120	MU20	2N5567 to 5570
MAC92	MCR201	MU2646	2N5571 to 5574
MAC220	MCR202	MU2647	2N6027
MAC221	MCR203	MU4891	2N6028
MAC40688 Replaced by T6420B	MCR204	MU4892	2N6068 to 6075
MAC40689 Replaced by T6420D	MCR205	MU4893	2N6114
MAC40690 Replaced by T6420M	MCR206	MU4894	2N6116 to 6118
MAC40795 Replaced by T4101M	MCR220	1N Devices (Triggers)	2N6145 to 6147
MAC40796 Replaced by T4111M	MCR221	1N5758 to 5762	2N6151
MAC40799 Replaced by T4121B	MCR649AP	2N Devices	2N6152
MAC40800 Replaced by T4121D	MCR729	2N681 to 692	2N6153
MAC40801 Replaced by T4121M	MCR914	2N1595 to 1599	2N6154
MBS Devices	MCR1906	2N1842 to 1850	2N6155
(Bilateral Switch)	MCR1718	2N2322 to 2329	2N6156
MBS4991	MCR2305 Replaced by 2N4167/74	2N2573 to 2579	2N6157 to 6165
	MCR2604L Replaced by 2N4183/90	2N2646	2N6167 to 6170
	MCR3000	2N2647	2N6171 to 6173
	MCR3818	2N3668 to 3670	2N6174
	MCR3835	2N3870 to 3873	2N6236 to 6241
	MCR3918	2N3896 to 3899	2N6342 to 6349
	MCR3935	2N3980	2N6394 to 6399
		2N4103	2N6400 to 6405
		2N4167 to 4174	2N6504 to 6509

5

The popular device types listed below, originally introduced by other manufacturers, are now produced in volume by Motorola.

Device Type	Device Type	Device Type	Device Type
"C" Devices (SCRs)	"S" Devices (SCRs)	SC250	T2802
C35	S2800	SC250()3	T4100
C106	S6200	SC251	T4101
C122	S6210	SC260	T4110
C228	S6220	SC260()3	T4111
C228()3	"SC" Devices	SC261	T4120
C229	(Triacs)	"T" Devices (Triacs)	T4121
C230	SC136	T2300P	T6400
C230()3	SC141	T2301P	T6401
C231	SC146	T2302P	T6410
C231()3	SC245	T2500	T6411
C232	SC245()3	T2800	T6420
C233	SC246	T2801	T6421



SCRs

... Metal or Plastic Packages

... 0.5 to 55 Amperes RMS

... 25 to 800 Volts

... Industry Standards, with a variety of Custom Specifications and Leadforms available.









5

ON-STATE (RMS) CURRENT

0.5 AMP	0.8 AMP	1.6 AMPS			4.0 AMPS
Case 22-03 TO-18 Style 6	Case 29-02 TO-92 Style 10	Case 79-12 TO-38 Style 3			Case 77-03 TO-126 Style 2










V _{DRM} V _{RRM}	25 V	MCR202	MCR102 2N5060		2N2322	2N4212	MCR1906-1	MCR106-1 2N6236	C106Y1
	50 V	MCR203	MCR103 2N5061	2N1595	2N2323	2N4213	MCR1906-2	MCR106-2 2N6237	C106F1
	100 V	MCR204	MCR104 2N5062	2N1596	2N2324	2N4214	MCR1906-3	MCR106-3 2N6238	C106A1
	200 V	MCR206	MCR120 2N5064	2N1597	2N2326	2N4216	MCR1906-4	MCR106-4 2N6239	C106B1
	300 V		MCR100-5	2N1598	2N2328	2N4218	MCR1906-5	MCR106-5	C106C1
	400 V		MCR100-6	2N1599	2N2329	2N4219	MCR1906-6	MCR106-6 2N6240	C106D1
	500 V		MCR100-7				MCR1906-7	MCR106-7	C106E1
	600 V		MCR100-8				MCR1906-8	MCR106-8 2N6241	C106M1
	700 V							MCR106-9	
	800 V								
MAXIMUM ELECTRICAL CHARACTERISTICS	I _{TSM} (Amps)	6.0	10	15	15	15	15	25	20
	I _{GT} (mA)	0.2	0.2	10	0.2	0.1	1.0	0.2	0.2
	V _{GT} (V)	0.8	0.8	3.0	0.8	0.8	1.0	1.0	0.8
	I _H (mA)	5.0	5.0	5.0 Typ	2.0	3.0	5.0	5.0	3.0

ON-STATE (RMS) CURRENT









ON-STATE (RMS) CURRENT										
8.0 AMPS				12 AMPS	12.5 AMPS	16 AMPS				
										
Case 90-05 Style 1	Case 221-02 TO-220AB Style 1	Case 86 Style 1	Case 87L Style 1	Case 221-02 TO-220AB Style 1	Case 54 Style 2	Case 263-03 Style 1	Case 221-02 TO-220AB Style 1			
MCR3000-1		2N4167	2N4183			2N1842 2N1842A		25 V	V_{DRM}	
2N4441 MCR3000-2	C122F1 S2800F	2N4168	2N4184	2N6394		2N1843 2N1843A	2N6400	50 V		
MCR3000-3	C122A1 S2800A	2N4169	2N4185	2N6395	2N3668	2N1844 2N1844A	2N6401	100 V		
2N4442 MCR3000-4	C122B1 S2800B	2N4170	2N4186	2N6396	2N3669	2N1846 2N1846A	2N6402	200 V		
MCR3000-5	C122C1 S2800C	2N4171	2N4187	MCR220-5		2N1848 2N1848A	MCR221-5	300 V		
2N4443 MCR3000-6	C122D1 S2800D	2N4172	2N4188	2N6397	2N3670	2N1849 2N1849A	2N6403	400 V		V_{RRM}
MCR3000-7	C122E1 S2800E	2N4173	2N4189	MCR220-7	2N4103	2N1850 2N1850A	MCR221-7	500 V		
2N4444 MCR3000-8	C122M1 S2800M	2N4174	2N4190	2N6398			2N6404	600 V		
MCR3000-9	C122S1 S2800S			MCR220-9			MCR221-9	700 V		
MCR3000-10	C122N1 S2800N			2N6399			2N6405	800 V		
80	C122/S2800 90/100	100		100	200	125	160	I_{TSM} (Amps)	MAXIMUM ELECTRICAL CHARACTERISTICS	
30	C122/S2800 25/15	30		30	40	80	30	I_{GT} (mA)		
1.5	1.5	1.5		1.5	2.0	2.0	1.5	V_{ST} (V)		
40	C122/S2800 30/20	30		40	20 Typ	—	40	I_s (mA)		

SCRs (continued)


5

		ON-STATE (RMS) CURRENT								
		20 AMPS					25 AMPS			
				 Isolated						
Case 310 Style 1	Case 263 Style 1	Case 311-01 Style 1	Case 54 Style 2	Case 174-03 Style 1	Case 175-02 Style 1	Case 221-02 TO-220AB Style 1	Case 61 TO-41 Style 1	Case 263-03 Style 1		
V_{DRM}	25 V			MCR649P1	MCR3818-1	MCR3918-1		2N2573	2N681	
	50 V	2N5164	2N5168	MCR649P2	MCR3818-2	MCR3918-2	2N6504	2N2574	2N682	
	100 V			MCR649P3	MCR3818-3	MCR3918-3	2N6505	2N2575	2N683	
	200 V	2N5165	2N5169	2N6168	MCR649P4	MCR3818-4	MCR3918-4	2N6506	2N2576	2N685
	300 V				MCR649P5	MCR3818-5	MCR3918-5		2N2577	2N687
	400 V	2N5166	2N5170	2N6169	MCR649P6	MCR3818-6	MCR3918-6	2N6507	2N2578	2N688
	500 V				MCR649P7	MCR3818-7	MCR3918-7		2N2579	2N689
	600 V	2N5167	2N5171	2N6170	MCR649P8	MCR3818-8	MCR3918-8	2N6508	MCR649A8	2N690
	700 V				MCR649P9	MCR3818-9	MCR3918-9		MCR649A9	2N691
	800 V				MCR649P10	MCR3818-10	MCR3918-10	2N6509	MCR649A10	2N692
MAXIMUM ELECTRICAL CHARACTERISTICS	I_{TSM} (Amps)	240		260	240	240	300	260	200	
	@ 25°C I_{GT} (mA)	@ -40°C 75		80	40	40	40	40	25	
	@ 25°C V_{GT} (V)	@ -40°C 2.5		3.5	1.5	1.5	1.5	3.5	3.0	
	@ 25°C I_h (mA)	@ -40°C 90		20 Typ	50	50	40	20 Typ	20 Typ	

RADAR MODULATORS

ON-STATE (RMS) CURRENT						ON-STATE PULSE CURRENT				
35 AMPS			55 AMPS			100 AMPS		1000 AMPS		
										
Case 174-03 Style 1	Case 175-02 Style 1	Case 311-01 Style 1 <small>Isolated</small>	Case 310-01 Style 1	Case 263-03 Style 1	Case 311-01 Style 1 <small>Isolated</small>	Case 63-03 TO-64 Style 1	Case 263-03 Style 1			
MCR3835-1	MCR3935-1		MCR63-1	MCR64-1	MCR65-1				25 V	
MCR3835-2	MCR3935-2		MCR63-2	MCR64-2	MCR65-2				50 V	
2N3870	2N3896	2N6171	MCR63-3	MCR64-3	MCR65-3				100 V	
2N3871	2N3897	2N6172	MCR63-4	MCR64-4	MCR65-4				200 V	
MCR3835-5	MCR3935-5		MCR63-5	MCR64-5	MCR65-5	2N4199	MCR729-5	MCR1718-5	300 V	
2N3872	2N3898	2N6173	MCR63-6	MCR64-6	MCR65-6	2N4199 JAN			V_{ORM}	
MCR3835-7	MCR3935-7		MCR63-7	MCR64-7	MCR65-7	2N4200	MCR729-6	MCR1718-6		400 V
2N3873	2N3899	2N6174	MCR63-8	MCR64-8	MCR65-8	2N4200 JAN				
MCR3835-8	MCR3935-8		MCR63-9	MCR64-9	MCR65-9	2N4201	MCR729-7	MCR1718-7		500 V
MCR3835-9	MCR3935-9		MCR63-10	MCR64-10	MCR65-10	2N4201 JAN				
MCR3835-10	MCR3935-10					2N4202	MCR729-8	MCR1718-8		600 V
						2N4202 JAN				
						2N4203	MCR729-9			700 V
						2N4203 JAN				
						2N4204	MCR729-10			800 V
						2N4204 JAN				
350	350	350	550	550	550	100*	100*	1000*	I_{TSM} (Amps)	
40	40	40	40	40	40	50	50	50	I_{GT} (mA)	
1.6	1.6	1.6	3.0	3.0	3.0	1.5	1.5	1.5	V_{GT} (V)	
50	50	50	60	60	60	@ 105°C 3.0 Min	3.0 Min	5.0 Min	I_m (mA)	

*Indicates pulse rating






TRIACs

... Metal or Plastic Packages
 ... 0.8 to 40 Amperes
 ... 25 to 800 Volts
 ... Industry Standards, with a variety of Custom Specifications and Leadforms available.

MAY MOTOROLA SUPPLY YOUR TRIAC?

5

		ON-STATE (RMS) CURRENT									
		0.6 AMP		2.5 AMPS			3.0 AMPS	4.0 AMPS			
											
		Case 29-02 TO-92 Style 12		Case 77-03 Style 7				Case 77-03 Style 5			
V _{DRM}	25 V	MAC92-1	MAC92A1					2N6068	2N6068A	2N6068B	
	50 V	MAC92-2	MAC92A2	T2300PF	T2301PF	T2302PF		2N6069	2N6069A	2N6069B	
	100 V	MAC92-3	MAC92A3	T2300PA	T2301PA	T2302PA	SC136A	2N6070	2N6070A	2N6070B	
	200 V	MAC92-4	MAC92A4	T2300PB	T2301PB	T2302PB	SC136B	2N6071	2N6071A	2N6071B	
	300 V	MAC92-5	MAC92A5	T2300PC	T2301PC	T2302PC	SC136C	2N6072	2N6072A	2N6072B	
	400 V	MAC92-6	MAC92A6	T2300PD	T2301PD	T2302PD	SC136D	2N6073	2N6073A	2N6073B	
	500 V	MAC92-7	MAC92A7	T2300PE	T2301PE	T2302PE	SC136E	2N6074	2N6074A	2N6074B	
	600 V	MAC92-8	MAC92A8	T2300PM	T2301PM	T2302PM	SC136M	2N6075	2N6075A	2N6075B	
	700 V										
	800 V										
MAXIMUM ELECTRICAL CHARACTERISTICS	I _{TSM} (Amps)	8	8	25	25	25	30	30	30	30	
	I _{GT} @ 25°C (MA)										
	MT2(+)-G(+)	5.0	3.0	3.0	4.0	10	25	30	5.0	3.0	
	MT2(+)-G(-)	5.0	3.0	3.0	4.0	10	25	—	5.0	3.0	
	MT2(-)-G(-)	5.0	3.0	3.0	4.0	10	25	30	5.0	3.0	
	MT2(-)-G(+)	—	—	3.0	4.0	10	—	—	10	5.0	
	V _{GT} @ 25°C (V)							@ -40°C	@ -40°C	@ -40°C	
MT2(+)-G(+)	2.0	2.0	2.2	2.2	2.2	2.0	2.5	2.5	2.5		
MT2(+)-G(-)	2.0	2.0	2.2	2.2	2.2	2.0	—	2.5	2.5		
MT2(-)-G(-)	2.0	2.0	2.2	2.2	2.2	2.0	2.5	2.5	2.5		
MT2(-)-G(+)	—	—	2.2	2.2	2.2	—	—	2.5	2.5		







ON-STATE (RMS) CURRENT													
6.0 AMPS		8.0 AMPS		10 AMPS				12 AMPS					
Case 221-02 TO-220AB Style 2		Case 221-02 TO-220AB Style 2		Case 221-02 TO-220AB Style 2		Case 174-03 Style 3		Case 175-02 Style 3		Case 235-02 Style 2		Case 221-02 TO-220AB Style 2	
													25 V
			MAC220-2 MAC221-2										50 V
T2500A	SC141A		MAC220-3 MAC221-3										100 V
T2500B	SC141B	2N6342 2N6346	SC146B	2N5567	SC246B	2N5569	SC245B	T4121B	2N6342A	2N6346A			200 V
T2500C	SC141C	MAC220-5 MAC221-5	SC146C		SC246C		SC245C	T4121C					300 V
T2500D	SC141D	2N6343 2N6347	SC146D	2N5568	SC246D	2N5570	SC245D	T4121D	2N6343A	2N6347A			400 V
T2500E	SC141E	MAC220-7 MAC221-7	SC146E		SC246E		SC245E	T4121E					500 V
T2500M	SC141M	2N6344 2N6348	SC146M		SC246M		SC245M	T4121M	2N6344A	2N6348A			600 V
T2500S	SC141S	MAC220-9 MAC221-9	SC146S		SC246S		SC245S	T4121S					700 V
T2500N	SC141N	2N6345 2N6349	SC146N		SC246N		SC245N	T4121N	2N6345A	2N6349A			800 V
60	80	100	120	100	100	100	100	100	120	120			I_{TSM} (Amps)
25	50	50	50	25	50	25	50	25	50	50			$I_{GT} @ 25^{\circ}C$ (mA)
60	50	75#	50	40	50	40	50	40	—	75			MT2(+) I_G (+)
25	50	50	50	25	50	25	50	25	50	50			MT2(+) I_G (-)
60	—	75#	—	40	—	40	—	40	—	75			MT2(-) I_G (-)
													MT2(-) I_G (+)
2.5	2.5	2.0	2.5	2.5	2.5	2.5	2.5	2.5	2.0	2.0			$V_{GT} @ 25^{\circ}C$ (V)
2.5	2.5	2.5#	2.5	2.5	2.5	2.5	2.5	2.5	—	2.5			MT2(+) I_G (+)
2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.5	2.0	2.0			MT2(+) I_G (-)
2.5	—	2.5#	—	—	—	—	—	—	—	2.5			MT2(-) I_G (-)
													MT2(-) I_G (+)

Denotes 2N6346-49 and MAC221 Series only.

MAXIMUM ELECTRICAL CHARACTERISTICS

TRIACs (continued)


5

		ON-STATE (RMS) CURRENT											
		15 AMPS										25 AMPS	
													
Case 174-03 Style 3	Case 175-02 Style 3	Case 311-01 Style 2	Case 221-02 TO-220AB Style 2	Case 326-01 Style 2	Case 326-01 Style 2								
V_{DRM}	25 V												
	50 V												
	100 V												
	200 V	2N5571	SC251B	2N5573	SC250B	2N6145	T4120B	MAC15-4	MAC15A4	MAC20-4	MAC20A4	MAC25-4	MAC25A4
	300 V		SC251C		SC250C		T4120C	MAC15-5	MAC15A5	MAC20-5	MAC20A5	MAC25-5	MAC25A5
	400 V	2N5572	SC251D	2N5574	SC250D	2N6146	T4120D	MAC15-6	MAC15A6	MAC20-6	MAC20A6	MAC25-6	MAC25A6
	500 V		SC251E		SC250E		T4120E	MAC15-7	MAC15A7	MAC20-7	MAC20A7	MAC25-7	MAC25A7
	600 V		SC251M		SC250M	2N6147	T4120M	MAC15-8	MAC15A8	MAC20-8	MAC20A8	MAC25-8	MAC25A8
	700 V		SC251S		SC250S		T4120S	MAC15-9	MAC15A9	MAC20-9	MAC20A9	MAC25-9	MAC25A9
	800 V		SC251N		SC250N		T4120N	MAC15-10	MAC15A10	MAC20-10	MAC20A10	MAC25-10	MAC25A10
MAXIMUM ELECTRICAL CHARACTERISTICS	I_{TSM} (Amps)	100	100	100	100	100	100	150	150	150	150	250	250
	V_{GT} @ 25°C (MA)												
	MT2(+)-G(+)	50	50	50	50	50	50	50	50	50	50	70	70
	MT2(+)-G(-)	80	50	80	50	80	80	—	75	50	50	70	70
	MT2(-)-G(-)	50	50	50	50	50	50	50	50	50	50	70	70
	MT2(-)-G(+)	80	—	80	—	80	80	—	75	—	75	—	100
V_{GT} @ 25°C (V)	MT2(+)-G(+)	2.5	2.5	2.5	2.5	2.5	2.5	2.0	2.0	2.0	2.0	2.0	2.0
	MT2(+)-G(-)	2.5	2.5	2.5	2.5	2.5	2.5	—	2.5	2.0	2.0	2.0	2.0
	MT2(-)-G(-)	2.5	2.5	2.5	2.5	2.5	2.5	2.0	2.0	2.0	2.0	2.0	2.0
	MT2(-)-G(+)	2.5	—	2.5	—	2.5	2.5	—	2.5	—	2.5	—	2.5

ON-STATE (RMS) CURRENT

30 AMPS						40 AMPS									
Case 263-03 Style 2		Case 311-01 Style 2		Case 310-01 Style 2		Case 310-01 Style 2		Case 263-03 Style 2		Case 311-01 Style 2		Case 326-01 Style 2			
															25 V
															50 V
					T6401A										100 V
2N6160	T6411B	2N6163	T6421B	2N6157	T6401B	2N5441	T6400B	2N5444	T6410B	T6420B	MAC50-4	MAC50A4			200 V
	T6411C		T6421C		T6401C		T6400C		T6410C	T6420C	MAC50-5	MAC50A5			300 V
2N6161	T6411D	2N6164	T6421D	2N6158	T6401D	2N5442	T6400D	2N5445	T6410D	T6420D	MAC50-6	MAC50A6			400 V
	T6411E		T6421E		T6401E		T6400E		T6410E	T6420E	MAC50-7	MAC50A7			500 V
2N6162	T6411M	2N6165	T6421M	2N6159	T6401M	2N5443	T6400M	2N5446	T6410M	T6420M	MAC50-8	MAC50A8			600 V
	T6411S		T6421S		T6401S		T6400S		T6410S	T6420S	MAC50-9	MAC50A9			700 V
	T6411N		T6421N		T6401N		T6400N		T6410N	T6420N	MAC50-10	MAC50A10			800 V
250	300	250	300	250	300	300	300	300	300	300	300	300			I_{TSM} (Amps)
@ -65°C		@ -65°C		@ -65°C		@ -65°C		@ -65°C		@ -65°C					I_{GT} @ 25°C (MA)
200	50	200	50	200	50	125	50	125	50	50	70	70			MT2(+)-G(+)
250	80	250	80	250	80	240	80	240	80	80	70	70			MT2(+)-G(-)
200	50	200	50	200	50	125	50	125	50	50	70	70			MT2(-)-G(-)
250	80	250	80	250	80	240	80	240	80	80	—	100			MT2(-)-G(+)
@ -65°C		@ -65°C		@ -65°C		@ -65°C		@ -65°C		@ -65°C					V_{GT} @ 25°C (V)
3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	2.5	2.0	2.0			MT2(+)-G(+)
3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	2.5	2.0	2.0			MT2(+)-G(-)
3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	2.5	2.0	2.0			MT2(-)-G(-)
3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	3.4	2.5	2.5	—	2.5			MT2(-)-G(+)


5



TRIGGER DEVICES

... Wide Range of Sensitivities
 ... Input Characteristics for Most Applications
 ... Industry Standards, with a variety of
 Custom Specifications available.

UJT



UNIUNCTION TRANSISTORS — UJT

Highly stable devices for general-purpose trigger applications and as pulse generators (oscillators) and timing circuits. Useful at frequencies ranging (generally) from 1 Hz to 1 MHz. Available in low-cost plastic package (TO-92) and in hermetically sealed metal package (Case 22A).


UNIUNCTION TRANSISTORS — (UJT)

Package	Device Type	η		I _P μ A Max	I _{EB20} μ A Max	I _V	
		Min	Max			mA Min	
Plastic Case 29-02 (TO-92)	MU10	0.50	0.85	5.0	1.0	1.0	
	2N4870	0.56	0.75	5.0	1.0	2.0	
	2N4871	0.70	0.85	5.0	1.0	4.0	
	MU2646	0.56	0.75	5.0	12	4.0	
	MU4891	0.55	0.82	5.0	0.01	2.0	
	MU4892	0.51	0.69	2.0	0.01	2.0	
Metal Case 22A-01	MU4893	0.55	0.82	2.0	0.01	2.0	
	MU4894	0.74	0.86	1.0	0.01	2.0	
	MU20	0.50	0.85	5.0	1.0	1.0	
	2N2646	0.56	0.75	5.0	12	4.0	
	2N2647	0.68	0.82	2.0	0.2	8.0	
	2N3980	0.68	0.82	2.0	0.01	1.0	
	2N4851	0.56	0.75	2.0	0.1	2.0	
	2N4852	0.70	0.85	2.0	0.1	4.0	
2N4853	0.70	0.85	0.4	0.05	6.0		
2N4948*	0.55	0.82	2.0	0.01	2.0		
2N4949*	0.74	0.86	1.0	0.01	2.0		
2N5431*	0.72	0.80	0.4	0.01	2.0		

*Also available as JAN and JANTX devices.

5

PUT



PROGRAMMABLE UNIUNCTION TRANSISTORS — PUT

Similar to UJTs, except that I_V, I_P and intrinsic standoff voltage are programmable (adjustable) by means of external voltage divider.

This stabilizes circuit performance for variations in device parameters. General operating frequency range is from 0.01 Hz to 10 kHz, making them suitable for long-duration timer circuits. Two-package availability provides cost option.


PROGRAMMABLE UNIUNCTION TRANSISTORS — (PUT)

Package	Device Type	P		I _{GAO} @ 40V nA Max	I _V	
		R _G = 10 k Ω μ A Max	R _G = 1.0 M Ω nA Max		R _G = 10 k Ω μ A Min	R _G = 1.0 M Ω μ A Max
Plastic Case 29-02 TO-92	2N6027	5.0	2.0	10	70	50
	2N6028	1.0	0.15	10	25	25
	MPU6027	5.0	2.0	10	70	50
	MPU6028	1.0	0.15	10	25	25
	MPU131	5.0	2.0	5.0	70	50
	MPU132	2.0	0.3	5.0	50	50
Metal Case 22-03 TO-18	MPU133	1.0	0.15	5.0	50	25
	2N6116*	5.0	2.0	5.0	70	50
	2N6117*	2.0	0.3	5.0	50	50
2N6118*	1.0	0.15	5.0	50	25	

*Also available as JAN and JANTX devices.

BILATERAL TRIGGERS — (DIACs)

Package	Device Type	Vs		Is
		Volts	Volts	$\mu\text{A Max}$
Plastic Case 181-02 TO-92	1N5758/MPT20	20 \pm 4.0		100
	1N5759/MPT24	24 \pm 4.0		100
	1N5760/MPT28	28 \pm 4.0		100
	1N5761/MPT32	32 \pm 4.0		100
	1N5762	36 \pm 4.0		100
	1N5758A	20 \pm 2.0		25
	1N5759A	24 \pm 2.0		25
	1N5760A	28 \pm 2.0		25
	1N5761A	32 \pm 2.0		25
	1N5762A	36 \pm 2.0		25




DIACs

BILATERAL TRIGGERS — DIACs

Specifically designed as low-cost bidirectional triggers in line-operated Triac control circuits such as light dimmers, motor controls, and temperature controls.

SILICON BIDIRECTIONAL SWITCH — (SBS)

Package	Device Type	Vs		Is $\mu\text{A Max}$	Ih mA Max
		Min	Max		
Plastic Case 29-02 TO-92	MBS4991	6.0	10	500	1.5
	MBS4992	7.5	9.0	120	0.5



SBS

SILICON BIDIRECTIONAL SWITCH — SBS


Applications similar to DIAC, but has gate electrode that permits synchronization.

OPTICALLY COUPLED TRIAC DRIVER

Package	Device Type	Isolation Voltage Volts (Min)	Typ LED	Peak Blocking Voltage (Volts)
			Trigger Current IfT (mA)	
8-Pin	MOC3010*	7500	8	250
Plastic Dip	MOC3011*	7500	5	250



*Underwriters' Laboratories Recognition. File No. E54915.



OPTICALLY COUPLED TRIAC DRIVER

OPTICALLY COUPLED TRIAC DRIVER

An infrared LED and a bidirectional photodetector in one 7500V isolated plastic DIP allows safe, economical triggering of Triacs and SCRs from logic sources as low as 3 Volts, 10 mA.

5



Thyristor Cross Reference

6

6

THYRISTOR CROSS REFERENCE

Devices are generally not shown in the following list if the Motorola number is identical. Refer to Chapter 1, the Alphanumeric Index, for the location of specifications.

PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT
2N876		MCR202	2N1878		MCR1906-3	2N3002		MCR203
2N877		MCR202	2N1878A		MCR1906-3	2N3003		MCR204
2N878		MCR203	2N1879		MCR1906-4	2N3004		MCR206
2N879		MCR204	2N1879A		MCR1906-4	2N3005		MCR202
2N880		MCR205	2N1880		MCR1906-4	2N3006		MCR203
2N881		MCR206	2N1880A		MCR1906-4	2N3007		MCR204
2N884		MCR202	2N1881		MCR1906-1	2N3008		MCR206
2N885		MCR202	2N1882		MCR1906-2	2N3027		MCR202
2N886		MCR203	2N1883		MCR1906-3	2N3028		MCR203
2N887		MCR204	2N1884		MCR1906-4	2N3029		MCR204
2N888		MCR205	2N1885		MCR1906-4	2N3030		MCR202
2N889		MCR206	2N2009		2N4212	2N3031		MCR203
2N948		MCR202	2N2010		2N4213	2N3032		MCR204
2N949		MCR203	2N2011		2N4214	2N3228		2N4170
2N950		MCR204	2N2012		2N4216	2N3254		MCR202
2N951		MCR206	2N2160		2N4853	2N3255		MCR202
2N1600		2N4168	2N2344		MCR1906-1	2N3256		MCR203
2N1601		2N4169	2N2345		MCR1906-2	2N3257		MCR202
2N1602		2N4170	2N2346		MCR1906-3	2N3258		MCR202
2N1603		2N4171	2N2347		MCR1906-4	2N3259		MCR203
2N1604		2N4172	2N2348		MCR1906-4	2N3269		2N4169
2N1671		2N4851	2N2417		2N4852	2N3270		2N4170
2N1671A		2N4851	2N2417A		2N4852	2N3271		2N4171
2N1671B		2N4851	2N2418		2N4852	2N3272		2N4172
2N1671C		2N4851	2N2418A		2N4852	2N3480		2N2646
2N1770		2N4167	2N2419		2N4846	2N3481		2N4852
2N1771		2N4168	2N2419A		2N4846	2N3483		2N2646
2N1772		2N4169	2N2419B		2N4846	2N3484		2N4852
2N1773		2N4170	2N2420		2N4846	2N3525		2N4171
2N1774		2N4170	2N2420A		2N4846	2N3528		2N4186
2N1775		2N4171	2N2420B		2N4846	2N3529		2N4188
2N1776		2N4171	2N2421		2N4846	2N3555		2N4212
2N1776B		2N4171	2N2421A		2N4846	2N3556		2N4213
2N1777		2N4172	2N2421B		2N4846	2N3557		2N4214
2N1778		2N4173	2N2422		2N4846	2N3558		2N4216
2N1869		2N4212	2N2422A		2N4846	2N3559		2N4212
2N1869A		MCR1906-1	2N2422B		2N4846	2N3560		2N4213
2N1870		2N4212	2N2619		2N4174	2N3561		2N4214
2N1870A		MCR1906-1	2N2653		2N4172	2N3562		2N4216
2N1871		2N4213	2N2679		MCR202	2N3568		MCR649P-3
2N1871A		MCR1906-2	2N2680		MCR203	2N3569		MCR649P-4
2N1872		2N4214	2N2681		MCR204	2N3570		MCR649P-6
2N1872A		MCR1906-3	2N2682		MCR206	2N3936		2N4169
2N1873		2N4215	2N2683		MCR202	2N3937		2N4170
2N1873A		MCR1906-4	2N2684		MCR203	2N3938		2N4171
2N1874		2N4216	2N2685		MCR204	2N3939		2N4172
2N1874A		MCR1906-4	2N2686		MCR206	2N3940		2N4173
2N1875		MCR1906-1	2N2687		MCR202	2N4096		MCR203
2N1875A		MCR1906-1	2N2688		MCR203	2N4097		MCR204
2N1876		MCR1906-1	2N2689		MCR204	2N4098		MCR206
2N1876A		MCR1906-1	2N2690		MCR206	2N4101		2N4174
2N1877		MCR1906-2	2N2840		2N5431	2N4102		2N4190
2N1877A		MCR1906-2	2N3001		MCR202	2N4108		MCR203



THYRISTOR CROSS REFERENCE (continued)

MOTOROLA DIRECT REPLACEMENT		MOTOROLA SIMILAR REPLACEMENT		MOTOROLA DIRECT REPLACEMENT		MOTOROLA SIMILAR REPLACEMENT		MOTOROLA DIRECT REPLACEMENT		MOTOROLA SIMILAR REPLACEMENT	
PART NO.		PART NO.		PART NO.		PART NO.		PART NO.		PART NO.	
2N4109		MCR204		C11C		2N4171		C38B		2N3897	
2N4110		MCR206		C11D		2N4172		C38C		MCR3935-5	
2N4144		MCR201		C11E		2N4173		C38D		2N3898	
2N4145		MCR201		C11F		2N4168		C38E		MCR3935-7	
2N4146		MCR202		C11G		2N4170		C38F		MCR3935-2	
2N4147		MCR203		C11H		2N4171		C38G		2N3897	
2N4148		MCR204		C11M		2N4174		C38H		MCR3935-5	
2N4149		MCR206		C11U		2N4167		C38U		MCR3935-1	
2N4316		MCR3918-3		C15A		2N4169		C103A		2N5062	
2N4317		2N5169		C15B		2N4170		C103B		2N5064	
2N4318		MCR3918-5		C15C		2N4171		C103Y		2N5060	
2N4319		2N5170		C15D		2N4172		C103YY		2N5061	
2N4332		MCR202		C15F		2N4168		C106 SERIES	NOTE 1		
2N4333		MCR203		C15G		2N4170		C107A	C106A	2N6238	
2N4334		MCR204		C15H		2N4171		C107B	C106B	2N6239	
2N4335		MCR205		C15M		2N4174		C107C	C106C	2N6240	
2N4336		MCR206		C20A		2N4169		C107D	C106D	2N6240	
2N4891		MU4891		C20B		2N4170		C107E	C106E	2N6241	
2N4892		MU4892		C20C		2N4171		C107F	C106F	2N6237	
2N4893		MU4893		C20D		2N4172		C107M	C106M	2N6241	
2N4894		MU4894		C20F		2N4168		C107Q	C106Q	2N6236	
2N4897		2N4851		C20U		2N4167		C107Y	C106Y	2N6236	
2N4898		2N4852		C30A		2N683		C122A	C122A1		
2N4899		2N4853		C30B		2N685		C122A SERIES	NOTE 1		
2N4991		MBS4991		C30C		2N687		C122B	C122B1		
2N4992		MBS4992		C30D		2N688		C122B SERIES	NOTE 1		
2N5204		2N3899		C30F		2N682		C122C	C122C1		
2N5273		2N6160		C30U		2N681		C122C SERIES	NOTE 1		
2N5274		2N6161		C31A		2N683		C122D	C122D1		
2N5719		MCR203		C31B		2N685		C122D SERIES	NOTE 1		
2N5720		MCR204		C31C		2N687		C122E	C122E1		
2N5721		MCR206		C31D		2N688		C122E SERIES	NOTE 1		
2N5724		MCR203		C31F		2N682		C122F	C122F1		
2N5725		MCR204		C31U		2N681		C122F SERIES	NOTE 1		
2N5726		MCR206		C32A		2N683		C135A		2N3896	
2N5754		2N6070		C32B		2N685		C135B		2N3897	
2N5755		2N6071		C32C		2N687		C135C		MCR3935-5	
2N5756		2N6073		C32D		2N688		C135D		2N3898	
2N5757		2N6075		C32F		2N682		C135E		MCR3935-7	
2N5787		2N5060		C32U		2N681		C135F		MCR3935-2	
2N5788		2N5061		C33A		MCR3818-3		C135M		2N3899	
2N5789		2N5062		C33B		2N5165		C137E		MCR3935-7	
2N5790		2N5064		C33C		MCR3818-5		C137M		2N3899	
2N5806		2N6160		C33D		2N5166		C228A SERIES	NOTE 1		
2N5807		2N6161		C33F		2N5164		C229A SERIES	NOTE 1		
2N5808		2N6162		C33U		MCR3818-1		D5K1	2N6114		
2N5809		2N6162		C35 SERIES	NOTE 1			D5K2	2N6115		
2N6119		2N6116		C36A	2N1844			D13T1	MPU6027		
2N6120		2N6118		C36B	2N1846			D13T2	MPU6028		
2N6137		2N6116		C36C	2N1848			D13Q500		MBS4991	
2N6138		2N6116		C36D	2N1849			D30		1N5762	
C5A	2N2324			C36E	2N1850			EC103A	MCR104		
C5B	2N2326			C36F		2N1843		EC103B	MCR120		
C5F	2N2323			C36G	2N1845			EC103Y	MCR102		
C5G	2N2325			C36H	2N1847			MAC10-4	2N6151		
C5U	2N2322			C36U		2N1842		MAC10-6	2N6152		
C6A		MCR1906-3		C37A		MCR3918-3		MAC10-8	2N6153		
C6B		MCR1906-4		C37B		2N5169		MAC11-4	2N6154		
C6F		MCR1906-2		C37C		MCR3918-5		MAC11-6	2N6155		
C6G		MCR1906-4		C37D		2N5170		MAC11-8	2N6156		
C6J		MCR1906-1		C37E		MCR3918-7		MAC35-1	2N6157		
C7A		MCR1906-3		C37F		2N5168		MAC35-2	2N6157		
C7B		MCR1906-4		C37G		2N5169		MAC35-3	2N6157		
C7G		MCR1906-4		C37H		MCR3918-5		MAC35-4	2N6157		
C7U		MCR1906-1		C37M		2N5171		MAC35-5	2N6158		
C11A		2N4169		C37U		MCR3918-1		MAC35-6	2N6158		
C11B		2N4170		C38A		2N3896		MAC35-7	2N6159		

DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL. REFER TO CHAPTER 1.

NOTE 1 MOTOROLA DEVICE NUMBERS IDENTICAL

THYRISTOR CROSS REFERENCE (continued)

PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	PART NO.	MOTOROLA DIRECT REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT
MAC35-8	2N6159		MCR808-9		MCR3818-9	MCR2818-5	MCR3818-5	
MAC36-1	2N6160		MCR808-10		2N2647-10	MCR2818-6		2N5166
MAC36-2	2N6160		MCR808R2		2N5164	MCR2818-7	MCR3818-7	
MAC36-3	2N6160		MCR808R4		2N5165	MCR2818-8		2N5167
MAC36-4	2N6160		MCR808R6		2N5166	MCR2818R2		2N5164
MAC36-5	2N6161		MCR808R8		2N5167	MCR2818R4		2N5165
MAC36-6	2N6161		MCR1305R2		2N5168	MCR2818R6		2N5166
MAC36-7	2N6162		MCR1305R4		2N5169	MCR2818R8		2N5167
MAC36-8	2N6162		MCR1305R6		2N5170	MCR2835-1	MCR3835-1	
MAC37-1		2N6157	MCR1305R8		2N5171	MCR2835-2	MCR3835-2	
MAC37-2		2N6157	MCR1308-1	MCR3918-1		MCR2835-3		2N3870
MAC37-3		2N6157	MCR1308-2		2N5168	MCR2835-4		2N3871
MAC37-4		2N6157	MCR1308-3	MCR3918-3		MCR2835-5	MCR3835-5	
MAC37-5		2N6158	MCR1308-4		2N5169	MCR2835-6		2N3872
MAC37-6		2N6158	MCR1308-5	MCR3918-5		MCR2835-7	MCR3835-7	
MAC37-7		2N6159	MCR1308-6		2N5170	MCR2835-8		2N3873
MAC37-8		2N6159	MCR1308-7	MCR3918-7		MCR2918-1	MCR3918-1	
MAC38-1		2N6160	MCR1308-8		2N5170	MCR2918-2		2N5168
MAC38-2		2N6160	MCR1308-9	MCR3918-9		MCR2918-3	MCR3918-3	
MAC38-3		2N6160	MCR1308R2		2N5168	MCR2918-4		2N5169
MAC38-4		2N6160	MCR1308R4		2N5169	MCR2918-5	MCR3918-5	
MAC38-5		2N6161	MCR1308R6		2N5170	MCR2918-6		2N5170
MAC38-6		2N6161	MCR1308R8		2N5171	MCR2918-7	MCR3918-7	
MAC38-7		2N6162	MCR1604-1		2N4183	MCR2918-8		2N5171
MAC38-8		2N6162	MCR1604-2		2N4184	MCR2918R2		2N5168
MAC77-1	2N6068		MCR1604-3		2N4185	-4R2918R4		2N5169
MAC77-2	2N6069		MCR1604-4		2N4186	MCR2918R6		2N5170
MAC77-3	2N6070		MCR1604-5		2N4187	MCR2918R8		2N5171
MAC77-4	2N6071		MCR1604-6		2N4188	MCR2935-1	MCR3935-1	
MAC77-5	2N6072		MCR1604-7		2N4189	MCR2935-2	MCR3935-2	
MAC77-6	2N6073		MCR1604-8		2N4190	MCR2935-3	2N3896	
MAC77-7	2N6074		MCR2305-1		2N4167	MCR2935-4	2N3897	
MAC77-8	2N6075		MCR2305-2		2N4168	MCR2935-5	MCR3935-5	
MAC5571	2N5571		MCR2305-3		2N4169	MCR2935-6	2N3898	
MAC5572	2N5572		MCR2305-4		2N4170	MCR2935-7	MCR3935-7	
MAC5573	2N5573		MCR2305-5		2N4171	MCR2935-8	2N3899	
MAC5574	2N5574		MCR2305-6		2N4172	MCR3000-1C	MCR3000-1	
MAC40802		2N6145	MCR2305-7		2N4173	MCR3000-2	2N4441	
MAC40803		2N6146	MCR2305-8		2N4174	MCR3000-3C	MCR3000-3	
MAC40804	2N6147		MCR2315-1	2N4167		MCR3000-4	2N4442	
MCR106-1	2N6236		MCR2315-2	2N4168		MCR3000-5C	MCR3000-5	
MCR106-2	2N6237		MCR2315-3	2N4169		MCR3000-6	2N4443	
MCR106-3	2N6238		MCR2315-4	2N4170		MCR3000-7C	MCR3000-7	
MCR106-4	2N6239		MCR2315-5	2N4171		MCR3000-8	2N4444	
MCR106-5	2N6240		MCR2315-6	2N4172		MCR3000-9C	MCR3000-9	
MCR106-6	2N6240		MCR2315-7	2N4173		MCR3000-10C	MCR3000-10	
MCR106-7	2N6241		MCR2315-8	2N4174		MCR3818,R-2		2N5164
MCR106-8	2N6241		MCR2604-1		2N4183	MCR3818,R-4		2N5165
MCR306-1	2N6236		MCR2604-2		2N4184	MCR3818,R-6		2N5166
MCR306-2	2N6237		MCR2604-3		2N4185	MCR3818,R-8		2N5167
MCR306-3	2N6238		MCR2604-4		2N4187	MCR3835-3	2N3870	
MCR306-4	2N6239		MCR2604-5		2N4188	MCR3835-4	2N3871	
MCR306-5	2N6240		MCR2604-6		2N4189	MCR3835-6	2N3872	
MCR306-6	2N6240		MCR2604-7		2N4186	MCR3835-8	2N3873	
MCR600-1		MCR102	MCR2604-8		2N4190	MCR3918,R-2		2N5168
MCR600-2		MCR103	MCR2604L1	2N4183		MCR3918,R-4		2N5169
MCR600-3		MCR104	MCR2604L2	2N4184		MCR3918,R-6		2N5170
MCR600-3.5		MCR115	MCR2604L3	2N4185		MCR3918,R-8		2N5171
MCR600-4		MCR120	MCR2604L4	2N4186		MCR3935-3	2N3896	
MCR808-1		MCR3818-1	MCR2604L5	2N4187		MCR3935-4	2N3897	
MCR808-2		2N5164	MCR2604L6	2N4188		MCR3935-6	2N3898	
MCR808-3		MCR3818-3	MCR2604L7	2N4189		MCR3935-8	2N3899	
MCR808-4		2N5165	MCR2604L8	2N4190		MCR4018-3		2N6167
MCR808-5		MCR3818-5	MCR2818-1	MCR3818-1		MCR4018-4		2N6168
MCR808-6		2N5166	MCR2818-2		2N5164	MCR4018-5		2N6169
MCR808-7		MCR3818-7	MCR2818-3	MCR3818-3		MCR4018-6		2N6169
MCR808-8		2N5167	MCR2818-4		2N5165	MCR4018-7		2N6170



DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL.
REFER TO CHAPTER 1

THYRISTOR CROSS REFERENCE (continued)

MOTOROLA DIRECT PART NO.	MOTOROLA SIMILAR REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	MOTOROLA DIRECT PART NO.	MOTOROLA SIMILAR REPLACEMENT	MOTOROLA SIMILAR REPLACEMENT	MOTOROLA DIRECT PART NO.	MOTOROLA SIMILAR REPLACEMENT
MCR4018-8		2N6170	S4008L		MCR3000-6	T2301C	T2301PC5
MCR4035-3		2N6171	S4025C		MCR649-6	T2301D	T2301PD5
MCR4035-4		2N6172	S4025G		2N3872	T2301E	T2301PE5
MCR4035-5		2N6173	S4025H		2N3898	T2301F	T2301PF5
MCR4035-6		2N6173	S4035G	2N3872		T2301M	T2301PM5
MCR4035-7		2N6174	S4035H	2N3898		T2302A	T2302PA5
MCR4035-8		2N6174	S5006B		MCR729-7	T2302B	T2302PB5
MPT20		1N5758	S5008L		MCR3000-7	T2302C	T2302PC5
MPT24		1N5759	S5025C		MCR649-7	T2302D	T2302PD5
MPT28		1N5760	S5025G		MCR3835-7	T2302E	T2302PE5
MPT32		1N5761	S5025H		MCR3935-7	T2302F	T2302PF5
MPT36		1N5762	S5035G	MCR3835-7		T2302M	T2302PM5
MPU231		2N6116	S5035H	MCR3935-7		T2500 SERIES	NOTE 1
MPU232		2N6117	S6006B		MCR729-8	T2800 SERIES	NOTE 1
MPU233		2N6118	S6025G		MCR3835-8	T2801 SERIES	NOTE 1
MU970		2N2646	S6025H		2N3899	T2802 SERIES	NOTE 1
MU971		2N2647	S6035G	2N3873		T2850A	2N6346A
Q200E3		MAC92-4	S6035H	2N3899		T2850B	2N6346A
Q2010L4		2N6346A	S6200A SERIES	NOTE 1		T2850D	2N6347A
Q2025G	MAC37-4		S6210 SERIES	NOTE 1		T4120 SERIES	NOTE 1
Q2025H	MAC38-4		S6220A SERIES	NOTE 1		T4121 SERIES	NOTE 1
Q2040D		MAC40688	SC141	NOTE 1		T6400 SERIES	NOTE 1
Q4010L4		2N6347A	SC141A SERIES	NOTE 1		T6401 SERIES	NOTE 1
Q4025G	MAC37-6		SC141A1	SC141A		T6410 SERIES	NOTE 1
Q4025H	MAC38-6		SC141B	SC141B1		T6411 SERIES	NOTE 1
Q4040D		MAC40689	SC141B SERIES	NOTE 1		T6420 SERIES	NOTE 1
Q5010L4		MAC10-7	SC141C	SC141C1		T6421 SERIES	NOTE 1
Q5025G	MAC37-7		SC141C SERIES	NOTE 1			
Q5025H	MAC38-7		SC141D	SC141D1			
Q6010L4		2N6348A	SC141D SERIES	NOTE 1			
Q6015G		MAC40797	SC141E	SC141E1			
Q6015H		MAC40798	SC141E SERIES	NOTE 1			
Q6040D		MAC40690	SC141M	SC141M1			
S0301MS3		MCR1906-1	SC141M SERIES	NOTE 1			
S0303LS2		MCR106-1	SC146A	SC146A1			
S0303LS3		MCR106-1	SC146A SERIES	NOTE 1			
S0308L		MCR3000-1	SC146B	SC146B1			
S0325C		MCR649-1	SC146B SERIES	NOTE 1			
S0325G		MCR3835-1	SC146C	SC146C1			
S0325H		MCR3935-1	SC146C SERIES	NOTE 1			
S0335G	MCR3835-1		SC146D	SC146D1			
S0335H	MCR3935-1		SC146D SERIES	NOTE 1			
S0501MS3		MCR1906-2	SC146E	SC146E1			
S0503LS2		MCR106-2	SC146E SERIES	NOTE 1			
S0503LS3		MCR106-2	SC146M	SC146M1			
S0525C		MCR649-2	SC146M SERIES	NOTE 1			
S0525G		MCR3835-2	SC245 SERIES	NOTE 1			
S0525H	MCR3935-2		SC246 SERIES	NOTE 1			
S0535G	MCR3835-2		SC250 SERIES	NOTE 1			
S1001MS3		MCR1906-3	SC251 SERIES	NOTE 1			
S1003LS2		MCR106-3	SC260 SERIES	NOTE 1			
S1003LS3		MCR106-3	SC261 SERIES	NOTE 1			
S1008L		MCR3000-3	S0303LS2		MCR106-1		
S1025C		MCR649-3	S0503LS2		MCR106-2		
S1025G		MCR3818-3	S1003LS2		MCR106-3		
S1025H	MCR3896		S2003LS2		MCR106-4		
S1035G	MCR3870		S4003LS2		MCR106-6		
S2001MS3		MCR1906-4	S6003LS2		MCR106-8		
S2003LS2		MCR106-4	T2300A		T2300PA5		
S2003LS3		MCR106-4	T2300B		T2300PB5		
S2025C		MCR649-4	T2300C		T2300PC5		
S2025G		MCR3818-4	T2300D		T2300PD5		
S2025H	MCR3897		T2300E		T2300PE5		
S2035G	MCR3871		T2300F		T2300PF5		
S2035H	MCR3897		T2300M		T2300PM5		
S2800A SERIES	NOTE 1		T2301A		T2301PA5		
S4006B		MCR729-6	T2301B		T2301PA5		

DEVICES NOT SHOWN IF MOTOROLA NUMBER IS IDENTICAL.
REFER TO CHAPTER 1

NOTE 1: MOTOROLA DEVICE NUMBERS IDENTICAL



Thyristor Data Sheets

7

1N5758,A thru 1N5762,A



BIDIRECTIONAL DIODE THYRISTORS

... two-terminal 3-layer devices that exhibit bidirectional negative resistance switching characteristics. These economical, durable devices have been developed for use in thyristor triggering circuits for lamp drivers and universal motor speed controls.

- Switching Voltage Range – 20 to 36 Volts Nominal
- Symmetrical Characteristics
- Passivated Surface for Reliability and Uniformity

*MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)



Rating	Symbol	Value	Unit
Peak Pulse Current (30 μs duration, 120 Hz repetition rate)	I_{pulse}	2.0	Amp
Power Dissipation @ $T_A = -40$ to $+25^\circ\text{C}$ Derate above 25°C	P_D	300 4.0	mW mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$

*ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
Switching Voltage (Both Directions)	V_S	1N5758	16	24	Volts
		1N5759	20	28	
		1N5760	24	32	
		1N5761	28	36	
		1N5762	32	40	
		1N5758A	18	22	
		1N5759A	22	26	
		1N5760A	26	30	
		1N5761A 1N5762A	30 34	34 38	
Switching Current (Both Directions) ($T_A = -40$ to $+75^\circ\text{C}$)	I_S	1N5758/5762	—	100	μA
		1N5758A/5762A	—	25	
Switching Voltage Change (Both Directions) ($\Delta I = I_S$ to $I = 10$ mA)	ΔV	1N5758,A,1N5759,A	5.0	—	Volts
		1N5760,A,61,A,62,A	7.0	—	
Leakage Current (Both Directions), (Applied Voltage = 14 Volts)	I_B	—	10	μA	
Switching Voltage Symmetry	$(V_S^+) - (V_S^-)$	1N5758/5762	—	± 4.0	Volts
		1N5758A/5762A	—	± 2.0	
Peak Pulse Amplitude (Figure 1) (Both Polarities)		1N5758,A,1N5759,A	3.0	—	Volts
		1N5760,A,61,A,62,A	5.0	—	

*Indicates JEDEC Registered Data.

DIACS



STYLE 3:
PIN 1, MAIN TERMINAL 1
PIN 2, MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.45	4.70	0.175	0.185
D	0.41	0.48	0.016	0.019
J	2.29	2.79	0.090	0.110
K	12.70	—	0.500	—

CASE 182-03

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 - PEAK PULSE AMPLITUDE TEST CIRCUIT




FIGURE 2 - VOLT-AMPERE CHARACTERISTICS




FIGURE 3 - BREAKOVER VOLTAGE BEHAVIOR




FIGURE 4 - NORMALIZED OUTPUT VOLTAGE BEHAVIOR




FIGURE 5 - SWITCHING TIMES






FIGURE 6 - CONTROL CIRCUIT



2N681 thru 2N692



REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.



- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Blocking Voltage to 800 Volts

MAXIMUM RATINGS ($T_J = 125^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Blocking Voltage (1)	V_{RRM} or V_{DRM}	25 50 100 150 200 250 300 400 500 600 700 800	Volts
*Peak Non-Repetitive Reverse Voltage	V_{RSM}	35 75 150 225 300 350 400 500 600 720 840 960	Volts
*RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	25	Amp
*Average On-State Current ($T_C = 65^\circ\text{C}$)	$I_T(\text{AV})$	16	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz, preceded and followed by rated current and voltage)	I_{TSM}	150	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+125^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	93	A^2s
*Peak Gate Power	P_{GM}	5.0	Watts
*Average Gate Power	$P_{G(\text{AV})}$	0.5	Watt
*Peak Forward Gate Current 2N681-2N689 2N690-2N692	I_{GM}	2.0 1.2	Amp
*Peak Gate Voltage – Forward	V_{FGM}	10	Volts
Reverse	V_{RGM}	5.0	Volts
*Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Stud Torque	—	30	in.lb.

SILICON CONTROLLED RECTIFIER

25 AMPERES RMS
25-800 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29 REF		0.090 REF	
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65 REF		0.065 REF	
T	12.73	12.83	0.501	0.505

STYLE 1:
PIN 1. CATHODE
2. GATE
3. ANODE

CASE 263-03

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^{\circ}C/W$

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Average Forward or Reverse Blocking Current (Rated V_{DRM} or V_{RRM} , gate open, $T_J = 125^{\circ}C$)	$I_{D(AV)}, I_{R(AV)}$				mA
2N681-2N684		—	—	6.5	
2N685		—	—	6.0	
2N686		—	—	5.5	
2N687		—	—	5.0	
2N688		—	—	4.0	
2N689		—	—	3.0	
2N690		—	—	2.5	
2N691		—	—	2.25	
2N692		—	—	2.0	
Peak Forward or Reverse Blocking Current (Rated V_{DRM} or V_{RRM} , gate open, $T_J = 125^{\circ}C$)	I_{DRM}, I_{RRM}	—	—	2.0	mA
*Peak On-State Voltage ($I_{TM} = 50.3$ A peak, Pulse Width ≤ 1.0 ms, Duty Cycle $\leq 2.0\%$)	V_{TM}	—	—	2.0	Volts
Gate Trigger Current, Continuous dc ($V_{AK} = 12$ Vdc, $R_L = 50 \Omega$) *($V_{AK} = 12$ Vdc, $R_L = 50 \Omega, T_C = -65^{\circ}C$)	I_{GT}	—	—	40 80	mA
Gate Trigger Voltage, Continuous dc ($V_{AK} = 12$ Vdc, $R_L = 50 \Omega$) *($V_{AK} = 12$ Vdc, $R_L = 50 \Omega, T_J = -65^{\circ}C$)	V_{GT}	—	0.65	2.0 3.0	Volts
*Gate Non-Trigger Voltage (Rated V_{DRM} , $R_L = 50 \Omega, T_J = 125^{\circ}C$)	V_{GD}	0.25	—	—	Volts
Holding Current ($V_{AK} = 12$ Vdc, Gate Open)	I_H	—	7.3	50	mA
Critical Rate of Rise of Off-State Voltage (Rated V_{DRM} , Exponential Waveform, $T_J = 125^{\circ}C$, Gate Open)	dv/dt	—	30	—	$V/\mu s$

* Indicates JEDEC Registered Data.



FIGURE 1 – AVERAGE CURRENT DERATING




FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 – ON-STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 5 – THERMAL RESPONSE



TYPICAL CHARACTERISTICS

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE






FIGURE 9 – HOLDING CURRENT



2N1595 thru 2N1599




REVERSE BLOCKING TRIODE THYRISTORS

These devices are glassivated planar construction designed for gating operation in mA/ μ A signal or detection circuits.

- Low-Level Gate Characteristics –
 $I_{GT} = 10 \text{ mA (Max) @ } 25^\circ\text{C}$
- Low Holding Current –
 $I_H = 5.0 \text{ mA (Typ) @ } 25^\circ\text{C}$
- Glass-to-Metal Bond for Maximum Hermetic Seal

SILICON CONTROLLED RECTIFIERS

1.6 AMPERE RMS
50 thru 400 VOLTS





*MAXIMUM RATINGS ($T_J = 125^\circ\text{C}$ unless otherwise noted, $R_{GC} = 1 \text{ k}\Omega$)

Rating	Symbol	Value	Unit
Repetitive Peak Reverse Blocking Voltage (1)	V_{RRM}	2N1595	50
		2N1596	100
		2N1597	200
		2N1598	300
		2N1599	400
Repetitive Peak Forward Blocking Voltage (1)	V_{DRM}	2N1595	50
		2N1596	100
		2N1597	200
		2N1598	300
		2N1599	400
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	1.6	Amps
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz, $T_J = -65$ to $+125^\circ\text{C}$)	I_{TSM}	15	Amps
Peak Gate Power	P_{GM}	0.1	Watt
Average Gate Power	$P_{G(AV)}$	0.01	Watt
Peak Gate Current	I_{GM}	0.1	Amp
Peak Gate Voltage – Forward	V_{GFM}	10	Volts
	Reverse V_{GRM}	10	
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

*Indicates JEDEC Registered Data.

(1) V_{DRM} or V_{RRM} for all types can be applied on a continuous DC basis without incurring damage.



STYLE 3:
PIN 1. CATHODE
2. GATE
3. ANODE (CONNECTED TO CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	–	0.500	–
L	6.35	–	0.250	–
M	45 ⁹	NOM	45 ⁹	NOM
P	–	1.27	–	0.050
Q	90 ⁹	NOM	90 ⁹	NOM
R	2.54	–	0.100	–

All JEDEC dimensions and notes apply.

CASE 79-02
TO-39

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}, T_J = 125^\circ\text{C}$)	I_{RRM}	—	—	1.0	mA
*Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}, T_J = 125^\circ\text{C}$)	I_{DRM}	—	—	1.0	mA
*Peak On-State Voltage ($I_F = 1.0 \text{ A dc, Pulsed, } 1.0 \text{ ms (Max), Duty Cycle } \leq 1\%$)	V_{TM}	—	1.1	2.0	Volts
*Gate Trigger Current ($V_D = 7 \text{ V}, R_L = 12 \text{ Ohms}$)	I_{GT}	—	2.0	10	mA
*Gate Trigger Voltage ($V_D = 7.0 \text{ V}, R_L = 12 \text{ Ohms}$) ($V_D = 7.0 \text{ V}, R_L = 12 \text{ Ohms}, T_J = 125^\circ\text{C}$)	V_{GT}	— 0.2	0.7 —	3.0 —	Volts
Reverse Gate Current ($V_{GK} = 10 \text{ V}$)	I_{GR}	—	17	—	mA
Holding Current ($V_D = 7.0 \text{ V}$)	I_H	—	5.0	—	mA
Turn-On Time ($I_{GT} = 10 \text{ mA}, I_F = 1.0 \text{ A}$) ($I_{GT} = 20 \text{ mA}, I_F = 1.0 \text{ A}$)	t_{gt}	— —	0.8 0.6	— —	μs
Turn-Off Time ($I_F = 1.0 \text{ A}, I_R = 1.0 \text{ A}, dv/dt = 20 \text{ V}/\mu\text{s}, T_J = 125^\circ\text{C}$)	t_q	—	10	—	μs

*Indicates JEDEC Registered Data.

CURRENT DERATING

FIGURE 1 — CASE TEMPERATURE REFERENCE






FIGURE 2 — AMBIENT TEMPERATURE REFERENCE



2N1842 thru 2N1850



REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Blocking Voltage to 500 Volts

MAXIMUM RATINGS ($T_J = 100^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
*Peak Repetitive Forward or Reverse Blocking Voltage (1)	V_{DRM} or V_{RRM}	25 50 100 150 200 250 300 400 500	Volts
*Non-Repetitive Peak Reverse Voltage	V_{RSM}	35 75 150 225 300 350 400 500 600	Volts
*Average On-State Current ($T_C = 35^\circ\text{C}$)	$I_{T(AV)}$	10	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz, preceded and followed by rated current and voltage)	I_{TSM}	125	Amp
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	60	A^2s
*Peak Gate Power	P_{GM}	5.0	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current	I_{GM}	2.0	Amp
*Peak Gate Voltage – Forward	V_{FGM}	10	Volts
Reverse	V_{RGM}	5.0	Volts
*Operating Junction Temperature Range	T_J	-40 to $+100$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to $+125$	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C}/\text{W}$

(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

*Indicates JEDEC Registered Data.

SILICON CONTROLLED RECTIFIERS

16 AMPERE RMS
25–500 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65	REF	0.065	REF
T	12.73	12.83	0.501	0.505





STYLE 1:
PIN 1. CATHODE
2. GATE
3. ANODE

CASE 263-03


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Average Forward or Reverse Blocking Current ($V_D = \text{Rated } V_{DRM}, V_R = \text{Rated } V_{RRM}, T_C = 35^\circ\text{C}$) 2N1842 2N1843 2N1844 2N1845 2N1846 2N1847 2N1848 2N1849 2N1850	$I_D(AV), I_R(AV)$	—	—	22.5 19 12.5 6.5 6.0 5.5 5.0 4.0 3.0	mA
Peak Forward or Reverse Blocking Current ($V_D = \text{Rated } V_{DRM}, V_D = \text{Rated } V_{RRM}, \text{gate open}, T_C = 100^\circ\text{C}$)	I_{DRM}, I_{RRM}	—	—	6.0	mA
*Peak On-State Voltage ($I_{TM} = 31.4 \text{ A peak, Pulse Width } < 1.0 \text{ ms, Duty Cycle } < 2.0\%$)	V_{TM}	—	—	2.5	Volts
Gate Trigger Current, Continuous dc ($V_D = 12 \text{ Vdc}, R_L = 50 \Omega$) *($V_D = 12 \text{ Vdc}, R_L = 50 \Omega, T_C = -40^\circ\text{C}$)	I_{GT}	—	6.0	80 150	mA
Gate Trigger Voltage, Continuous dc ($V_D = 12 \text{ Vdc}, R_L = 50 \Omega$) *($V_D = 12 \text{ Vdc}, R_L = 50 \Omega, T_C = -40^\circ\text{C}$) *($V_D = \text{Rated } V_{DRM}, R_L = 50 \Omega, T_C = 100^\circ\text{C}$)	V_{GT}	— 0.3	0.65	— 3.5	Volts
Holding Current ($V_D = 12 \text{ Vdc}, \text{Gate Open}$)	I_H	—	7.0	—	mA
Critical Rate of Rise of Off-State Voltage ($V_D = \text{Rated } V_{DRM}, \text{Exponential Waveform}, T_C = 100^\circ\text{C}, \text{Gate Open}$)	dv/dt	—	30	—	V/ μS

*Indicates JEDEC Registered Data.



2N1842A thru 2N1850A



REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Blocking Voltage to 500 Volts
- Junction Temperature Rated @ 125°C

MAXIMUM RATINGS (T_C = 125°C unless otherwise noted.)

Rating	Symbol	Value	Unit
*Peak Repetitive Forward or Reverse Blocking Voltage (1)	V _{DRM} or V _{RRM}	25 50 100 150 200 250 300 400 500	Volts
*Non-Repetitive Peak Reverse Voltage	V _{RSM}	35 75 150 225 300 350 400 500 600	Volts
*Average On-State Current (T _C = 80°C)	I _{T(AV)}	10	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz, preceded and followed by rated current and voltage)	I _{TSM}	125	Amp
Circuit Fusing (T _J = -65 to +125°C, t = 1.0 to 8.3 ms)	I ² _t	60	A ² s
*Peak Gate Power	P _{GM}	5.0	Watts
*Average Gate Power	P _{G(AV)}	0.5	Watt
*Peak Forward Gate Current	I _{GM}	2.0	Amp
*Peak Gate Voltage – Forward	V _{FGM}	10	Volts
Reverse	V _{RGM}	5.0	Volts
*Operating Junction Temperature Range	T _J	-65 to +125	°C
*Storage Temperature Range	T _{stg}	-65 to +125	°C

THERMAL CHARACTERISTIC



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	2.0	°C/W

(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

*Indicates JEDEC Registered Data.

SILICON CONTROLLED RECTIFIERS

16 AMPERE RMS
25 – 500 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29 REF		0.090 REF	
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65 REF		0.065 REF	
T	12.73	12.83	0.501	0.505

STYLE 1:
PIN 1. CATHODE
2. GATE
3. ANODE





CASE 263-03

2N1842A thru 2N1850A


ELECTRICAL CHARACTERISTICS (T_C = 125°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Average Forward or Reverse Blocking Current (V _D = Rated V _{DRM} or V _R = Rated V _{RRM} , gate open, T _C = 125°C)	I _{D(AV)} , I _{R(AV)}				mA
2N1842A		—	—	22.5	
2N1843A		—	—	19	
2N1844A		—	—	12.5	
2N1845A		—	—	6.5	
2N1846A		—	—	6.0	
2N1847A		—	—	5.5	
2N1848A		—	—	5.0	
2N1849A		—	—	4.0	
2N1850A		—	—	3.0	
Peak Forward or Reverse Blocking Current (V _D = Rated V _{DRM} or V _R = Rated V _{RRM} , gate open, T _C = 125°C)	I _{DRM} , I _{RRM}	—	—	6.0	mA
*Peak On-State Voltage (I _{TM} = 31.4 A peak, Pulse Width ≤ 1.0 ms, Duty Cycle ≤ 2.0%)	V _{TM}	—	—	2.5	Volts
Gate Trigger Current, Continuous dc (V _D = 12 Vdc, R _L = 50 Ω) *V _D = 12 Vdc, R _L = 50 Ω, T _C = -65°C)	I _{GT}	—	6.0	80	mA
Gate Trigger Voltage, Continuous dc (V _D = 12 Vdc, R _L = 50 Ω) *(V _D = 12 Vdc, R _L = 50 Ω, T _C = -40°C) *(V _D = 12 Vdc, R _L = 50 Ω, T _C = -65°C) *(V _D = Rated V _{DRM} , R _L = 50 Ω, T _C = 125°C)	V _{GT}	—	0.65	—	Volts
		0.25	—	3.5	
		—	—	3.7	
Holding Current (V _D = 12 Vdc, Gate Open)	I _H	—	7.0	—	mA
Critical Rate of Rise of Off-State Voltage (V _D = Rated V _{DRM} , Exponential Waveform, T _C = 125°C, Gate Open)	dv/dt	—	30	—	V/μS

* Indicates JEDEC Registered Data.



2N2322 thru 2N2329



REVERSE BLOCKING TRIODE THYRISTOR

... all-diffused PNP devices designed for gating operation in mA/ μ A signal or detection circuits.




- Low-Level Gate Characteristics
 $I_{GT} = 200 \mu\text{A}$ (Max) @ 25°C
- Low Holding Current – $I_H = 2.0 \text{ mA}$ (Max) @ 25°C
- Anode Common to Case
- Glass-to-Metal Bond for Maximum Hermetic Seal

*MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ unless otherwise noted, $R_{GK} = 1000 \text{ ohms}$)

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (Notes 2 and 3)	V_{DRM} or V_{RRM}	25	Volts
		2N2322	
		2N2323	
		2N2324	
		2N2325	
		2N2326	
		2N2327	
		2N2328	
2N2329	400		
Non- Repetitive Peak Reverse Blocking Voltage ($t \leq 5.0 \text{ ms}$, Notes 2 and 3)	V_{RSM}	40	Volts
		2N2322	
		2N2323	
		2N2324	
		2N2325	
		2N2326	
		2N2327	
		2N2328	
2N2329	500		
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	1.6	Amp
Average On-State Current	$I_T(\text{AV})$	1.0	Amp
		$T_C = 85^\circ\text{C}$ $T_A = 30^\circ\text{C}$	
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz, $T_C = 80^\circ\text{C}$) Preceded and followed by rated current and voltage	I_{TSM}	15	Amp
Peak Gate Power	P_{GM}	0.1	Watt
Average Gate Power	$P_{G(\text{AV})}$	0.01	Watt
Peak Gate Current	I_{GM}	0.1	Amp
Peak Gate Voltage	V_{GM}	6.0	Volts
Operating Junction Temperature Range	T_J	-65 to +125	°C
Storage Temperature Range	T_{stg}	-65 to +150	°C
Lead Solder Temperature ($> 1/16''$ from case, 10 s max)	—	+230	°C
*Indicates JEDEC Registered Data.			

SILICON CONTROLLED RECTIFIER

1.6 AMPERE RMS
25 thru 400 VOLTS



STYLE 3:
PIN 1. CATHODE
2. GATE
3. ANODE (CONNECTED TO CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	6.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45 ⁰ NDM	—	45 ⁰ NDM	—
P	—	1.27	—	0.050
Q	90 ⁰ NDM	—	90 ⁰ NDM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02
TO-39

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted, $R_{GK} = 1000\ \text{ohms}$)

Characteristic	Symbol	Min	Max	Unit
*Peak Reverse Blocking Current (Rated V_{RRM} , $T_J = 125^\circ\text{C}$)	I_{RRM}	—	100	μA
*Peak Forward Blocking Current (Rated V_{DRM} , $T_J = 125^\circ\text{C}$)	I_{DRM}	—	100	μA
Peak On-State Voltage ($I_{TM} = 1.0\ \text{A Peak}$) ($I_{TM} = 3.14\ \text{A Peak}$, $T_C = 85^\circ\text{C}$)*	V_{TM}	—	1.5 2.0	Volts
Gate Trigger Current (Note 1) ($V_D = 6.0\ \text{Vdc}$, $R_L = 100\ \text{ohms}$) ($V_D = 6.0\ \text{Vdc}$, $R_L = 100\ \text{ohms}$, $T_C = -65^\circ\text{C}$)	I_{GT}	—	200 350*	μA
Gate Trigger Voltage ($V_D = 6.0\ \text{Vdc}$, $R_L = 100\ \text{ohms}$) ($V_D = 6.0\ \text{Vdc}$, $R_L = 100\ \text{ohms}$, $T_C = -65^\circ\text{C}$)* ($V_D = \text{Rated } V_{DRM}$, $R_L = 100\ \text{ohms}$, $T_J = 125^\circ\text{C}$)*	V_{GT}	— — 0.1	0.8 1.0 —	Volts
Holding Current ($V_D = 6.0\ \text{Vdc}$) ($V_D = 6.0\ \text{Vdc}$, $T_C = -65^\circ\text{C}$)* ($V_D = 6.0\ \text{Vdc}$, $T_C = 125^\circ\text{C}$)*	I_H	— — 0.15	2.0 3.0 —	mA

*Indicates JEDEC Registered Data.

Notes: 1. R_{GK} current is not included in measurement.

- Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.
- Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.

CURRENT DERATING

FIGURE 1 — CASE TEMPERATURE





FIGURE 2 — AMBIENT TEMPERATURE



2N2573 thru 2N2579 MCR649AP-1 thru -10

REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial applications such as motor controls, heater controls, and power supplies, wherever half-wave or dc silicon gate controlled devices are needed.

- Glass Passivated Junctions for Maximum Reliability
- Center Gate Geometry for Parameter Uniformity
- High Surge Current, $I_{TSM} = 260$ A, for Crowbar Service


SILICON CONTROLLED RECTIFIER

25 AMPERES RMS

25-500 VOLTS



CASE 61-03



CASE 54-05

MAXIMUM RATINGS ($T_J = 125^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (1)	V_{DRM} or V_{RRM}	25	Volts
2N2573, MCR649AP-1		50	
2N2574, MCR649AP-2		100	
2N2575, MCR649AP-3		200	
2N2576, MCR649AP-4		300	
2N2577, MCR649AP-5		400	
2N2578, MCR649AP-6		500	
2N2579, MCR649AP-7			
On-State Current	$I_T(\text{RMS})$	25	Amp
Circuit Fusing ($T_J = -65^\circ\text{C}$ to $+125^\circ\text{C}$, $t < 8.3$ ms)	I^2t	275	$\text{A}^2\text{sec.}$
Peak Surge Current (One Cycle, 60 Hz, $T_J = -65^\circ$ to $+125^\circ\text{C}$)	I_{TSM}	260	Amp
Peak Gate Power — Forward	P_{GM}	5.0	Watts
Average Gate Power — Forward	$P_{G(\text{AVG})}$	0.5	Watts
Peak Gate Current — Forward	I_{GM}	2.0	Amp
Peak Gate Voltage — Forward Reverse	V_{GFM} V_{GRM}	10 5.0	Volts
Operating Junction Temperature	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature	T_{stg}	-65 to +150	$^\circ\text{C}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C/W}$

(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous basis without incurring damage. Ratings apply for zero or negative gate voltage.

2N2573 thru 2N2579

STYLE 1:
PIN 1: GATE
2: CATHODE
CASE: ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	28.21	29.11	1.109	1.146
B	20.37	20.70	0.800	0.815
C	8.93	7.92	0.352	0.312
D	4.81	5.31	0.190	0.210
E	2.84	3.05	0.112	0.120
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	6.35	5.98	0.250	0.235
J	18.54	19.79	0.730	0.778
K	18.51	17.27	0.730	0.680
L	5.30	4.92	0.210	0.195
M	3.84	4.09	0.151	0.161
N	24.64	26.18	0.970	1.030
P	2.29	2.71	0.090	0.107

CASE 61-03

MCR649AP-1 thru MCR649AP-10

STYLE 2: (THY)
PIN 1: GATE
2: CATHODE
CASE: ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	28.12	—	1.107
B	—	20.40	—	0.803
C	—	1.27	—	0.050
D	—	2.94	—	0.116
E	—	29.90	—	1.177
F	—	10.67	—	0.420
G	—	6.35	—	0.250
H	—	18.54	—	0.730
J	—	6.13	—	0.241
K	—	3.84	—	0.151
L	—	25.18	—	0.991

CASE 54-05

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Units
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$ with gate open, $T_J = 125^\circ\text{C}$)	I_{DRM}	—	0.6	5.0	mA
Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}$, $T_J = 125^\circ\text{C}$)	I_{RRM}	—	0.6	5.0	mA
Gate Trigger Current (Continuous dc) ($V_D = 7 \text{ Vdc}$, $R_L = 100 \Omega$)	I_{GT}	—	—	40	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 7 \text{ Vdc}$, $R_L = 100 \Omega$) ($V_D = \text{Rated } V_{DRM}$, $R_L = 100 \Omega$, $T_J = 125^\circ\text{C}$)	V_{GT}	— 0.3	— 0.7	— 3.5	Volts
Forward On Voltage ($I_{TM} = 20 \text{ Adc}$)	V_{TM}	—	1.1	1.4	Volts
Holding Current ($V_D = 7 \text{ Vdc}$, Gate Open)	I_H	—	10	—	mA
Turn-On Time ($t_d + t_r$) ($I_{GT} = 50 \text{ mA}$, $I_T = 10 \text{ A}$, $V_D = \text{Rated } V_{DRM}$)	t_{gt}	—	1.0	—	μs
Turn-Off Time ($I_T = 10 \text{ A}$, $I_R = 10 \text{ A}$, $dv/dt = 20 \text{ V}/\mu\text{s}$, $T_J = 125^\circ\text{C}$) ($V_D = \text{Rated Voltage } V_{DRM}$)	t_q	—	30	—	μs
Forward Voltage Application Rate (Exponential) (Gate Open, $T_J = 125^\circ\text{C}$, $V_D = \text{Rated } V_{DRM}$)	dv/dt	—	30	—	$\text{V}/\mu\text{s}$

FIGURE 1 – CURRENT DERATING




FIGURE 2 – GATE TRIGGER CHARACTERISTICS




FIGURE 3 – ON-STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM ALLOWABLE NON-RECURRENT SURGE CURRENT




FIGURE 5 – EFFECT OF TEMPERATURE ON TYPICAL HOLDING CURRENT




FIGURE 6 – EFFECT OF TEMPERATURE ON TYPICAL GATE CURRENT




FIGURE 7 – EFFECT OF TEMPERATURE ON TYPICAL GATE VOLTAGE






FIGURE 8 – MAXIMUM TRANSIENT THERMAL RESISTANCE JUNCTION TO CASE



7

2N2646

2N2647



SILICON PN UNI-JUNCTION TRANSISTORS

... designed for use in pulse and timing circuits, sensing circuits and thyristor trigger circuits. These devices feature:

- Low Peak Point Current – 2.0 μ A (Max)
- Low Emitter Reverse Current – 200 nA (Max)
- Passivated Surface for Reliability and Uniformity

PN UNI-JUNCTION TRANSISTORS




*MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Dissipation (1)	P_D	300	mW
RMS Emitter Current	$I_{E(RMS)}$	50	mA
Peak Pulse Emitter Current (2)	i_E	2.0	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage	V_{B2B1}	35	Volts
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

*Indicates JEDEC Registered Data.

- (1) Derate 3.0 mW/ $^\circ\text{C}$ increase in ambient temperature. The total power dissipation (available power to Emitter and Base-Two) must be limited by the external circuitry.
- (2) Capacitor discharge – 10 μ F or less, 30 volts or less.



STYLE 1:
PIN 1. EMITTER
2. BASE 1
3. BASE 2

Pin 3 Connected to Case.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70		0.500	
M	45 $^\circ$ TYP		45 $^\circ$ TYP	
N	1.27 TYP		0.050 TYP	

CASE 22A-01

(TO-18 Except for Lead Position)



***ELECTRICAL CHARACTERISTICS** ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ($V_{B2B1} = 10\text{ V}$) (Note 1)	η	0.56 0.68	—	0.75 0.82	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$)	r_{BB}	4.7	7.0	9.1	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)	$\alpha_{r_{BB}}$	0.1	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$) (Note 2)	$V_{EB1(sat)}$	—	3.5	—	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)	$I_{B2(mod)}$	—	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$)	I_{EB20}	—	0.005 0.005	12 0.2	μA
Peak Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	I_p	—	1.0 1.0	5.0 2.0	μA
Valley Point Current ($V_{B2B1} = 20\text{ V}$, $R_{B2} = 100\text{ ohms}$) (Note 2)	I_v	4.0 8.0	6.0 10	— —	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	V_{OB1}	3.0 6.0	5.0 7.0	— —	Volts

*Indicates JEDEC Registered Data.

Notes:

(1) Intrinsic standoff ratio, η , is defined by equation:

$$\eta = \frac{V_p - V_F}{V_{B2B1}}$$

Where V_p = Peak Point Emitter Voltage
 V_{B2B1} = Interbase Voltage
 V_F = Emitter to Base-One Junction Diode Drop
 ($\approx 0.45\text{ V}$ @ $10\text{ }\mu\text{A}$)

(2) Use pulse techniques: $PW \approx 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$ to avoid internal heating due to interbase modulation which may result in erroneous readings.

(3) Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1
UNIUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2
STATIC EMITTER CHARACTERISTIC CURVES
(Exaggerated to Show Details)






FIGURE 3 - V_{OB1} TEST CIRCUIT
(Typical Relaxation Oscillator)



2N3668 thru 2N3670 2N4103



REVERSE BLOCKING TRIODE THYRISTOR

These devices are designed for 12.5 Ampere RMS, 100 through 600 Volt power supply and computer control applications to 100°C maximum Junction Temperature.

- Low Forward "On" Voltage —
 $V_{TM} = 1.8$ Volts (Max) @ $T_J = 25^\circ\text{C}$
- All Diffused Junctions for Greater Parameter Uniformity
- Glass Passivated for Greater Stability

*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (1)	V_{DRM} or V_{RRM}	100 200 400 600	Volts
Forward Current RMS ($T_C = 80^\circ\text{C}$) (All Conduction Angles)	$I_T(\text{RMS})$	12.5	Amps
Peak Forward Surge Current (1/2 cycle, Sine Wave, 60 Hz, $T_J = -40$ to 100°C)	I_{TSM}	200	Amps
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	170	A^2s
Forward Peak Gate Power	P_{GM}	5.0	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	I_{GM}	2.0	Amps
Peak Forward Gate Voltage	V_{GF}	10	Volts
Peak Reverse Gate Voltage	V_{GR}	5.0	Volts
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +125	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.7	$^\circ\text{C}/\text{W}$

(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc bias without incurrent damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

*Indicates JEDEC Registered Data.

SILICON CONTROLLED RECTIFIER

12.5 AMPERES RMS
100-600 VOLTS



STYLE 2: (THY)
PIN 1: GATE
2: CATHODE
CASE: ANODE

DIM*	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.12	-	1.540
B	-	20.70	-	0.815
C	-	7.92	-	0.312
D	1.22	1.30	0.048	0.051
E	2.84	3.05	0.112	0.120
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.54	16.79	0.651	0.661
K	8.13	10.67	0.320	0.420
Q	3.84	4.09	0.151	0.161
R	-	26.16	-	1.030

CASE 54-05

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic		Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM} @ T_J = 100^\circ\text{C}$)	2N3668 2N3669 2N3670 2N4103	I_{DRM}	— — — —	— — — —	2.0 2.5 3.0 4.0	mA
*Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM} @ T_J = 100^\circ\text{C}$)	2N3668 2N3669 2N3670 2N4103	I_{RRM}	— — — —	— — — —	1.0 1.25 1.5 2.0	mA
*Forward "On" Voltage (1) ($I_{TM} = 25 \text{ A peak}$)		V_{TM}	—	1.1	1.8	Volts
Gate Trigger Current (Continuous dc) ($V_D = 12 \text{ Vdc}, R_L = 24 \text{ Ohms}$)	($T_J = 25^\circ\text{C}$) ($T_J = -40^\circ\text{C}$)	I_{GT}	— —	7.0 —	40 80	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 12 \text{ Vdc}, R_L = 24 \text{ Ohms}$)	($T_J = -40^\circ\text{C}$) ($T_J = +25^\circ\text{C}$) ($T_J = +100^\circ\text{C}$)	V_{GT}	— — 0.3	1.0 0.68 —	3.0 2.0 —	Volts
Holding Current ($V_D = 12 \text{ Vdc}, I_T = 0.5\text{A}$)		I_H	—	20	50	mA
Turn-On Time ($V_D = \text{Rated } V_{DRM}, I_{TM} = 8\text{A}, I_G = 0.2\text{A}, t_r = 100\text{ns}$)		t_{gt}	—	0.5	—	μs
Turn-Off Time ($V_D = \text{Rated } V_{DRM}, I_{TM} = 8\text{A}, I_G = 200 \text{ mA}, \text{Pulse Width} \leq 50\mu\text{s}, dv/dt = 20\text{V}/\mu\text{s}, di/dt = 30\text{A}/\mu\text{s}, T_C = 80^\circ\text{C}$)		t_d	—	20	—	μs
Forward Voltage Application Rate Exponential ($V_D = \text{Rated } V_{DRM}, T_C = 100^\circ\text{C}$)		dv/dt	10	100	—	$\text{V}/\mu\text{s}$

* Indicates JEDEC Registered Data.
(1) Pulse Test: Pulse Width $\leq 1 \text{ ms}$, Duty Cycle $\leq 1\%$

7

FIGURE 1 – TYPICAL GATE TRIGGER CURRENT




FIGURE 2 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 3 – TYPICAL GATE TRIGGER CURRENT






FIGURE 4 – TYPICAL GATE TRIGGER VOLTAGE



2N3870 thru 2N3873 2N3896 thru 2N3899 2N6171 thru 2N6174



REVERSE BLOCKING TRIODE THYRISTORS

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current — $I_{TSM} = 350$ Amp
- Practical Level Triggering and Holding Characteristics — 4.0 and 5.2 mA (Typ) @ $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud or Isolated Stud Package

MAXIMUM RATINGS ($T_C = 100^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
*Peak Repetitive Forward or Reverse Blocking Voltage (1) ($T_J = -40$ to $+100^\circ\text{C}$, 1/2 Sine Wave, 50 to 400 Hz, Gate Open) 2N3870, 2N3896, 2N6171 2N3871, 2N3897, 2N6172 2N3872, 2N3898, 2N6173 2N3873, 2N3899, 2N6174	V_{RRM} or V_{DRM}	100 200 400 600	Volts
*Peak Non-Repetitive Forward or Reverse Blocking Voltage ($t \leq 5.0$ ms) 2N3870, 2N3896, 2N6171 2N3871, 2N3897, 2N6172 2N3872, 2N3898, 2N6173 2N3873, 2N3899, 2N6174	V_{RSM} or V_{DSM}	150 330 660 700	Volts
*Average On-State Current (2) ($T_C = -40$ to $+65^\circ\text{C}$) ($T_C = +85^\circ\text{C}$)	$I_{T(AV)}$	22 11	Amp
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz) ($T_C = +65^\circ\text{C}$)	I_{TSM}	350	Amp
Circuit Fusing ($T_C = -40$ to $+100^\circ\text{C}$) ($t = 1.0$ to 8.3 ms)	I^2t	510	A^2s
*Peak Gate Power	P_{GM}	20	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current	I_{GM}	2.0	Amp
Peak Gate Voltage	V_{GM}	10	Volts
*Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case 2N3870 thru 2N3873, 2N3896 thru 2N3899 2N6171 thru 2N6174	$R_{\theta JC}$	0.9 1.0	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.

- (1) Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.
- (2) Isolated stud devices must be derated an additional 10 percent.

SILICON CONTROLLED RECTIFIERS

35 AMPERES RMS
100-800 VOLTS

CASE 311-01
(Stud Isolated)



2N6171
thru
2N6174


CASE 174-03

TO-203

2N3870

thru


2N3873



CASE 175-02
2N3896
thru
2N3899

2N3870
thru
2N3873

CASE 174-03
TO-203




STYLE 1
TERM 1 GATE
2 CATHODE
3 ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	11.81	12.06	0.465	0.475
C	8.39	8.65	0.330	0.380
E	2.54	0.100		
F	0.89	2.16	0.035	0.085
J	2.04	2.46	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
Q	1.65	4.06	0.065	0.160

2N3896
thru
2N3899

CASE 175-02




STYLE 1
TERM 1 CATHODE
2 GATE
STUD ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.29	REF.	0.090	REF.
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
R	1.05	REF.	0.065	REF.
T	12.70	12.83	0.500	0.505

2N6171
thru
2N6174

CASE 311-01
(Stud Isolated)



STYLE 1
1 CATHODE
2 GATE
3 ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current (V _D = Rated V _{DRM} , with gate open, T _C = 100°C) 2N3870, 2N3896, 2N6171 2N3871, 2N3897, 2N6172 2N3872, 2N3898, 2N6173 2N3873, 2N3899, 2N6174	I _{DRM}	—	1.0	2.0	mA
*Peak Reverse Blocking Current (V _R = Rated V _{RRM} , with gate open, T _C = 100°C) 2N3870, 2N3896, 2N6171 2N3871, 2N3897, 2N6172 2N3872, 2N3898, 2N6173 2N3873, 2N3899, 2N6174	I _{RRM}	—	1.0	2.0	mA
*Peak On-State Voltage (I _{TM} = 69 A Peak)	V _{TM}	—	1.5	1.85	Volts
*Gate Trigger Current, Continuous dc (V _D = 12 V, R _L = 24 ohms)	I _{GT}	—	9.0	80	mA
			4.0	40	
*Gate Trigger Voltage Continuous dc (V _D = 12 V, R _L = 24 ohms)	V _{GT}	—	0.9	3.0	Volts
			0.69	1.6	
*Holding Current (Gate Open) (V _D = 12 V, I _{TM} = 200 mA)	I _H	—	14	90	mA
			5.2	50	
*Gate Controlled Turn-On Time (t _d + t _r) (I _{TM} = 41 Adc, V _D = rated V _{DRM} , I _{GT} = 40 mAdc, Rise Time ≤ 0.05 μs, Pulse Width = 10 μs)	t _{gt}	—	—	1.5	μs
Circuit Commutated Turn-Off Time (I _{TM} = 10 A, I _R = 10 A) (I _{TM} = 10 A, I _R = 10 A, T _C = 100°C)	t _q	—	25	—	μs
			35	—	
Forward Voltage Application Rate (T _C = 100°C, V _D = Rated V _{DRM})	dv/dt	—	50	—	V/μs

* Indicates JEDEC Registered Data.





FIGURE 3 - ON-STATE CHARACTERISTICS




FIGURE 4 - MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 5 - TYPICAL THERMAL RESPONSE



7

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE





FIGURE 9 – HOLDING CURRENT



SILICON ANNULAR† PN UNIJUNCTION TRANSISTOR

... designed for military and industrial use in pulse, timing, sensing, and oscillator circuits. These devices feature:

- Low Peak Point Current — 2.0 μ A max
- Fast Switching — to 1.0 MHz
- Low Emitter Reverse Current — 10 nA max
- Passivated Surface for Reliability and Uniformity



MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Rating	Unit
RMS Power Dissipation (1)	P_D	360	mW
RMS Emitter Current	i_e	50	mA
Peak Pulse Emitter Current (2)	i_{eP}	1.0	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage	V_{B2B1}	35	Volts
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

- (1) Derate 2.4 mW/ $^\circ\text{C}$ increase in ambient temperature. Total power dissipation (available power to Emitter and Base-Two) must be limited by external circuitry.
- (2) Capacitance discharge current must fall to 0.37 Amp within 3.0 ms and PRR \leq 10 PPS.

†Annular Semiconductors Patented by Motorola Inc.

PN UNIJUNCTION TRANSISTOR



STYLE 1
PIN 1. EMITTER
2. BASE 1
3. BASE 2 CONNECTED TO CASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70	—	0.500	—
M	45 $^\circ$ TYP		45 $^\circ$ TYP	
N	1.27 TYP		0.050 TYP	

TO-18 except for lead position

CASE 22A-01
(TO-18 Type)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ($V_{B2B1} = 10\text{ V}$) Note 1	η	0.68	—	0.82	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$)	R_{BB}	4.0	6.0	8.0	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$, $T_A = -65^\circ\text{C}$ to $+100^\circ\text{C}$)	αR_{BB}	0.4	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$) Note 2	$V_{EB1(\text{sat})}$	—	2.5	3.0	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)	$I_{B2(\text{mod})}$	12	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$) ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$, $T_A = 125^\circ\text{C}$)	I_{EB20}	—	5.0	10	nA μA
Peak Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	I_p	—	0.6	2.0	μA
Valley Point Current ($V_{B2B1} = 20\text{ V}$, $R_{B2} = 100\text{ ohms}$) Note 2	I_v	1.0	4.0	10	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	V_{OB1}	6.0	8.0	—	Volts
Maximum Oscillation Frequency (Figure 4)	$f(\text{max})$	1.0	1.25	—	MHz

NOTES

1. Intrinsic standoff ratio,

η , is defined by equation:

$$\eta = \frac{V_p - V_{(EB1)}}{V_{B2B1}}$$

Where V_p = Peak Point Emitter Voltage

V_{B2B1} = Interbase Voltage

$V_{(EB1)}$ = Emitter to Base-One Junction Diode Drop
(0.45V @ 10 μA)

2. Use pulse techniques: PW $\approx 300\ \mu\text{s}$ duty cycle $\leq 2\%$ to avoid internal heating due to interbase modulation which may result in erroneous readings.

3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in ACR firing circuits and other types of pulse circuits.

FIGURE 1 – UNIUNION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2 – STATIC EMITTER CHARACTERISTICS CURVES
(Exaggerated to Show Details)




FIGURE 3 – V_{OB1} TEST CIRCUIT
(Typical Relaxation Oscillator)





FIGURE 4 – $f(\text{max})$ MAXIMUM FREQUENCY TEST CIRCUIT



2N4167 thru 2N4174

2N4183 thru 2N4190



REVERSE BLOCKING TRIODE THYRISTOR

... multi-purpose PNP silicon controlled rectifiers suited for industrial, consumer, and military applications. Offered in a choice of space-saving, economical packages for mounting versatility.

- Uniform Low-Level Noise-Immune Gate Triggering –
 $I_{GT} = 10 \text{ mA (Typ) @ } T_C = 25^\circ\text{C}$
- Low Forward "On" Voltage –
 $V_T = 1.0 \text{ V (Typ) @ } 5.0 \text{ Amp @ } 25^\circ\text{C}$
- High Surge-Current Capability –
 $I_{TSM} = 100 \text{ Amp Peak}$
- Shorted Emitter Construction

MAXIMUM RATINGS

(Apply over operating temperature range and for all case types unless otherwise noted)

Rating	Symbol	Value	Unit
*Peak Repetitive Forward and Reverse Blocking Voltage (1)	2N4167, 83,	V_{DRM} or V_{RRM}	25
	2N4168, 84,		50
	2N4169, 85,		100
	2N4170, 86,		200
	2N4171, 87,		300
	2N4172, 88,		400
	2N4173, 89, 2N4174, 90,		600
Forward Current RMS	$I_T(\text{RMS})$	8.0	Amp
*Peak Forward Surge Current (One cycle, 60 Hz, $T_J = -40$ to $+100^\circ\text{C}$)	I_{TSM}	100	Amp
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$; $t \leq 8.3 \text{ ms}$)	I^2t	40	A^2s
*Peak Gate Power	P_{GM}	5.0	Watt
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	I_{GM}	2.0	Amp
Peak Gate Voltage (2)	V_{GM}	10	Volts
*Operating Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Stud Torque		15	in. lb.

THERMAL CHARACTERISTICS


Characteristic	Symbol	Typ	Max	Unit
Thermal Resistance, Junction to Case	$R\theta_{JC}$	1.5	2.5*	$^\circ\text{C/W}$
Thermal Resistance, Case to Ambient (See Fig. 11) 2N4183-98	$R\theta_{CA}$	50	—	$^\circ\text{C/W}$

- (1) Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage applied exceeds the rated blocking voltage.
- (2) Devices should not be operated with a positive bias applied to the gate concurrently with a negative potential applied to the anode.

*Indicates JEDEC Registered Data

SILICON CONTROLLED RECTIFIERS


8-AMPERE RMS
25 thru 600 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	11.10	—	0.437
C	—	7.87	—	0.310
F	1.78 TYP	—	0.070 TYP	—
G	2.29	2.79	0.090	0.110
J	10.72	11.48	0.422	0.452
K	—	16.76	—	0.660
L	—	15.49	—	0.610

NOTE:
1 DIM "G" MEASURED AT CAN.

2N4167-74
CASE 86-01



NOTES:
1 DIM "G" MEASURED AT CAN.
2 LEAD NO 3 $\pm 7.5^\circ$ DISPLACEMENT.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	10.92	—	0.430
B	—	8.89	—	0.350
C	—	5.97	—	0.235
D	0.76	0.86	0.030	0.034
F	4.83	5.33	0.190	0.210
G	2.29	2.79	0.090	0.110
K	33.53	—	1.320	—
L	31.50 TYP	—	1.240 TYP	—
N	1.55	1.91	0.065	0.075
P	3.43	3.68	0.135	0.145
Q	4.57	5.08	0.180	0.200
S	30.48	—	1.20	—

2N4183-90
CASE 87L-01

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM} @ T_J = 100^\circ\text{C}$, gate open)	I_{DRM}	—	—	2.0	mA
*Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM} @ T_J = 100^\circ\text{C}$, gate open)	I_{RRM}	—	—	2.0	mA
Gate Trigger Current (Continuous dc) (1) ($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$) *($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$, $T_C = -40^\circ\text{C}$)	I_{GT}	—	10	30 60	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$) *($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$, $T_C = -40^\circ\text{C}$) *($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$, $T_J = 100^\circ\text{C}$)	V_{GT}	— — 0.2	0.75 — —	1.5 2.5 —	Volts
*Forward "On" Voltage (pulsed, 1.0 ms max, duty cycle $\leq 1\%$) ($I_{TM} = 15.7 \text{ A}$)	V_{TM}	—	1.4	2.0	Volts
Holding Current ($V_D = 7.0 \text{ Vdc}$, gate open) *($V_D = 7.0 \text{ Vdc}$, gate open, $T_C = -40^\circ\text{C}$)	I_H	—	10	30 60	mA
Turn-On Time ($t_d + t_r$) ($I_G = 20 \text{ mAdc}$, $I_F = 5.0 \text{ Adc}$, $V_D = \text{Rated } V_{DRM}$)	t_{on}	—	1.0	—	μs
Turn-Off Time ($I_F = 5.0 \text{ Adc}$, $I_R = 5.0 \text{ Adc}$) ($I_F = 5.0 \text{ Adc}$, $I_R = 5.0 \text{ Adc}$, $T_J = 100^\circ\text{C}$, $V_D = \text{Rated } V_{DRM}$) ($dv/dt = 30 \text{ V}/\mu\text{s}$)	t_{off}	—	15 25	— —	μs
Forward Voltage Application Rate (Exponential) (Gate open, $T_J = 100^\circ\text{C}$, $V_D = \text{Rated } V_{DRM}$)	dv/dt	—	50	—	$\text{V}/\mu\text{s}$

(1) For optimum operation, i.e. faster turn-on, lower switching losses, best di/dt capability, recommended $I_{GT} = 200 \text{ mA}$ minimum.
*Indicates JEDEC Registered Data



TYPICAL TRIGGER CHARACTERISTICS

FIGURE 1 – PULSE CURRENT TRIGGERING





FIGURE 2 – CAPACITIVE DISCHARGE TRIGGERING



CURRENT DERATING

FIGURE 3 - MAXIMUM CASE TEMPERATURE




FIGURE 4 - MAXIMUM AMBIENT TEMPERATURE




FIGURE 5 - POWER DISSIPATION




FIGURE 6 - MAXIMUM SURGE CAPABILITY





FIGURE 7 - THERMAL RESPONSE



7

FIGURE 8 – FORWARD VOLTAGE




FIGURE 9 – HOLDING CURRENT




FIGURE 10 – TYPICAL THERMAL RESISTANCE OF PLATES





FIGURE 11 – CASE-TO-AMBIENT THERMAL RESISTANCE



2N4199 thru 2N4204

Designers Data Sheet

REVERSE BLOCKING TRIODE THYRISTOR

... fast switching, high-voltage Thyristors especially designed for pulse modulator applications in radar and other similar equipment.

- Guaranteed Limits on All Critical Parameters
- High-Voltage: $V_{DRM} = 300$ to 800 Volts
- Maximum Turn-On Times Specified – 300 to 400 ns
- Repetitive Pulse Current to 100 Amperes
- Stable Switching Characteristics Over an Operating Temperature Range From -65 to $+105^{\circ}\text{C}$
- Pulse Repetition Rates as High as 20,000 pps
- Jan Versions Available

**SILICON
CONTROLLED
RECTIFIERS**

**100 AMPERE PULSE
300 thru 800 VOLTS**

**Designers Data for
"Worst Case" Conditions**

The Designers[▲] Data Sheets permit the design of most circuits entirely from the information presented. Limit curves – representing boundaries on device characteristics – are given to facilitate "worst case" design.

MAXIMUM RATINGS				
Rating	Symbol	Value	Unit	
Peak Reverse Blocking Voltage (1) ($T_J = 105^{\circ}\text{C}$)	V_{RRM}	50	Volts	
*Peak Forward Blocking Voltage (1) ($T_C = 105^{\circ}\text{C}$)	2N4199	300	Volts	
	2N4200	400		
	2N4201	500		
	2N4202	600		
	2N4203	700		
	2N4204	800		
Repetitive Peak On-State Current ($PW = 3.0 \mu\text{s}$, Duty Cycle = 0.6%, $T_C = 85^{\circ}\text{C}$)	I_{TRM}	100	Amp	
Continuous On-State Current ($T_C = 65^{\circ}\text{C}$)	I_T	5.0	Amp	
Current Application Rate (2)	di/dt	5000	A/ μs	
Peak Forward Gate Power	P_{GFM}	20	Watts	
Average Forward Gate Power	$P_{GF(AV)}$	1	Watt	
Peak Forward Gate Current	I_{GFM}	5.0	Amp	
Peak Gate Voltage – Forward	V_{GFM}	10	Volts	
	Reverse (3)	V_{GRM}	10	
Operating Junction Temperature Range	T_J	Blocking State	-65 to $+105$	
		Conducting State	-65 to $+200$	
Storage Temperature Range	T_{stg}	-65 to $+200$	$^{\circ}\text{C}$	
Stud Torque	–	15	in. lb.	

THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.0	$^{\circ}\text{C}/\text{W}$	

- (1) Characterized for unilateral applications where reverse blocking capability is not important. Higher voltage units available upon request. V_{DRM} and V_{RRM} may be applied as a continuous dc voltage for zero or negative gate voltage but positive gate voltage must not be applied concurrently with a negative potential on the anode. When checking blocking capability, do not permit the applied voltage to exceed the rated voltage.
 - (2) Minimum Gate Trigger Pulse: $i_G = 200 \text{ mA}$, $PW = 1 \mu\text{s}$, $t_r = 20 \text{ ns}$.
 - (3) Do not reverse bias gate during forward conduction if anode current exceeds 10 amperes.
- ▲Trademark of Motorola Inc.
*JEDEC Registered Data

STYLE 1.
PIN 1. CATHODE
2. GATE
STUD – ANODE

SEATING PLANE
10-32 UNF 2A

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.57	12.83	0.495	0.505
B	10.77	11.10	0.424	0.437
C	–	10.80	–	0.425
D	3.94	4.70	0.155	0.185
E	–	3.56	–	0.140
J	10.16	11.51	0.400	0.453
K	–	21.72	–	0.855
L	–	17.78	–	0.700
N	–	7.11	–	0.280
Q	1.02	1.91	0.040	0.075

CASE 63-03

7


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit	
*Peak Forward and Reverse Blocking Current (Rated V_{DRM} and V_{RRM} , $T_C = 105^\circ\text{C}$, gate open)	17	I_{DRM} I_{RRM}	— —	2.0 2.0	mA	
Gate Trigger Current (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$)	14	I_{GT}	— —	50 100	mA	
Gate Trigger Voltage (Continuous dc) * (Anode Voltage = rated V_{DRM} , $R_L = 100$ ohms, $T_C = 105^\circ\text{C}$) (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) * (Anode Voltage = 7.0 Vdc, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$)	12	V_{GT}	0.2 — —	— 1.5 2.0	Volts	
*Holding Current (Anode Voltage = 7.0 Vdc, gate open, $T_C = 105^\circ\text{C}$)	18	I_H	3.0	—	mA	
*Forward "On" Voltage ($I_{TM} = 5$ Adc, $PW = 1.0$ ms max, Duty cycle $\leq 1\%$)	8	V_{TM}	—	—	Volts	
*Dynamic Forward "On" Voltage (0.5 μs after 50% decay point on dynamic forward voltage waveform.) Forward Current: 30 A pulse Gate Pulse: at 200 mA, $PW = 1.0$ μs , $t_r = 20$ ns	7	V_{TM}	—	25	Volts	
*Turn-On Time (2) $I_{TM} = 30\text{A}$ Delay Time Rise Time	All types 2N4199 and 2N4200 2N4201 2N4202 2N4203 and 2N4204	1, 9 1, 11	t_d t_r	— — — — —	200 200 150 130 100	ns
*Pulse Turn-Off Time Test Conditions: PFN discharge; Forward Current = 30 A pulse; Reverse Current = 5.0 A, $T_C = 85^\circ\text{C}$, $dv/dt = 250$ V/ μs to Rated V_{DRM} ; Reverse anode voltage during turn-off interval = 0 V; Reverse gate bias during turn-off interval = 6.0 V.	2, 13	t_q	—	20	μs	
*Forward Voltage Application Rate (Linear Rise of Voltage) ($T_C = 105^\circ\text{C}$, gate open, $V_D = \text{Rated } V_{DRM}$)	16	dv/dt	250	—	V/ μs	

* V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. When checking forward or reverse blocking capability, these devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage. Other voltage units available upon request.

TEST CIRCUITS

FIGURE 1 – TURN-ON TIME



*Two 1N4937 fast-recovery diodes in series each shunted by a 180 k Ω resistor.

FIGURE 2 – TURN-OFF TIME




FIGURE 3 – MAXIMUM ALLOWABLE FORWARD PULSE CURRENT




FIGURE 4 – DERATING USING NO SWITCHING LOSSES





FIGURE 5 – DERATING USING TYPICAL SWITCHING LOSSES



DESIGN NOTE

Use of Transient Thermal Resistance Data

A train of periodical power pulses can be represented by the model shown in Fig. A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Fig. 6 was calculated for various duty cycles from:

$$r(t) = D + (1 - D) \cdot r(t_A + t_p) + r(t_A) - r(t_p)$$

To find $\theta_{JC}(t)$ multiply the value obtained from Fig. 6 by the steady-state value $\theta_{JC}(\infty)$. Use $3^\circ\text{C}/\text{W}$ for worst-case results; use $2^\circ\text{C}/\text{W}$ for typical information.

DESIGN EXAMPLE

A 2N4199 discharging a PFN, transient power pulse shown in Fig. C.

Conditions: $V_{AK} = 150 \text{ V}$, $I_{PK} = 44 \text{ A}$, $f = 5000 \text{ Hz}$.
Determine: ΔT

Method 1: (See Fig. A) $P_A t_A$ is chosen to have the same energy as the actual power pulse, i.e.: the area under the curves are equal. P_A equals the peak of the actual power pulse. At a pulse repetition frequency of 5000 Hz and

$T_A = 2.14 \mu\text{s}$ ($D = 0.0107$); the reading on Fig. 6 is 0.039.
 $\therefore \Delta T = r(t) R_{\theta JC}(\infty) P_A = (0.039) (3) (1000) = 120^\circ\text{C}$.

Method 2: For a power waveform where the time of the peak power is short compared to the total transient, the foregoing method results in an overly large safety factor. A pulse model closer to the real case is shown in Fig. B. Using the transient thermal resistance information for $D = 0$ in Fig. 6, $\Delta T(t_4)$ and $\Delta T(t_5)$ can be evaluated from


$$\Delta T(t_4) = [P_1 [r(T_1) + (1 - D_1) \cdot r(T + T_1) + D - r(T)] + P_2 [(1 - D_2) \cdot r(T) + D_2 - r(T - T_2)]] R_{\theta JC}(\infty)$$

$$\Delta T(t_5) = [P_1 [r(T + T_2) + (1 - D_1) \cdot r(T + T_1 + T_2) - r(T + T_2) - r(T_2)] + P_2 [r(T_2) + (1 - D_2) \cdot r(T + T_2) + D_2 - r(T)]] R_{\theta JC}(\infty)$$

The two results are compared; the one with higher value is taken for worst-case design. For the problem, values for the equivalent pulses of Fig. B are $P_1 = 1000 \text{ W}$, $P_2 = 700 \text{ W}$, $T_1 = 1.05 \mu\text{s}$, $T_2 = 1.55 \mu\text{s}$, $D_1 = 5.25(10^{-3})$, $D_2 = 7.75(10^{-3})$.

(CONTINUED)

FIGURE 6 – NORMALIZED EFFECTIVE TRANSIENT THERMAL RESISTANCE



FORWARD "ON" VOLTAGE DATA

FIGURE 7 – TYPICAL DYNAMIC FORWARD "ON" VOLTAGE





FIGURE 8 – MAXIMUM STEADY-STATE



DESIGN NOTE CONTINUED

$$\Delta T(t_4) = \left| 1000 \left[0.0205 + (1 - 5.25 \cdot 10^{-3}) 0.27 + 5.25 \cdot 10^{-3} - 0.27 \right] + 700 \left[(1 - 7.75 \cdot 10^{-3}) 0.27 + 7.75 \cdot 10^{-3} - 0.27 \right] \right| 3 = 93.51^{\circ}C$$

$$\Delta T(t_5) = \left| 1000 \left[0.032 + (1 - 5.25 \cdot 10^{-3}) 0.27 + 5.25 \cdot 10^{-3} - 0.27 - 0.0205 \right] + 700 \left[0.025 + (1 - 7.75 \cdot 10^{-3}) 0.27 + 7.75 \cdot 10^{-3} - 0.27 \right] \right| 3 = 105.6^{\circ}C$$





FIGURE A – SIMPLE MODEL FIGURE B – MORE ACCURATE MODEL




FIGURE C – AN ACTUAL TRANSIENT POWER PULSE

SWITCHING CHARACTERISTICS

FIGURE 9 - DELAY TIME




FIGURE 11 - CURRENT RISE TIME





FIGURE 13 - TYPICAL TURN-OFF TIME



TRIGGERING CHARACTERISTICS

FIGURE 10 - TYPICAL PULSE TRIGGER CHARGE/CURRENT




FIGURE 12 - DC GATE TRIGGER VOLTAGE











FIGURE 14 - DC GATE TRIGGER CURRENT





2N4212 thru 2N4216

REVERSE BLOCKING TRIODE THYRISTOR


... all-diffused PNP devices designed for operation in mA/ μ A signal or detection circuits.

- Low-Level Gate Characteristics –
 $I_{GT} = 100 \mu\text{A Max @ } 25^\circ\text{C}$
- Low Holding Current – $I_{HX} = 3.0 \text{ mA Max @ } 25^\circ\text{C}$
- Anode Common To Case
- Glass-to-Metal Bond for Maximum Hermetic Seal

SILICON CONTROLLED RECTIFIERS

PNPN


1.6 AMPERES RMS
25–200 VOLTS



*MAXIMUM RATINGS ($T_J = 125^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Rating	Unit
Peak Repetitive Forward and Reverse Blocking Voltage	V_{DRM} or V_{RRM}	25 50 100 150 200	Volt
Forward Current RMS (All Conduction Angles)	$I_T(\text{RMS})$	1.6	Amp
Peak Surge Current (One Cycle, 60 Hz) No Repetition until Thermal Equilibrium is Restored	I_{TSM}	15	Amp
Peak Gate Power – Forward	P_{GFM}	0.1	Watt
Average Gate Power – Forward	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current – Forward	I_{GFM}	0.1	Amp
Peak Gate Voltage – Forward	V_{GFM}	6.0	Volt
Reverse	V_{GRM}	6.0	Volt
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Lead Solder Temperature (> 1/16 in. from case, 10 sec. max)	–	+230	$^\circ\text{C}$

*JEDEC Registered Values.



STYLE 3:
PIN 1. CATHODE
2. GATE
3. ANODE (CONNECTED TO CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	–	0.500	–
L	6.35	–	0.250	–
M	45 $^\circ$ NOM	–	45 $^\circ$ NOM	–
P	–	1.27	–	0.050
Q	90 $^\circ$ NOM	–	90 $^\circ$ NOM	–
R	2.54	–	0.100	–

All JEDEC dimensions and notes apply.

CASE 79-02
TO -39

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted, $R_{GK} = 1000$ ohms)

Characteristics	Symbol	Min	Max	Unit
*Peak Forward and Reverse Blocking Current (Rated V_{DRM} and V_{RRM} , $T_J = 125^\circ\text{C}$)	I_{DRM} or I_{RRM}	—	200	μA
*Forward "On" Voltage ($I_{TM} = 1.0$ Adc peak)	V_{TM}	—	1.5	Volt
Gate Trigger Current (Note 2) ($V_D = 7.0$ V, $R_L = 100$ ohms) ($T_C = 25^\circ\text{C}$) ($T_C = -65^\circ\text{C}$)	I_{GT}	— —	100 300	μAdc
Gate Trigger Voltage ($V_D = 7.0$ V, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$) * ($V_D = 7.0$ V, $R_L = 100$ ohms, $T_C = -65^\circ\text{C}$) * ($V_D = \text{Rated } V_{DRM}$, $R_L = 100$ ohms, $T_J = 125^\circ\text{C}$)	V_{GT}	— — 0.1	0.8 1.0 —	Volt
Holding Current ($V_D = 7.0$ V) $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$	I_{HX}	—	3.0 7.0	mA
Turn-On Time	t_{on}	Circuit dependent, consult manufacturer		
Turn-Off Time	t_{off}	Circuit dependent, consult manufacturer		

* JEDEC Registered Values

- Notes: 1. V_{DRM} and V_{RRM} can be applied for all types on a continuous dc basis without incurring damage.
2. R_{GK} current is not included in measurement.

Thyristor devices shall not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

Thyristor devices shall not have a positive bias applied to the gate concurrently with a negative potential applied to the anode.

FIGURE 1 — CASE TEMPERATURE vs CURRENT






FIGURE 2 — AMBIENT TEMPERATURE vs CURRENT



2N4441 thru 2N4444



REVERSE BLOCKING TRIODE THYRISTORS

... designed for high-volume consumer phase-control applications such as motor speed, temperature, and light controls and for switching applications in ignition and starting systems, voltage regulators, vending machines, and lamp drivers requiring:

- Small, Rugged, Thermopad Δ Construction — for Low Thermal Resistance, High Heat Dissipation, and Durability.
- Practical Level Triggering and Holding Characteristics @ 25°C
 $I_{GT} = 7.0 \text{ mA (Typ)}$
 $I_H = 6.0 \text{ mA (Typ)}$
- Low "On" Voltage — $V_{TM} = 1.0 \text{ Volt (Typ)}$ @ 5.0 Amp @ 25°C
- High Surge Current Rating — $I_{TSM} = 80 \text{ Amp}$

MAXIMUM RATING ($T_J = 100^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (Note 1) 2N4441	V_{DRM}	50	Volts
2N4442	V_{RRM}	200	
2N4443		400	
2N4444		600	
*Non-Repetitive Peak Reverse Blocking Voltage ($t = 5.0 \text{ ms}$ (max) duration)	V_{RSM}		Volts
2N4441		75	
2N4442		300	
2N4443		500	
2N4444		700	
*RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	8.0	Amp
Average On-State Current, $T_C = 73^\circ\text{C}$	$I_T(\text{AV})$	5.1	Amp
*Peak Non-Repetitive Surge Current (1/2 cycle, 60 Hz preceded and followed by rated current and voltage)	I_{TSM}	80	Amp
Circuit Fusing ($T_J = -40 \text{ to } +100^\circ\text{C}$; $t = 1.0 \text{ to } 8.3 \text{ ms}$)	I^2t	25	A^2s
*Peak Gate Power	P_{GM}	5.0	Watts
*Average Gate Power	$P_{G(\text{AV})}$	0.5	Watt
*Peak Forward Gate Current	I_{GM}	2.0	Amp
*Peak Reverse Gate Voltage	V_{RGM}	10	Volts
*Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Mounting Torque (6-32 screw) (Note 2)	—	8.0	in. lb.



THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	—	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	40	—	$^\circ\text{C/W}$
*Indicates JEDEC Registered Data.				
Δ Trademark of Motorola Inc.				

— Notes 1, 2, See page 2

SILICON CONTROLLED RECTIFIERS

8.0 AMPERES RMS
50 thru 600 VOLTS



STYLE 1:
PIN 1, CATHODE
2, ANODE
3, GATE

NOTES:

1. DIM "D" UNCONTROLLED IN ZONE "H"
2. DIM "F" DIA THRU
3. HEAT SINK CONTACT AREA (BOTTOM)
4. LEADS WITHIN 0.005" RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC — 0.166 BSC			
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP — 90 TYP			
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}, T_J = 100^\circ\text{C}, \text{gate open}$)	I_{DRM}	—	—	2.0	mA
Peak Reverse Blocking Current ($V_D = \text{Rated } V_{RRM}, T_J = 100^\circ\text{C}, \text{gate open}$)	I_{RRM}	—	—	2.0	mA
Gate Trigger Current (Continuous dc) ($V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$) $T_C = 25^\circ\text{C}$ * $T_C = -40^\circ\text{C}$	I_{GT}	—	7.0	30 60	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$) $T_C = 25^\circ\text{C}$ ($V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$) $T_C = -40^\circ\text{C}$ ($V_D = \text{Rated } V_{DRM}, R_L = 100 \text{ Ohms}$) $T_J = 100^\circ\text{C}$	V_{GT}	— — 0.2	0.75 —	1.5 2.5 —	Volts
Peak On-State Voltage (Pulse Width = 1.0 to 2.0 ms, Duty Cycle $\leq 2.0\%$) ($I_{TM} = 5.0 \text{ A peak}$) * ($I_{TM} = 15.7 \text{ A peak}$)	V_{TM}	— —	1.0 —	1.5 2.0	Volts
Holding Current ($V_D = 7.0 \text{ Vdc}, \text{gate open}$) $T_C = 25^\circ\text{C}$ * $T_C = -40^\circ\text{C}$	I_H	— —	6.0 —	40 70	mA
Gate Controlled Turn-On Time ($I_{TM} = 5.0 \text{ A}, I_{GT} = 20 \text{ mA}, V_D = \text{Rated } V_{DRM}$)	t_{gt}	—	1.0	—	μs
Circuit Commutated Turn-Off Time ($I_{TM} = 5.0 \text{ A}, I_R = 5.0 \text{ A}$) ($I_{TM} = 5.0 \text{ A}, I_R = 5.0 \text{ A}, T_J = 100^\circ\text{C}$)	t_q	— —	15 20	— —	μs
Critical Rate of Rise of Off-State Voltage ($V_D = \text{Rated } V_{DRM}, \text{Exponential Waveform}, T_J = 100^\circ\text{C}, \text{Gate Open}$)	dv/dt	—	50	—	$\text{V}/\mu\text{s}$

*Indicates JEDEC Registered Data

Note 1. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage.

Note 2. Torque rating applies with use of torque washer (Shakeproof WD19522 #6 or equivalent). Mounting torque in excess of 8 in. lbs. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common.

For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed $+225^\circ\text{C}$.



FIGURE 1 – ON-STATE CHARACTERISTICS




FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 – AVERAGE CURRENT DERATING





FIGURE 4 – THERMAL RESPONSE



7

FIGURE 5 – MAXIMUM NON-REPETITIVE SURGE CURRENT




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 7 – TYPICAL GATE TRIGGER CURRENT






FIGURE 8 – TYPICAL GATE TRIGGER VOLTAGE



2N4851 thru 2N4853



SILICON UNIJUNCTION TRANSISTOR

... designed for pulse and timing circuits, sensing circuits, and thyristor trigger circuits.

- Low Peak-Point Current – $I_p = 0.4 \mu\text{A}$ Max
- Low Emitter Reverse Current – $I_{EO} = 50 \text{ nA}$ Max
- Fast Switching – 1.0 MHz Min

*MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation (1)	P_D	300	mW
RMS Emitter Current	I_e	50	mA
Peak-Pulse Emitter Current (2)	i_e	1.5	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage (3)	V_{B2B1}	35	Volts
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

*Indicates JEDEC Registered Data

(1) Derate 3.0 mW/ $^\circ\text{C}$ increase in ambient temperature

(2) Duty cycle $\leq 1\%$, PRR = (see figure 6)

(3) Based upon power dissipation at $T_A = 25^\circ\text{C}$

FIGURE 1 – UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE







FIGURE 2 – STATIC EMITTER CHARACTERISTICS CURVES




PN UNIJUNCTION TRANSISTORS



NOTE:
1. PIN 3 CONNECTED TO CASE.

STYLE 1:
PIN 1, EMITTER
2, BASE 1
3, BASE 2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.035	0.046
J	0.71	1.22	0.028	0.048
K	12.70	—	0.500	—
M	45 $^\circ$ TYP		45 $^\circ$ TYP	
N	1.27 TYP		0.050 TYP	

CASE 22A - 01

(TO-18 Except for Lead Position)

2N4851 thru 2N4853

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Rating	Figure No.	Symbol	Min	Typ	Max	Unit
*Intrinsic Standoff Ratio (1) (V _{B2B1} = 10 V)	4, 8	η	0.56 0.70	—	0.75 0.85	—
*Interbase Resistance (V _{B2B1} = 3.0 V, I _E = 0)	11, 12	r _{BB}	4.7	—	9.1	k ohms
*Interbase Resistance Temperature Coefficient (V _{B2B1} = 3.0 V, I _E = 0, T _A = -65 to +125°C)	12	α _{BB}	0.2	—	0.8	%/°C
Emitter Saturation Voltage (2) (V _{B2B1} = 10 V, I _E = 50 mA)		V _{EB1(sat)}	—	2.5	—	Volts
Modulated Interbase Current (V _{B2B1} = 10 V, I _E = 50 mA)		I _{B2(mod)}	—	15	—	mA
*Emitter Reverse Current (V _{B2E} = 30 V, I _{B1} = 0)	7	I _{EB20}	—	—	0.1 0.05	μA
*Peak-Point Emitter Current (V _{B2B1} = 25 V)	9, 10	I _p	—	—	2.0 0.4	μA
*Valley-Point Current (2) (V _{B2B1} = 20 V, R _{B2} = 100 ohms)	13, 14	I _v	2.0 4.0 6.0	—	—	mA
*Base-One Peak Pulse Voltage	3, 17	V _{OB1}	3.0 5.0 6.0	—	—	Volts
*Maximum Frequency of Oscillation	5	f _(max)	1.0	1.25	—	MHz

*Indicates JEDEC Registered Data.

(1) η, Intrinsic standoff ratio, is defined in terms of the peak-point voltage, V_p, by means of the equation: V_p = η V_{B2B1} + V_F, where V_F is about 0.49 volt at 25°C @ I_F = 10 μA and decreases with temperature at about 2.5 mV/°C. The test circuit is shown in Figure 4. Components R₁, C₁, and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode D₁ compensates for V_F. To use, the "cal" button is pushed, and R₃ is adjusted to make the current meter, M₁, read full scale. When the "cal" button is released, the value of η is read directly from the meter, if full scale on the meter reads 1.0.

(2) Use pulse techniques: PW ≈ 300 μs, duty cycle ≤ 2.0% to avoid internal heating, which may result in erroneous readings.

FIGURE 3 - V_{OB1} TEST CIRCUIT




FIGURE 4 - η TEST CIRCUIT




FIGURE 5 - f_(max) TEST CIRCUIT









FIGURE 6 - PRR TEST CIRCUIT AND WAVEFORM





TYPICAL CHARACTERISTICS



PEAK POINT CURRENT



INTERBASE RESISTANCE



7

TYPICAL CHARACTERISTICS

VALLEY CURRENT

FIGURE 13 – EFFECT OF VOLTAGE





FIGURE 14 – EFFECT OF TEMPERATURE



VALLEY VOLTAGE

FIGURE 15 – EFFECT OF VOLTAGE




FIGURE 16 – EFFECT OF TEMPERATURE






FIGURE 17 – OUTPUT VOLTAGE



2N4870 2N4871




SILICON UNIUNCTION TRANSISTORS

...designed for pulse and timing circuits, sensing circuits, and thyristor trigger circuits. These devices feature:

- Low Peak Point Current – 1.0 μ A Typical
- Low Emitter Reverse Current – 5.0 nA Typical
- Passivated Surface for Reliability and Uniformity
- One-Piece Injection-Molded Unibloc[†] Plastic Package for Economy and Reliability

PN UNIUNCTION TRANSISTORS




MAXIMUM RATINGS ($T_A = 25^\circ$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D^*	300	mW
RMS Emitter Current	I_e	50	mA
Peak-Pulse Emitter Current**	I_{e}^{**}	1.5	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage†	V_{B2B1}^\dagger	35	Volts
Operating Junction Temperature Range	T_J	-55 to +125	$^\circ$ C
Storage Temperature Range	T_{stg}	-55 to +150	$^\circ$ C

*Derate 3.0 mW/ $^\circ$ C increase in ambient temperature.

**Duty cycle \leq 1%, PRR = 10 PPS (see Figure 5).

†Based upon power dissipation at $T_A = 25^\circ$ C.



STYLE 9:

- PIN 1. BASE 1
- EMITTER
- BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02

FIGURE 1 — UNIUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE





FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES



ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio* ($V_{B2B1} = 10\text{ V}$)	4, 7 2N4870 2N4871	η^*	0.56 0.70	—	0.75 0.85	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}, I_E = 0$)	10, 11	R_{BB}	4.0	6.0	9.1	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}, I_E = 0, T_A = -65\text{ to }+125^\circ\text{C}$)	11	αR_{BB}	0.10	—	0.90	%/ $^\circ\text{C}$
Emitter Saturation Voltage** ($V_{B2B1} = 10\text{ V}, I_E = 50\text{ mA}$)		$V_{EB1(\text{sat})}^{**}$	—	2.5	—	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}, I_E = 50\text{ mA}$)		$I_{R2(\text{mod})}$	—	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}, I_{B1} = 0$)	6	I_{EB2O}	—	0.005	1.0	μA
Peak-Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	8, 9	I_p	—	1.0	5.0	μA
Valley-Point Current** ($V_{B2B1} = 20\text{ V}, R_{B2} = 100\text{ ohms}$)	12, 13 2N4870 2N4871	I_V^{**}	2.0 4.0	5.0 7.0	—	mA
Base-One Peak Pulse Voltage	2N4870 2N4871	V_{OB1}	3.0 5.0	6.0 8.0	—	Volts

* η , Intrinsic standoff ratio, is defined in terms of the peak-point voltage, V_p , by means of the equation: $V_p = \eta V_{B2B1} + V_F$, where V_F is about 0.49 volt at 25°C @ $I_F = 10\ \mu\text{A}$ and decreases with temperature at about $2.5\ \text{mV}/^\circ\text{C}$. The test circuit is shown in Figure 4. Components R_1 , C_1 , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode D_1 compensates for V_R . To use, the "cal" button is pushed, and R_3 is adjusted to make the current meter, M_1 , read full scale. When the "cal" button is released, the value of η is read directly from the meter, if full scale on the meter reads 1.0.

** Use pulse techniques: $\text{PW} \approx 300\ \mu\text{s}$, duty cycle $\leq 2.0\%$ to avoid internal heating, which may result in erroneous readings.

FIGURE 3 — V_{OB1} TEST CIRCUIT




FIGURE 4 — η TEST CIRCUIT









FIGURE 5 — PRR TEST CIRCUIT AND WAVEFORM





TYPICAL CHARACTERISTICS



PEAK POINT CURRENT



INTERBASE RESISTANCE



7

TYPICAL CHARACTERISTICS

VALLEY CURRENT

FIGURE 12 – EFFECT OF VOLTAGE





FIGURE 13 – EFFECT OF TEMPERATURE



VALLEY VOLTAGE

FIGURE 14 – EFFECT OF VOLTAGE




FIGURE 15 – EFFECT OF TEMPERATURE






FIGURE 16 – OUTPUT VOLTAGE



2N4948 2N4949



SILICON UNIJUNCTION TRANSISTORS

... designed for military and industrial use in pulse, timing, triggering, sensing, and oscillator circuits. The annular process provides low leakage current, fast switching and low peak-point currents as well as outstanding reliability and uniformity. Recommended usage includes:

- Silicon Controlled Rectifier Triggering Circuits — 2N4948
- Long-time Delay Circuits — 2N4949


MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D	360*	mW
RMS Emitter Current	I_e	50	mA
Peak Pulse Emitter Current**	i_e	1.0**	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

* Derate 2.4 mW/ $^\circ\text{C}$ increase in ambient temperature. Total power dissipation (available power to Emitter and Base-Two) must be limited by external circuitry. Interbase voltage (V_{B2B1}) limited by power dissipation, $V_{B2B1} = \sqrt{R_{BB} \cdot P_D}$.

** Capacitance discharge current must fall to 0.37 Amp within 3.0 ms and PRR \leq 10 PPS.

PN UNIJUNCTION TRANSISTORS




NOTE:

1. PIN 3 CONNECTED TO CASE.

STYLE 1:

1. EMITTER
2. BASE 1
3. BASE 2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70		0.500	
M	45 $^\circ$ TYP		45 $^\circ$ TYP	
N	1.27 TYP		0.050 TYP	

CASE 22A-01

TO-18 PACKAGE
(Except for lead position)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ($V_{B2B1} = 10\text{ V}$) Note 1	η	0.55 0.74	— —	0.82 0.86	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}, I_E = 0$)	R_{BB}	4.0	7.0	12.0	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}, I_E = 0, T_A = -65^\circ\text{C}$ to $+100^\circ\text{C}$)	αR_{BB}	0.1	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ($V_{B2B1} = 10\text{ V}, I_E = 50\text{ mA}$) Note 2	$V_{EB1(\text{sat})}$	—	2.5	3.0	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}, I_E = 50\text{ mA}$)	$I_{B2(\text{mod})}$	12	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}, I_{B1} = 0$) ($V_{B2E} = 30\text{ V}, I_{B1} = 0, T_A = 125^\circ\text{C}$)	I_{EB20}	— —	5.0 —	10 1.0	nA μA
Peak Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	I_p	— —	0.6 0.6	2.0 1.0	μA
Valley Point Current ($V_{B2B1} = 20\text{ V}, R_{B2} = 100\text{ ohms}$) Note 2	I_v	2.0	4.0	—	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	V_{OB1}	3.0 6.0	5.0 8.0	— —	Volts
Maximum Oscillation Frequency (Figure 4)	$f(\text{max})$	—	1.25	—	MHz

NOTES

1. Intrinsic standoff ratio.

η , is defined by equation:

$$\eta = \frac{V_p - V_{(EB1)}}{V_{B2B1}}$$

Where V_p = Peak Point Emitter Voltage

V_{B2B1} = Interbase Voltage

$V_{(EB1)}$ = Emitter to Base-One Junction Diode Drop

($\approx 0.45\text{ V}$ @ $10\ \mu\text{A}$)

2. Use pulse techniques: $PW \approx 300\ \mu\text{s}$ duty cycle $\leq 2\%$ to avoid internal heating due to interbase modulation which may result in erroneous readings.

3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1 – UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2 – STATIC EMITTER CHARACTERISTICS CURVES




FIGURE 3 – V_{OB1} TEST CIRCUIT (Typical Relaxation Oscillator)






FIGURE 4 – $f(\text{max})$ MAXIMUM FREQUENCY TEST CIRCUIT



2N5060 thru 2N5064



REVERSE BLOCKING TRIODE THYRISTORS

... Annular PNP devices designed for high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current – 200 μ A Maximum
- Low Reverse and Forward Blocking Current – 50 μ A Maximum, $T_C = 125^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- Also Available with TO-5 or TO-18 Lead Form

MAXIMUM RATINGS(1)

Rating	Symbol	Value	Unit
*Peak Repetitive Reverse Blocking Voltage (1) ($R_{GK} = 1000$ ohms, $T_C = +125^\circ\text{C}$)	V_{DRM} V_{RRM}	30 60 100 150 200	Volts
On-State Current RMS (All Conduction Angles)	$I_{T(RMS)}$	0.8	Amp
*Average On-State Current ($T_C = 67^\circ\text{C}$) ($T_C = 102^\circ\text{C}$)	$I_{T(AV)}$	0.51 0.255	Amp
*Peak Non-Repetitive Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	I_{TSM}	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ($t = 1.0$ to 8.3 ms)	I^2t	0.15	A^2s
*Peak Gate Power, $T_A = 25^\circ\text{C}$	P_{GM}	0.1	Watt
*Average Gate Power, $T_A = 25^\circ\text{C}$	$P_{G(AV)}$	0.01	Watt
*Peak Forward Gate Current, $T_A = 25^\circ\text{C}$ (300 μ s, 120 PPS)	I_{FGM}	1.0	Amp
*Peak Reverse Gate Voltage	V_{RGM}	5.0	Volts
*Operating Junction Temperature Range @ Rated V_{RRM} and V_{DRM}	T_J	-65 to +125	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Lead Solder Temperature (Lead Length $\geq 1/16''$ from case, 10 s Max)	—	+230	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case (2)	$R_{\theta JC}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C}/\text{W}$

- (1) Ratings apply for zero or negative gate voltage. Device ratings exclude having a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.
- (2) This measurement is made with the case mounted "flat side down" on a heat sink and held in position by means of a metal clamp over the curved surface.

*Annular Semiconductor Patented by Motorola Inc.
*Indicates JEDEC Registered Data.

SILICON CONTROLLED RECTIFIERS

0.8 AMPERE RMS
30 thru 200 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02
TO-92

ELECTRICAL CHARACTERISTICS (4) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Voltage (Note 1) ($T_C = 125^\circ\text{C}$, $R_{GK} = 1000$ Ohms)	V_{DRM}				Volts
2N5060		30	—	—	
2N5061		60	—	—	
2N5062		100	—	—	
2N5063		150	—	—	
2N5064		200	—	—	
*Peak Forward Blocking Current (Rated V_{DRM} @ $T_C = 125^\circ\text{C}$, $R_{GK} = 1000$ Ohms)	I_{DRM}	—	—	50	μA
*Peak Reverse Blocking Current (Rated V_{RRM} @ $T_C = 125^\circ\text{C}$, $R_{GK} = 1000$ Ohms)	I_{RRM}	—	—	50	μA
*Forward "On" Voltage (Note 2) ($I_{TM} = 1.2$ A peak @ $T_A = 25^\circ\text{C}$)	V_{TM}	—	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 3) *(Anode Voltage = 7.0 Vdc, $R_L = 100$ Ohms, $R_{GK} = 1000$ Ohms)	I_{GT}	—	—	200 350	μA
Gate Trigger Voltage (Continuous dc) *(Anode Voltage = 7.0 Vdc, $R_L = 100$ Ohms) (Anode Voltage = Rated V_{DRM} , $R_L = 100$ Ohms)	V_{GT} V_{GD}	— 0.1	—	0.8 1.2	Volts
Holding Current *(Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	I_H	—	—	5.0 10	mA
Turn-On Time Delay Time Rise Time ($I_{GT} = 1.0$ mA, $R_{GK} = 1.0$ Ohm, $V_D =$ Rated V_{DRM} , Forward Current = 1.0 A, $di/dt = 6.0$ A/ μs)	t_d t_r	— —	3.0 0.2	— —	μs
Turn-Off Time (Forward Current = 1.0 A pulse, Pulse Width = 50 μs , 0.1% Duty Cycle, $di/dt = 6.0$ A/ μs , $dv/dt = 20$ V/ μs , $I_{GT} = 1.0$ mA, $R_{GK} = 1.0$ k Ohm)	t_q	—	10 30	—	μs
Forward Voltage Application Rate (Rated V_{DRM} , $R_{GK} = 1.0$ k, Exponential)	dv/dt	—	300	—	V/ μs

*Indicates JEDEC Registered Data.

- V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage.
- Forward current applied for 1.0 ms maximum duration, duty cycle $\leq 1.0\%$.
- R_{GK} current is not included in measurement.
- For electrical characteristics for Gate-to-cathode resistance other than 1000 ohms see Motorola Bulletin EB-30.



CURRENT DERATING

FIGURE 1 – MAXIMUM CASE TEMPERATURE




FIGURE 2 – MAXIMUM AMBIENT TEMPERATURE




FIGURE 3 – TYPICAL FORWARD VOLTAGE




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT




FIGURE 5 – POWER DISSIPATION





FIGURE 6 – THERMAL RESPONSE



7

TYPICAL CHARACTERISTICS

FIGURE 7 - GATE TRIGGER VOLTAGE




FIGURE 8 - GATE TRIGGER CURRENT




FIGURE 9 - HOLDING CURRENT





FIGURE 10 - CHARACTERISTICS AND SYMBOLS



2N5164 thru 2N5171



REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Supplied in Either Pressfit or Stud Package
- High Surge Current Rating – $I_{TSM} = 240$ Amp
- Low On-State Voltage – 1.2 V (Typ) @ $I_{TM} = 20$ Amp
- Practical Level Triggering and Holding Characteristics – 40 mA (Max) and 50 mA (Max) @ $T_C = 25^\circ\text{C}$

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Forward and *Repetitive Reverse Blocking Voltage (1), (2)	V_{DRM} or V_{RRM}	50 200 400 600	Volts
*Non-repetitive Peak Reverse Blocking Voltage	V_{RSM}	75 300 500 700	Volts
On-State Current RMS	$I_{T(RMS)}$	20	Amp
Average On-State Current ($T_C = 67^\circ\text{C}$)	$I_{T(AV)}$	13	Amp
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$, $t \leq 8.3$ ms)	I^2t	235	A^2s
*Peak Non-Repetitive Surge Current (One cycle, 60 Hz, $T_J = -40$ to $+100^\circ\text{C}$) Preceded and followed by rated current and voltage.	I_{TSM}	240	Amp
*Peak Gate Power (Maximum Pulse Width = 10 μs)	P_{GM}	5.0	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current (Maximum Pulse Width = 10 μs)	I_{GM}	2.0	Amp
Peak Gate Voltage	V_{GM}	10	Volts
*Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Stud Torque	2N5168-2N5171	30	in. lb.

THERMAL CHARACTERISTICS


Characteristic	Symbol	Typ	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0 1.1	1.5 1.6	$^\circ\text{C/W}$

(1) V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage applied exceeds the rated blocking voltage.


(2) Devices should not be operated with a positive bias applied to the gate concurrent with a negative potential applied to the anode.

SILICON CONTROLLED RECIFIER

20 AMPERES RMS
50-600 VOLTS




2N5164
2N5165
2N5166
2N5167



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	1.27	1.52	0.050	0.060
K	—	26.67	—	1.050
L	—	17.02	—	0.670
Q	1.40	2.16	0.055	0.085

CASE 310-01

2N5168
2N5169
2N5170
2N5171



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.563
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	16.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
V	1.65	REF	0.065	REF
Y	12.73	12.83	0.501	0.505

CASE 263-03

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$ @ $T_J = 100^\circ\text{C}$, gate open)	I_{DRM}	—	5.0	mA
*Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}$ @ $T_J = 100^\circ\text{C}$, gate open)	I_{RRM}	—	5.0	mA
Gate Trigger Current (Continuous dc) (2) ($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$) *($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$, $T_C = -40^\circ\text{C}$)	I_{GT}	— —	40 75	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 7.0 \text{ Vdc}$, gate open) *($V_D = 7.0 \text{ Vdc}$, $R_L = 100 \Omega$, $T_C = -40^\circ\text{C}$) *($V_D = \text{Rated } V_{DRM}$, $R_L = 100 \Omega$, $T_J = 100^\circ\text{C}$)	V_{GT}	— — 0.2	1.5 2.5 —	Volts
Peak On-State Voltage (Pulse Width = 1.0 ms max, duty cycle $\leq 1\%$) ($I_{TM} = 20 \text{ A}$) *($I_{TM} = 41 \text{ A}$)	V_{TM}	— —	1.5 1.7	Volts
Holding Current ($V_D = 7.0 \text{ Vdc}$, gate open) *($V_D = 7.0 \text{ Vdc}$, gate open, $T_C = -40^\circ\text{C}$)	I_H	— —	50 90	mA
Gate Controlled Turn-On Time ($t_d + t_r$) ($I_{TM} = 20 \text{ A}$, $I_{GT} = 40 \text{ mA}$, $V_D = \text{Rated } V_{DRM}$)	t_{gt}	Typical		μs
		1.0		
Circuit Commutated Turn-Off Time ($I_{TM} = 10 \text{ A}$, $I_R = 10 \text{ A}$) ($I_{TM} = 10 \text{ A}$, $I_R = 10 \text{ A}$, $T_J = 100^\circ\text{C}$) ($V_D = V_{DRM} = \text{rated voltage}$) ($dv/dt = 30 \text{ V}/\mu\text{s}$)	t_q	20 30		μs
Critical Rate of Rise of Off-State Voltage ($V_D = \text{Rated } V_{DRM}$, Exponential Wave Form, Gate open, $T_J = 100^\circ\text{C}$)	dv/dt	50		$\text{V}/\mu\text{s}$

*Indicates JEDEC registered data.



EFFECT OF TEMPERATURE UPON TYPICAL TRIGGER CHARACTERISTICS

FIGURE 1 – GATE TRIGGER CURRENT





FIGURE 2 – GATE TRIGGER VOLTAGE



MAXIMUM ALLOWABLE NON-REPETITIVE SURGE CURRENT

FIGURE 3 - 60 Hz SURGES




FIGURE 4 - SUB-CYCLE SURGES




FIGURE 5 - GATE TRIGGER CHARACTERISTICS





FIGURE 6 - EFFECT OF TEMPERATURE ON TYPICAL HOLDING CURRENT



7

DERATING AND DISSIPATION FOR RESISTIVE AND INDUCTIVE LOADS (f = 60 to 400 Hz, SINE WAVE)

FIGURE 7 - AVERAGE CURRENT DERATING




FIGURE 8 - ON-STATE POWER DISSIPATION




FIGURE 9 - ON-STATE CHARACTERISTICS




FIGURE 10 - TYPICAL THERMAL RESISTANCE OF PLATES





FIGURE 11 - MOUNTING DETAILS FOR PRESSFIT THYRISTORS



The hole edge must be chamfered as shown to prevent shearing off the knurled edge of the rectifier during press-in. The pressing force should be applied evenly on the shoulder ring to avoid tilting or canting of the rectifier case in the hole during the pressing operation. Also, the use of a thermal joint compound will be of considerable aid. The pressing force will vary from 250 to 1000 pounds, depending upon the heat sink material. Recommended hardnesses are: copper - less than 50 on the Rockwell F scale; aluminum - less than 65 on the Brinell scale. A heat sink as thin as 1/8" may be used, but the interface thermal resistance will increase in proportion to the reduction of contact area. A thin chassis requires the addition of a back-up plate.

SILICON ANNULAR† UNIJUNCTION TRANSISTORS

... characterized primarily for low interbase-voltage operation in sensing, pulse triggering, and timing circuits.

- Low R_{BB} Spread – 6.0 to 8.5 $k\Omega$
- Low Peak-Point Current – $I_p = 4.0 \mu A$ (Max) @ $V_{B2B1} = 4.0 V$
- Low Emitter Saturation Voltage – $V_{EB1(sat)} = 3.0 V$ (Max)
- Narrow Intrinsic Standoff Ratio – $\eta = 0.72$ to 0.80

MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D^*	300	mW
RMS Emitter Current	I_e	50	mA
Peak-Pulse Emitter Current**	i_e^{**}	1.5	A
Emitter Reverse Voltage	V_{B2E}	30	V
Interbase Voltage†	V_{B2B1}^\ddagger	35	V
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ C$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ C$

- *Derate 3.0 mW/ $^\circ C$ increase in ambient temperature.
- **Duty Cycle $\leq 1.0\%$, PRR = 10 PPS (see figure 5).
- †Based upon power dissipation at $T_A = 25^\circ C$.

FIGURE 1 – UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE







FIGURE 2 – STATIC EMITTER CHARACTERISTICS CURVES



PN UNIJUNCTION TRANSISTORS



NOTE:
1. PIN 3 CONNECTED TO CASE.

STYLE 1:
PIN 1. EMITTER
2. BASE 1
3. BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP		0.100 TYP	
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70	—	0.500	—
M	45 $^\circ$ TYP		45 $^\circ$ TYP	
N	1.27	TYP	0.050	TYP

CASE 22A
(TO-18 Outline
Except for Lead Position)

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
Intrinsic Standoff Ratio ¹ ($V_{B2B1} = 10\text{ V}$)	4	η	0.72	0.80	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}, I_E = 0$)		R_{BB}	6.0	8.5	$k\Omega$
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}, I_E = 0, T_A = 0\text{ to }100^\circ\text{C}$)		αR_{BB}	0.4	0.8	$\%/^\circ\text{C}$
Emitter Saturation Voltage ² ($V_{B2B1} = 10\text{ V}, I_E = 50\text{ mA}$)		$V_{EB1}(\text{sat})$	—	3.0	V
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}, I_E = 50\text{ mA}$)		$I_{B2}(\text{mod})$	5.0	30	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}, I_{B1} = 0$)		I_{EB20}	—	10	nA
Peak-Point Emitter Current ($V_{B2B1} = 25\text{ V}$) ($V_{B2B1} = 4.0\text{ V}$)		I_p	—	0.4 4.0	μA
Valley-Point Current ² ($V_{B2B1} = 20\text{ V}, R_{B2} = 100\text{ ohms}$)		I_V	2.0	—	mA
Base-One Peak Pulse Voltage ($V_{BB} = 4.0\text{ volts}$)	3	V_{OB1}	1.0	—	V

¹ η , Intrinsic standoff ratio, is defined in terms of the peak-point voltage, V_p , by means of the equation: $V_p = \eta V_{B2B1} + V_F$, where V_F is about 0.45 volt at 25°C @ $I_F = 10\ \mu\text{A}$ and decreases with temperature at about $2.5\text{ mV}/^\circ\text{C}$. The test circuit is shown in Figure 4. Components R_1, C_1 , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode D_1 compensates for V_F . To use, the "cal" button is pushed, and R_3 is adjusted to make the current meter, M_1 , read full scale. When the "cal" button is released, the value of η is read directly from the meter, if full scale on the meter reads 1.0.

² Use pulse techniques: $PW \approx 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$ to avoid internal heating, which may result in erroneous readings.

FIGURE 3 — V_{OB1} TEST CIRCUIT




FIGURE 4 — η TEST CIRCUIT





FIGURE 5 — PRR TEST CIRCUIT AND WAVEFORM



2N5441 thru 2N5446 MAC40688 thru MAC40690



SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire
- Isolated Stud for Ease of Assembly
- Gate Triggering Guaranteed In All 4 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ($T_J = -65$ to $+110^\circ\text{C}$) 1/2 Sine Wave 50 to 60 Hz, Gate Open	VDRM		Volts
*Peak Principal Voltage 2N5441, 2N5444, MAC40688 2N5442, 2N5445, MAC40689 2N5443, 2N5446, MAC40690		200 400 600	
*RMS On-State Current (T_C per Fig. 2) ($T_C = +100^\circ\text{C}$) Full Sine Wave, 50 to 60 Hz	$I_T(\text{RMS})$	40 20	Amp
*Peak Non-Repetitive Surge Current (One Full Cycle of surge current at 60 Hz, preceded and followed by a 40 A RMS current, $T_J = +110^\circ\text{C}$)	I_{TSM}	300	Amp
*Peak Gate Power (Pulse Width = 10 μs Max)	P_{GM}	40	Watts
*Average Gate Power	$P_{G(AV)}$	0.75	Watt
*Peak Gate Current (10 μs Max)	I_{GM}	4.0	Amp
*Peak Gate Voltage	V_{GM}	30	Volts
*Operating Junction Temperature Range	T_J	-65 to $+110$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$
*Stud Torque	-	30	in. lb.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case 2N5441, 2N5442, 2N5443 2N5444, 2N5445, 2N5446 MAC40688, MAC40689, MAC40690	$R_{\theta JC}$	0.8 0.9 1.0	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data for 2N5441 thru 2N5446.


TRIACS

40 AMPERES RMS
200-600 VOLTS

MAC40688 thru MAC40690



- STYLE 2:
1. MT1
2. GATE
3. MT2




MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.506
C	-	32.51	-	1.280
F	-	4.06	-	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
D	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01

2N5444 thru 2N5446



- STYLE 2:
PIN 1. MT1
2. GATE
3. MT2




MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.90	14.20	0.551	0.555
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF.	0.090	REF.
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
D	1.40	2.16	0.055	0.085
R	1.05	REF.	0.065	REF.
T	12.73	12.83	0.501	0.505

CASE 263-03

2N5441 thru 2N5443



- STYLE 2:
1. MT1
2. GATE
CASE. MT2



MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.506
F	-	4.06	-	0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	7.62	8.89	0.300	0.350
K	-	26.67	-	1.050
L	-	17.02	-	0.670
D	1.40	2.16	0.055	0.085

CASE 310-01

2N5441 thru 2N5446, MAC40688 thru MAC40690

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, and either polarity of MT2 to MT1 voltage, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak On-State Voltage Rated V_{DRM} @ $T_J = 110^\circ\text{C}$	I_{DRM}	—	0.5	4.0	mA
*Peak On-State Voltage $I_{TM} = 56$ A Peak, Pulse Width ≤ 1.0 ms, Duty Cycle $\leq 2.0\%$	V_{TM}	—	1.65	1.85	Volts
Gate Trigger Current (1) Main Terminal Voltage = 12 Vdc, $R_L = 50$ Ohms	I_{GT}				mA
MT2 (+), G(+)	—	—	—	70	
MT2 (+), G(-)	—	—	—	70	
MT2 (-), G(-)	—	—	—	70	
MT2 (-), G(+)	—	—	—	100	
*MT2 (+), G(+); MT2 (-), G (-) $T_C = -65^\circ\text{C}$	—	—	—	125	
*MT2 (+), G(-); MT2 (-), G(+) $T_C = -65^\circ\text{C}$	—	—	—	240	
*Gate Trigger Voltage Main Terminal Voltage = 12 Vdc, $R_L = 50$ Ohms	V_{GT}				Volts
MT2 (+), G(+)	—	—	—	2.0	
MT2 (+), G(-)	—	—	—	2.0	
MT2 (-), G(-)	—	—	—	2.0	
MT2 (-), G(+)	—	—	—	2.5	
*All Quadrants, $T_C = -65^\circ\text{C}$	—	—	—	3.4	
*Main Terminal Voltage = Rated $V_{DRM} = R_L = 10$ k ohms, $T_J = +110^\circ\text{C}$	—	0.2	—	—	
*Holding Current Main Terminal Voltage = 12 Vdc, Gate Open Initiating Current = 150 mA	I_H				mA
$T_C = 25^\circ\text{C}$	—	—	—	70	
* $T_C = -65^\circ\text{C}$	—	—	—	100	
*Turn-On Time Main Terminal Voltage = Rated V_{DRM} , $I_{TM} = 56$ A, Gate Source Voltage = 12 V, $R_S = 12$ Ohms, Rise Time = 0.1 μs , Pulse Width = 2.0 μs	t_{gt}	—	1.0	2.0	μs
*Critical Rate-of -Rise of Commutation Voltage Rated V_{DRM} , $I_{TM} = 40$ A, Commutating $di/dt = 22$ A/ms, gate energized	$dv/dt(c)$				V/ μs
$T_C = 70^\circ\text{C}$ 2N5441, 2N5442, 2N5443	5.0	30	—		
= 65°C 2N5444, 2N5445, 2N5446	5.0	30	—		
= 60°C MAC40688, MAC40689, MAC40690	5.0	30	—		
Critical Rate of Rise of Off State Voltage Rated V_{DRM} , Exponential Voltage Rise, Gate Open, $T_C = 110^\circ\text{C}$	dv/dt				V/ μs
2N5441, 2N5444, MAC40688	50				
2N5442, 2N5445, MAC40689	30				
2N5443, 2N5446, MAC40690	20				

*Indicates JEDEC Registered Data for 2N5441 thru 2N5446.



FIGURE 1 - ON-STATE POWER DISSIPATION




FIGURE 2 - RMS CURRENT DERATING




FIGURE 3 - TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 - TYPICAL GATE TRIGGER CURRENT




FIGURE 5 - TYPICAL THERMAL RESPONSE




FIGURE 6 - ON-STATE CHARACTERISTICS




FIGURE 7 - TYPICAL HOLDING CURRENT





FIGURE 8 - MAXIMUM ALLOWABLE SURGE CURRENT



2N5567 thru 2N5570 T4101M, T4111M T4121 series



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the fullwave control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Pressfit, Stud and Isolated Stud Packages
- Gate Triggering Guaranteed In All 4 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ($T_J = -65$ to $+100^\circ\text{C}$) 1/2 Sine Wave 50 to 60 Hz, Gate Open 2N5567, 2N5569, T4121B 2N5568, 2N5570, T4121D T4101M, T4111M, T4121M	V_{DRM}	200 400 600	Volts
*Peak Gate Voltage	V_{GM}	20	Volts
*RMS On-State Current $T_C = -65$ to $+85^\circ\text{C}$ $T_C = +90^\circ\text{C}$ (Full cycle, Sine Wave, 50 to 60 Hz)	$I_T(\text{RMS})$	10 6.7	Amp
*Peak Non-Repetitive Surge Current (One Full cycle of surge current at 60 Hz, preceded and followed by rated current, $T_C = 85^\circ\text{C}$)	I_{TSM}	100	Amp
Circuit Fusing Considerations ($T_C = -65$ to $+85^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	40	A^2s
Peak Gate Power *($T_C = 85^\circ\text{C}$, Pulse Width = 1.0 μs)	P_{GM}	16	Watts
*Average Gate Power ($T_C = 85^\circ\text{C}$, Pulse Width = 8.3 ms)	$P_{G(AV)}$	0.5	Watt
*Operating Junction Temperature Range	T_J	-65 to $+100$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$
Stud Torque	-	30	in. lb.

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case Stud and Pressfit Isolated Stud	$R_{\theta JC}$	1.0 1.1	$^\circ\text{C}/\text{W}$

* Indicates JEDEC Registered Data.

TRIACS

10 AMPERES RMS
200-600 VOLTS

2N5567
2N5568
T4101M




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	11.81	12.06	0.465	0.475
C	8.39	9.65	0.330	0.380
E	2.54	-	0.100	-
F	0.89	2.16	0.035	0.085
J	2.04	2.45	0.080	0.097
K	-	20.32	-	0.800
N	-	12.95	-	0.510
Q	1.65	4.06	0.065	0.160

CASE 174-03

STYLE 3
TERM 1 GATE
2 MAIN TERMINAL 1
3 MAIN TERMINAL 2

2N5569
2N5570
T4111M





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.10	24.13	0.811	0.950
F	0.89	2.16	0.035	0.085
H	2.25 REF	-	0.090 REF	-
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
H	1.65 REF	-	0.065 REF	-
T	12.70	12.83	0.500	0.505

CASE 175-02

STYLE 3
TERM 1 MAIN TERMINAL 1
2 GATE
STUD MAIN TERMINAL 2

T4121 SERIES



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	-	26.16	-	1.030
F	1.65	4.06	0.065	0.160
G	-	5.48	-	0.215
H	2.16	2.41	0.085	0.095
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
N	6.48	6.99	0.255	0.275
Q	3.43	3.81	0.135	0.150
R	1.52	1.78	0.060	0.070
T	0.89	2.16	0.035	0.085

CASE 235-02

STYLE 2
PIN 1 MAIN TERMINAL 1
2 GATE
3 MAIN TERMINAL 2
STUD ISOLATED







2N5567 thru 2N5570, T4101M, T4111M, T4121 series

ELECTRICAL CHARACTERISTICS (T_C = 25°C, and Either Polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current V _D = Rated V _{DRM} @ T _C = 100°C	I _{DRM}	—	—	2.0	mA
*Peak On-State Voltage I _{TM} = 14.2 A Peak, Pulse Width = 1.0 to 2.0 ms, Duty Cycle ≤ 2.0%	V _{TM}	—	1.3	1.65	Volts
Gate Trigger Current, Pulse Width ≥ 50 μs (1) V _D = 12 Vdc, R _L = 12 Ohms MT2 (+), G (+); MT2 (-), G (-) MT2 (+), G (-); MT2 (-), G (+) *MT2 (+), G (+); MT2 (-), G (-), T _C = -65°C *MT2 (+), G (-); MT2 (-), G (+), T _C = -65°C	I _{GT}	—	—	25 40 100 150	mA
Gate Trigger Voltage, Continuous dc (All Quadrants) V _D = 12 Vdc, R _L = 12 Ohms V _D = Rated V _{DRM} , R _L = 125 Ω	V _{GT}	— — 0.2	— — —	2.5 4.0 —	Volts
Holding Current V _D = 12 Vdc, Gate Open T _C = 25°C *T _C = -65°C	I _H	— —	— —	30 200	mA
Gate Controlled Turn-On Time V _D = Rated V _{DRM} , I _{TM} = 15 A Peak, I _{GT} = 160 mA, Rise Time = 0.1 μs, Pulse Width = 2.0 μs MT2 (+), G (+); MT2 (-), G (-)	t _{gt}	—	1.0	2.5	μs
*Critical Rate-of-Rise of Commutation Voltage V _D = Rated V _{DRM} , I _{TM} = 14.2 A Peak, Commutating di/dt = 5.4 A/ms, gate unenergized T _C = 85°C	dv/dt(c)	2.0	10	—	V/μs
Critical Rate-of-Rise of Off-State Voltage V _D = Rated V _{DRM} , Exponential Voltage Rise, Gate Open, T _C = 100°C: *2N5567, *2N5569, T4121B *2N5568, *2N5570, T4121D T4101M, T4111M, T4121M	dv/dt	30 20 10	150 100 75	— — —	V/μs

*Indicates JEDEC Registered Data.

(1) All Voltage polarity reference to main terminal 1.



7

FIGURE 7 - ON-STATE CHARACTERISTICS




FIGURE 8 - TYPICAL HOLDING CURRENT




FIGURE 9 - MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 10 - TYPICAL THERMAL RESPONSE



2N5571 thru 2N5574 2N6145 thru 2N6147 T4100M, T4110M



SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Pressfit, Stud and Isolated Stud Packages
- Gate Triggering Guaranteed In All 4 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ($T_J = -65$ to $+100^\circ\text{C}$) 1/2 Sine Wave 50 to 60 Hz, Gate Open 2N5571, 2N5573, 2N6145 2N5572, 2N5574, 2N6146 T4100M, T4110M, 2N6147	V_{DRM}	200 400 600	Volts
*Peak Gate Voltage	V_{GM}	20	Volts
*RMS On-State Current ($T_C = -65$ to $+80^\circ\text{C}$) ($T_C = +85^\circ\text{C}$)	$I_T(\text{RMS})$	15 10	Amp
*Peak Non-Repetitive Surge Current (One Full cycle of surge current at 60 Hz, preceded and followed by rated current, $T_C = +80^\circ\text{C}$)	I_{TSM}	100	Amp
Circuit Fusing ($T_C = -65$ to $+80^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	40	A^2s
Peak Gate Power *($T_C = 80^\circ\text{C}$, Pulse Width = $1.0 \mu\text{s}$) 2N5571 thru 2N5574 T4100M, T4110M *($T_C = 80^\circ\text{C}$, Pulse Width = $2.0 \mu\text{s}$) 2N6145 thru 2N6147	P_{GM}	16 16 20	Watts
*Average Gate Power ($T_C = +80^\circ\text{C}$, Pulse Width = 8.3 ms)	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	I_{GM}	2.0	Amp
*Operating Junction Temperature Range	T_J	-65 to $+100$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$
Stud Torque *2N5573, 2N5574, T4110M *2N6145, 2N6146, 2N6147		30	in. lb.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.

TRIACS

15 AMPERES RMS
200-600 VOLTS

2N5571
2N5572
T4100M



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	11.81	12.06	0.465	0.475
C	8.39	9.65	0.330	0.380
E	2.54	—	0.100	—
F	0.89	2.16	0.035	0.085
J	2.04	2.46	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
Q	1.65	4.06	0.065	0.160

CASE 174-03

STYLE 3
1. GATE
2. MAIN TERMINAL 1
3. MAIN TERMINAL 2

2N5573
2N5574
T4110M



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
R	1.65	REF	0.065	REF
T	12.70	12.83	0.500	0.505

CASE 175-02

STYLE 3
1. MAIN TERMINAL 1
2. GATE
3. STUD MAIN TERMINAL 2

2N6145
2N6146
2N6147



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01

STYLE 2
1. MT1
2. GATE
3. MT2

2N5571 thru 2N5574, 2N6145 thru 2N6147, T4100M, T4110M,





ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, and either polarity of MT2 to MT1 voltage unless otherwise noted)





Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current $V_D = \text{Rated } V_{DRM} @ T_C = 100^\circ\text{C}$	I_{DRM}	—	—	2.0	mA
*Peak On-State Voltage $I_{TM} = 21 \text{ A Peak, Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms, Duty Cycle} \leq 2.0\%$	V_{TM}	—	1.3	1.8	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12 \text{ Vdc, } R_L = 30 \text{ ohms}$ MT2 (+), G(+); MT2(-), G(-) MT2 (+), G(-); MT2(-), G(+) *MT2 (+), G(+); MT2(-), G(-), $T_C = -65^\circ\text{C}$ *MT2 (+), G(-); MT2(-), G(+), $T_C = -65^\circ\text{C}$	I_{GT}	—	—	50 80 150 200	mA
Gate Trigger Voltage, Continuous dc (All Quadrants) $V_D = 12 \text{ Vdc, } R_L = 30 \text{ ohms}$ $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$ * $V_D = \text{Rated } V_{DRM}, R_L = 10 \text{ k ohms, } T_C = +100^\circ\text{C}$	V_{GT}	— — 0.2	— — —	2.5 4.0 —	Volts
Holding Current $V_D = 12 \text{ Vdc, Gate Open}$ Initiating Current = 500 mA $T_C = 25^\circ\text{C}$ * $T_C = -65^\circ\text{C}$	I_H	— —	— —	75 300	mA
Gate Controlled Turn-On Time Rated V_{DRM} , $I_{TM} = 21 \text{ A Peak}$, $I_{GT} = 160 \text{ mA, Rise Time} \leq 0.1 \mu\text{s, Pulse Width} = 2.0 \mu\text{s}$	t_{gt}	—	1.0	2.0	μs
*Critical Rate-of-Rise of Commutation Voltage Rated V_{DRM} , $I_{TM} = 21 \text{ A Peak, Commutating}$ $di/dt = 8.0 \text{ A/ms, gate unenergized}$ $T_C = 80^\circ\text{C}$ 2N5571 thru 2N5574, T4100M, T4110M $T_C = 75^\circ\text{C}$ 2N6145 thru 2N6147	$dv/dt(c)$	2.0 2.0	10 10	— —	$\text{V}/\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage Rated V_{DRM} , Exponential Voltage Rise, Gate Open, $T_C = 100^\circ\text{C}$: *2N5571, 2N5573, 2N6145 *2N5572, 2N5574, 2N6146 T4100M, T4110M, 2N6147	dv/dt	30 20 10	150 100 75	— — —	$\text{V}/\mu\text{s}$

*Indicates JEDEC Registered Data.


(1) All Voltage polarity reference to main terminal 1.







2N6027 2N6028





SILICON PROGRAMMABLE UNIUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as R_{BB} , η , I_V , and I_P by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. These devices may also be used in special thyristor applications due to the availability of an anode gate. Supplied in an inexpensive TO-92 plastic package for high-volume requirements, this package is readily adaptable for use in automatic insertion equipment.

- Programmable — R_{BB} , η , I_V and I_P .
- Low On-State Voltage — 1.5 Volts Maximum @ $I_F = 50$ mA
- Low Gate to Anode Leakage Current — 10 nA Maximum
- High Peak Output Voltage — 11 Volts Typical
- Low Offset Voltage — 0.35 Volt Typical ($R_G = 10$ k ohms)

PROGRAMMABLE UNIUNCTION TRANSISTORS

40 VOLTS
375 mW



STYLE 16:
PIN 1. ANODE
2. GATE
3. CATHODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02
TO-92
PLASTIC

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Power Dissipation Derate Above 25°C	P_F $1/\theta_{JA}$	300 4.0	mW mW/°C
*DC Forward Anode Current Derate Above 25°C	I_T	150 2.67	mA mA/°C
*DC Gate Current	I_G	±50	mA
Repetitive Peak Forward Current 100 μ s Pulse Width, 1.0% Duty Cycle *20 μ s Pulse Width, 1.0% Duty Cycle	I_{TRM}	1.0 2.0	Amp Amp
Non-Repetitive Peak Forward Current 10 μ s Pulse Width	I_{TSM}	5.0	Amp
*Gate to Cathode Forward Voltage	V_{GKF}	40	Volt
*Gate to Cathode Reverse Voltage	V_{GKR}	-5.0	Volt
*Gate to Anode Reverse Voltage	V_{GAR}	40	Volt
*Anode to Cathode Voltage (1)	V_{AK}	±40	Volt
Operating Junction Temperature Range	T_J	-50 to +100	°C
*Storage Temperature Range	T_{stg}	-55 to +150	°C


*Indicates JEDEC Registered Data
(1) Anode positive, $R_{GK} = 1000$ ohms
Anode negative, $R_{GK} = \text{open}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Characteristic		Figure	Symbol	Min	Typ	Max	Unit
*Peak Current ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$) ($V_S = 10\text{ Vdc}$, $R_G = 10\text{ k ohms}$)	2N6027	2,9,11	I_P	—	1.25	2.0	μA
	2N6028			—	0.08	0.15	
	2N6027			—	4.0	5.0	
	2N6028			—	0.70	1.0	
*Offset Voltage ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$) ($V_S = 10\text{ Vdc}$, $R_G = 10\text{ k ohms}$)	2N6027	1	V_T	0.2	0.70	1.6	Volts
	2N6028			0.2	0.50	0.6	
	(Both Types)		0.2	0.35	0.6		
*Valley Current ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$) ($V_S = 10\text{ Vdc}$, $R_G = 10\text{ k ohms}$) ($V_S = 10\text{ Vdc}$, $R_G = 200\text{ Ohms}$)	2N6027	1,4,5	I_V	—	18	50	μA
	2N6028			—	18	25	
	2N6027			70	270	—	
	2N6028			25	270	—	
	2N6027			1.5	—	—	mA
	2N6028			1.0	—	—	
*Gate to Anode Leakage Current ($V_S = 40\text{ Vdc}$, $T_A = 25^\circ\text{C}$, Cathode Open) ($V_S = 40\text{ Vdc}$, $T_A = 75^\circ\text{C}$, Cathode Open)		—	I_{GAO}	—	1.0	10	nAdc
Gate to Cathode Leakage Current ($V_S = 40\text{ Vdc}$, Anode to Cathode Shorted)		—	I_{GKS}	—	5.0	50	nAdc
*Forward Voltage ($I_F = 50\text{ mA Peak}$)		1,6	V_F	—	0.8	1.5	Volts
*Peak Output Voltage ($V_B = 20\text{ Vdc}$, $C_C = 0.2\text{ }\mu\text{F}$)		3,7	V_O	6.0	11	—	Volts
Pulse Voltage Rise Time ($V_B = 20\text{ Vdc}$, $C_C = 0.2\text{ }\mu\text{F}$)		3	t_r	—	40	80	ns

*Indicates JEDEC Registered Data


FIGURE 1 — ELECTRICAL CHARACTERIZATION



1A — Programmable Unijunction with "Program" Resistors R1 and R2



1B — Equivalent Test Circuit for Figure 1A used for electrical characteristics testing (also see Figure 2)



1C — Electrical Characteristics

FIGURE 2 — PEAK CURRENT (I_P) TEST CIRCUIT





FIGURE 3 — V_O AND t_r TEST CIRCUIT



TYPICAL VALLEY CURRENT BEHAVIOR

FIGURE 4 - EFFECT OF SUPPLY VOLTAGE




FIGURE 5 - EFFECT OF TEMPERATURE




FIGURE 6 - FORWARD VOLTAGE




FIGURE 7 - PEAK OUTPUT VOLTAGE







FIGURE 8 - STANDARD UNIUNCTION COMPARED TO PROGRAMMABLE UNIUNCTION




Circuit Symbol




Circuit Symbol




Equivalent Circuit



Equivalent Circuit with External "Program" Resistors R_1 and R_2



Typical Application



Typical Application

7

TYPICAL PEAK CURRENT BEHAVIOR

2N6027

FIGURE 9 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 10 – EFFECT OF TEMPERATURE AND R_G



2N6028

FIGURE 11 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 12 – EFFECT OF TEMPERATURE AND R_G



2N6068, A, B (SILICON)

thru

2N6075, A, B




SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Sensitive Gate Triggering (A and B versions) Uniquely Compatible for Direct Coupling to TTL, HTL, CMOS and Operational Amplifier Integrated Circuit Logic Functions.
- Gate Triggering 2 Mode – 2N6068 thru 2N6075
4 Mode – 2N6068A,B thru 2N6075A,B
- Blocking Voltages to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability

SENSITIVE GATE

**TRIACS
(THYRISTORS)**
4 AMPERES RMS
25 THRU 600 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Repetitive Peak Off-State Voltage, Note 1 ($T_J = 110^\circ\text{C}$)	V_{DRM}	25 50 100 200 300 400 500 600	Volts
*On-State Current RMS ($T_C = 85^\circ\text{C}$)	$I_T(\text{RMS})$	4.0	Amp
*Peak Surge Current (One Full cycle, 60 Hz, $T_J = -40$ to $+110^\circ\text{C}$)	I_{TSM}	30	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+110^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	3.6	A^2s
*Peak Gate Power	P_{GM}	10	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Gate Voltage	V_{GM}	5.0	Volts
*Operating Junction Temperature Range	T_J	-40 to $+110$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to $+150$	$^\circ\text{C}$
Mounting Torque (6-32 Screw), Note 2	—	8.0	in. lb.


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.5	$^\circ\text{C/W}$
Thermal Resistance, Case to Ambient	$R_{\theta CA}$	60	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data

NOTES:

1. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.
2. Torque rating applies with use of torque washer (Shakeproof WD19523 or equivalent). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heat-sink contact pad are common.
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed $+200^\circ\text{C}$, for 10 seconds. Consult factory for lead bending options.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.91	11.43	0.390	0.450
B	6.86	8.38	0.270	0.330
C	1.78	3.30	0.070	0.130
D	0.51	0.66	0.020	0.026
F	2.92	3.00	0.115	0.118
G	2.29	BSC	0.090	BSC
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
Q	3.30	4.45	0.130	0.175
S	0.64	0.89	0.025	0.035
U	3.81	NOM	0.150	NOM

CASE 77-02

2N6068,A,B thru 2N6075,A,B (continued)



ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current (Either Direction) Rated V _{DRM} @ T _J = 110°C, Gate Open	I _{DRM}	—	—	2.0	mA
*On-State Voltage (Either Direction) I _{TM} = 6.0 A Peak	V _{TM}	—	—	2.0	Volts
*Peak Gate Trigger Voltage Main Terminal Voltage = 12 Vdc, R _L = 100 Ohms, T _J = -40°C MT2 (+), G(+); MT2 (-), G(-) All Types MT2 (+), G(-); MT2 (-), G(+) 2N6068A,B thru 2N6075A,B	V _{GTM}	—	1.4	2.5	Volts
Main Terminal Voltage = Rated V _{DRM} , R _L = 10 k ohms, T _J = 110°C MT2 (+), G(+); MT2 (-), G(-) All Types MT2 (+), G(-); MT2 (-), G(+) 2N6068A,B thru 2N6075A,B		0.2	—	—	
		0.2	—	—	
*Holding Current (Either Direction) Main Terminal Voltage = 12 Vdc, Gate Open, T _J = -40°C Initiating Current = 1.0 Adc	I _H	—	—	70	mA
		—	—	30	
T _J = 25°C		—	—	30	
		—	—	15	
Turn-On Time (Either Direction) I _{TM} = 14 Adc, I _{GT} = 100 mA	t _{on}	—	1.5	—	μs
Blocking Voltage Application Rate at Commutation @ V _{DRM} , T _J = 85°C, Gate Open	dv/dt	—	5.0	—	V/μs

			QUADRANT (See Definition Below)					
			Type	I _{GTM} @ T _J	I mA	II mA	III mA	IV mA
*Peak Gate Trigger Current Main Terminal Voltage = 12 Vdc, R _L = 100 ohms Maximum Value	2N6068 thru 2N6075	+25°C		30	—	30	—	
		-40°C		60	—	60	—	
	2N6068A thru 2N6075A	+25°C		5.0	5.0	5.0	10	
		-40°C		20	20	20	30	
	2N6068B thru 2N6075B	+25°C		3.0	3.0	3.0	5.0	
		-40°C		15	15	15	20	

*Indicates JEDEC Registered Data.

SAMPLE APPLICATION: TTL-SENSITIVE GATE 4 AMPERE TRIAC TRIGGERS IN MODES II AND III



- Trigger devices are recommended for gating on Triacs. They provide
1. Consistent predictable turn-on points
 2. Simplified circuitry
 3. Fast turn-on time for cooler, more efficient and reliable operation

For 2N6068 Thru 2N6075

ELECTRICAL CHARACTERISTICS OF RECOMMENDED BIDIRECTIONAL SWITCHES

USAGE	General		Lamp Dimmer
PART NUMBER	M834991	M834992	M83100
V _S	6.0 - 10 V	7.5 - 9.0 V	3.0 - 5.0 V
I _S	350 μA Max	120 μA Max	100 - 400 μA
V _{S1} - V _{S2}	0.5 V Max	0.2 V Max	0.35 V Max
Temperature Coefficient	0.02%/°C Typ		

See AN 526 for Theory and Characteristics of Silicon Bidirectional Switches

SENSITIVE GATE LOGIC REFERENCE

IC LOGIC FUNCTIONS	FIRING QUADRANT			
	I	II	III	IV
TTL		2N6068A Series	2N6068A Series	
HTL		2N6068A Series	2N6068A Series	
CMOS (NAND)	2N6068B Series			2N6068B Series
CMOS (Buffer)		2N6068B Series	2N6068B Series	
Operational Amplifier	2N6068A Series			2N6068A Series
Zero Voltage Switch		2N6068A Series	2N6068A Series	



FIGURE 1 - AVERAGE CURRENT DERATING




FIGURE 2 - RMS CURRENT DERATING




FIGURE 3 - POWER DISSIPATION




FIGURE 4 - POWER DISSIPATION




FIGURE 5 - TYPICAL GATE-TRIGGER VOLTAGE





FIGURE 6 - TYPICAL GATE-TRIGGER CURRENT



7

FIGURE 7 - MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 8 - TYPICAL HOLDING CURRENT




FIGURE 9 - MAXIMUM ALLOWABLE SURGE CURRENT






FIGURE 10 - THERMAL RESPONSE



2N6116 2N6117 2N6118

(FORMERLY MPU231, MPU232, MPU233)



SILICON PROGRAMMABLE UNIUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as R_{BB} , η , I_V , and I_P by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. These devices may also be used in special thyristor applications due to the availability of an anode gate.



- Programmable — R_{BB} , η , I_V and I_P
- Hermetic TO-18 Package
- Low On-State Voltage — 1.5 Volts Maximum @ $I_F = 50$ mA
- Low Gate to Anode Leakage Current — 5.0 nA Maximum
- High Peak Output Voltage — 16 Volts Typical
- Low Offset Voltage — 0.35 Volt Typical ($R_G = 10$ k ohms)

*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Forward Current 100 μ s Pulse Width, 1.0% Duty Cycle	I_{TRM}	1.0	Amp
20 μ s Pulse Width, 1.0% Duty Cycle		2.0	Amp
Non-Repetitive Peak Forward Current 10 μ s Pulse Width	I_{TSM}	5.0	Amp
DC Forward Anode Current Derate Above 25°C	I_T	200 2.0	mA mA/°C
DC Gate Current	I_G	± 20	mA
Gate to Cathode Forward Voltage	V_{GKF}	40	Volt
Gate to Cathode Reverse Voltage	V_{GKR}	5.0	Volt
Gate to Anode Reverse Voltage	V_{GAR}	40	Volt
Anode to Cathode Voltage	V_{AK}	± 40	Volt
Forward Power Dissipation @ $T_A = 25^\circ\text{C}$	P_F	250	mW
Derate Above 25°C	$1/\theta_{JA}$	2.5	mW/°C
Operating Junction Temperature Range	T_J	-55 to +125	°C
Storage Temperature Range	T_{stg}	-65 to +200	°C

*Indicates JEDEC Registered Data

SILICON
PROGRAMMABLE UNIUNCTION
TRANSISTORS
40 VOLTS
250 mW



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.406	0.533	0.016	0.021
E	—	0.762	—	0.030
F	0.406	0.483	0.016	0.019
G	2.54 BSC		0.100 BSC	
H	0.914	1.17	0.036	0.046
J	0.711	1.22	0.028	0.048
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° BSC		45° BSC	
N	1.27 BSC		0.050 BSC	
P	—	1.27	—	0.050

All JEDEC notes and dimensions apply.

CASE 22-03
(TO-18)


2N6116, 2N6117, 2N6118

*ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Figure	Symbol	Min	Typ	Max	Unit	
Offset Voltage ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$)	1	V_T	2N6116	0.2	0.70	1.6	Volts
			2N6117	0.2	0.50	0.6	
			2N6118	0.2	0.40	0.6	
			All Types	0.2	0.35	0.6	
Gate to Anode Leakage Current ($V_S = 40\text{ Vdc}$, $T_A = 25^\circ\text{C}$, Cathode Open) ($V_S = 40\text{ Vdc}$, $T_A = 75^\circ\text{C}$, Cathode Open)	-	I_{GAO}	-	1.0	5.0	nA dc	
			-	30	75		
Gate to Cathode Leakage Current ($V_S = 40\text{ Vdc}$, Anode to Cathode Shorted)	-	I_{GKS}	-	5.0	50	nA dc	
Peak Current ($V_S = 10\text{ Vdc}$, $R_G = 10\text{ M}\Omega$) ($V_S = 10\text{ Vdc}$, $R_G = 10\text{ k ohms}$)	2,9-14	I_p	2N6116	-	1.25	2.0	μA
			2N6117	-	0.19	0.3	
			2N6118	-	0.08	0.15	
			2N6116	-	4.0	5.0	
			2N6117	-	1.20	2.0	
			2N6118	-	0.70	1.0	
Valley Current ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$) ($V_S = 10\text{ Vdc}$, $R_G = 10\text{ k ohms}$)	1,4,5	I_V	2N6116, 2N6117	-	18	50	μA
			2N6118	-	18	25	
			2N6116	70	270	-	
			2N6117, 2N6118	50	270	-	
Forward Voltage ($I_F = 50\text{ mA Peak}$)	1,6	V_T	-	0.8	1.5	Volts	
Peak Output Voltage ($V_B = 20\text{ Vdc}$, $C_C = 0.2\ \mu\text{F}$)	3,7	V_O	6.0	16	-	Volts	
Pulse Voltage Rise Time ($V_B = 20\text{ Vdc}$, $C_C = 0.2\ \mu\text{F}$)	3	t_r	-	40	80	ns	

*Indicates JEDEC Registered Data


FIGURE 1 – ELECTRICAL CHARACTERIZATION



1A – PROGRAMMABLE UNIUNION WITH "PROGRAM" RESISTORS R_1 AND R_2



1B – EQUIVALENT TEST CIRCUIT FOR FIGURE 1A USED FOR ELECTRICAL CHARACTERISTICS TESTING (ALSO SEE FIGURE 2)



1C – ELECTRICAL CHARACTERISTICS

FIGURE 2 – PEAK CURRENT (I_p) TEST CIRCUIT





FIGURE 3 – V_O AND t_r TEST CIRCUIT



TYPICAL VALLEY CURRENT BEHAVIOR

FIGURE 4 – EFFECT OF SUPPLY VOLTAGE




FIGURE 5 – EFFECT OF TEMPERATURE




FIGURE 6 – FORWARD VOLTAGE




FIGURE 7 – PEAK OUTPUT VOLTAGE





FIGURE 8 – STANDARD UNIUNCTION COMPARED TO PROGRAMMABLE UNIUNCTION



TYPICAL PEAK CURRENT BEHAVIOR

2N6116

FIGURE 9 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 10 – EFFECT OF TEMPERATURE AND R_G



2N6117

FIGURE 11 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 12 – EFFECT OF TEMPERATURE AND R_G



2N6118

FIGURE 13 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 14 – EFFECT OF TEMPERATURE AND R_G



2N6151 (SILICON)

thru

2N6156




SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- All Diffused and Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two (2N6154, 2N6155, 2N6156) or Four Modes (2N6151, 2N6152, 2N6153)

TRIACS (THYRISTORS)

10 AMPERES RMS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
* Repetitive Peak Off-State Voltage, Note 1 ($T_J = -40$ to $+100^\circ\text{C}$) ½ Sine Wave 50 to 60 Hz, Gate Open Peak Principle Voltage 2N6151, 2N6154 2N6152, 2N6155 2N6153, 2N6156	V_{DRM}	200 400 600	Volts
*Peak Gate Voltage	V_{GM}	10	Volts
*On-State Current RMS ($T_C = -40$ to $+75^\circ\text{C}$) Full Cycle Sine Wave 50 to 60 Hz ($T_C = +90^\circ\text{C}$)	$I_T(\text{RMS})$	10 5.0	Amp
*Peak Surge Current (One Full Cycle, 60 Hz, $T_J = +75^\circ\text{C}$) preceded and followed by 10 A Current	I_{TSM}	100	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+100^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	40	A^2s
*Peak Gate Power ($T_J = +75^\circ\text{C}$, Pulse Width = $2.0 \mu\text{s}$)	P_{GM}	20	Watts
*Average Gate Power ($T_J = +75^\circ\text{C}$, $t = 8.3$ ms)	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	I_{GM}	2.0	Amp
*Operating Junction Temperature Range	T_J	-40 to $+100$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to $+150$	$^\circ\text{C}$
*Mounting Torque (6-32 Screw), Note 2	—	8.0	in. lb


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
* Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C/W}$
Thermal Resistance Case to Ambient	$R_{\theta CA}$	50	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



STYLE 4:
PIN 1. MT 1
2. MT 2
3. GATE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255

CASE 90-05

2N6151 thru 2N6156 (continued)

ELECTRICAL CHARACTERISTICS (T_C = 25° unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Blocking Current (Either Direction) Rated V _{DRM} @ T _J = 100°C, Gate Open	I _{DRM}	—	—	2.0	mA
*On-State Voltage (Either Direction) I _{TM} = 14 A Peak; Pulse Width = 1.0 to 2.0 ms, Duty Cycle ≤ 2.0 %	V _{TM}	—	1.3	1.8	Volts
Gate Trigger Current, Continuous dc Main Terminal Voltage = 12 Vdc, R _L = 100 Ohms Minimum Gate Pulse Width = 2.0 μs	I _{GT}				mA
MT2 (+), G(+) All Types		—	6.0	50	
MT2 (+), G(-) 2N6151 thru 2N6153		—	6.0	75	
MT2 (-), G(-) All Types		—	10	50	
MT2 (-), G(+) 2N6151 thru 2N6153		—	25	75	
*MT2 (+), G(+); MT2 (-), G(-) T _C = -40°C All Types		—	—	100	
*MT2 (+), G(-); MT2 (-), G(+) T _C = -40°C 2N6151 thru 2N6153		—	—	125	
Gate Trigger Voltage, Continuous dc Main Terminal Voltage = 12 Vdc, R _L = 100 Ohms Minimum Gate Pulse Width = 2.0 μs	V _{GT}				Volts
MT2 (+), G(+) All Types		—	0.9	2.0	
MT2 (+), G(-) 2N6151 thru 2N6153		—	0.9	2.5	
MT2 (-), G(-) All Types		—	1.1	2.0	
MT2 (-), G(+) 2N6151 thru 2N6153		—	1.4	2.5	
*MT2 (+), G(+); MT2 (-), G(-) T _C = -40°C All Types		—	—	2.5	
*MT2 (+), G(-); MT2 (-), G(+) T _C = -40°C 2N6151 thru 2N6153		—	—	3.0	
Main Terminal Voltage = Rated V _{DRM} , R _L = 10 k ohms, T _J = 100°C					
*MT2 (+), G(+); MT2 (-), G(-) All Types		0.2	—	—	
*MT2 (+), G(-); MT2 (-), G(+) 2N6151 thru 2N6153		0.2	—	—	
Holding Current (Either Direction) Main Terminal Voltage = 12 Vdc, Gate Open, } Initiating Current = 200 mA	I _H				mA
T _C = 25°C		—	6.0	40	
T _C = -40°C		—	—	75*	
*Turn-On Time Main Terminal Voltage = Rated V _{DRM} , I _{TM} = 14 A Gate Source Voltage = 12 V, R _S = 100 Ohms, Rise Time = 0.1 μs, Pulse Width = 2.0 μs	t _{gt}	—	1.5	2.0	μs
Blocking Voltage Application Rate at Commutation, f = 60 Hz, T _C = 75°C	dv/dt	—	5.0	—	V/μs
On-State Conditions: I _{TM} = 14 A, Pulse Width = 4.0 ms, di/dt = 5.3 A/ms					
Off-State Conditions: Main Terminal Voltage = Rated V _{DRM} (200 μs min), Gate Source Voltage = 0 V, R _S = 100 Ω					

*Indicates JEDEC Registered Data

NOTES:

1. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.
2. Torque rating applies with use of torque washer (Shakeproof WD19522 #6 or equivalent). Mounting torque in excess of 8 in. lbs. does not appreciably lower case-to-sink thermal resistance. A node lead and heatsink contact pad are common.
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed +230°C.

Trigger devices are recommended for gating on Triacs

Triggers Provide:

1. Consistent predictable turn-on points.
2. Simplified circuitry.
3. Fast turn-on time for cooler, more efficient and reliable operation.

Electrical Characteristics	For General Usage		For Lamp Dimmer
Symbol	MBS4991	MBS4992	MBS100
V _S =	6.0–10 V	7.5–9.0 V	3.0–5.0 V
I _S =	350 μA Max	120 μA Max	100–400 μA
V _{S1} –V _{S2} =	0.5 V Max	0.2 V Max	0.35 V Max
Temperature Coefficient = 0.02%/°C Typ			

See AN-526 for Theory and Characteristics of Silicon Bidirectional Switches.



FIGURE 1 - AVERAGE CURRENT DERATING




FIGURE 2 - RMS CURRENT DERATING




FIGURE 3 - POWER DISSIPATION




FIGURE 4 - POWER DISSIPATION




FIGURE 5 - TYPICAL GATE TRIGGER VOLTAGE





FIGURE 6 - TYPICAL GATE TRIGGER CURRENT



7

FIGURE 7 - MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 8 - TYPICAL HOLDING CURRENT




FIGURE 9 - MAXIMUM ALLOWABLE SURGE CURRENT





FIGURE 10 - THERMAL RESPONSE



2N6157 thru 2N6165



SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire
- Isolated Stud for Ease of Assembly
- Gate Triggering Guaranteed In All 4 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ($T_J = -65$ to $+125^\circ\text{C}$) 1/2 Sine Wave 50 to 60 Hz, Gate Open	V_{DRM}		Volts
*Peak Principal Voltage 2N6157, 2N6160, 2N6163 2N6158, 2N6161, 2N6164 2N6159, 2N6162, 2N6165		200 400 600	
*Peak Gate Voltage	V_{GM}	10	Volts
*RMS On-State Current ($T_C = -65$ to $+85^\circ\text{C}$) ($T_C = +100^\circ\text{C}$) Full Sine Wave, 50 to 60 Hz	$I_T(\text{RMS})$	30 20	Amp
*Peak Non-Repetitive Surge Current (One Full Cycle of surge current at 60 Hz, preceded and followed by a 30 ARMS current, $T_J = +125^\circ\text{C}$)	I_{TSM}	250	Amp
Circuit Fusing Considerations ($T_J = -65$ to $+125^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	210	A^2s
*Peak Gate Power ($T_J = +80^\circ\text{C}$, Pulse Width = $2.0 \mu\text{s}$)	P_{GM}	20	Watts
*Average Gate Power ($T_J = +80^\circ\text{C}$, $t = 8.3$ ms)	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	I_{GM}	2.0	Amp
*Operating Junction Temperature Range	T_J	-65 to $+125$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$
*Stud Torque 2N6160 thru 2N6165	—	30	in. lb.

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.


TRIACS

30 AMPERES RMS
200–600 VOLTS


2N6157-59



CASE 310-01



CASE 263-03



CASE 311-01

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
* Peak Blocking Current (Either Direction) Rated V _{DRM} @ T _J = 125°C	I _{DRM}	—	—	2.0	mA
*Peak On-State Voltage (Either Direction) I _{TM} = 42 A Peak, Pulse Width = 1.0 to 2.0 ms, Duty Cycle ≤ 2.0 %	V _{TM}	—	1.5	2.0	Volts
Gate Trigger Current, Continuous dc (1) Main Terminal Voltage = 12 Vdc, R _L = 50 Ohms	I _{GT}				mA
MT2 (+), G(+)	—	15	60		
MT2 (+), G(-)	—	20	70		
MT2 (-), G(-)	—	20	70		
MT2 (-), G(+)	—	30	100		
*MT2 (+), G(+); MT2 (-), G(-) T _C = -65°C	—	—	—	200	
*MT2 (+), G(-); MT2 (-), G(+), T _C = -65°C	—	—	—	250	
Gate Trigger Voltage, Continuous dc Main Terminal Voltage = 12 Vdc, R _L = 50 Ohms	V _{GT}				Volts
MT2 (+), G(+)	—	0.8	2.0		
MT2 (+), G(-)	—	0.7	2.1		
MT2 (-), G(-)	—	0.85	2.1		
MT2 (-), G(+)	—	1.1	2.5		
*All Quadrants, T _C = -65°C	—	—	—	3.4	
*Main Terminal Voltage = Rated V _{DRM} , R _L = 10 k ohms, T _J = +125°C	—	20	—	—	
Holding Current Main Terminal Voltage = 12 Vdc, Gate Open Initiating Current = 500 mA	I _H				mA
MT2 (+)	—	8	70		
MT2 (-)	—	10	80		
*Either Direction, T _C = -65°C	—	—	—	200	
*Turn-On Time Main Terminal Voltage = Rated V _{DRM} , I _{TM} = 42 A, Gate Source Voltage = 12 V, R _S = 50 Ohms, Rise Time = 0.1 μs, Pulse Width = 2.0 μs	t _{gt}	—	1.0	2.0	μs
Blocking Voltage Application Rate at Commutation, f = 60 Hz, T _C = 85°C On-State Conditions: I _{TM} = 42A, Pulse Width = 4.0 ms, di/dt = 17.5 A/ms Off State Conditions: Main Terminal Voltage = Rated V _{DRM} (200 μs min), Gate Source Voltage = 0 V, R _S = 50 Ω	dv/dt(c)	—	5.0	—	V/μs

*Indicates JEDEC Registered Data.
(1) All voltage polarity reference to main terminal 1.



FIGURE 1 – RMS CURRENT DERATING




FIGURE 2 – POWER DISSIPATION




FIGURE 3 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 – TYPICAL GATE TRIGGER CURRENT




FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 5 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 7 – MAXIMUM ALLOWABLE SURGE CURRENT





FIGURE 8 - TYPICAL THERMAL RESPONSE



2N6167 thru 2N6170


REVERSE-BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current – $I_{TSM} = 240$ Amp
- Rugged Construction in Isolated Stud Package

SILICON CONTROLLED RECTIFIER

20 AMPERES RMS
100–600 VOLTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Peak Repetitive Forward and Reverse Blocking Voltage (1) ($T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$)	V_{DRM} V_{RRM}	100 200 400 600	Volts
*Non-Repetitive Peak Reverse Blocking Voltage ($t \leq 5.0$ ms)	V_{RSM}	150 250 450 650	Volts
*Average Forward Current ($T_C = -40$ to $+65^\circ\text{C}$) ($+85^\circ\text{C}$)	$I_T(AV)$	13 6.5	Amp
*Peak Surge Current (One cycle, 60 Hz) ($T_C = +65^\circ\text{C}$) (1.5 ms pulse @ $T_J = 100^\circ\text{C}$ Preceeded and followed by no current or Voltage)	I_{TSM}	240 560	Amp
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$) ($t = 1.0$ to 8.3 ms)	I^2t	235	A^2s
*Peak Gate Power	P_{GM}	5.0	Watts
*Average Gate Power	$P_{G(AV)}$	0.5	Watt
*Peak Forward Gate Current	I_{GFM}	2.0	Amp
*Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
*Stud Torque	—	30	in. lb.
*THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

(1) Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.



STYLE 1:
1. CATHODE
2. GATE
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
D	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01

2N6167 thru 2N6170

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current (V _D = Rated V _{DRM} , gate open, T _J = 100°C) 2N6167 2N6168 2N6169 2N6170	I _{DRM}	— — — —	1.0 1.0 1.0 1.0	2.0 2.5 3.0 4.0	mA
*Peak Reverse Blocking Current (V _R = Rated V _{RRM} , gate open, T _J = 100°C) 2N6167 2N6168 2N6169 2N6170	I _{RRM}	— — — —	1.0 1.0 1.0 1.0	2.0 2.5 3.0 4.0	mA
*Peak Forward "On" Voltage (I _{TM} = 41 A Peak)	V _{TM}	—	1.5	1.7	Volts
Gate Trigger Current, Continuous dc (V _D = 12 V, R _L = 24 Ω) *T _C = -40°C T _C = 25°C	I _{GT}	— —	— 2.1	75 40	mA
Gate Trigger Voltage, Continuous dc (V _D = 12 V, R _L = 24 Ω) *T _C = -40°C T _C = 25°C	V _{GT}	— —	0.8 0.63	2.5 1.6	Volts
Holding Current (V _D = 12 V, gate open, I _T = 200 mA) *T _C = -40°C T _C = 25°C	I _H	— —	— 3.5	90 50	mA
*Turn-On Time (t _d + t _r) (I _{TM} = 41 A dc, V _D = Rated V _{DRM} , I _{GT} = 200 mA dc, Rise Time ≤ 0.05 μs, Pulse Width = 10 μs)	t _{on}	—	—	1.0	μs
Turn-Off Time (I _{TM} = 10 A, I _R = 10 A) (I _{TM} = 10 A, I _R = 10 A, T _J = 100°C)	t _{off}	— —	25 40	— —	μs
Forward Voltage Application Rate (T _J = 100°C, V _D = Rated V _{DRM})	dv/dt	—	50	—	V/μs

*Indicates JEDEC Registered Data.

FIGURE 1 – AVERAGE CURRENT DERATING




FIGURE 2 – POWER DISSIPATION




FIGURE 3 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT




FIGURE 5 – CHARACTERISTICS AND SYMBOLS





FIGURE 6 – THERMAL RESPONSE



7

FIGURE 7 – TYPICAL GATE TRIGGER CURRENT




FIGURE 8 – TYPICAL GATE TRIGGER VOLTAGE





FIGURE 9 – TYPICAL HOLDING CURRENT



2N6236 thru 2N6241



REVERSE BLOCKING TRIODE THYRISTORS

... PNPN devices designed for high volume consumer applications such as temperature, light, and speed control; process and remote control, and warning systems where reliability of operation is important.

- Passivated Surface for Reliability and Uniformity
- Power Rated at Economical Prices
- Practical Level Triggering and Holding Characteristics
- Flat, Rugged, Thermopad[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Recommended Electrical Replacement for C 106

MAXIMUM RATINGS (T_C = 110°C unless otherwise noted.)

Rating	Symbol	Value	Unit
*Repetitive Peak Forward and Reverse Blocking Voltage (Note 1) (1/2 Sine Wave) R _{GK} = 1000 ohms, T _C = -40 to +110°C	V _{DRM} V _{RRM}	30 50 100 200 400 600	Volts
*Non-Repetitive Peak Reverse Blocking Voltage (1/2 Sine Wave, R _{GK} = 1000 ohms, T _C = -40 to +110°C)	V _{RSM}	50 100 150 250 450 650	Volts
*Average On-State Current (T _C = -40 to +90°C) (T _C = +100°C)	I _{T(AV)}	2.6 1.6	Amp
*Surge On-State Current (1/2 Sine Wave, 60 Hz, T _C = +90°C) (1/2 Sine Wave, 1.5 ms, T _C = +90°C)	I _{TSM}	25 35	Amp
Circuit Fusing (T _C = -40 to 110°C, t = 1.0 to 8.3 ms)	I ² t	2.6	A ² s
*Peak Gate Power (Pulse Width = 10 μs, T _C = 90°C)	P _{GM}	0.5	Watts
*Average Gate Power (t = 8.3 ms, T _C = 90°C)	P _{G(AV)}	0.1	Watt
Peak Forward Gate Current	I _{GM}	0.2	Amp
Peak Reverse Gate Voltage	V _{RGM}	6.0	Volts
*Operating Junction Temperature Range	T _J	-40 to +110	°C
*Storage Temperature Range	T _{stg}	-40 to +150	°C
Mounting Torque (Note 2)	-	6.0	in.lb

THERMAL CHARACTERISTICS



Characteristic	Symbol	Min	Max	Unit
*Thermal Resistance, Junction to Case	R _{θJC}	-	3.0	°C/W
Thermal Resistance Junction to Ambient	R _{θJA}	-	75	°C/W

*Indicates JEDEC Registered Data.

▲Trademark of Motorola Inc.

SILICON CONTROLLED RECTIFIERS

4.0 AMPERES RMS
30 thru 600 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M		30 TYP		30 TYP
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ and $R_{GK} = 1000$ ohms unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current (Note 1) (Rated V_{DRM} , $T_C = 110^\circ\text{C}$)	I_{DRM}	—	—	200	μA
*Peak Reverse Blocking Current (Note 1) (Rated V_{RRM} , $T_C = 110^\circ\text{C}$)	I_{RRM}	—	—	200	μA
*Peak Forward "On" Voltage ($I_{TM} = 8.2$ A Peak, Pulse Width = 1 to 2 ms, 2% Duty Cycle)	V_{TM}	—	—	2.2	Volts
Gate Trigger Current (Continuous dc) (Note 3) ($V_{AK} = 12$ Vdc, $R_L = 24$ Ohms) *($V_{AK} = 12$ Vdc, $R_L = 24$ Ohms, $T_C = -40^\circ\text{C}$)	I_{GT}	—	—	200 500	μA
Gate Trigger Voltage (Continuous dc) (Source Voltage = 12 V, $R_S = 50$ Ohms) *($V_{AK} = 12$ Vdc, $R_L = 24$ Ohms, $T_C = -40^\circ\text{C}$)	V_{GT}	—	—	1.0	Volts
Gate Non-Trigger Voltage ($V_{AK} = \text{Rated } V_{DRM}$, $R_L = 100$ Ohms, $T_C = 110^\circ\text{C}$)	V_{GD}	0.2	—	—	Volts
Holding Current ($V_{AK} = 12$ Vdc, $I_{GT} = 2.0$ mA) $T_C = 25^\circ\text{C}$ *(Initiating On-State Current = 200 mA) $T_C = -40^\circ\text{C}$	I_H	—	—	5.0 10	mA
*Total Turn-On Time (Source Voltage = 12 V, $R_S = 6.0$ k Ohms) ($I_{TM} = 8.2$ A, $I_{GT} = 2.0$ mA, Rated V_{DRM}) (Rise Time = 20 ns, Pulse Width = 10 μs)	t_{gt}	—	—	2.0	μs
Forward Voltage Application Rate ($V_D = \text{Rated } V_{DRM}$, $T_C = 110^\circ\text{C}$)	dv/dt	—	10	—	$\text{V}/\mu\text{s}$

*Indicates JEDEC Registered Data

NOTES:

1. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

2. Torque rating applies with use of torque washer (Shakeproof WD19523 or equivalent). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common. (See AN-290 B)

For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed $+225^\circ\text{C}$. For optimum results, an activated flux (oxide removing) is recommended.

3. Measurement does not include R_{GK} current.



CURRENT DERATING

FIGURE 1 – MAXIMUM CASE TEMPERATURE





FIGURE 2 – MAXIMUM AMBIENT TEMPERATURE



2N6342 thru 2N6349

MAC 220 series

MAC 221 series



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[®] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two Modes (2N6342, 2N6343, 2N6344, 2N6345, MAC220 Series) or Four Modes (2N6346, 2N6347, 2N6348, 2N6349, MAC221 Series)
- For 400 Hz Operation, Consult Factory
- 12 Ampere Devices Available as 2N6342A thru 2N6349A

MAXIMUM RATINGS



Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ($T_J = -40$ to $+100^\circ\text{C}$) $\frac{1}{2}$ Sine Wave 50 to 60 Hz, Gate Open	V_{DRM}		Volts
MAC220-2, MAC221-2		50	
MAC220-3, MAC221-3		100	
2N6342, 2N6346		200	
MAC220-5, MAC221-5		300	
2N6343, 2N6347		400	
MAC220-7, MAC221-7		500	
2N6344, 2N6348		600	
MAC220-9, MAC221-9		700	
2N6345, 2N6349		800	
*RMS On-State Current ($T_C = +80^\circ\text{C}$) Full Cycle Sine Wave 50 to 60 Hz ($T_C = +90^\circ\text{C}$)	$I_T(\text{RMS})$	8.0 4.0	Amp
*Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_J = +80^\circ\text{C}$) preceded and followed by 10 Rated Current	I_{TSM}	100	Amp
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	40	A^2s
*Peak Gate Power ($T_C = +80^\circ\text{C}$, Pulse Width = $2.0 \mu\text{s}$)	P_{GM}	20	Watts
*Average Gate Power ($T_C = +80^\circ\text{C}$, $t = 8.3$ ms)	$P_{G(\text{AV})}$	0.5	Watt
*Peak Gate Current	I_{GM}	2.0	Amp
*Peak Gate Voltage	V_{GM}	10	Volts
*Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
* Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C}/\text{W}$
* Indicates JEDEC Registered Data.			
^ Trademark of Motorola Inc.			

TRIACS

8 AMPERES RMS
50-800 VOLTS



- STYLE 2:
 PIN 1. MAIN TERMINAL 1
 PIN 2. MAIN TERMINAL 2
 PIN 3. GATE
 PIN 4. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	-	6.35	-	0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

2N6342 thru 2N6349, MAC220 series, MAC221 series

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, and Either Polarity of MT2 to MT1 Voltage, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Off-State Current $V_D = \text{Rated } V_{DRM} @ T_J = 100^\circ\text{C}, \text{ Gate Open}$	I_{DRM}	—	—	2.0	mA
*Peak On-State Voltage $I_{TM} = 11 \text{ A Peak}; \text{ Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms}, \text{ Duty Cycle} \leq 2.0 \%$	V_{TM}	—	1.3	1.55	Volts
Gate Trigger Current, Continuous dc $V_D = 12 \text{ Vdc}, R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = 2.0 μs	I_{GT}				mA
MT2 (+), G(+) All Types	—	—	12	50	
MT2 (+), G(-) 2N6346 thru 49, MAC221	—	—	12	75	
MT2 (-), G(-) All Types	—	—	20	50	
MT2 (-), G(+) 2N6346 thru 49, MAC221	—	—	35	75	
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types	—	—	—	100	
*MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346 thru 49, MAC221	—	—	—	125	
Gate Trigger Voltage, Continuous dc $V_D = 12 \text{ Vdc}, R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = 2.0 μs	V_{GT}				Volts
MT2 (+), G(+) All Types	—	—	0.9	2.0	
MT2 (+), G(-) 2N6346 thru 49, MAC221	—	—	0.9	2.5	
MT2 (-), G(-) All Types	—	—	1.1	2.0	
MT2 (-), G(+) 2N6346 thru 49, MAC221	—	—	1.4	2.5	
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types	—	—	—	2.5	
*MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346 thru 49, MAC221	—	—	—	3.0	
$V_D = \text{Rated } V_{DRM}, R_L = 10k \text{ Ohms}, T_J = 100^\circ\text{C}$					
*MT2 (+), G(+); MT2 (-), G(-) All Types	0.2	—	—	—	
*MT2 (+), G(-); MT2 (-), G(-) 2N6346 thru 49, MAC221	0.2	—	—	—	
*Holding Current $V_D = 12 \text{ Vdc}, \text{ Gate Open}$ $I_T = 200 \text{ mA}$	I_H	—	6.0	40	mA
$T_C = 25^\circ\text{C}$		—	—	75	
* $T_C = -40^\circ\text{C}$					
*Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 11 \text{ A},$ $I_{GT} = 120 \text{ mA}, \text{ Rise Time} = 0.1 \mu\text{s},$ Pulse Width = 2.0 μs	tgt	—	1.5	2.0	μs
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 11 \text{ A},$ Commutating $di/dt = 4.3 \text{ A/ms},$ Gate Unenergized, $T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	5.0	—	V/ μs

*Indicates JEDEC Registered Data





FIGURE 3 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 – TYPICAL GATE TRIGGER CURRENT




FIGURE 5 – ON-STATE CHARACTERISTICS




FIGURE 6 – TYPICAL HOLDING CURRENT






FIGURE 7 – MAXIMUM NON-REPETITIVE SURGE CURRENT



7

FIGURE 8 – TYPICAL THERMAL RESPONSE



2N6342A thru 2N6349A



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two Modes (2N6342A, 2N6343A, 2N6344A, 2N6345A) or Four Modes (2N6346A, 2N6347A, 2N6348A, 2N6349A)
- For 400 Hz Operation, Consult Factory
- 8 Ampere Devices Available as 2N6342 thru 2N6349

MAXIMUM RATINGS



Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage ($T_J = -40$ to $+110^\circ\text{C}$) 1/2 Sine Wave 50 to 60 Hz, Gate Open	V_{DRM}	200 400 600 800	Volts
*RMS On-State Current (Full cycle, Sine Wave, 50 to 60 Hz)	$I_T(\text{RMS})$	12 6.0	Amp
*Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_C = +80^\circ\text{C}$, Preceded and Followed by Rated Current)	I_{TSM}	120	Amps
Circuit Fusing ($T_J = -40$ to $+110^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	59	A^2s
*Peak Gate Power ($T_C = +80^\circ\text{C}$, Pulse Width = $2.0 \mu\text{s}$)	P_{GM}	20	Watts
*Average Gate Power ($T_C = +80^\circ\text{C}$, $t = 8.3$ ms)	$P_{G(AV)}$	0.5	Watt
*Peak Gate Current	I_{GM}	2.0	Amp
*Peak Gate Voltage	V_{GM}	± 10	Volts
*Operating Junction Temperature Range	T_J	-40 to $+110$	$^\circ\text{C}$
*Storage Temperature Range	T_{stg}	-40 to $+150$	$^\circ\text{C}$

THERMAL CHARACTERISTIC

Characteristic	Symbol	Max	Unit
*Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C}/\text{W}$
*Indicates JEDEC Registered Data.			
▲Trademark of Motorola Inc.			

TRIACS

12 AMPERES RMS
200-800 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H		6.35		0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

2N6342A thru 2N6349A

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Off-State Current $V_D = \text{Rated } V_{DRM}, T_J = 110^\circ\text{C}, \text{ Gate Open}$	I_{DRM}	—	—	2.0	mA
*Peak On-State Voltage (Either Direction) $I_{TM} = 17 \text{ A Peak; Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms, Duty Cycle} \leq 2.0 \%$	V_{TM}	—	1.3	1.75	Volts
Gate Trigger Current, Continuous dc $V_D = 12 \text{ Vdc}, R_L = 100 \text{ ohms}$ Minimum Gate Pulse Width = 2.0 μs MT2 (+), G(+) All Types MT2 (+), G(-) 2N6346A thru 2N6349A MT2 (-), G(-) All Types MT2 (-), G(+) 2N6346A thru 2N6349A	I_{GT}	— — — —	6.0 6.0 10 25	50 75 50 75	mA
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types		—	—	100	
*MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346A thru 2N6349A		—	—	125	
*Peak Gate Trigger Voltage $V_D = 12 \text{ Vdc}, R_L = 100 \text{ ohms}$ Minimum Gate Pulse Width = 2.0 μs MT2 (+), G(+) All Types MT2 (+), G(-) 2N6346A thru 2N6349A MT2 (-), G(-) All Types MT2 (-), G(+) 2N6346A thru 2N6349A	V_{GT}	— — — —	0.9 0.9 1.1 1.4	2.0 2.5 2.0 2.5	Volts
*MT2 (+), G(+); MT2 (-), G(-) $T_C = -40^\circ\text{C}$ All Types		—	—	2.5	
*MT2 (+), G(-); MT2 (-), G(+) $T_C = -40^\circ\text{C}$ 2N6346A thru 2N6349A		—	—	3.0	
$V_D = \text{Rated } V_{DRM}, R_L = 10\text{k ohms}, T_J = 100^\circ\text{C}$ *MT2 (+), G(+); MT2 (-), G(-) All Types *MT2 (+), G(-); MT2 (-), G(+) 2N6346A thru 2N6349A		0.2 0.2	— —	— —	
Holding Current (Either Direction) $V_D = 12 \text{ Vdc}, \text{ Gate Open}$ $I_T = 200 \text{ mA}$	I_H	— —	6.0 —	40 75	mA
					$T_C = 25^\circ\text{C}$ $*T_C = -40^\circ\text{C}$
*Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 17 \text{ A}$ $I_{GT} = 120 \text{ mA}, \text{ Rise Time} = 0.1 \mu\text{s},$ Pulse Width = 2.0 μs	tgt	—	1.5	2.0	μs
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 17 \text{ A}, \text{ Commutating}$ $di/dt = 6.5 \text{ A/ms}, \text{ Gate Unenergized}$ $T_C = 80^\circ\text{C}$	dv/dt(c)	—	5.0	—	V/ μs

*Indicates JEDEC Registered Data

FIGURE 1 — RMS CURRENT DERATING




FIGURE 2 — ON-STATE POWER DISSIPATION




FIGURE 3 – TYPICAL GATE TRIGGER VOLTAGE




FIGURE 4 – TYPICAL GATE TRIGGER CURRENT




FIGURE 5 – ON-STATE CHARACTERISTICS




FIGURE 6 – TYPICAL HOLDING CURRENT






FIGURE 7 – MAXIMUM NON-REPETITIVE SURGE CURRENT




7

FIGURE 8 – TYPICAL THERMAL RESPONSE



2N6394 MCR220-5 thru MCR220-7 2N6399 MCR220-9



REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 800 Volts

*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage ($T_J = -40$ to 125°C)	V_{RRM} V_{DRM}	50 100 200 300 400 500 600 700 800	Volts
RMS On-State Current (All Conduction Angles) $T_C = 90^\circ\text{C}$	$I_T(\text{RMS})$	12	Amps
Peak Non-Repetitive Surge Current (1/2 cycle, Sine Wave, 60 Hz, $T_J = 125^\circ\text{C}$)	I_{TSM}	100	Amps
Circuit Fusing ($T_J = -40$ to $+125^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	40	A^2s
Forward Peak Gate Power	PGM	20	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	I_{GM}	2.0	Amps
Operating Junction Temperature Range	T_J	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C}/\text{W}$

* Indicates JEDEC Registered Data.
▲ Trademark of Motorola Inc.

SILICON CONTROLLED RECTIFIERS

12 AMPERES RMS
50-800 VOLTS



STYLE 1:
PIN 1: CATHODE
2: ANODE
3: GATE
4: ANODE

All JEDEC dimensions and notes apply

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	-	6.35	-	0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221.02
TO 220 AB

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
* Peak Forward Blocking Current (V _D = Rated V _{DRM} @ T _J = 125°C)	I _{DRM}	—	—	2.0	mA
* Peak Reverse Blocking Current (V _R = Rated V _{RRM} @ T _J = 125°C)	I _{RRM}	—	—	2.0	mA
* Forward "On" Voltage (I _{TM} = 24 A Peak)	V _{TM}	—	1.7	2.2	Volts
* Gate Trigger Current (Continuous dc) (V _D = 12 Vdc, R _L = 100 Ohms)	I _{GT}	—	5.0	30	mA
* Gate Trigger Voltage (Continuous dc) (V _D = 12 Vdc, R _L = 100 Ohms)	V _{GT}	—	0.7	1.5	Volts
(V _D = Rated V _{DRM} , R _L = 100 Ohms, T _J = 125°C)	V _{GD}	0.2	—	—	Volts
* Holding Current (V _D = 12 Vdc)	I _H	—	6.0	40	mA
Turn-On Time (I _{TM} = 12 A, I _{GT} = 40 mAdc, V _D = Rated V _{DRM})	t _{gt}	—	1.0	2.0	μs
Turn-Off Time (V _D = Rated V _{DRM}) (I _{TM} = 12 A, I _R = 12 A)	t _q	—	15	—	μs
(I _{TM} = 12 A, I _R = 12 A, T _J = 125°C)		—	35	—	μs
Critical Rate-of-Rise of Off-State Voltage Exponential (V _D = Rated V _{DRM} , T _J = 125°C)	dv/dt	—	50	—	V/μs

* Indicates JEDEC Registered Data.

FIGURE 1 – CURRENT DERATING




FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 – ON-STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 5 – THERMAL RESPONSE



7

TYPICAL CHARACTERISTICS

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE






FIGURE 9 – HOLDING CURRENT



2N6400 MCR221-5 thru MCR221-7 2N6405 MCR221-9




REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 800 Volts

SILICON CONTROLLED RECTIFIER

16 AMPERES RMS
50-800 VOLTS




*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Voltage	V_{RRM} V_{DRM}	50 100 200 300 400 500 600 700 800	Volts
RMS On-State Current, $T_C = 90^\circ\text{C}$	$I_T(\text{RMS})$	16	Amps
Average On-State Current	$I_T(\text{AV})$	10	Amps
Peak Non-Repetitive Forward Surge Current (1/2 cycle, Sine Wave, 60 Hz, $T_J = 125^\circ\text{C}$)	I_{TSM}	160	Amps
Circuit Fusing ($T_J = -40$ to $+125^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	100	A^2s
Forward Peak Gate Power	P_{GM}	20	Watts
Forward Average Gate Power	$P_{G(\text{AV})}$	0.5	Watt
Forward Peak Gate Current	I_{GM}	2.0	Amps
Operating Junction Temperature Range	T_J	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$

[▲]Trademark of Motorola Inc.

*Indicates JEDEC Registered Data.



STYLE 1
PIN 1 CATHODE
2. ANODE
3. GATE
4. ANODE

All JEDEC dimensions and notes apply

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.753	0.139	0.147
G	2.29	2.79	0.090	0.110
H		6.35		0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO 220 AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM} @ T_J = 125^\circ\text{C}$)	I_{DRM}	—	—	2.0	mA
*Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM} @ T_J = 125^\circ\text{C}$)	I_{RRM}	—	—	2.0	mA
*Peak On-State Voltage ($I_{TM} = 32 \text{ A Peak, Pulse Width } \leq 1 \text{ ms, Duty Cycle } \leq 2\%$)	V_{TM}	—	—	1.7	Volts
*Gate Trigger Current (Continuous dc) ($V_D = 12 \text{ Vdc, } R_L = 50 \text{ Ohms}$)	I_{GT}	—	5.0	30	mA
*Gate Trigger Voltage (Continuous dc) ($V_D = 12 \text{ Vdc, } R_L = 50 \text{ Ohms}$) $(V_D = \text{Rated } V_{DRM}, R_L = 50 \text{ Ohms})$	V_{GT}	— — 0.2	0.7 — —	1.5 2.5 —	Volts
*Holding Current ($V_D = 12 \text{ Vdc}$)	I_H	— —	6.0 —	40 60	mA
Turn-On Time - ($I_{TM} = 16 \text{ A, } I_{GT} = 40 \text{ mA, } V_D = \text{Rated } V_{DRM}$)	t_{gt}	—	1.0	—	μs
Turn-Off Time ($I_{TM} = 16 \text{ A, } I_R = 16 \text{ A, } V_D = \text{Rated } V_{DRM}$)	t_q	— —	15 35	— —	μs
Critical Rate-of-Rise of Off-State Voltage ($V_D = \text{Rated } V_{DRM}, \text{ Exponential Waveform}$)	dv/dt	—	50	—	$\text{V}/\mu\text{s}$

* Indicates JEDEC Registered Data.

FIGURE 1 – AVERAGE CURRENT DERATING




FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 - ON-STATE CHARACTERISTICS






FIGURE 4 - MAXIMUM NON-REPETITIVE SURGE CURRENT



7

FIGURE 5 - THERMAL RESPONSE



TYPICAL TRIGGER CHARACTERISTICS

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE






FIGURE 9 – HOLDING CURRENT



2N6504 thru 2N6509



REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supply crowbar circuits.

- Glass Passivated Junctions with Center Gate Geometry for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Constructed for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 800 Volts
- 300 A Surge Current Capability

*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Voltage (1)	V_{RRM}	50	Volts
	V_{DRM}	100	
		200	
		400	
		600	
		800	
RMS On-State Current	$I_T(RMS)$	25	Amps
Average On-State Current ($T_C = +85^\circ C$)	$I_T(AV)$	16	Amps
Peak Non-Repetitive Surge Current — 8.3 ms (1/2 Cycle, Sine Wave) 1.5 ms	I_{TSM}	300	Amps
		350	
Forward Peak Gate Power	P_{GM}	20	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current	I_{GM}	2	Amps
Operating Junction Temperature Range	T_J	-40 to +125	$^\circ C$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ C$

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ C/W$



(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.

[▲]Trademark of Motorola Inc.

* Indicates JEDEC Registered Data.

SILICON CONTROLLED RECTIFIER

25 AMPERES RMS
50 – 800 VOLTS



STYLE 1:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	—	6.35	—	0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	9.85	8.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$ @ $T_J = 125^\circ\text{C}$)	I_{DRM}	—	—	2	mA
*Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}$ @ $T_J = 125^\circ\text{C}$)	I_{RRM}	—	—	2	mA
* Peak On-State Voltage ($I_{TM} = 50 \text{ A}$, P.W. $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$)	V_{TM}	—	—	1.8	Volts
*Gate Trigger Current (Continuous dc) ($V_D = 12 \text{ Vdc}$, $R_L = 100 \text{ Ohms}$) $T_C = 25^\circ\text{C}$ ($V_D = 12 \text{ Vdc}$, $R_L = 100 \text{ Ohms}$) $T_C = -40^\circ\text{C}$	I_{GT}	—	— 25	40 75	mA
*Gate Trigger Voltage (Continuous dc) ($V_D = 12 \text{ Vdc}$, $R_L = 100 \text{ Ohms}$, $T_C = -40^\circ\text{C}$) ($V_D = \text{Rated } V_{DRM}$, $R_L = 100 \text{ Ohms}$, $T_J = 125^\circ\text{C}$)	V_{GT}	— 0.2	— 1	— 1.5	Volts
*Holding Current ($V_D = 12 \text{ Vdc}$, $T_C = 25^\circ\text{C}$)	I_H	—	35	40	mA
Turn-On Time ($I_{TM} = 25 \text{ A}$, $I_{GT} = 50 \text{ mAdc}$, $V_D = \text{Rated } V_{DRM}$)	t_{gt}	—	1.5	2	μs
Turn-Off Time ($V_D = \text{Rated } V_{DRM}$) ($I_{TM} = 25 \text{ A}$, $I_R = 25 \text{ A}$) ($I_{TM} = 25 \text{ A}$, $I_R = 25 \text{ A}$, $T_J = 125^\circ\text{C}$)	t_q	— — —	— 15 35	— — —	μs
Critical Rate of Rise of Off-State Voltage (Gate Open, $V_D = V_{DRM}$, Exponential Waveform, $T_J = 125^\circ\text{C}$)	dv/dt	—	50	—	$\text{V}/\mu\text{s}$

*Indicates JEDEC Registered Data.

FIGURE 1 – AVERAGE CURRENT DERATING




FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION




FIGURE 3 – ON-STATE CHARACTERISTICS




FIGURE 4 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 5 – THERMAL RESPONSE



7

TYPICAL TRIGGER CHARACTERISTICS

FIGURE 6 – PULSE TRIGGER CURRENT




FIGURE 7 – GATE TRIGGER CURRENT




FIGURE 8 – GATE TRIGGER VOLTAGE





FIGURE 9 – HOLDING CURRENT



C35 series

REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Blocking Voltage to 800 Volts

SILICON CONTROLLED RECTIFIER

35 AMPERE RMS
25-800 VOLTS



MAXIMUM RATINGS ($T_J = 125^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage (1) ($T_C = -65$ to $+125^\circ\text{C}$)	V_{DRM} or V_{RRM}	25 50 100 150 200 250 300 400 500 600 700 800	Volts
Non-Repetitive Peak Reverse Voltage ($T_C = -65$ to $+125^\circ\text{C}$, $V < 5.0$ ms)	V_{RSM}	35 75 150 225 300 350 400 500 600 720 840 960	Volts
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	35	Amp
Peak Non-Repetitive Surge Current (One cycle, 60 Hz)	I_{TSM}	225	Amp
Circuit Fusing ($t = 1.0$ to 8.3 ms)	I^2t	75	A^2s
Peak Gate Power	P_{GM}	5	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Reverse Gate Voltage	V_{GRM}	5	Volts
Operating Junction Temperature Range	T_J	-65 to $+125$	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.7	$^\circ\text{C}/\text{W}$

(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65	REF	0.065	REF
T	12.73	12.83	0.501	0.505

STYLE 1:

- PIN 1. CATHODE
2. GATE
3. ANODE

CASE 263-03
Similar to TO-48

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Reverse or Forward Blocking Current ($V_D = \text{Rated } V_{DRM}, T_C = +125^\circ\text{C}$) ($V_R = \text{Rated } V_{RRM}, T_C = 125^\circ\text{C}$)	I_{DRM} or I_{RRM}	—	—	13	mA
	C35U,F,A,G	—	—	13	
	C35B	—	—	12	
	C35H	—	—	11	
	C35C	—	—	10	
	C35D	—	—	8	
	C35E	—	—	6	
	C35M	—	—	5	
	C35S	—	—	4.5	
	C35N	—	—	4	
Average Forward or Reverse Blocking Current ($V_D = \text{Rated } V_{DRM}, T_C = +125^\circ\text{C}$) ($V_R = \text{Rated } V_{RRM}, T_C = 125^\circ\text{C}$)	$I_{DRM} (AV)$ or $I_{RRM} (AV)$	—	—	6.5	mA
	C35U,F,A,G	—	—	6.5	
	C35B	—	—	6	
	C35H	—	—	5.5	
	C35C	—	—	5	
	C35D	—	—	4	
	C35E	—	—	3	
	C35M	—	—	2.5	
	C35S	—	—	2.25	
	C35N	—	—	2	
Peak On-State Voltage ($I_{TM} = 50.3 \text{ A peak, Pulse Width } < 1 \text{ ms, Duty Cycle } < 2.0\%$)	V_{TM}	—	—	2	Volts
Gate Trigger Current, Continuous dc ($V_D = 12 \text{ Vdc, } R_L = 50 \Omega$) ($V_D = 12 \text{ Vdc, } R_L = 50 \Omega, T_C = -65^\circ\text{C}$)	I_{GT}	—	6	40	mA
		—	—	80	
Gate Trigger Voltage, Continuous dc ($V_D = 12 \text{ Vdc, } R_L = 50 \Omega, T_C = -65^\circ\text{C to } +125^\circ\text{C}$) ($V_D = \text{Rated } V_{DRM}, R_L = 1000 \Omega, T_C = 125^\circ\text{C}$)	V_{GT}	—	—	3	Volts
		.25	—	—	
Holding Current ($V_D = 24 \text{ Vdc, Gate Supply } = 10 \text{ V, } 20 \Omega, 45 \mu\text{s minimum pulse width, } I_T = 0.5\text{A}$)	I_H	—	—	100	mA
Critical Rate of Rise of Forward Blocking Voltage $V_D = \text{Rated } V_{DRM}, T_C = +125^\circ\text{C}$	dv/dt	10	—	—	V/ μs
	C35U,F,M,S,N	20	—	—	
	C35A,G,B,H	25	—	—	
	C35C,D,E	—	—	—	

FIGURE 1 – CURRENT DERATING (HALF-WAVE RECTIFIED SINE WAVE)





FIGURE 2 – POWER DISSIPATION (HALF-WAVE SINE WAVE)



C106 series

REVERSE BLOCKING TRIODE THYRISTORS

... Glassivated PNP devices designed for high volume consumer applications such as temperature, light, and speed control; process and remote control, and warning systems where reliability of operation is important.

- Glassivated Surface for Reliability and Uniformity
- Power Rated at Economical Prices
- Practical Level Triggering and Holding Characteristics
- Flat, Rugged, Thermopad[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Peak Repetitive Forward and Reverse Blocking Voltage $R_{GK} = 1 \text{ k}\Omega$ $T_C = -40^\circ \text{ to } 110^\circ \text{C}$	C106Q	V_{DRM}	15	Volts
	C106Y	OR	30	
	C106F	V_{RRM}	50	
	C106A		100	
	C106B		200	
	C106C		300	
	C106D		400	
C106E		500		
C106M		600		
RMS Forward Current (All Conduction Angles)	$I_T(RMS)$	4	Amp	
Average Forward Current $T_A = 30^\circ \text{C}$	$I_T(AV)$	2.55	Amp	
Peak Non-Repetitive Surge Current (1/2 Cycle, 60 Hz, $T_J = -40 \text{ to } +110^\circ \text{C}$)	I_{TSM}	20	Amp	
Circuit Fusing $t > 1.5 \text{ ms}$	I^2t	0.5	A^2s	
Peak Gate Power	P_{GM}	0.5	Watt	
Average Gate Power	$P_{G(AV)}$	0.1	Watt	
Peak Forward Gate Current	I_{GFM}	0.2	Amp	
Peak Reverse Gate Voltage	V_{GRM}	6	Volts	
Operating Junction Temperature Range	T_J	-40 to +110	$^\circ \text{C}$	
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ \text{C}$	
Mounting Torque (Note 1)	—	6	in. lb.	



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3	$^\circ \text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ \text{C/W}$

NOTE 1. Torque rating applies with use of torque washer (Shakeproof WD 19523 or equivalent). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common. (See AN-290 B)
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed +225 $^\circ \text{C}$. For optimum results, an activated flux (oxide removing) is recommended.

SILICON CONTROLLED RECTIFIER

4 AMPERES RMS
15 thru 600 VOLTS



STYLE 2
PIN 1 CATHODE
2. ANODE
3. GATE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP		39 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

[▲]Trademark of Motorola Inc.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Rated V_{DRM} , $R_{GK} = 1000$ Ohms, $T_J = 25^\circ\text{C}$) (Rated V_{DRM} , $R_{GK} = 1000$ Ohms, $T_J = 110^\circ\text{C}$)	I_{DRM}	— —	— —	10 100	μA
Peak Reverse Blocking Current (Rated V_{RRM} , $R_{GK} = 1000$ Ohms, $T_J = 25^\circ\text{C}$) (Rated V_{RRM} , $R_{GK} = 1000$ Ohms, $T_J = 110^\circ\text{C}$)	I_{RRM}	— —	— —	10 100	μA
Forward "On" Voltage ($I_{FM} = 4$ A Peak)	V_{TM}	—	—	2.2	Volts
Gate Trigger Current (Continuous dc) ($V_{AK} = 6$ Vdc, $R_L = 100$ Ohms) ($V_{AK} = 6$ Vdc, $R_L = 100$ Ohms, $T_C = -40^\circ\text{C}$)	I_{GT}	— —	30 75	200 500	μA
Gate Trigger Voltage (Continuous dc) ($V_{AK} = 6$ Vdc, $R_L = 100$ Ohms, $R_{GK} = 1000$ Ohms) $T_J = 25^\circ\text{C}$ ($V_{AK} = 6$ Vdc, $R_L = 100$ Ohms, $R_{GK} = 1000$ Ohms) $T_J = -40^\circ\text{C}$ ($V_{AK} = \text{Rated } V_{DRM}$, $R_L = 3000$ Ohms, $R_{GK} = 1000$ Ohms, $T_J = 110^\circ\text{C}$)	V_{GT}	0.4 0.5 0.2	— — —	0.8 1 —	Volts
Holding Current ($V_D = 12$ Vdc, $R_{GK} = 1000$ Ohms) $T_J = 25^\circ\text{C}$ $T_J = -40^\circ\text{C}$ $T_J = +110^\circ\text{C}$	I_{HX}	0.3 0.4 0.14	— — —	3 6 2	mA
Forward Voltage Application Rate ($T_J = 110^\circ\text{C}$, $R_{GK} = 1000$ Ohms, $V_D = \text{Rated } V_{DRM}$)	dv/dt	—	8	—	$\text{V}/\mu\text{s}$
Turn-On Time	t_{gt}	—	1.2	—	μs
Turn-Off Time	t_q	—	40	—	μs

FIGURE 1 — AVERAGE CURRENT DERATING






FIGURE 2 — MAXIMUM ON-STATE POWER DISSIPATION




Package Interchangeability

The dimensional diagrams below compare the critical dimensions of the Motorola C-106 package with competitive devices. It has been demonstrated that the smaller dimensions of the Motorola package make it compatible in most lead-mount and chassis-mount applications. The user is advised to compare all critical dimensions for mounting compatibility.



Motorola C-106 Package



Competitive C-106 Package



C122 series


REVERSE BLOCKING TRIODE THYRISTOR

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 600 Volts
- Different Lead Form Configurations, Suffix (2) thru (6) available, see Thyristor Selection Guide for Information

SILICON CONTROLLED RECTIFIER

8 AMPERES RMS
50-600 VOLTS




MAXIMUM RATINGS

Rating	(Note 2)	Symbol	Value	Unit
Repetitive Peak Off-State Voltage		V_{DRM}		Volts
Repetitive Peak Reverse Voltage	C122F C122A C122B C122C C122D C122E C122M	V_{RRM}	50 100 200 300 400 500 600	
Non-Repetitive Peak Reverse Voltage		V_{RSM}		Volts
	C122F C122A C122B C122C C122D C122E C122M		75 200 300 400 500 600 700	
Forward Current RMS (All Conduction Angles)	$T_C \leq 75^\circ\text{C}$	$I_T(\text{RMS})$	8	Amps
Peak Forward Surge Current (1/2 Cycle, Sine Wave, 60 Hz,)		I_{TSM}	90	Amps
Circuit Fusing Considerations $t = 8.3 \text{ ms}$		I^2t	34	A^2s
Forward Peak Gate Power ($t = 10 \mu\text{s}$)		P_{GM}	5	Watts
Forward Average Gate Power		$P_{G(AV)}$	0.5	Watt
Forward Peak Gate Current		I_{GM}	2	Amps
Operating Junction Temperature Range		T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range		T_{stg}	-40 to +125	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.8	$^\circ\text{C}/\text{W}$

- (1) V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested for blocking capability in a manner such that the voltage supplied exceeds the rated blocking voltage.
 - (2) Add lead form suffix designator "()" to part number for lead configurations 2 thru 6. See Thyristor Selection Guide for information.
- ▲ Trademark of Motorola Inc.



PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	5.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	-	6.35	-	0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
O	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

NOTE: SUFFIX (1) Lead Configuration Available as standard.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$)	I_{DRM}	—	—	0.1 0.5	mA
Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}$)	I_{RRM}	—	—	0.1 0.5	mA
Peak On-State Voltage (1) ($I_{TM} = 16 \text{ A Peak, } T_C = 25^\circ\text{C}$)	V_{TM}	—	—	1.83	Volts
Gate Trigger Current (Continuous dc) ($V_D = 6 \text{ V, } R_L = 91 \text{ Ohms, } T_C = 25^\circ\text{C}$) ($V_D = 6 \text{ V, } R_L = 45 \text{ Ohms, } T_C = -40^\circ\text{C}$)	I_{GT}	—	—	25 40	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 6 \text{ V, } R_L = 91 \text{ Ohms, } T_C = 25^\circ\text{C}$) ($V_D = 6 \text{ V, } R_L = 45 \text{ Ohms, } T_C = -40^\circ\text{C}$) ($V_D = \text{Rated } V_{DRM}, R_L = 1000 \text{ Ohms, } T_C = 100^\circ\text{C}$)	V_{GT}	— — 0.2	— — —	1.5 2 —	Volts
Holding Current ($V_D = 24 \text{ Vdc, } I_T = 0.5 \text{ A,}$ 0.1 to 10 ms Pulse, Gate Trigger Source = 7 V, 20 Ohms) $T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	I_H	— —	— —	30 60	mA
Turn-Off Time ($V_D = \text{Rated } V_{DRM}$) ($I_{TM} = 8 \text{ A, } I_R = 8 \text{ A}$)	t_q	—	50	—	μs
Critical Rate-of-Rise of Off-State Voltage ($V_D = \text{Rated } V_{DRM}, \text{Linear, } T_C = 100^\circ\text{C}$)	dv/dt	—	50	—	$\text{V}/\mu\text{s}$

(1) Pulse Test: Pulse Width = 1 ms, Duty Cycle \leq 2%.

FIGURE 1 – CURRENT DERATING (HALF-WAVE)




FIGURE 3 – MAXIMUM POWER DISSIPATION (HALF-WAVE)




FIGURE 2 – CURRENT DERATING (FULL-WAVE)





FIGURE 4 – MAXIMUM POWER DISSIPATION (FULL-WAVE)



C228 C228()3 C229 series

REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current – $I_{TSM} = 300$ Amp
- Low Forward "On" Voltage – 1.2 V (Typ) @ $I_{TM} = 35$ Amp
- Practical Level Triggering and Holding Characteristics – 10 mA (Typ) @ $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud, or Isolated Stud Packages
- Glass Passivated Junctions for Maximum Reliability

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) ($T_J = -40$ to $+125^\circ\text{C}$)	V_{DRM} and V_{RRM}	50 100 200 300 400 500 600	Volts
Non-Repetitive Reverse Voltage ($T_J = -40$ to $+125^\circ\text{C}$)	V_{RSM}	75 150 300 400 500 600 720	Volts
Forward Current RMS	$I_{T(RMS)}$	35	Amp
Peak Surge Current (one cycle, 60 Hz) ($T_C = -40$ to $+125^\circ\text{C}$)	I_{TSM}	300	Amp
Circuit Fusing Considerations ($T_C = -40$ to $+125^\circ\text{C}$) ($t = 1.0$ to 8.3 ms)	I^2t	370	A^2s
Peak Gate Power	P_{GM}	5	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Forward Gate Current	I_{GM}	2	Amp
Operating Junction Temperature Range	T_J	-40 to $+125$	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case C228 and C229 Series	$R_{\theta JC}$	1.7	$^\circ\text{C}/\text{W}$
C228()3 Series		1.85	

- (1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.


SILICON CONTROLLED RECTIFIER

35 AMPERES RMS
50 thru 600 VOLTS


C229 Series



C228 Series




C228()3 Series




ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current (Rated V_{DRM} , with gate open)	I_{DRM}	—	—	1 3	mA
Peak Reverse Blocking Current (Rated V_{RRM})	I_{RRM}	—	—	1 3	mA
Forward "On" Voltage ($I_{TM} = 100$ A Peak)	V_{TM}	—	—	1.9	Volts
Gate Trigger Current ($V_D = 12$ Vdc, $R_L = 80$ Ohms, $T_C = 25^\circ\text{C}$) ($V_D = 6$ Vdc, $R_L = 50$ Ohms, $T_C = -40^\circ\text{C}$)	I_{GT}	—	—	40 80	mA
Gate Trigger Voltage ($V_D = 12$ Vdc, $R_L = 80$ Ohms, $T_C = 25^\circ\text{C}$) ($V_D = 6$ Vdc, $R_L = 80$ Ohms, $T_C = -40^\circ\text{C}$)	V_{GT}	—	—	2.5 3	Volts
Gate Trigger Voltage (Rated V_{DRM} , $R_L = 1000$ Ohms, $T_C = +125^\circ\text{C}$)	V_{GT}	0.2	—	—	Volts
Holding Current (Anode Voltage = 24 V, gate open)	I_H	—	—	75 150	mA
Turn-On Time ($t_d + t_r$) ($I_{TM} = 35$ Adc, $I_{GT} = 40$ mA)	t_{on}	—	1.0	—	μs
Turn-Off Time ($I_{TM} = 10$ A, $I_R = 10$ A) ($I_{TM} = 10$ A, $I_R = 10$ A, $T_C = 100^\circ\text{C}$)	t_{off}	—	20 35	—	μs
Forward Voltage Application Rate ($T_C = 100^\circ\text{C}$)	dv/dt	—	50	—	$\text{V}/\mu\text{s}$

**FIGURE 1 – CURRENT DERATING
(HALF-WAVE RECTIFIED SINE WAVE)**



**FIGURE 2 – CURRENT DERATING
(FULL-WAVE RECTIFIED SINE WAVE)**



C230, 231 C230()3, 231()3 C232, 233 series

REVERSE BLOCKING TRIODE-THYRISTOR

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light, and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current — $I_{TSM} = 250$ Amp
- Low Forward "On" Voltage — 1.2 V (Typ) @ $I_{TM} = 25$ Amp
- Practical Level Triggering and Holding Characteristics — 10 mA (Typ) @ $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud or Isolated Stud
- Glass Passivated Junctions for Maximum Reliability

MAXIMUM RATINGS ($T_C = 100^\circ\text{C}$ unless otherwise noted)

Rating	Suffix	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (1) ($T_C = -40$ to $+100^\circ\text{C}$) All Types	F	V_{DRM}	50	Volts
	A	and	100	
	B	V_{RRM}	200	
	C		300	
	D		400	
	E		500	
Non-Repetitive Reverse Voltage ($T_C = -40$ to 100°C) All Types	F	V_{RSM}	75	Volts
	A		150	
	B		300	
	C		400	
	D		500	
	E		600	
Forward Current RMS		$I_T(\text{RMS})$	25	Amp
Peak Surge Current (One Cycle, 60 Hz) ($T_C = -40$ to 100°C)		I_{TSM}	250	Amp
Circuit Fusing ($T_C = -40$ to $+100^\circ\text{C}$) ($t = 1.0$ to 8.3 ms)		I^2t	260	A^2s
Peak Gate Power		P_{GM}	5	Watts
Average Gate Power		$P_{G(AV)}$	0.5	Watt
Peak Forward Gate Current		I_{GM}	2	Amp
Operating Junction Temperature Range		T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range		T_{stg}	-40 to +125	$^\circ\text{C}$
Stud Torque			30	in. lb.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit and Stud	$R_{\theta JC}$	1.00	$^\circ\text{C}/\text{W}$
Isolated Stud		1.15	


(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

SILICON CONTROLLED RECTIFIER

25 AMPERES RMS
50 thru 600 VOLTS

STYLE 1
1 GATE
2 CATHODE
CASE ANODE

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	12.73	12.83	0.501	0.505		
B	11.81	12.08	0.465	0.475		
C	8.29	8.65	0.326	0.340		
E	2.54	-	0.100			
F	0.89	2.16	0.035	0.085		
J	2.04	2.46	0.080	0.097		
K	20.32	-	0.800			
N	-	12.95	-	0.510		
Q	1.65	4.06	0.065	0.160		




Case 174-03

C232 and C233 series

STYLE 1
TERM 1. CATHODE
2 GATE
STUD ANODE

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	15.34	15.60	0.604	0.614		
B	14.00	14.20	0.551	0.559		
C	20.70	24.13	0.815	0.950		
F	0.89	2.16	0.035	0.085		
H	2.29 REF	-	0.090 REF			
J	10.67	11.56	0.420	0.455		
K	9.78	10.54	0.385	0.415		
L	6.99	7.75	0.275	0.305		
Q	1.65	4.06	0.065	0.160		
R	1.65 REF	-	0.065 REF			
T	12.70	12.83	0.500	0.505		




Case 175-02

C230 and 231 series

STYLE 1
1. CATHODE
2. GATE
3. ANODE
STUD ISOLATED

DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	14.60	14.20	0.571	0.565		
B	12.73	12.83	0.501	0.505		
C	-	26.16	-	1.030		
F	1.65	4.06	0.065	0.160		
G	-	6.48	-	0.255		
H	2.16	2.41	0.085	0.095		
J	10.67	11.56	0.420	0.455		
K	9.78	10.54	0.385	0.415		
L	6.99	7.75	0.275	0.305		
N	6.48	6.99	0.255	0.275		
Q	3.43	3.81	0.135	0.150		
R	1.52	1.78	0.060	0.070		
T	0.69	2.16	0.025	0.085		




Case 235-02

C230()3 and C231()3 series

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$, with gate open) ($V_R = \text{Rated } V_{RRM}$)	I_{DRM} or I_{RRM}	—	—	0.5 1.0	mA
Forward "On" Voltage ($I_{TM} = 100 \text{ A Peak, Pulse Width } < 1 \text{ ms, Duty Cycle } < 2\%$)	V_{TM}	—	—	1.9	Volts
Gate Trigger Current, C230, C230()3, C232 series ($V_D = 12 \text{ Vdc, } R_L = 120 \text{ Ohms}$) ($V_D = 12 \text{ Vdc, } R_L = 60 \text{ Ohms}$)	I_{GT}	— —	— —	25 40	mA
Gate Trigger Current, C231, C231()3, C233 ($V_D = 12 \text{ Vdc, } R_L = 120 \text{ Ohms}$) ($V_D = 12 \text{ Vdc, } R_L = 60 \text{ Ohms}$)	I_{GT}	— —	— —	9.0 20	mA
Gate Trigger Voltage ($V_D = 12 \text{ Vdc, } R_L = 120 \text{ Ohms}$) ($V_D = 12 \text{ Vdc, } R_L = 60 \text{ Ohms}$) ($V_D = \text{Rated } V_{DRM}, R_L = 1000 \text{ Ohms}$)	V_{GT}	— — 0.2	— — —	1.5 2.0 —	Volts
Holding Current ($V_D = 24 \text{ V, gate open, } I_T = 0.5 \text{ A}$)	I_H	— —	— —	50 100	mA
Turn-On Time ($t_d + t_r$) ($I_{TM} = 25 \text{ Adc, } I_{GT} = 40 \text{ mAdc, } V_D = \text{Rated } V_{DRM}$)	t_{gt}	—	1.0	—	μs
Turn-Off Time ($I_{TM} = 10 \text{ A, } I_R = 10 \text{ A, Pulse Width} = 50 \mu\text{s, } dv/dt = 20 \text{ V}/\mu\text{s, } V_D = \text{Rated } V_{DRM}$)	t_q	— —	25 35	— —	μs
Forward Voltage Application Rate ($V_D = \text{Rated } V_{DRM}$)	dv/dt	—	100	—	$\text{V}/\mu\text{s}$

FIGURE 1 — CURRENT DERATING FOR PRESSFIT AND NON-ISOLATED STUD



NOTE: Derating is for Pressfit and Stud Devices. Isolated stud devices must be derated an additional 15%. For example, the max T_C @ 16 A (180° conduction angle) is 70°C, a derating of 30°C. Isolated stud devices must be derated 34.5°C; therefore, the maximum T_C is 65.5°C.

FIGURE 3 — GATE CURRENT VARIATION WITH TEMPERATURE




FIGURE 2 — ON-STATE POWER DISSIPATION versus ON-STATE CURRENT





FIGURE 4 — GATE VOLTAGE VARIATION WITH TEMPERATURE



MAC15 MAC15A



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as solid-state relays, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Blocking Voltage to 800 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Gate Triggering Guaranteed in Two Modes (MAC15)
Four Modes (MAC15A)



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ($T_J = -40$ to 125°C)	V_{DRM}	200 400 600 800	Volts
MAC15-4, MAC15A-4 MAC15-6, MAC15A-6 MAC15-8, MAC15A-8 MAC15-10, MAC15A-10			
Peak Gate Voltage	V_{GM}	10	Volts
On-State Current RMS Full Cycle Sine Wave 50 to 60 Hz ($T_C = +90^\circ\text{C}$)	$I_T(\text{RMS})$	15	Amp
Circuit Fusing	I^2t	93	A^2sec
Peak Surge Current (One Full Cycle, 60 Hz, $T_C = +80^\circ\text{C}$) preceded and followed by rated current	I_{TSM}	150	Amp
Peak Gate Power ($T_C = +80^\circ\text{C}$, Pulse Width = $2 \mu\text{s}$)	P_{GM}	20	Watts
Average Gate Power ($T_C = +80^\circ\text{C}$, $t = 8.3 \text{ ms}$)	$P_{G(AV)}$	0.5	Watt
Peak Gate Current	I_{GM}	2	Amp
Operating Junction Temperature Range	T_J	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
THERMAL CHARACTERISTIC			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2	$^\circ\text{C/W}$

[▲]Trademark of Motorola Inc.

TRIACS

15 AMPERES RMS
200-800 VOLTS



All JEDEC dimensions and notes apply

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.380	0.420	9.660	10.66
C	0.560	0.625	14.23	15.87
D	0.020	0.045	0.510	1.140
E		0.250		6.350
F	0.045	0.070	1.140	1.770
G	0.090	0.110	2.290	2.790
H	0.100	0.120	2.540	3.040
J	0.139	0.147	3.531	3.733
K	0.500	0.562	12.70	14.27
L	0.230	0.270	5.850	6.820
M	0.140	0.190	3.560	4.820
N	0.080	0.115	2.040	2.920
P	0.012	0.045	0.310	1.140
Q	0.020	0.055	0.510	1.390
R	0.190	0.210	4.830	5.330

CASE 221-02
TO-220 AB

MAC15, MAC15A

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, and either polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current $V_D = \text{Rated } V_{DRM} @ T_J = 125^\circ\text{C}, \text{ Gate Open}$	I_{DRM}	—	—	2	mA
Peak On-State Voltage $I_{TM} = 21 \text{ A Peak}; \text{ Pulse Width} = 1 \text{ to } 2 \text{ ms}, \text{ Duty Cycle} < 2\%$	V_{TM}	—	1.3	1.6	Volts
Peak Gate Trigger Current $V_D = 12 \text{ Vdc}, R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = $2 \mu\text{s}$ MT2 (+), G(+) – MAC15, MAC15A MT2 (+), G(-) – MAC15A MT2 (-), G(-) – MAC15, MAC15A MT2 (-), G(+) – MAC15A	I_{GTM}	—	—	50 75 50 75	mA
Peak Gate Trigger Voltage $V_D = 12 \text{ Vdc}, R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = $2 \mu\text{s}$ MT2 (+), G(+) – MAC15, MAC15A MT2 (+), G(-) – MAC15A MT2 (-), G(-) – MAC15, MAC15A MT2 (-), G(+) – MAC15A $V_D = \text{Rated } V_{DRM}, R_L = 10k \text{ Ohms}, T_J = 110^\circ\text{C}$ MT2 (+), G(+); MT2 (-), G(-) – MAC15, MAC15A MT2 (+), G(-); MT2 (-), G(+) – MAC15A	V_{GTM}	—	0.9 0.9 1.1 1.4	2 2.5 2 2.5	Volts
Holding Current (Either Direction) $V_D = 12 \text{ Vdc}, \text{ Gate Open}$ $I_T = 200 \text{ mA}$	I_H	—	6	40	mA
Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 17 \text{ A}$ $I_{GT} = 120 \text{ mA}, \text{ Rise Time} = 0.1 \mu\text{s}, \text{ Pulse Width} = 2 \mu\text{s}$	tgt	—	1.5	2	μs
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{TM} = 21 \text{ A}, \text{ Commutating}$ $di/dt = 8 \text{ A/ms}, \text{ Gate Unenergized}, T_C = 80^\circ\text{C}$	dv/dt(c)	—	5	—	V/ μs



FIGURE 1 - RMS CURRENT DERATING




FIGURE 4 - TYPICAL GATE TRIGGER CURRENT




FIGURE 2 - ON-STATE POWER DISSIPATION




FIGURE 5 - ON-STATE CHARACTERISTICS





FIGURE 3 - TYPICAL GATE TRIGGER VOLTAGE



7

FIGURE 6 – TYPICAL HOLDING CURRENT




FIGURE 7 – MAXIMUM NON-REPETITIVE SURGE CURRENT





FIGURE 8 – THERMAL RESPONSE



MAC20/ MAC20A


15 AMPERES RMS

MAC25/ MAC25A

25 AMPERES RMS

MAC50/ MAC50A

40 AMPERES RMS



SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and consumer applications for full-wave control of ac loads such as appliance controls, power supplies, solid-state relays, heating controls, motor controls, welding equipment, and power switching systems.


- Electrically Isolated From Mounting Base
- Isolation Voltage of 2500 Volts RMS
- Quick Connect/Disconnect Terminals
- Glass-Passivated and Center Gate Geometry
- Gate Triggering Guaranteed in Three Modes (MAC20/25/50)
Four Modes (MAC20A/25A/50A)

MAXIMUM RATINGS ($T_J = -0$ to $+125^\circ\text{C}$ unless otherwise noted)


Rating	Symbol	MAC series			Unit
		20	25	50	
Repetitive Peak Off-State Voltage 1/2 Sine Wave 50 to 60 Hz, Gate Open MAC20/25/50-4, MAC20A/25A/50A-4 MAC20/25/50-5, MAC20A/25A/50A-5 MAC20/25/50-6, MAC20A/25A/50A-6 MAC20/25/50-7, MAC20A/25A/50A-7 MAC20/25/50-8, MAC20A/25A/50A-8 MAC20/25/50-9, MAC20A/25A/50A-9 MAC20/25/50-10, MAC20A/25A/50A-10	V_{DRM}	200	300	400	Volts
RMS On-State Current. ($T_C = 100^\circ\text{C}$ for MAC20/A) ($T_C = 90^\circ\text{C}$ for MAC25/A) ($T_C = 70^\circ\text{C}$ for MAC50/A)	$I_T(\text{RMS})$	15	25	40	Amps
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I_{TSM}	150	250	300	Amps
Circuit Fusing ($\tau = 1$ to 8.3 ms)	I^2t	90	260	375	A^2s
Average Gate Power	$P_G(\text{AV})$	0.5	0.5	0.75	Watts
Peak Gate Current (10 μs)	I_{GM}	2	2	4	Amps
Operating Junction Temperature Range	T_J	-0 to +125			$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +125			$^\circ\text{C}$
THERMAL CHARACTERISTICS					
Characteristic	Symbol	Maximum Value			Unit
Thermal Resistance, Junction to Case (DC) (Apparent)*	$R_{\theta JC}$	1.6 1.3	1.5 1.0	1.4 0.95	$^\circ\text{C/W}$
*Defined as: $(125^\circ\text{C} - T_C)$ for a 60 Hz full sine wave. P_{AV}					

TRIACS

200-800 VOLTS



- STYLE 2.
1. MT1
2. MT2
3. GATE



- NOTE:
1. DIMENSIONS D AND F APPLY TO TERM 1 AND 2.
2. MT1 AND MT2 THICKNESSES ARE A NOMINAL 0.032".
GATE TERMINAL THICKNESS IS A NOMINAL 0.020".*

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	26.67	-	1.050
C	-	27.30	-	1.075
D	6.22	6.48	0.245	0.255
E	3.02	3.33	0.119	0.131
F	-	1.78	-	0.070
G	12.19	12.70	0.480	0.500
J	29.90	30.40	1.177	1.197
K	35.56	37.08	1.400	1.460
L	4.57	4.95	0.180	0.195
M	35 $^\circ$	40 $^\circ$	35 $^\circ$	40 $^\circ$
N	30 $^\circ$	35 $^\circ$	30 $^\circ$	35 $^\circ$
Q	3.81	4.09	0.150	0.161
R	19.81	22.35	0.780	0.880
T	-	1.52	-	0.060

CASE 326-01

*Gate terminal thickness of .032" is available. Designate a device with .032" terminals by adding a T after the device type. For example, MAC20A4T.

MAC20/MAC20A, MAC25/MAC25A, MAC50/MAC50A

ELECTRICAL CHARACTERISTICS

(All voltage polarity reference to MT1; applies to either polarity of MT2 to MT1, $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	MAC20/20A			MAC25/25A			MAC50/50A			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Peak Blocking Current $V_D = \text{Rated } V_{DRM}$, Gate Open $T_C = 125^\circ\text{C}$ $T_C = 25^\circ\text{C}$	I_{DRM}	-	-	2	-	-	2	-	-	2	mA
Peak On-State Voltage Pulse Width = 1 ms, Duty Cycle 2% $I_{TM} = 21$ A Peak $I_{TM} = 35$ A Peak $I_{TM} = 56$ A Peak	V_{TM}	-	1.3	1.6	-	-	-	-	-	-	Volts
Peak Gate Trigger Current $V_D = 12$ Vdc, $R_L = 50$ Ohms, Pulse Width = 2 μs MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) MT2 (-), G (+) A Suffix Only	I_{GTM}	-	15	50	-	20	70	-	20	70	mA
Peak Gate Trigger Voltage $V_D = 12$ Vdc, $R_L = 50$ Ohms, Pulse Width = 2 μs MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-) MT2 (-), G (+) A Suffix Only $V_D = \text{Rated } V_{DRM}$, $R_L = 10$ k Ω , $T_C = 125^\circ\text{C}$	V_{GTM}	-	0.9	2	-	1.1	2	-	1.1	2	Volts
Holding Current $V_D = 12$ Vdc, Gate Open, $R_L = 40$ Ohms	I_H	-	6	40	-	10	75	-	10	75	mA
Turn-On Time $V_D = \text{Rated } V_{DRM}$, $I_{TM} = 17$ A, $I_G = 120$ mA $I_{TM} = 25$ A, $I_G = 200$ mA $I_{TM} = 56$ A, $I_G = 200$ mA	tgt	-	1.5	-	-	-	-	-	-	-	μs
Critical Rate-of-Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}$, $I_{TM} = 21$ A, Commutating di/dt = 8 A/ms, $T_C = 100^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}$, $I_{TM} = 35$ A, Commutating di/dt = 16 A/ms, $T_C = 90^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}$, $I_{TM} = 40$ A, Commutating di/dt = 22 A/ms, $T_C = 70^\circ\text{C}$	dv/dt(c)	5	30	-	-	-	-	-	-	-	V/ μs
Critical Rate-of-Rise of Off-State Voltage (Exponential Rise) $V_D = \text{Rated } V_{DRM}$, Gate Open, $T_C = 125^\circ\text{C}$	dv/dt	-	100	-	-	100	-	-	75	-	V/ μs

FIGURE 1 - CURRENT DERATING






FIGURE 2 - MAXIMUM POWER DISSIPATION



MAC35-1 thru MAC35-8, MAC35-10

MAC36-1 thru MAC36-8, MAC36-10




SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as solid-state relays, light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- 25 Amperes RMS @ $T_C = 67^\circ\text{C}$
- Low On-State Voltage – 1.5 Volts Maximum
- Glass Passivated Junctions for Maximum Reliability

TRIAC (THYRISTORS)

25 AMPERES RMS
25 thru 800 VOLTS



MAC 35
CASE 310-01

MAC 36
CASE 263-03

MAXIMUM RATINGS


Rating	Symbol	Value	Unit	
Repetitive Peak Off-State Voltage (1) ($T_J = 110^\circ\text{C}$)	V_{DRM}	25 50 100 200 300 400 500 600 800	Volts	
				MAC35
				MAC36
				MAC35
				MAC36
				MAC35
				MAC36
				MAC35
				MAC36
				MAC35
MAC36				
On-State Current RMS	$I_T(\text{RMS})$	25	Amp	
Peak Surge Current (One Full cycle, 60 Hz, $T_J = -40$ to $+110^\circ\text{C}$)	I_{TSM}	225	Amp	
Circuit Fusing Considerations ($T_J = -40$ to $+110^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	210	A^2s	
Peak Gate Power (2)	P_{GM}	5.0	Watts	
Average Gate Power	$P_{G(AV)}$	0.5	Watt	
Peak Gate Current (2)	I_{GM}	2.0	Amp	
Operating Junction Temperature Range	T_J	-40 to $+110$	$^\circ\text{C}$	
Storage Temperature Range	T_{stg}	-40 to $+150$	$^\circ\text{C}$	

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$
Stud Torque	—	30	in. lb.

(1) For either direction of blocking voltage. V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.



(2) $T_J = 110^\circ\text{C}$, 1.0 second maximum duration; 5.0% duty cycle, $I_{TM} = 10$ Amperes.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	7.62	8.89	0.300	0.350
K	—	26.67	—	1.050
L	—	17.02	—	0.670
Q	1.40	2.16	0.055	0.085

STYLE 1:
1. CATHODE
2. GATE
CASE ANODE

CASE 310-01 MAC35



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29 REF.	—	0.090 REF.	—
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.85 REF.	—	0.075 REF.	—
T	12.73	12.83	0.501	0.505

STYLE 1:
PIN 1. CATHODE
2. GATE
3. ANODE


CASE 263-03 MAC36

Metric "M6" thread denoted by addition of M following last digit of part number, i.e., MAC36-1M.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Either Direction) Rated V_{DRM} @ $T_J = 110^{\circ}\text{C}$	I_{DRM}	—	—	4.0	mA
On-State Voltage (Either Direction) $I_{TM} = 35$ A Peak	V_{TM}	—	1.3	1.5	Volts
Gate Trigger Current, Continuous dc (1) Main Terminal Voltage = 7.0 Vdc, $R_L = 47$ ohms MT2(+) I_{GT} (+); MT2(-) I_{GT} (-) MT2(+) I_{GT} (-); MT2(-) I_{GT} (+)	I_{GT} I_{GT}	— —	20 30	75 100	mA mA
Gate Trigger Voltage, Continuous dc (1) Main Terminal Voltage = 7.0 Vdc, $R_L = 47$ ohms MT2(+) V_{GT} (+); MT2(-) V_{GT} (-) MT2(+) V_{GT} (-); MT2(-) V_{GT} (+)	V_{GT} V_{GT}	— —	1.0 1.2	3.0 3.0	Volts Volts
Gate Trigger Voltage, Continuous dc – All Modes Main Terminal Voltage = Rated V_{DRM} , $R_L = 100$ ohms, $T_J = 110^{\circ}\text{C}$	V_{GD}	0.2	—	—	Volt
Holding Current (Either Direction) Main Terminal Voltage = 7.0 Vdc, Gate Open, Initiating Current = 150 mA	I_H	—	10	75	mA
Turn-On Time $I_{TM} = 25$ Adc, $I_{GT} = 200$ mA	t_{on}	—	1.0	—	μs
Critical Forward Voltage Application Rate (Exponential Rise of Voltage) @ V_{DRM} , $T_J = 110^{\circ}\text{C}$, Gate Open	dv/dt	—	100	—	V/ μs

FIGURE 1 – MAXIMUM THERMAL RESPONSE



MAC35-1 thru MAC35-8, MAC35-10/MAC36-1 thru MAC36-8, MAC36-10

FIGURE 2 – AVERAGE CURRENT DERATING




FIGURE 3 – RMS CURRENT DERATING




FIGURE 4 – AVERAGE CURRENT DERATING




FIGURE 5 – RMS CURRENT DERATING




FIGURE 6 – POWER DISSIPATION versus AVERAGE CURRENT





FIGURE 7 – POWER DISSIPATION versus RMS CURRENT



7

FIGURE 8 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 9 – MAXIMUM MULTI-CYCLE SURGE RATING




FIGURE 10 – TYPICAL HOLDING CURRENT




FIGURE 11 – TYPICAL GATE TRIGGER CURRENT





FIGURE 12 – TYPICAL GATE TRIGGER VOLTAGE



MAC37-1 thru MAC37-7 (SILICON)

MAC38-1 thru MAC38-7

SILICON BIDIRECTIONAL THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated and Center Gate Fire
- 25 Amperes RMS @ $T_C = 67^\circ\text{C}$
- Isolated Stud Available



TRIAC (THYRISTORS)

25 AMPERES RMS
25 thru 500 VOLTS

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) ($T_J = 110^\circ\text{C}$)	V_{DRM}		Volts
MAC37		25	
		50	
		100	
MAC38		200	
		300	
		400	
		500	
On-State Current RMS	$I_T(\text{RMS})$	25	Amp
Peak Surge Current (One Full cycle, 60 Hz, $T_J = -40$ to $+110^\circ\text{C}$)	I_{TSM}	225	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+110^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	210	A^2s
Peak Gate Power (2)	P_{GM}	5.0	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Gate Current (2)	I_{GM}	2.0	Amp
Operating Junction Temperature Range	T_J	-40 to $+110$	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

(1) For either direction of blocking voltage. V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

(2) $T_J = 110^\circ\text{C}$, 1.0 second maximum duration; 5.0% duty cycle, $I_{TM} = 10$ Amp.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.0	$^\circ\text{C}/\text{W}$



MAC37



MAC38



MAC37-1 thru MAC37-7/MAC38-1 thru MAC38-7 (continued)

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Blocking Current (Either Direction) Rated V _{DRM} @ T _J = 110°C	I _{DRM}	—	—	2.0	mA
On-State Voltage (Either Direction) I _{TM} = 35 A Peak	V _{TM}	—	1.4	1.9	Volts
Gate Trigger Current, Continuous dc (1) Main Terminal Voltage = 7.0 Vdc, R _L = 47 ohms MT2(+)/G(+); MT2(-)/G(-)	I _{GT}	—	20	75	mA mA
Gate Trigger Voltage, Continuous dc (1) Main Terminal Voltage = 7.0 Vdc, R _L = 47 ohms MT2(+)/G(+); MT2(-)/G(-)	V _{GT}	—	1.0	3.0	Volts
Gate Trigger Voltage, Continuous dc — MT2(+)/G(+); MT2(-)/G(-) Main Terminal Voltage = Rated V _{DRM} , R _L = 100 ohms, T _J = 110°C	V _{GD}	0.2	—	—	Volt
Holding Current (Either Direction) Main Terminal Voltage = 7.0 Vdc, Gate Open, Initiating Current = 150 mA	I _H	—	10	75	mA
Turn-On Time I _{TM} = 25 Adc, I _{GT} = 200 mA	t _{on}	—	1.0	—	μs
Critical Forward Voltage Application Rate (Exponential Rise of Voltage) @ V _{DRM} , T _J = 110°C, Gate Open	dv/dt	—	100	—	V/μs

(1) All voltage polarity reference to main terminal 1.

FIGURE 1 — MAXIMUM THERMAL RESPONSE




STYLE 3:
TERM. 1. GATE
2. MAIN TERMINAL 1
3. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	11.81	12.06	0.465	0.475
C	8.39	9.65	0.330	0.380
E	2.54	—	0.100	—
F	0.89	2.16	0.035	0.085
J	2.04	2.46	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
Q	1.65	4.06	0.065	0.160

CASE 174-03
MAC37

t, TIME (ms)



STYLE 3:
TERM. 1. MAIN TERMINAL 1
2. GATE
STUD: MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
R	1.65	REF	0.065	REF
T	12.70	12.83	0.500	0.505

CASE 175-02
MAC38

FIGURE 2 – AVERAGE CURRENT DERATING




FIGURE 3 – RMS CURRENT DERATING




FIGURE 4 – AVERAGE CURRENT DERATING




FIGURE 5 – RMS CURRENT DERATING




FIGURE 6 – POWER DISSIPATION versus AVERAGE CURRENT





FIGURE 7 – POWER DISSIPATION versus RMS CURRENT



7

FIGURE 8 – MAXIMUM ON-STATE CHARACTERISTICS




FIGURE 9 – MAXIMUM MULTI-CYCLE SURGE RATING




FIGURE 10 – TYPICAL HOLDING CURRENT




FIGURE 11 – TYPICAL GATE TRIGGER CURRENT





FIGURE 12 – TYPICAL GATE TRIGGER VOLTAGE



MAC92-1 thru MAC92-8




SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed for use in solid state relays, TTL logic and light industrial applications. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Triggering Guaranteed in Three Modes
- One-Piece, Injection-Molded Unibloc \blacktriangle Package

TRIACS

0.6 AMPERE RMS
30-600 VOLTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage ($T_J = -40$ to $+110^\circ\text{C}$) $\frac{1}{2}$ Sine Wave 50 to 60 Hz, Gate Open MAC92 - 1	V_{DRM}		Volts
- 1		30	
- 2		60	
- 3		100	
- 4		200	
- 5		300	
- 6		400	
- 7		500	
- 8		600	
On-State RMS Current Full Cycle Sine Wave 50 to 60 Hz, ($T_C = +50^\circ\text{C}$)	$I_T(\text{RMS})$	0.8	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_C = +50^\circ\text{C}$) preceded and followed by rated current	I_{TSM}	8.0	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+110^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	0.26	A^2s
Average Gate Power	$P_{G(\text{AV})}$	0.01	Watt
Peak Gate Current	I_{GM}	1.0	Amp
Operating Junction Temperature Range	T_J	-40 to +110	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C}/\text{W}$

\blacktriangle Trademark of Motorola Inc.



STYLE 12
PIN 1. MAIN TERMINAL 1
2. GATE
3. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	-	2.54	-	0.100
J	2.41	2.67	0.095	0.105
K	12.70	-	0.500	-
L	6.35	-	0.250	-
N	2.03	2.92	0.080	0.115
P	2.92	-	0.115	-
R	3.43	-	0.135	-
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.
CASE 29-02
TO-92

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, and Either Polarity of MT2 to MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Peak Blocking Current $V_D = \text{Rated } V_{DRM} @ T_J = 110^\circ\text{C}, \text{ Gate Open}$	I_{DRM}	—	100	μA
Peak On-State Voltage $I_{TM} = 1.0 \text{ A Peak; Pulse Width} = 1.0 \text{ to } 2.0 \text{ ms, Duty Cycle} < 2.0\%$	V_{TM}	—	1.9	Volts
Gate Trigger Current, Continuous dc $V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$ MT2(+), G(+); MT2(-), G(-), MT2(+), G(-)	I_{GT}	—	5.0	mA
Gate Trigger Voltage, Continuous dc $V_D = 7.0 \text{ Vdc}, R_L = 100 \text{ Ohms}$ Minimum Gate Pulse Width = $2.0 \mu\text{s}$ MT2(+), G(+); MT2(-), G(-), MT2(+), G(-) MT2(+), G(+); MT2(-), G(-), MT2(+), G(-); $T_C = -40^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}, R_L = 10 \text{ k ohms}, T_J = 110^\circ\text{C}$ MT2(+), G(+); MT2(-), G(-)	V_{GT}	— — 0.1	— 2.5 —	Volts
Holding Current $V_D = 7.0 \text{ Vdc}, \text{ Gate Open;}$ Initiating Current = 20 mA $T_C = 25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	I_H	— —	10 20	mA

FIGURE 1 – TYPICAL GATE TRIGGER VOLTAGE











FIGURE 2 – TYPICAL GATE TRIGGER CURRENT





7

FIGURE 9 – ON-STATE CHARACTERISTICS




FIGURE 10 – TYPICAL HOLDING CURRENT




FIGURE 11 – MAXIMUM ALLOWABLE SURGE CURRENT





FIGURE 12 – THERMAL RESPONSE



MBS4991 MBS4992





BIDIRECTIONAL DIODE THYRISTORS

... designed for full-wave triggering in Triac phase control circuits, half-wave SCR triggering application and as voltage level detectors. Supplied in an inexpensive plastic TO-92 package for high-volume requirements, this low-cost plastic package is readily adaptable for use in automatic insertion equipment.

- Low Switching Voltage – 8.0 Volts Typical
- Uniform Characteristics in Each Direction
- Low On-State Voltage – 1.7 Volts Maximum
- Low Off-State Current – 0.1 μ A Maximum
- Low Temperature Coefficient – 0.02 %/°C Typical

SILICON BIDIRECTIONAL SWITCH (PLASTIC)



STYLE 12:
PIN 1. MAIN TERMINAL 1
2. GATE
3. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02
TO-92
PLASTIC

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Dissipation	P_D	500	mW
DC Forward Current	I_F	200	mA
DC Gate Current (off-state only)	$I_{G(off)}$	5.0	mA
Repetitive Peak Forward Current (1.0% Duty Cycle, 10 μ s Pulse Width, $T_A = 100^\circ\text{C}$)	$I_{FM(rep)}$	2.0	Amp
Non-Repetitive Forward Current 10 μ s Pulse Width, $T_A = 25^\circ\text{C}$	$I_{FM(nonrep)}$	6.0	Amp
Operating Junction Temperature Range	T_J	-55 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
Switching Voltage	V _S	6.0	8.0	10	Vdc	
		MBS4991	7.5	8.0		9.0
Switching Current	I _S	—	175	500	μAdc	
		MBS4991	—	90		120
Switching Voltage Differential	V _{S1} -V _{S2}	—	0.3	0.5	Vdc	
		MBS4991	—	0.1		0.2
Gate Trigger Current (V _F = 5.0 Vdc R _L = 1.0 K ohm)	I _{GF}	—	—	100	μAdc	
Holding Current	I _H	—	0.7	1.5	mAdc	
		MBS4991	—	0.2		0.5
Off-State Blocking Current (V _F = 5.0 Vdc, T _A = 25°C) (V _F = 5.0 Vdc, T _A = 85°C) (V _F = 5.0 Vdc, T _A = 25°C) (V _F = 5.0 Vdc, T _A = 100°C)	I _B	—	0.08	1.0	μAdc	
		MBS4991	—	2.0		10
		MBS4991	—	0.08		0.1
		MBS4992	—	6.0		10
Forward On-State Voltage (I _F = 175 mAdc) (I _F = 200 mAdc)	V _F	—	1.4	1.7	Vdc	
		MBS4991	—	1.5		1.7
Peak Output Voltage (C _C = 0.1 μF, R _L = 20 ohms, (Figure 7)	V _O	3.5	4.8	—	Vdc	
Turn-On Time (Figure 8)	t _{on}	—	1.0	—	μs	
Turn-Off Time (Figure 9)	t _{off}	—	30	—	μs	
Temperature Coefficient of Switching Voltage (-50 to +125°C)	T _C	—	+0.02	—	%/°C	

TYPICAL ELECTRICAL CHARACTERISTICS



FIGURE 1 – SWITCHING VOLTAGE versus TEMPERATURE




FIGURE 2 – SWITCHING CURRENT versus TEMPERATURE




FIGURE 3 – HOLDING CURRENT versus TEMPERATURE




FIGURE 4 – OFF-STATE BLOCKING CURRENT versus TEMPERATURE




FIGURE 5 – ON-STATE VOLTAGE versus FORWARD CURRENT




FIGURE 6 – PEAK OUTPUT VOLTAGE (FUNCTION OF R_L AND C_c)






FIGURE 7 – PEAK OUTPUT VOLTAGE TEST CIRCUIT




7

FIGURE 8 – TURN-ON TIME TEST CIRCUIT




Turn-on time is measured from the time V_S is achieved to the time when the anode voltage drops to within 90% of the difference between V_S and V_F .

FIGURE 9 – TURN-OFF TIME TEST CIRCUIT



With the SBS in conduction and the relay contacts open, close the contacts to cause anode A2 to be driven negative. Decrease C until the SBS just remains off when anode A2 becomes positive. The turn-off time, t_{off} , is the time from initial contact closure and until anode A2 voltage reaches zero volts.

FIGURE 10 – DEVICE EQUIVALENT CIRCUIT, CHARACTERISTICS AND SYMBOLS



MCR63-1 thru 10

MCR64-1 thru 10

MCR65-1 thru 10

REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies; battery chargers; temperature, motor, light, and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current — $I_{TSM} = 550$ Amp
- Rugged Construction in Either Pressfit, Stud, or Isolated Stud
- Glass Passivated Junctions for Maximum Reliability

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Blocking Voltage	$V_{DRM}^{(1)}$ or V_{RRM}	25	Volts
		50	
		100	
		200	
		300	
		400	
		500	
		600	
		700	
		800	
Non-Repetitive Peak Reverse Blocking Voltage ($t \leq 5.0$ ms)	V_{RSM}	35	Volts
		75	
		150	
		300	
		400	
		500	
		600	
		700	
		800	
		900	
Forward Current RMS	$I_T(RMS)$	55	Amp
Peak Surge Current (One cycle, 60 Hz) ($T_J = -40$ to $+125^\circ C$)	I_{TSM}	550	Amp
Circuit Fusing Considerations ($T_J = -40$ to $+125^\circ C$) ($t = 1.0$ to 8.3 ms)	$I^2 t$	1255	$A^2 s$
Peak Gate Power	P_{GFM}	20	Watts
Average Gate Power (Pulse Width $\leq 2 \mu s$)	$P_{GF(AV)}$	0.5	Watt
Peak Forward Gate Current	I_{GFM}	2.0	Amp
Peak Gate Voltage — Forward	V_{GFM}	10	Volts
Reverse	V_{GRM}	10	Volts
Operating Junction Temperature Range	T_J	-40 to $+125$	$^\circ C$
Storage Temperature Range	T_{stg}	-40 to $+150$	$^\circ C$
Stud Torque	—	30	in. lb.


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit and Stud Isolated Stud	$R_{\theta JC}$	1.0 1.1	$^\circ C/W$

(1) V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

SILICON CONTROLLED RECTIFIER




55 AMPERES RMS
25-800 VOLTS



CASE 310-01
MCR63 series

CASE 311-01
MCR65 series

CASE 263-03
MCR64 series



MCR63-1 thru10, MCR64-1 thru10, MCR65-1 thru10

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$, with gate open, $T_J = 125^\circ\text{C}$)	I_{DRM}	—	2.0	mA
Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}$, with gate open, $T_J = 125^\circ\text{C}$)	I_{RRM}	—	2.0	mA
Forward "On" Voltage ($I_{TM} = 175 \text{ A Peak}$)	V_{TM}	—	2.0	Volts
Gate Trigger Current (Continuous dc) ($V_D = 12 \text{ V}$, $R_L = 50 \Omega$)	I_{GT}	—	40 75	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 12 \text{ V}$, $R_L = 50 \Omega$)	V_{GT}	—	3.0 3.5	Volts
($V_D = \text{Rated } V_{DRM}$, $R_L = 1.0 \text{ k}\Omega$, $T_J = 125^\circ\text{C}$)		0.2	—	
Holding Current ($V_D = 12 \text{ V}$, $R_L = 50 \Omega$, Gate Open)	I_H	—	60	mA
Forward Voltage Application Rate ($T_J = 125^\circ\text{C}$, $V_D = \text{Rated } V_{DRM}$)	dv/dt	50	—	V/ μs

FIGURE 1 — AVERAGE CURRENT DERATING






FIGURE 2 — POWER DISSIPATION



MCR100 series



REVERSE BLOCKING TRIODE THYRISTORS

PNPN devices designed for high volume, line-powered consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current – 200 μ A Maximum
- Low Reverse and Forward Blocking Current – 100 μ A Maximum, $T_C = 125^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Glass-Passivated Surface for Reliability and Uniformity
- Also Available with TO-5 or TO-18 Lead Form

MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage	V_{RRM}	100 200 300 400 500 600	Volts
Forward Current RMS (See Figures 1 & 2) (All Conduction Angles)	$I_T(\text{RMS})$	0.8	Amp
Peak Forward Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	I_{TSM}	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ($t = 1.0$ to 8.3 ms)	I^2t	0.415	A^2s
Peak Gate Power – Forward, $T_A = 25^\circ\text{C}$	P_{GM}	0.1	Watt
Average Gate Power – Forward, $T_A = 25^\circ\text{C}$	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current – Forward, $T_A = 25^\circ\text{C}$ (300 μs , 120 PPS)	I_{GFM}	1.0	Amp
Peak Gate Voltage – Reverse	V_{GRM}	5.0	Volts
Operating Junction Temperature Range @ Rated V_{RRM} and V_{DRM}	T_J	-40 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Lead Solder Temperature ($<1/16''$ from case, 10 s max)	–	+230	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C}/\text{W}$

PLASTIC SILICON CONTROLLED RECTIFIERS

0.8 AMPERE RMS
100 to 600 VOLTS



STYLE 10:
PIN 1. CATHODE
2. GATE
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	–	2.54	–	0.100
J	2.41	2.67	0.095	0.105
K	12.70	–	0.500	–
L	6.35	–	0.250	–
N	2.03	2.92	0.080	0.115
P	2.92	–	0.115	–
R	3.43	–	0.135	–
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.
CASE 29-02
TO-92

ELECTRICAL CHARACTERISTICS (R_{GK} = 1000 Ohms)

Characteristic		Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (T _C = 125°C)	MCR100-3 MCR100-4 MCR100-5 MCR100-6 MCR100-7 MCR100-8	V _{DRM}	100 200 300 400 500 600		Volts
Peak Forward Blocking Current (Rated V _{DRM} @ T _C = 125°C)		I _{DRM}	—	100	μA
Peak Reverse Blocking Current (Rated V _{RRM} @ T _C = 125°C)		I _{RRM}	—	100	μA
Forward "On" Voltage (Note 1) (I _{TM} = 1.0 A peak @ T _A = 25°C)		V _{TM}	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 2) (Anode Voltage = 7.0 Vdc, R _L = 100 Ohms)	T _C = 25°C	I _{GT}	—	200	μA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, R _L = 100 Ohms) (Anode Voltage = Rated V _{DRM} , R _L = 100 Ohms)	T _C = 25°C T _C = -40°C T _C = 125°C	V _{GT}	— — 0.1	0.8 1.2 —	Volts
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	T _C = 25°C T _C = -40°C	I _H	— —	5.0 10	mA

NOTE:

1. Forward current applied for 1.0 ms maximum duration, duty cycle ≤ 1.0%.
2. R_{GK} current is not included in measurement.

FIGURE 1 – CURRENT DERATING
(REFERENCE: CASE TEMPERATURE)





FIGURE 2 – CURRENT DERATING
(REFERENCE: AMBIENT TEMPERATURE)



MCR101 thru MCR104



REVERSE BLOCKING TRIODE THYRISTOR

... Annular PNP devices designed for low cost, high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current – 200 μ A Maximum
- Low Reverse and Forward Blocking Current – 100 μ A Maximum, $T_C = 85^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- Also available with TO-5 or TO-18 Lead Form

MAXIMUM RATINGS(1)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage ($R_{GK} = 1000$ ohms, $T_C = +85^\circ\text{C}$)	V_{RRM}	15 30 60 100	Volts
Forward Current RMS (See Figures 1 & 2) (All Conduction Angles)	$I_T(\text{RMS})$	0.8	Amp
Peak Forward Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	I_{TSM}	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ($t = 1.0$ to 8.3 ms)	I^2t	0.415	A^2s
Peak Gate Power – Forward, $T_A = 25^\circ\text{C}$	P_{GM}	0.1	Watt
Average Gate Power – Forward, $T_A = 25^\circ\text{C}$	$P_{G(AV)}$	0.01	Watt
Peak Gate Current – Forward, $T_A = 25^\circ\text{C}$ (300 μ s, 120 PPS)	I_{GM}	1.0	Amp
Peak Gate Voltage – Reverse	V_{GM}	4.0	Volts
Operating Junction Temperature Range @ Rated V_{RRM} and V_{DRM}	T_J	-65 to +85	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Lead Solder Temperature ($<1/16''$ from case, 10 s max)	—	+230	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C}/\text{W}$

♦ Annular Semiconductor Patented by Motorola Inc.

- (1) Temperature reference point for all case temperature is center of flat portion of package.
($T_C = +85^\circ\text{C}$ unless otherwise noted.)

SILICON CONTROLLED RECTIFIERS

0.8 AMPERE RMS
15 thru 100 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.
CASE 29-02
TO-92

MCR101 thru MCR104

ELECTRICAL CHARACTERISTICS ($R_{GK} = 1000 \text{ Ohms}$)

Characteristic		Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) ($T_C = 85^\circ\text{C}$)	MCR101	V_{DRM}	15	—	Volts
	MCR102		30	—	
	MCR103		60	—	
	MCR104		100	—	
Peak Forward Blocking Current (Rated V_{DRM} @ $T_C = 85^\circ\text{C}$)		I_{DRM}	—	100	μA
Peak Reverse Blocking Current (Rated V_{RRM} @ $T_C = 85^\circ\text{C}$)		I_{RRM}	—	100	μA
Forward "On" Voltage (Note 2) ($I_{TM} = 1.0 \text{ A peak}$ @ $T_A = 25^\circ\text{C}$)		V_{TM}	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 3) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$)	$T_C = 25^\circ\text{C}$	I_{GT}	—	200	μA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, $R_L = 100 \text{ Ohms}$)	$T_C = 25^\circ\text{C}$	V_{GT}	—	0.8	Volts
	$T_C = -65^\circ\text{C}$		—	1.2	
	$T_C = 85^\circ\text{C}$		V_{GD}	0.1	
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	$T_C = 25^\circ\text{C}$	I_H	—	5.0	mA
	$T_C = -65^\circ\text{C}$		—	10	

- V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source

in a manner that the voltage applied exceeds the rated blocking voltage.

- Forward current applied for 1.0 ms maximum duration, duty cycle $\leq 1.0\%$.
- R_{GK} current is not included in measurement.



FIGURE 1 — CURRENT DERATING
(REFERENCE: CASE TEMPERATURE)





FIGURE 2 — CURRENT DERATING
(REFERENCE: AMBIENT TEMPERATURE)



MCR106-1 thru MCR106-8



REVERSE BLOCKING TRIODE THYRISTORS

... PNP devices designed for high volume consumer applications such as temperature, light, and speed control; process and remote control, and warning systems where reliability of operation is important.

- Glass-Passivated Surface for Reliability and Uniformity
- Power Rated at Economical Prices
- Practical Level Triggering and Holding Characteristics
- Flat, Rugged, Thermopad[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage (Note 1)	VRRM	30	Volts
MCR106-1		60	
		100	
		200	
		300	
		400	
		500	
		600	
RMS Forward Current (All Conduction Angles)	I _{T(RMS)}	4.0	Amp
Average Forward Current T _C = 93°C T _A = 30°C	I _{T(AV)}	2.55 0.68	Amp
Peak Non-Repetitive Surge Current (1/2 cycle, 60 Hz, T _J = -40 to +110°C)	I _{TSM}	25	Amp
Circuit Fusing Considerations (T _J = -40 to +110°C, t = 1.0 to 8.3 ms)	I ² t	2.6	A ² s
Peak Gate Power	P _{GM}	0.5	Watt
Average Gate Power	P _{G(AV)}	0.1	Watt
Peak Forward Gate Current	I _{GM}	0.2	Amp
Peak Reverse Gate Voltage	V _{RGM}	6.0	Volts
Operating Junction Temperature Range	T _J	-40 to +110	°C
Storage Temperature Range	T _{stg}	-40 to +150	°C
Mounting Torque (Note 2)	-	6.0	in. lb.



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	3.0	°C/W
Thermal Resistance, Junction to Ambient	R _{θJA}	75	°C/W

▲Trademark of Motorola Inc.

SILICON CONTROLLED RECTIFIERS

4.0 AMPERES RMS
30 thru 600 VOLTS



STYLE 2
PIN 1. CATHODE
2. ANODE
3. GATE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3° TYP 3° TYP			
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ and $R_{GK} = 1000$ ohms unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Voltage ($T_J = 110^\circ\text{C}$, Note 1)	V_{DRM}	30	—	—	Volts
MCR106-1		60	—	—	
-2		100	—	—	
-3		200	—	—	
-4		300	—	—	
-5		400	—	—	
-6		500	—	—	
-7		600	—	—	
-8					
Peak Forward Blocking Current (Rated V_{DRM} , $T_J = 110^\circ\text{C}$)	I_{DRM}	—	—	200	μA
Peak Reverse Blocking Current (Rated V_{RRM} , $T_J = 110^\circ\text{C}$)	I_{RRM}	—	—	200	μA
Forward "On" Voltage ($I_{TM} = 4.0$ A Peak)	V_{TM}	—	—	2.0	Volts
Gate Trigger Current (Continuous dc) Note 3 ($V_{AK} = 7.0$ Vdc, $R_L = 100$ ohms) ($V_{AK} = 7.0$ Vdc, $R_L = 100$ ohms, $T_C = -40^\circ\text{C}$)	I_{GT}	—	—	200	μA
		—	—	500	
Gate Trigger Voltage (Continuous dc) ($V_{AK} = 7.0$ Vdc, $R_L = 100$ ohms, $T_C = 25^\circ\text{C}$)	V_{GT}	—	—	1.0	Volts
Gate Non-Trigger Voltage ($V_{AK} = \text{Rated } V_{DRM}$, $R_L = 100$ ohms, $T_J = 110^\circ\text{C}$)	V_{GD}	0.2	—	—	Volts
Holding Current ($V_{AK} = 7.0$ Vdc, $T_C = 25^\circ\text{C}$)	I_H	—	—	5.0	mA
Forward Voltage Application Rate ($T_J = 110^\circ\text{C}$)	dv/dt	—	10	—	V/ μs

NOTES:

1. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source in a manner that the voltage applied exceeds the rated blocking voltage.
2. Torque rating applies with use of torque washer (Shakeproof WD19523 or equivalent). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Anode lead and heatsink contact pad are common. (See AN-290 B)
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed $+225^\circ\text{C}$. For optimum results, an activated flux (oxide removing) is recommended.
3. R_{GK} current is not included in measurement.

CURRENT DERATING



MCR115 MCR120



REVERSE BLOCKING TRIODE THYRISTORS

Annular PNP devices designed for high volume consumer applications such as relay and lamp drivers, small motor controls, gate drivers for larger thyristors, and sensing and detection circuits. Supplied in an inexpensive plastic TO-92 package which is readily adaptable for use in automatic insertion equipment.

- Sensitive Gate Trigger Current – 200 μ A Maximum
- Low Reverse and Forward Blocking Current – 100 μ A Maximum, $T_C = 110^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- Also Available with TO-5 or TO-18 Lead Form

MAXIMUM RATINGS(1)

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage	V_{RRM}	150 200	Volts
	MCR115 MCR120		
Forward Current RMS (See Figures 1 & 2) (All Conduction Angles)	$I_T(\text{RMS})$	0.8	Amp
Peak Forward Surge Current, $T_A = 25^\circ\text{C}$ (1/2 cycle, Sine Wave, 60 Hz)	I_{TSM}	10	Amp
Circuit Fusing Considerations, $T_A = 25^\circ\text{C}$ ($t = 1.0$ to 8.3 ms)	I^2t	0.415	A^2s
Peak Gate Power – Forward, $T_A = 25^\circ\text{C}$	P_{GM}	0.1	Watt
Average Gate Power – Forward, $T_A = 25^\circ\text{C}$	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current – Forward, $T_A = 25^\circ\text{C}$ (300 μs , 120 PPS)	I_{GFM}	1.0	Amp
Peak Gate Voltage – Reverse	V_{GRM}	5.0	Volts
Operating Junction Temperature Range @ Rated V_{RRM} and V_{DRM}	T_J	-65 to +110	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Lead Solder Temperature ($< 1/16''$ from case, 10 s max)	—	+230	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	$^\circ\text{C}/\text{W}$

◆ Annular Semiconductor Patented by Motorola Inc.

(1) Temperature reference point for all case temperatures in center of flat portion of package. ($T_C = +110^\circ\text{C}$ unless otherwise noted.)

PLASTIC SILICON CONTROLLED RECTIFIERS

0.8 AMPERE RMS
100 and 200 VOLTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.
CASE 29-02
TO-92

ELECTRICAL CHARACTERISTICS (R_{GK} = 1000 Ohms)

Characteristic		Symbol	Min	Max	Unit
Peak Forward Blocking Voltage (Note 1) (T _C = 110°C)	MCR115 MCR120	V _{DRM}	150 200	— —	Volts
Peak Forward Blocking Current (Rated V _{DRM} @ T _C = 110°C)		I _{DRM}	—	100	μA
Peak Reverse Blocking Current (Rated V _R @ T _C = 110°C)		I _R	—	100	μA
Forward "On" Voltage (Note 2) (I _{TM} = 1.0 A peak @ T _A = 25°C)		V _{TM}	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 3) (Anode Voltage = 7.0 Vdc, R _L = 100 Ohms)	T _C = 25°C	I _{GT}	—	200	μA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, R _L = 100 Ohms) (Anode Voltage = Rated V _{DRM} , R _L = 100 Ohms)	T _C = 25°C	V _{GT}	—	0.8	Volts
	T _C = -65°C		—	1.2	
	T _C = 110°C	V _{GD}	0.1	—	
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	T _C = 25°C	I _H	—	5.0	mA
	T _C = -65°C		—	10	

- V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage but positive gate voltage shall not be applied concurrently with a negative potential on the anode. When checking forward or reverse blocking capability, thyristor devices should not be tested with a constant current source

in a manner that the voltage applied exceeds the rated blocking voltage.

- Forward current applied for 1.0 ms maximum duration, duty cycle ≤ 1.0%.
- R_{GK} current is not included in measurement.



FIGURE 1 – CURRENT DERATING
(REFERENCE: CASE TEMPERATURE)






FIGURE 2 – CURRENT DERATING
(REFERENCE: AMBIENT TEMPERATURE)



MCR201 thru MCR206



REVERSE BLOCKING TRIODE THYRISTORS

... Annular PNP devices designed for industrial/military applications such as relay and lamp drivers, small motor controllers and drivers for larger thyristors, and in sensing and detection circuits.

- Sensitive Gate Trigger Current – 200 μ A Maximum
- Low Reverse and Forward Blocking Current – 100 μ A Maximum, $T_C = 125^\circ\text{C}$
- Low Holding Current – 5.0 mA Maximum
- Passivated Surface for Reliability and Uniformity
- TO-18 Hermetically Sealed Metal Package

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Off-State and Reverse Voltage	MCR201	V_{DRM}	Volts
	MCR202	V_{RRM}	
	MCR203	60	
	MCR204	100	
	MCR205	150	
	MCR206	200	
RMS On-State Current (All Conduction Angles)(See Figs. 4 & 5)	$I_T(\text{RMS})$	0.5	Amp
Peak Non-Repetitive Forward Surge Current (1/2 cycle, Sine Wave, 60 Hz)	I_{TSM}	6.0	Amp
Circuit Fusing Considerations, ($t = 1.0$ to 8.3 ms)	I^2t	0.15	A^2s
Peak Forward Gate Power	P_{GM}	0.1	Watt
Average Forward Gate Power	$P_{GF(AV)}$	0.01	Watt
Peak Forward Gate Current (300 μ s, 120 PPS)	I_{GFM}	1.0	Amp
Peak Reverse Gate Voltage	V_{GRM}	4.0	Volts
Operating Junction Temperature Range @ Rated V_{RRM} and V_{DRM}	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	150	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	400	$^\circ\text{C}/\text{W}$

♦ Annular Semiconductor Patented by Motorola Inc.

SILICON CONTROLLED RECTIFIERS

0.5 AMPERE RMS
15–200 VOLTS



STYLE 6*
PIN 1. CATHODE
2. GATE
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.406	0.533	0.016	0.021
E	—	0.762	—	0.030
F	0.406	0.483	0.016	0.019
G	2.54	BSC	0.100	BSC
H	0.914	1.17	0.036	0.046
J	0.711	1.22	0.028	0.048
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	—	45 $^\circ$ BSC	—	45 $^\circ$ BSC
N	—	1.27 BSC	—	0.050 BSC
P	—	1.27	—	0.050

All JEDEC notes and dimensions apply.

CASE 22-03
(TO-18)

MCR201 thru MCR206

ELECTRICAL CHARACTERISTICS (R_{GK} = 1000 Ohms)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Current (Rated V _{DRM} @ T _C = 125°C)	I _{DRM}	—	100	μA
Peak Reverse Blocking Current (Rated V _{RRM} @ T _C = 125°C)	I _{RRM}	—	100	μA
Peak On-State Voltage (I _{TM} = 1.2 A peak, I _{mS} , Duty Cycle < 1%)	V _{TM}	—	1.7	Volts
Gate Trigger Current (Continuous dc) (Note 1) (Anode Voltage = 7.0 Vdc, R _L = 100 Ohms)	I _{GT}	—	200 350	μA
Gate Trigger Voltage (Continuous dc) (Anode Voltage = 7.0 Vdc, R _L = 100 Ohms)	V _{GT}	—	0.8 1.2	Volts
Holding Current (Anode Voltage = 7.0 Vdc, initiating current = 20 mA)	I _H	—	5.0 10	mA

1. R_{GK} current is not included in measurement.

FIGURE 1 – CURRENT DERATING
(REFERENCE: CASE TEMPERATURE)




FIGURE 2 – POWER DISSIPATION




FIGURE 3 – FORWARD VOLTAGE




FIGURE 4 – SURGE RATINGS




FIGURE 5 – CURRENT DERATING
(REFERENCE: AMBIENT TEMPERATURE)





FIGURE 6 – THERMAL RESPONSE



7

TYPICAL CHARACTERISTICS

FIGURE 7 – GATE TRIGGER VOLTAGE




FIGURE 8 – GATE TRIGGER CURRENT





FIGURE 9 – HOLDING CURRENT



MCR729-5 thru MCR729-10



REVERSE BLOCKING TRIODE THYRISTOR

... fast switching, high-voltage Silicon Controlled Rectifiers especially designed for pulse modulator applications in radar and other similar equipment.

- High-Voltage: $V_{DRM} = 300$ to 800 Volts
- Turn-On Times: in Nanosecond Range
- Repetitive Pulse Current to 100 Amps
- Stable Switching Characteristics Over an Operating Temperature Range From -65 to $+105^{\circ}\text{C}$
- Pulse Repetition Rates as High as $10,000$ pps

MAXIMUM RATINGS ($T_J = 105^{\circ}\text{C}$ unless otherwise noted)



Characteristic	Symbol	Value	Unit
Peak Repetitive Forward Blocking Voltage*(1) MCR729-5 -6 -7 -8 -9 -10	V_{DRM}	300	Volts
		400	
		500	
		600	
		700	
		800	
Peak Repetitive Reverse Blocking Voltage (1)	V_{RRM}	50	Volts
Forward Current RMS	$I_T(\text{RMS})$	5	Amps
Average Forward Power	$P_F(\text{AV})$	5	Watts
Peak Repetitive On-State Control ($PW = 10 \mu\text{s}$)	I_{TRM}	100	Amps
Peak Forward Gate Power	P_{GFM}	20	Watts
Average Forward Gate Power	$P_{GF(\text{AV})}$	1	Watt
Peak Forward Gate Current	I_{GFM}	5	Amps
Peak Forward Gate Voltage	V_{GFM}	10	Volts
Peak Reverse Gate Voltage	V_{GRM}	10	Volts
Operating Junction Temperature Range	T_J	-65 to $+105$	$^{\circ}\text{C}$
Storage Temperature Range	T_{stg}	-65 to $+150$	$^{\circ}\text{C}$
Stud Torque		15	in/lb

*Characterized for unilateral applications where reverse blocking capability is not important. Higher V_{ROM} rated units available on request.

(1) Ratings apply for zero or negative gate voltages. Devices shall not have a positive bias to the gate concurrently with a negative potential on the anode. Devices should not be tested with a constant current source for forward and reverse blocking voltages such that the applied voltage exceeds the ratings.

SILICON CONTROLLED RECTIFIERS

5 AMPERES RMS
300-800 VOLTS



NOTE:
1. ALL RULES & NOTES ASSOCIATED WITH REFERENCED TO-64 OUTLINE SHALL APPLY.
STYLE 1.
PIN 1. CATHODE
2. GATE
STUD - ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	7.62	10.16	0.300	0.400
E	1.52	4.45	0.060	0.175
F	2.03	3.45	0.080	0.136
G	0.33	-	0.013	-
H	-	1.98	-	0.078
J	10.16	11.51	0.400	0.453
K	17.78	21.72	0.700	0.855
N	-	10.77	-	0.424
P	4.14	4.80	0.163	0.189
Q	1.02	1.91	0.040	0.075
R	10.16	-	0.400	-
S	4.212	4.310	0.1658	0.1697
T	1.52	-	0.060	-

CASE 63-03

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$, $T_C = 105^\circ\text{C}$, gate open)	I_{DRM}	—	0.2	2	mA
Gate Trigger Current (Continuous dc) ($V_D = 7 \text{ Vdc}$, $R_L = 100 \text{ ohms}$)	I_{GT}	—	10	50	mA _{dc}
Gate Trigger Voltage (Continuous dc) ($V_D = 7 \text{ Vdc}$, $R_L = 100 \text{ ohms}$)	V_{GT}	—	0.8	1.5	Volts
Holding Current ($V_D = 7 \text{ Vdc}$, gate open)	I_H	3	15	—	mA
Forward On Voltage ($I_{TM} = 5 \text{ A}$, $PW < 1 \text{ ms}$, Duty Cycle $< 1\%$)	V_{TM}	—	—	2.6	Volts
Dynamic Forward On Voltage (0.5 μs after 50% pt, $I_G = 200 \text{ mA}$, $V_D = \text{Rated } V_{DRM}$, $I_F(\text{pulse}) = 30 \text{ Amps}$)	v_{TM}	—	15	25	Volts
Turn-On Time ($t_d + t_r$) ($I_G = 200 \text{ mA}$, $V_D = \text{Rated } V_{DRM}$) ($i_{TM} = 30 \text{ Amps peak}$) ($i_{TM} = 100 \text{ Amps peak}$)	t_{on}	—	200 400	—	ns
Turn-On Time Variation ($T_C = +25^\circ\text{C}$ to $+105^\circ\text{C}$ and -65°C to $+25^\circ\text{C}$, $i_{TM} = 30 \text{ A}$)	t_{on}	—	±500	—	ns
Pulse Turn-Off Time ($i_F(\text{pulse}) = 30 \text{ Amps}$, $I_{\text{reverse}} = 0$) (Inductive charging circuit)	t_{rec}	—	15	—	μs
Forward Voltage Application Rate (Linear Rate of Rise) ($V_D = \text{Rated } V_{DRM}$, gate open, $T_C = 105^\circ\text{C}$)	dv/dt	50	—	—	$\text{V}/\mu\text{s}$
Thermal Resistance (Junction to Case)	θ_{JC}	—	—	4	$^\circ\text{C}/\text{W}$

MCR1718-5 thru MCR1718-8

REVERSE BLOCKING TRIODE THYRISTOR

... fast switching, high-voltage thyristors especially designed for pulse modulator applications.

- High-Voltage Capability from 300 to 600 Volts
- Repetitive Pulse Current to 1000 Amp
- Pulse Repetition as High as 4000 pps
- Current Application Rate as High as 1000 A/ μ s

SILICON CONTROLLED RECTIFIER

25 AMPERES RMS
300 thru 600 VOLTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward or Reverse Blocking Voltage * MCR1718-5 -6 -7 -8	V_{DRM} V_{RRM}	300 400 500 600	Volts
Peak Reverse Blocking Voltage (Transient) (Non-Recurent 5 ms (max)) MCR1718-5 -6 -7 -8	V_{RSM}	400 500 600 700	Volts
Forward Current RMS	$I_T(RMS)$	25	Amp
Peak Forward Surge Current (1-10 μ s Pulse Width)	I_{TSM}	1000	Amp
Current Application Rate (up to 1000 A peak)	di/dt	1000	A/ μ s
Circuit Fusing ($T_J = -65$ to $+125^\circ C$; $t \leq 1.0$ ms)	I^2t	250	A^2s
Dynamic Average Power ($T_C = 65^\circ C$)	$P_{F(AV)}$	30	Watts
Peak Gate Power - Forward	P_{GM}	20	Watts
Average Gate Power - Forward	$P_{G(AV)}$	1.0	Watt
Peak Gate Current - Forward	I_{GM}	5.0	Amp
Peak Gate Voltage	V_{GM}	10	Volts
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ C$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ C$
Stud Torque		30	in.-lb

* V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage.
Ratings apply for zero or negative gate voltage.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ C/W$



STYLE 1:
PIN 1. CATHODE
2. GATE
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65	REF	0.065	REF
T	12.73	12.83	0.501	0.505

CASE 263-03

MCR1718-5 thru MCR1718-8

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Units
Peak Forward Blocking Current (V _D = Rated V _{DRM} with gate open, T _J = 125°C)	I _{DRM}	–	–	8.0	mA
Peak Reverse Blocking Current (V _D = Rated V _{RPM} with gate open, T _J = 125°C)	I _{RPM}	–	–	8.0	mA
Forward "On" Voltage (I _{TM} = 25 Adc)	V _{TM}	–	1.1	1.3	Volts
Dynamic Forward On Voltage (I _{GT} = 500 mA, I _{pulse} = 500 Amps) (1.0 μs after start (10% pt.) of I _{pulse}) (5.0 μs after start (10% pt.) of I _{pulse})	V _{TM}	– –	30 5.0	– –	
Gate Trigger Current (Continuous dc) (V _D = 7Vdc, R _L = 50Ω)	I _{GT}	–	10	50	mA
Gate Trigger Voltage (Continuous dc) (V _D = 7 Vdc, R _L = 50 Ohms) (V _D = Rated V _{DRM} , R _L = 50 Ohms, T _J = 125°C)	V _{GT} V _{GD}	– 0.25	0.8 –	1.5 –	Volts
Holding Current (V _D = 7.0 Vdc, Gate Open) (V _D = 7.0 Vdc, Gate Open, T _J = 125°C)	I _H	5.0 –	15 6.0	– –	mA
Circuit Commutated Turn-Off Time (I _F = 500 A, I _R = 10 A, dv/dt = 20 V/μs V _D = Rated V _{DRM} , V _R = Rated V _{RPM}) (Conductive Charging Circuit – Circuit dependent)	t _q	–	20	–	μs
Critical Exponential Rate of Rise (Gate Open, T _J = 125°C, V _D = Rated V _{DRM})	dv/dt	–	.100	–	V/μs

(1) V_{DRM} for all types can be supplied on a continuous dc basis without incurring damage.
Ratings apply for zero or negative gate voltage.

MCR1906-1 thru MCR1906-6



REVERSE BLOCKING TRIODE THYRISTORS

These devices are glassivated planar construction designed for applications in control systems and sensing circuits where low-level gating and holding characteristics are necessary.



- Low-Level Gate Characteristics –
 $I_{GT} = 1.0 \text{ mA (Max) @ } T_C = 25^\circ\text{C}$
- Low Holding Current – $I_H = 5.0 \text{ mA (Max) @ } T_C = 25^\circ\text{C}$
- Glass-to-Metal Bond for Maximum Hermetic Seal

MAXIMUM RATINGS ($T_J = 100^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
Repetitive Peak Reverse Blocking Voltage	V_{RRM}	25	Volts
MCR1906-1		50	
MCR1906-2		100	
MCR1906-3		200	
MCR1906-4		300	
MCR1906-5		400	
MCR1906-6		500	
MCR1906-7		600	
MCR1906-8			
RMS On-State Current (All Conduction Angles)	$I_T(\text{RMS})$	1.6	Amp
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz, $T_J = -40$ to $+110^\circ\text{C}$) Preceded and followed by rated current and voltage	I_{TSM}	15	Amp
Peak Gate Power	P_{GM}	0.1	Watt
Average Gate Power	$P_{GF(AV)}$	0.01	Watt
Peak Gate Current	I_{GM}	0.1	Amp
Peak Gate Voltage	V_{GM}	6.0	Volt
Operating Junction Temperature Range	T_J	-65 to +110	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Lead Solder Temperature ($> 1/16''$ From Case, 10 s max.)	-	+230	$^\circ\text{C}$

SILICON CONTROLLED RECTIFIERS

1.6 AMPERES RMS
25 thru 400 VOLTS



STYLE 3
PIN 1 CATHODE
2 GATE
3 ANODE (CONNECTED TO CASE)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.405	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	-	0.500	-
L	6.35	-	0.250	-
M	45 ⁹ NOM	45 ⁹ NOM	-	-
P	-	1.27	-	0.050
Q	90 ⁹ NOM	90 ⁹ NOM	-	-
R	2.54	-	0.100	-

All JEDEC dimensions and notes apply

CASE 79-02
TO 39

MCR1906-1 thru MCR1906-6

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	MJ13335 MJ13334 MJ13333 MJ13332	V _{CEO(sus)}	500 450 400 350	— — — —	Vdc	
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		I _{CEV}	— —	— —	mAdc	
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	—	mAdc	
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)		I _{EBO}	—	—	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	IS/b	See Figure 12				
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13				
ON CHARACTERISTICS (1)						
DC Current Gain (I _C = 5.0 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	10	—	60	—	
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2.0 Adc) (I _C = 20 Adc, I _B = 6.7 Adc) (I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	1.8 5.0 2.4	Vdc	
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2.0 Adc) (I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	1.8 1.8	Vdc	
DYNAMIC CHARACTERISTICS						
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	125	—	500	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 10 A, I _{B1} = 2.0 A, V _{BE(off)} = 5.0 Vdc, t _p = 10 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.02	0.1	μs
Rise Time		t _r	—	0.3	0.7	μs
Storage Time		t _s	—	1.6	4.0	μs
Fall Time		t _f	—	0.3	0.7	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 10 A(pk), V _{clamp} = 250 Vdc, I _{B1} = 2.0 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _{sv}	—	2.5	5.0	μs
Crossover Time		t _c	—	0.8	2.0	μs
Storage Time	(I _C = 10 A(pk), V _{clamp} = 250 Vdc, I _{B1} = 2.0 A, V _{BE(off)} = 5 Vdc, T _C = 25°C)	t _{sv}	—	1.8	—	μs
Crossover Time		t _c	—	0.4	—	μs
Fall Time		t _{fi}	—	0.2	—	μs

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.



MCR3818-1 thru MCR3818-10

MCR3918-1 thru MCR3918-10



REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Supplied in Either Pressfit or Stud Package
- High Surge Current Rating - $I_{TSM} = 240$ Amp
- Low On-State Voltage - 1.2 V (Typ) @ $I_{TM} = 20$ Amp
- Practical Level Triggering and Holding Characteristics - 40 mA (Max) and 50 mA (Max) @ $T_C = 25^\circ\text{C}$

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Voltage (1) MCR3818, MCR3918 - 1	V_{DRM}	25	Volts
		50	
	V_{RRM}	100	
		200	
		300	
		400	
		500	
		600	
		700	
		800	
Non-Repetitive Reverse Blocking Voltage MCR3818, MCR3918 - 1	V_{RSM}	35	Volts
		75	
		150	
		300	
		400	
		500	
		600	
		700	
		800	
		900	
On-State Current RMS	$I_T(\text{RMS})$	20	Amp
Average On-State Current ($T_C = 67^\circ\text{C}$)	$I_T(\text{AV})$	13	Amp
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$, $t \leq 8.3$ ms)	I^2t	235	A^2s
Peak Non-Repetitive Surge Current (One cycle, 60 Hz, $T_J = -40$ to $+100^\circ\text{C}$)	I_{TSM}	240	Amp
Peak Gate Power (Maximum Pulse Width = $10 \mu\text{s}$)	P_{GM}	5.0	Watts
Average Gate Power	$P_{G(\text{AV})}$	0.5	Watt
Peak Forward Gate Current (Maximum Pulse Width = $10 \mu\text{s}$)	I_{GM}	2.0	Amp
Peak Gate Voltage	V_{GM}	10	Volts
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Stud Torque		30	in. lb.


THERMAL CHARACTERISTICS

Characteristic	Symbol	Typ	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	1.5	$^\circ\text{C/W}$
		1.1	1.6	


(1) See note on page 2.

SILICON CONTROLLED RECTIFIER

20 AMPERES RMS
25-800 VOLTS




MCR3818 SERIES



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.93	0.501	0.505
B	11.91	12.06	0.469	0.475
C	2.39	2.65	0.094	0.104
E	2.54		0.100	
F	0.89	2.16	0.035	0.085
J	2.04	2.46	0.080	0.097
K		20.32		0.800
N		12.95		0.510
Q	1.65	4.06	0.065	0.160

CASE 174-03

MCR3918 SERIES



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.28	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
R	1.65	REF	0.065	REF
T	12.70	12.83	0.500	0.505

CASE 175-02

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Peak Forward Blocking Current (V _D = Rated V _{DRM} @ T _J = 100°C, gate open)	I _{DRM}	—	5.0	mA
Peak Reverse Blocking Current (V _R = Rated V _{RRM} @ T _J = 100°C, gate open)	I _{RRM}	—	5.0	mA
Gate Trigger Current (Continuous dc) (2) (V _D = 7.0 Vdc, R _L = 100 Ω) (V _D = 7.0 Vdc, R _L = 100 Ω, T _C = -40°C)	I _{GT}	— —	40 75	mA
Gate Trigger Voltage (Continuous dc) (V _D = 7.0 Vdc, gate open) (V _D = 7.0 Vdc, R _L = 100 Ω, T _C = -40°C) (V _D = Rated V _{DRM} , R _L = 100 Ω, T _J = 100°C)	V _{GT}	— — 0.2	1.5 2.5 —	Volts
Peak On-State Voltage (Pulse Width = 1.0 ms max, duty cycle ≤ 1%) (I _{TM} = 20 A) (I _{TM} = 41 A)	V _{TM}	— —	1.5 1.7	Volts
Holding Current (V _D = 7.0 Vdc, gate open) (V _D = 7.0 Vdc, gate open, T _C = -40°C)	I _H	— —	50 90	mA
Gate Controlled Turn-On Time (t _d + t _r) (I _{TM} = 20 A, I _{GT} = 40 mAdc, V _D = Rated V _{DRM})	t _{gt}	Typical		μs
		1.0		
Circuit Commutated Turn-Off Time (I _{TM} = 10 A, I _R = 10 A) (I _{TM} = 10 A, I _R = 10 A, T _J = 100°C) (V _D = V _{DRM} = rated voltage) (dv/dt = 30 V/μs)	t _q	20 30		μs
Critical Rate of Rise of Off-State Voltage (V _D = Rated V _{DRM} , Exponential Wave Form, Gate open, T _J = 100°C)	dv/dt	50		V/μs

(1) V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. These devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.



EFFECT OF TEMPERATURE UPON TYPICAL TRIGGER CHARACTERISTICS

FIGURE 1 – GATE TRIGGER CURRENT





FIGURE 2 – GATE TRIGGER VOLTAGE



MAXIMUM ALLOWABLE NON-REPETITIVE SURGE CURRENT

FIGURE 3 – 60 Hz SURGES




FIGURE 4 – SUB-CYCLE SURGES




FIGURE 5 – GATE TRIGGER CHARACTERISTICS





FIGURE 6 – EFFECT OF TEMPERATURE ON TYPICAL HOLDING CURRENT



7

DERATING AND DISSIPATION FOR RESISTIVE AND INDUCTIVE LOADS (f = 60 to 400 Hz, SINE WAVE)

FIGURE 7 - AVERAGE CURRENT DERATING




FIGURE 8 - ON-STATE POWER DISSIPATION




FIGURE 9 - ON-STATE CHARACTERISTICS




FIGURE 10 - TYPICAL THERMAL RESISTANCE OF PLATES





FIGURE 11 - MOUNTING DETAILS FOR PRESSFIT THYRISTORS



The hole edge must be chamfered as shown to prevent shearing off the knurled edge of the rectifier during press-in. The pressing force should be applied evenly on the shoulder ring to avoid tilting or canting of the rectifier case in the hole during the pressing operation. Also, the use of a thermal joint compound will be of considerable aid. The pressing force will vary from 250 to 1000 pounds, depending upon the heat sink material. Recommended hardnesses are: copper - less than 50 on the Rockwell F scale; aluminum - less than 65 on the Brinell scale. A heat sink as thin as 1/8" may be used, but the interface thermal resistance will increase in proportion to the reduction of contact area. A thin chassis requires the addition of a back-up plate.



MCR3835-1 thru MCR3835-10 MCR3935-1 thru MCR3935-10

REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current — $I_{TSM} = 350$ Amp
- Low Forward "On" Voltage — 1.2 V (Typ) @ $I_{TM} = 35$ Amp
- Practical Level Triggering and Holding Characteristics — 10 mA (Typ) @ $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit or Stud Package
- Glass Passivated Junctions for Maximum Reliability

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Peak Repetitive Forward and Reverse Blocking Voltage	$V_{DRM(1)}$ V_{RRM}	25 50 100 200 300 400 500 600 700 800	Volts	
				MCR3835
				MCR3935
				MCR3835
				MCR3935
				MCR3835
				MCR3935
				MCR3835
				MCR3935
				MCR3935
Peak Non-Repetitive Reverse Blocking Voltage ($t \leq 5.0$ ms)	V_{RSM}	35 75 150 300 400 500 600 700 800 900	Volts	
Forward Current RMS	$I_T(\text{RMS})$	35	Amp	
Peak Surge Current (One cycle, 60 Hz) ($T_J = -40$ to $+100^\circ\text{C}$)	I_{TSM}	350	Amp	
Circuit Fusing ($T_J = -40$ to $+100^\circ\text{C}$) ($t = 1.0$ to 8.3 ms)	I^2t	510	A^2s	
Peak Gate Power	P_{GFM}	5.0	Watts	
Average Gate Power	$P_{GF(AV)}$	0.5	Watt	
Peak Forward Gate Current	I_{GFM}	2.0	Amp	
Peak Gate Voltage — Forward	V_{GFM}	10	Volts	
Reverse	V_{GRM}	10	Volts	
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$	
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$	
Stud Torque	—	30	in. lb.	
THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.2 1.3	$^\circ\text{C}/\text{W}$	
MCR3835				
MCR3935				


- (1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

SILICON CONTROLLED RECTIFIER

35 AMPERES RMS
25–800 VOLTS




CASE 174-03
MCR3835 Series



CASE 175-02
MCR3935 Series

7


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.75	12.93	0.501	0.506
B	11.81	12.06	0.465	0.475
C	8.99	9.65	0.350	0.380
E	2.54	—	0.100	—
F	0.89	2.16	0.035	0.085
J	2.04	2.46	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
Q	1.65	4.06	0.065	0.160



CASE 174-03

STYLE 1
TERM. 1 GATE
2 CATHODE
3 ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.29 REF	—	0.090 REF	—
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
R	1.65 REF	—	0.065 REF	—
T	12.70	12.83	0.500	0.505



CASE 175-02

STYLE 1
TERM. 1 CATHODE
2 GATE
STUD. ANODE

MCR3835-1 thru MCR3835-1/MCR3935-1 thru MCR3935-10

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}$, with gate open, $T_J = 100^\circ\text{C}$)	I_{DRM}	—	1.0	5.0	mA
Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}$, with gate open, $T_J = 100^\circ\text{C}$)	I_{RRM}	—	1.0	5.0	mA
Forward "On" Voltage ($I_{TM} = 35 \text{ A Peak}$)	V_{TM}	—	1.2	1.5	Volts
Gate Trigger Current (Continuous dc) ($V_D = 7.0 \text{ V}$, $R_L = 100 \Omega$)	I_{GT}	—	10	40	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 7.0 \text{ V}$, $R_L = 100 \Omega$)	V_{GT}	—	0.7	1.5	Volts
($V_D = \text{Rated } V_{DRM}$, $R_L = 100 \Omega$, $T_J = 100^\circ\text{C}$)	V_{GD}	0.2	—	—	
Holding Current ($V_D = 7.0 \text{ V}$, gate open)	I_H	—	10	50	mA
Turn-On Time ($t_d + t_r$) ($I_{TM} = 35 \text{ A dc}$, $I_{GT} = 40 \text{ mAdc}$)	t_{on}	—	1.0	—	μs
Turn-Off Time ($I_{TM} = 10 \text{ A}$, $I_R = 10 \text{ A}$)	t_q	—	20	—	μs
($I_{TM} = 10 \text{ A}$, $I_R = 10 \text{ A}$, $T_J = 100^\circ\text{C}$)		—	30	—	
Forward Voltage Application Rate ($V_D = \text{Rated } V_{DRM}$, $T_J = 100^\circ\text{C}$)	dv/dt	—	50	—	$\text{V}/\mu\text{s}$

(1) V_{DRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices should not be tested with a constant current source for forward or reverse blocking capability such that the voltage applied exceeds the rated blocking voltage.

FIGURE 1 – CURRENT DERATING




FIGURE 2 – TYPICAL POWER DISSIPATION




FIGURE 3 – TYPICAL GATE TRIGGER CURRENT





FIGURE 4 – TYPICAL GATE TRIGGER VOLTAGE



MOC3010 MOC3011

OPTICALLY ISOLATED TRIAC DRIVER

These devices consist of a gallium-arsenide infrared emitting diode, optically coupled to a silicon bilateral switch and are designed for applications requiring isolated triac triggering, low-current isolated ac switching, high electrical isolation (to 7500 V peak), high detector standoff voltage, small size, and low cost.

- UL Recognized File Number 54915

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
INFRARED EMITTING DIODE MAXIMUM RATINGS			
Reverse Voltage	V_R	3.0	Volts
Forward Current – Continuous	I_F	50	mA
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Negligible Power in Transistor Derate above 25°C	P_D	100	mW
		1.33	mW/ $^\circ\text{C}$


OUTPUT DRIVER MAXIMUM RATINGS

Off-State Output Terminal Voltage	V_{DRM}	250	Volts
On-State RMS Current $T_A = 25^\circ\text{C}$ (Full Cycle, 50 to 60 Hz) $T_A = 70^\circ\text{C}$	$I_{T(RMS)}$	100 50	mA mA
Peak Nonrepetitive Surge Current (PW = 10 ms, DC = 10%)	I_{TSM}	1.2	A
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	300	mW
		4.0	mW/ $^\circ\text{C}$



TOTAL DEVICE MAXIMUM RATINGS

Isolation Surge Voltage (1) (Peak ac Voltage, 60 Hz, 5 Second Duration)	V_{ISO}	7500	Vac
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	330	mW
		4.4	mW/ $^\circ\text{C}$
Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Ambient Operating Temperature Range	T_A	-40 to +70	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$
Soldering Temperature (10 s)	–	260	$^\circ\text{C}$

(1) Isolation surge voltage, V_{ISO} , is an internal device dielectric breakdown rating.



OPTICALLY ISOLATED TRIAC DRIVER



NOTES:

- LEADS WITHIN 0.25 mm (0.010) DIAMETER OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.13	8.89	0.320	0.350
B	1.27	2.03	0.050	0.080
C	2.92	5.08	0.115	0.200
D	0.41	0.51	0.016	0.020
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100	BSC
H	1.02	2.16	0.040	0.085
J	0.20	0.30	-0.008	0.012
K	2.54	3.81	0.100	0.150
L	7.62	BSC	0.300	BSC
M	0.0	15.0	0.0	15.0
N	0.38	2.54	0.015	0.100
P	0.51	0.97	0.032	0.038
R	6.10	6.60	0.240	0.260

CASE 730

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit		
LED CHARACTERISTICS							
Reverse Leakage Current ($V_R = 3.0\text{ V}$)	I_R	—	0.05	100	μA		
Forward Voltage ($I_F = 10\text{ mA}$)	V_F	—	1.2	1.5	Volts		
DETECTOR CHARACTERISTICS ($I_F = 0$ unless otherwise noted)							
Peak Blocking Current, Either Direction (Rated V_{DRM} , Note 1)	I_{DRM}	—	10	100	nA		
Peak On-State Voltage, Either Direction ($I_{TM} = 100\text{ mA Peak}$)	V_{TM}	—	2.5	3.0	Volts		
Critical Rate of Rise of Off-State Voltage, Figure 3	dv/dt	—	2.0	—	$\text{V}/\mu\text{s}$		
Critical Rate of Rise of Commutation Voltage, Figure 3 ($I_{load} = 15\text{ mA}$)	dv/dt	—	0.15	—	$\text{V}/\mu\text{s}$		
COUPLED CHARACTERISTICS							
LED Trigger Current, Current Required to Latch Output (Main Terminal Voltage = 3.0 V)			I_{FT}	—	8.0	15	mA
Holding Current, Either Direction			I_H	—	100	—	μA

- Note 1. Test voltage must be applied within dv/dt rating.
 2. Additional information on the use of the MOC3010/3011 is available in Application Note AN-780.

TYPICAL ELECTRICAL CHARACTERISTICS
 $T_A = 25^\circ\text{C}$

FIGURE 1 – ON-STATE CHARACTERISTICS





FIGURE 2 – TRIGGER CURRENT versus TEMPERATURE



MOC3010, MOC3011

FIGURE 3 – dv/dt TEST CIRCUIT




FIGURE 4 – dv/dt versus LOAD RESISTANCE




FIGURE 5 – dv/dt versus TEMPERATURE




FIGURE 6 – COMMUTATING dv/dt versus FREQUENCY




FIGURE 7 – MAXIMUM NONREPETITIVE SURGE CURRENT




FIGURE 8 – LAMP DRIVER APPLICATION




FIGURE 9 – RESISTIVE LOAD






FIGURE 10 – INDUCTIVE LOAD



R, C1, C2 Values Depend upon Load Condition.

MPU131 MPU132 MPU133





SILICON PROGRAMMABLE UNIUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as R_{BB} , η , I_V , and I_P by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. The MPU131, MPU132 and MPU133 may also be used in special thyristor applications due to the availability of an anode gate. Supplied in an inexpensive TO-92 plastic package for high-volume requirements, this package is readily adaptable for use in automatic insertion equipment.

- Programmable — R_{BB} , η , I_V and I_P .
- Low On-State Voltage — 1.5 Volts Maximum @ $I_F = 50$ mA
- Low Gate to Anode Leakage Current — 5.0 nA Maximum
- High Peak Output Voltage — 11 Volts Typical
- Low Offset Voltage — 0.35 Volt Typical ($R_G = 10$ k ohms)

PROGRAMMABLE UNIUNCTION TRANSISTORS



STYLE 10-
PIN 1. CATHODE
2. GATE
3. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.
CASE 29-02

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Dissipation Derate Above 25°C	P_F $1/\theta_{JA}$	375 5.0	mW mW/°C
DC Forward Anode Current Derate Above 25°C	I_T	200 2.67	mA mA/°C
DC Gate Current	I_G	±20	mA
Repetitive Peak Forward Current 100 μ s Pulse Width, 1.0% Duty Cycle 20 μ s Pulse Width, 1.0% Duty Cycle	I_{TRM}	1.0 2.0	Amp Amp
Non-Repetitive Peak Forward Current 10 μ s Pulse Width	I_{TSM}	5.0	Amp
Gate to Cathode Forward Voltage	V_{GKF}	40	Volt
Gate to Cathode Reverse Voltage	V_{GKR}	5.0	Volt
Gate to Anode Reverse Voltage	V_{GAR}	40	Volt
Anode to Cathode Voltage (1)	V_{AK}	±40	Volt
Operating Junction Temperature Range	T_{Jg}	-50 to +100	°C
Storage Temperature Range	T_{stg}	-65 to +150	°C


(1) Anode positive, $R_{GK} = 1$ k ohm
Anode negative, $R_{GK} =$ open

MPU131, MPU132, MPU133


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Figure	Symbol	Min	Typ	Max	Unit		
Peak Current ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$)	MPU131	I_p	—	1.25	2.0	μA		
	MPU132		—	0.19	0.30			
	MPU133		—	0.08	0.15			
	($V_S = 10\text{ Vdc}$, $R_G = 10\text{ k ohms}$)		MPU131	—	4.0		5.0	
			MPU132	—	1.20		2.0	
MPU133	—	0.70	1.0					
Offset Voltage ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$)	MPU131	1	V_T	0.2	0.70	1.6	Volts	
	MPU132			0.2	0.50	0.6		
	MPU133			0.2	0.40	0.6		
				($V_S = 10\text{ Vdc}$, $R_G = 10\text{ k ohms}$) (All Types)	0.2	0.35		0.6
Valley Current ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$)	MPU131, 132	1,4,5,	I_V	—	18	50	μA	
				MPU133	—	18		25
				MPU131	70	270		—
	MPU132, 133				50	270		—
	Gate to Anode Leakage Current ($V_S = 40\text{ Vdc}$, $T_A = 25^\circ\text{C}$, Cathode Open)			—	I_{GAO}	—		1.0
Gate to Cathode Leakage Current ($V_S = 40\text{ Vdc}$, Anode to Cathode Shorted)	—	I_{GKS}	—	5.0	50	nA dc		
Forward Voltage ($I_F = 50\text{ mA Peak}$)	1,6	V_F	—	0.8	1.5	Volts		
Peak Output Voltage ($V_B = 20\text{ Vdc}$, $C_C = 0.2\ \mu\text{F}$)	3,7	V_O	6.0	11	—	Volts		
Pulse Voltage Rise Time ($V_B = 20\text{ Vdc}$, $C_C = 0.2\ \mu\text{F}$)	3	t_r	—	40	80	ns		


FIGURE 1 – ELECTRICAL CHARACTERIZATION



1A – Programmable Unijunction with "Program" Resistors R1 and R2



1B – Equivalent Test Circuit for Figure 1A used for electrical characteristics testing (also see Figure 2)



1C – Electrical Characteristics

FIGURE 2 – PEAK CURRENT (I_p) TEST CIRCUIT





FIGURE 3 – V_O AND t_r TEST CIRCUIT



TYPICAL VALLEY CURRENT BEHAVIOR

FIGURE 4 – EFFECT OF SUPPLY VOLTAGE




FIGURE 5 – EFFECT OF TEMPERATURE




FIGURE 6 – FORWARD VOLTAGE




FIGURE 7 – PEAK OUTPUT VOLTAGE








FIGURE 8 – STANDARD UNIUNION COMPARED TO PROGRAMMABLE UNIUNION




Circuit Symbol




Circuit Symbol



Equivalent Circuit with External "Program" Resistors R_1 and R_2



Typical Application



Typical Application

7

TYPICAL PEAK CURRENT BEHAVIOR

MPU131

FIGURE 9 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 10 – EFFECT OF TEMPERATURE AND R_G



MPU132

FIGURE 11 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 12 – EFFECT OF TEMPERATURE AND R_G



MPU133

FIGURE 13 – EFFECT OF SUPPLY VOLTAGE AND R_G






FIGURE 14 – EFFECT OF TEMPERATURE AND R_G



MPU6027

MPU6028





SILICON PROGRAMMABLE UNIJUNCTION TRANSISTORS

... designed to enable the engineer to "program" unijunction characteristics such as R_{BB} , η , I_V , and I_P by merely selecting two resistor values. Application includes thyristor-trigger, oscillator, pulse and timing circuits. These devices may also be used in special thyristor applications due to the availability of an anode gate. Supplied in an inexpensive TO-92 plastic package for high-volume requirements, this package is readily adaptable for use in automatic insertion equipment.

- Programmable – R_{BB} , η , I_V and I_P .
- Low On-State Voltage – 1.5 Volts Maximum @ $I_F = 50$ mA
- Low Gate to Anode Leakage Current – 10 nA Maximum
- High Peak Output Voltage – 11 Volts Typical
- Low Offset Voltage – 0.35 Volt Typical ($R_G = 10$ k ohms)

PROGRAMMABLE UNIJUNCTION TRANSISTORS



STYLE 16:
PIN 1. ANODE
2. GATE
3. CATHODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02
TO-92

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Dissipation (1) Derate Above 25°C	P_F $1/I_{JA}$	375 5.0	mW mW/°C
DC Forward Anode Current (2) Derate Above 25°C	I_T	200 2.67	mA mA/°C
DC Gate Current	I_G	±50	mA
Repetitive Peak Forward Current 100 μ s Pulse Width, 1.0% Duty Cycle 20 μ s Pulse Width, 1.0% Duty Cycle	I_{TRM}	1.0 2.0	Amp Amp
Non-Repetitive Peak Forward Current 10 μ s Pulse Width	I_{TSM}	5.0	Amp
Gate to Cathode Forward Voltage	V_{GKF}	40	Volt
Gate to Cathode Reverse Voltage	V_{GKR}	-5.0	Volt
Gate to Anode Reverse Voltage (1)	V_{GAR}	40	Volt
Anode to Cathode Voltage	V_{AK}	+40	Volt
Operating Junction Temperature Range	T_J	-50 to +100	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C

(1) Anode positive, $R_{GK} = 1$ k ohm
Anode negative, $R_{GK} = \text{open}$

MPU6027, MPU6028

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Figure	Symbol	Min	Typ	Max	Unit
Peak Current ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$)	MPU6027	I_P	—	1.25	2.0	μA
			MPU6028	—	0.08	0.15
	MPU6027		—	4.0	5.0	
			MPU6028	—	0.70	1.0
Offset Voltage ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$)	MPU6027	V_T	0.2	0.70	1.6	Volts
	MPU6028		0.2	0.50	0.6	
	(Both Types)		0.2	0.35	0.6	
Valley Current ($V_S = 10\text{ Vdc}$, $R_G = 1.0\text{ M}\Omega$)	MPU6027	I_V	—	18	50	μA
			MPU6028	—	18	
	MPU6027		70	270	—	
			MPU6028	25	270	—
Gate to Anode Leakage Current ($V_S = 40\text{ Vdc}$, $T_A = 25^\circ\text{C}$, Cathode Open) ($V_S = 40\text{ Vdc}$, $T_A = 75^\circ\text{C}$, Cathode Open)	—	I_{GAO}	—	1.0 3.0	10 —	nAdc
Gate to Cathode Leakage Current ($V_S = 40\text{ Vdc}$, Anode to Cathode Shorted)	—	I_{GKS}	—	5.0	50	nAdc
Forward Voltage ($I_F = 50\text{ mA Peak}$)	1,6	V_F	—	0.8	1.5	Volts
Peak Output Voltage ($V_B = 20\text{ Vdc}$, $C_C = 0.2\ \mu\text{F}$)	3,7	V_O	6.0	11	—	Volts
Pulse Voltage Rise Time ($V_B = 20\text{ Vdc}$, $C_C = 0.2\ \mu\text{F}$)	3	t_r	—	40	80	ns

FIGURE 1 – ELECTRICAL CHARACTERIZATION




FIGURE 2 – PEAK CURRENT (I_P) TEST CIRCUIT





FIGURE 3 – V_O AND t_r TEST CIRCUIT



TYPICAL VALLEY CURRENT BEHAVIOR








FIGURE 8 – STANDARD UNIJUNCTION COMPARED TO PROGRAMMABLE UNIJUNCTION



TYPICAL PEAK CURRENT BEHAVIOR

MPU6027

FIGURE 9 – EFFECT OF SUPPLY VOLTAGE AND R_G





FIGURE 10 – EFFECT OF TEMPERATURE AND R_G



MPU6028

FIGURE 11 – EFFECT OF SUPPLY VOLTAGE AND R_G






FIGURE 12 – EFFECT OF TEMPERATURE AND R_G



MU10 MU20



SILICON ANNULAR UNIUNJUNCTION TRANSISTORS

... designed for economical, general purpose use in pulse, timing, oscillator and thyristor trigger circuits.

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D	300	mW
RMS Emitter Current	I_e	50	mA
Peak-Pulse Emitter Current**	i_e	1.0	Amp
Emitter Reverse Voltage	V_{EB2}	30	Volts
Interbase Voltage Based upon Power Dissipation at $T_A = 25^\circ\text{C}$	V_{B2B1}	35	Volts
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

*Derate 3.0 mW/ $^\circ\text{C}$ increase in ambient temperature.

**Duty Cycle \leq 1%, PRR = 10 PPS (See Figure 5).

FIGURE 1 - UNIUNJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE






FIGURE 2 - STATIC EMITTER CHARACTERISTICS CURVES



PN UNIUNJUNCTION TRANSISTORS

MU20




NOTE
1. PIN 3 CONNECTED TO CASE.

STYLE 1:
PIN 1: EMITTER
2: BASE 1
3: BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	5.31	5.84	0.209	0.230
B	4.52	4.95	0.178	0.195
C	4.32	5.33	0.170	0.210
D	0.41	0.48	0.016	0.019
G	2.54 TYP 0.100 TYP			
H	0.91	1.17	0.036	0.046
J	0.71	1.22	0.028	0.048
K	12.70	-	0.500	-
M	45 $^\circ$ TYP 45 $^\circ$ TYP			
N	1.27 TYP	-	0.050 TYP	-

CASE 22A-01
(TO-18 Outline
Except for Lead Position)

MU10



STYLE 9:
PIN 1: BASE 1
2: EMITTER
3: BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	2.54 - 0.100			
I	2.41	2.87	0.095	0.105
K	12.70	-	0.500	-
L	6.35	-	0.250	-
M	2.03	2.82	0.080	0.115
P	2.92	-	0.115	-
R	3.43	-	0.135	-
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

CASE 29-02
(TO-92)
Lead Forms 5 and 18
Shown on Next Page

Annular Semiconductors Patented by Motorola Inc.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio* (Test Circuit Figure 4) ($V_{B2B1} = 10\text{ V}$)	η	0.50	—	0.85	—
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$)	r_{BB}	4.0	—	10	$k\Omega$
Emitter Saturation Voltage** ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)	$V_{EB1(sat)}$	—	2.0	—	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)	$I_{B2(mod)}$	—	—	50	mA
Emitter Reverse Current ($V_{EB2} = 30\text{ V}$, $I_{B1} = 0$)	I_{EB20}	—	—	1.0	μA
Peak-Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	I_P	—	—	5.0	μA
Valley-Point Current** ($V_{B2B1} = 20\text{ V}$, $R_{B2} = 100\text{ Ohms}$)	I_V	1.0	—	—	mA
Base-One Peak Pulse Voltage (Test Circuit Figure 3)	V_{OB1}	3.0	—	—	Volts

* η , intrinsic standoff ratio, is defined in terms of the peak-point voltage, V_P , by means of the equation: $V_P = \eta V_{B2B1} + V_F$, where V_F is about 0.45 volt at 25°C @ $I_F = 10\ \mu\text{A}$ and decreases with temperature at about 2.5 mV/ $^\circ\text{C}$. The test circuit is shown in Figure 4. Components R_1 , C_1 , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode D_1 compensates for V_F . To use, the "cal" button is pushed, and R_3 is adjusted to make the current meter, M_1 , read full scale. When the "cal" button is released, the value of η is read directly from the meter, if full scale on the meter reads 1.0.

** Pulse Test: Pulse Width $\approx 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$ to avoid internal heating, which may result in erroneous readings.

FIGURE 3 — V_{OB1} TEST CIRCUIT




FIGURE 4 — η TEST CIRCUIT







FIGURE 5 — PRR TEST CIRCUIT AND WAVEFORM



MU2646




SILICON UNIJUNCTION TRANSISTOR

... designed for use in pulse and timing circuits, sensing circuits and thyristor trigger circuits.

- Low Peak Point Current — 5.0 μ A (Max)
- Low Emitter Reverse Current — 12 μ A (Max)
- Passivated Surface for Reliability and Uniformity
- TO-18 Lead Form Available Upon Request

PN UNIJUNCTION TRANSISTOR




MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	Value	Unit
RMS Emitter Current	$I_E(\text{RMS})$	50	mA
Peak Pulse Emitter Current (2)	i_e	2.0	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage	V_{B2B1}	35	Volts
RMS Power Dissipation @ $T_A = 25^\circ\text{C}$ (1) Derate above 25°C	P_D	300 3.0	mW mW/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +125	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}(3)$	333	$^\circ\text{C}/\text{W}$

- (1) The total power dissipation (available power to Emitter and Base-Two) must be limited by the external circuitry.
- (2) Capacitor discharge — 10 μ F or less, 30 volts or less.
- (3) $R_{\theta JA}$ is measured with the device soldered into a typical printed circuit board.



STYLE 9:
PIN 1 BASE 1
2 EMITTER
3 BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
E	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.
CASE 29-02
TO-92

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio (V _{B2B1} = 10 V) (Note 1)	η	0.56	—	0.75	—
Interbase Resistance (V _{B2B1} = 3.0 V, I _E = 0)	r _{BB}	4.7	7.0	9.1	k Ω
Interbase Resistance Temperature Coefficient (V _{B2B1} = 3.0 V, I _E = 0, T _A = -55°C to +125°C)	α_{rBB}	0.1	—	0.9	%/°C
Emitter Saturation Voltage (V _{B2B1} = 10 V, I _E = 50 mA) (Note 2)	V _{EB1(sat)}	—	3.5	—	Volts
Modulated Interbase Current (V _{B2B1} = 10 V, I _E = 50 mA)	I _{B2(mod)}	—	15	—	mA
Emitter Reverse Current (V _{B2E} = 30 V, I _{B1} = 0)	I _{EB20}	—	0.005	12	μ A
Peak Point Emitter Current (V _{B2B1} = 25 V)	I _P	—	1.0	5.0	μ A
Valley Point Current (V _{B2B1} = 20 V, R _{B2} = 100 ohms) (Note 2)	I _V	4.0	6.0	—	mA
Base-One Peak Pulse Voltage (Note 3, Figure 3)	V _{OB1}	3.0	5.0	—	Volts

Notes

(1) Intrinsic standoff ratio, η , is defined by equation

$$\eta = \frac{V_P - V_{(EB1)}}{V_{B2B1}}$$

Where V_P = Peak Point Emitter Voltage

V_{B2B1} = Interbase Voltage

V_(EB1) = Emitter to Base-One Junction Diode Drop
(≈ 0.5 V @ 10 μ A)

(2) Use pulse techniques: PW \approx 300 μ s, duty cycle \leq 2% to avoid internal heating due to interbase modulation which may result in erroneous readings.

(3) Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1
UNIUNION TRANSISTOR SYMBOL
AND NOMENCLATURE




FIGURE 2
STATIC EMITTER CHARACTERISTIC
CURVES
(Exaggerated to Show Details)






FIGURE 3 - V_{OB1} TEST CIRCUIT
(Typical Relaxation Oscillator)



MU4891 thru MU4894




SILICON PLASTIC UNIJUNCTION TRANSISTORS

... designed for military and industrial use in pulse, timing, triggering, sensing, and oscillator circuits. The annular process provides low leakage current, fast switching and low peak-point currents as well as outstanding reliability and uniformity.

Recommended usage includes:

- Long-time Delay Circuits - MU4894
- Silicon Controlled Rectifier Triggering Circuits - MU4893
- High-frequency Relaxation-Oscillator Circuits - MU4892
- General-Purpose Unijunction Applications - MU4891

PN UNIJUNCTION TRANSISTORS




MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P _D	300	mW
RMS Emitter Current	I _e	50	mA
Peak Pulse Emitter Current**	I _e	1.0**	Amp
Emitter Reverse Voltage	V _{B2E}	30	Volts
Storage Temperature Range	T _{stg}	-65 to +150	°C

*Derate 3.0 mW/°C increase in ambient temperature. Total power dissipation (available power to Emitter and Base-Two) must be limited by external circuitry. Interbase voltage (V_{B2B1}) limited by power dissipation,

$$V_{B2B1} = \sqrt{R_{BB} \cdot P_D}$$

** Capacitance discharge current must fall to 0.37 Amp within 3.0 ms and PRR ≤ 10 PPS.



STYLE 9:

PIN 1 BASE 1
2 EMITTER
3 BASE 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.
CASE 29-02
TO-92

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio ($V_{B2B1} = 10\text{ V}$) Note 1	η	MU4892	0.51	—	0.69
		MU4891, MU4893	0.55	—	0.82
		MU4894	0.74	—	0.86
Interbase Resistance ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$)	R_{BB}	MU4891, MU4892	4.0	7.0	9.1
		MU4893, MU4894	4.0	7.0	12.0
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0\text{ V}$, $I_E = 0$, $T_A = -65^\circ\text{C}$ to $+100^\circ\text{C}$)	αR_{BB}	0.1	—	0.9	%/ $^\circ\text{C}$
Emitter Saturation Voltage ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$) Note 2	$V_{EB1}(\text{sat})$	—	2.5	4.0	Volts
Modulated Interbase Current ($V_{B2B1} = 10\text{ V}$, $I_E = 50\text{ mA}$)	$I_{B2}(\text{mod})$	10	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30\text{ V}$, $I_{B1} = 0$)	I_{EB20}	—	5.0	10	nA
Peak Point Emitter Current ($V_{B2B1} = 25\text{ V}$)	I_p	MU4891	—	0.6	5.0
		MU4892, MU4893	—	0.6	2.0
		MU4894	—	0.6	1.0
Valley Point Current ($V_{B2B1} = 20\text{ V}$, $R_{B2} = 100\text{ Ohms}$) Note 2	I_v	MU4891, MU4893, MU4894	2.0	4.0	—
		MU4892	2.0	3.0	—
Base-One Peak Pulse Voltage (Note 3, Figure 3)	V_{OB1}	3.0	5.0	—	Volts
		6.0	8.0	—	

NOTES

1. Intrinsic standoff ratio.

η is defined by equation:

$$\eta = \frac{V_p - V_{(EB1)}}{V_{B2B1}}$$

Where V_p = Peak Point Emitter Voltage

V_{B2B1} = Interbase Voltage

$V_{(EB1)}$ = Emitter to Base-One Junction Diode Drop
($\sim 0.5\text{ V}$ @ $10\ \mu\text{A}$)

2. Use pulse techniques: $PW \sim 300\ \mu\text{s}$ duty cycle $\leq 2\%$ to avoid internal heating due to interbase modulation which may result in erroneous readings.

3. Base-One Peak Pulse Voltage is measured in circuit of Figure 3. This specification is used to ensure minimum pulse amplitude for applications in SCR firing circuits and other types of pulse circuits.

FIGURE 1 — UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE




FIGURE 2 — STATIC EMITTER CHARACTERISTICS CURVES
(Exaggerated to Show Details)





FIGURE 3 — V_{OB1} TEST CIRCUIT
(Typical Relaxation Oscillator)



S2800 series

REVERSE BLOCKING TRIODE THYRISTORS

... designed primarily for half-wave ac control applications, such as motor controls, heating controls and power supplies; or wherever half-wave silicon gate-controlled, solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Blocking Voltage to 600 Volts

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Reverse Voltage (1) Peak Repetitive Off-State Voltage (1)	V_{RRM} V_{DRM}		Volts
S2800 $\left\{ \begin{array}{l} A \\ B \\ D \\ M \end{array} \right.$		100 200 400 600	
Non-Repetitive Peak Reverse Voltage Non-Repetitive Off-State Voltage	V_{RSM} V_{DSM}		Volts
S2800 $\left\{ \begin{array}{l} A \\ B \\ D \\ M \end{array} \right.$		125 250 500 700	
RMS Forward Current (All Conduction Angles) $T_C = 75^\circ\text{C}$	$I_T(\text{RMS})$	10	Amps
Peak Forward Surge Current (1 Cycle, Sine Wave, 60 Hz, $T_C = 80^\circ\text{C}$)	I_{TSM}	100	Amps
Circuit Fusing Considerations ($T_J = -65$ to $+100^\circ\text{C}$, $t = 1.0$ to 8.3 ms)	I^2t	40	A^2s
Forward Peak Gate Power ($t \leq 10 \mu\text{s}$)	P_{GM}	16	Watts
Forward Average Gate Power	$P_{G(AV)}$	0.5	Watt
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.0	$^\circ\text{C}/\text{W}$

(1) V_{DRM} and V_{RRM} for all types can be applied on a continuous dc basis without incurring damage. Ratings apply for zero or negative gate voltage. Devices shall not have a positive bias applied to the gate concurrently with a negative potential on the anode.

[▲]Trademark of Motorola Inc.

SILICON CONTROLLED RECTIFIERS

10 AMPERES RMS
100-600 VOLTS



PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.65	10.66	0.380	0.420
C	3.55	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H		6.35		0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Forward Blocking Current ($V_D = \text{Rated } V_{DRM}, T_C = 100^{\circ}\text{C}$)	I_{DRM}	—	—	2	mA
Peak Reverse Blocking Current ($V_R = \text{Rated } V_{RRM}, T_C = 100^{\circ}\text{C}$)	I_{RRM}	—	—	2	mA
Instantaneous On-State Voltage ($I_{TM} = 30 \text{ A Peak, Pulse Width} < 1 \text{ ms, Duty Cycle} \leq 2\%$)	V_T	—	1.7	2	Volts
Gate Trigger Current (Continuous dc) ($V_D = 12 \text{ Vdc, } R_L = 30 \text{ Ohms}$)	I_{GT}	—	8	15	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 12 \text{ Vdc, } R_L = 30 \text{ Ohms}$)	V_{GT}	—	0.9	1.5	Volts
Holding Current (Gate Open, $V_D = 12 \text{ Vdc, } I_T = 150 \text{ mA}$)	I_H	—	10	20	mA
Gate Controlled Turn-on Time ($V_D = \text{Rated } V_{DRM}, I_{TM} = 2 \text{ A, } I_{GR} = 80 \text{ mA}$)	t_{gt}	—	1.6	—	μs
Circuit Commutated Turn-Off Time; ($V_D = V_{DRM}, I_{TM} = 2 \text{ A, Pulse Width} = 50 \mu\text{s, } dv/dt = 200 \text{ V}/\mu\text{s, } di/dt = 10 \text{ A}/\mu\text{s, } T_C = 75^{\circ}\text{C}$)	t_q	—	25	—	μs
Critical Rate-of-Rise of Off-State Voltage ($V_D = \text{Rated } V_{DRM}, \text{Exponential Rise, } T_C = 100^{\circ}\text{C}$)	dv/dt	—	100	—	$\text{V}/\mu\text{s}$

FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION



S6200 S6210 S6220 series

REVERSE BLOCKING TRIODE THYRISTOR

... designed for industrial and consumer applications such as power supplies, battery chargers, temperature, motor, light and welder controls.

- Economical for a Wide Range of Uses
- High Surge Current – $I_{TSM} = 200$ Amp
- Low Forward "On" Voltage – 1.2 V (Typ) @ $I_{TM} = 20$ Amp
- Practical Level Triggering and Holding Characteristics – 10 mA (Typ) @ $T_C = 25^\circ\text{C}$
- Rugged Construction in Either Pressfit, Stud or Isolated Stud Package
- Glass Passivated Junctions for Maximum Reliability

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Forward and Reverse Voltage (1)	V_{DRM} or V_{RRM}		Volts
S6200, S6210, S6220	A	100	
S6200, S6210, S6220	B	200	
S6200, S6210, S6220	D	400	
S6200, S6210, S6220	M	600	
Non-Repetitive Peak Forward and Reverse Voltage (1)	V_{DSM} or V_{RSM}		Volts
S6200, S6210, S6220	A	150	
S6200, S6210, S6220	B	250	
S6200, S6210, S6220	D	500	
S6200, S6210, S6220	M	700	
RMS On-State Current ($T_C = 75^\circ\text{C}$)	$I_T(\text{RMS})$	20	Amp
Peak Non-Repetitive Surge Current (One Full cycle of surge current at 60 Hz, preceded and followed by rated current, $T_C = 75^\circ\text{C}$)	I_{TSM}	200	Amp
Circuit Fusing ($T_J = -65$ to $+100^\circ\text{C}$) ($t = 1.0$ to 8.3 ms)	I^2t	170	A^2s
Peak Gate Power (10 μs Max)	P_{GM}	40	Watts
Average Gate Power	$P_{G(\text{AV})}$	0.5	Watt
Operating Junction Temperature Range	T_J	-65 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case S6200, S6210	$R_{\theta JC}$	1.2	$^\circ\text{C}/\text{W}$
S6220		1.4	

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

SILICON CONTROLLED RECTIFIER

20 AMPERES RMS
100 thru 600 VOLTS

S6200 Series





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
B	11.81	12.06	0.465	0.475
C	6.39	9.65	0.330	0.380
E	2.54	—	0.100	—
F	0.89	2.16	0.035	0.085
J	2.94	2.46	0.080	0.097
K	—	20.32	—	0.800
N	—	12.95	—	0.510
Q	1.85	4.06	0.065	0.160

STYLE 1:
TERM. 1. GATE
2. CATHODE
3. ANODE

CASE 174-03



S6210 Series



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.28	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.89	7.75	0.275	0.306
Q	1.85	4.06	0.065	0.160
R	1.65	REF	0.065	REF
T	12.70	12.83	0.500	0.505

CASE 175-02

S6220 Series



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	26.16	—	1.030
F	1.85	4.06	0.065	0.160
G	6.48	—	0.255	—
H	2.16	2.41	0.085	0.095
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.89	7.75	0.275	0.306
M	6.48	6.99	0.255	0.275
Q	3.43	3.81	0.135	0.150
R	1.52	1.78	0.060	0.070
T	0.89	2.16	0.035	0.085

STYLE 1:
PIN 1. CATHODE
2. GATE
3. ANODE
STUD-ISOLATED

CASE 235-02

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Instantaneous Forward Breakover Voltage (Gate Open, T _C = 100°C)	V(BO)O				Volts
S6200, S6210, S6220 A		100	—	—	
S6200, S6210, S6220 B		200	—	—	
S6200, S6210, S6220 D		400	—	—	
S6200, S6210, S6220 M		600	—	—	
Peak Blocking Current (Rated V _{DRM} or V _{RRM} , T _C = 100°C)	I _{DRM} or I _{RRM}	—	—	2	mA
Peak On-State Voltage (I _{TM} = 100 A Peak)	V _T	—	—	2.4	Volts
Gate Trigger Current, Continuous dc (V _D = 12 Vdc, R _L = 30 Ohms)	I _{GT}	—	—	15	mA
Gate Trigger Voltage, Continuous dc (V _D = 12 Vdc, R _L = 30 Ohms)	V _{GT}	—	—	2	Volts
Holding Current (Initiating Current = 150mA, V _D = 12 V, Gate Open)	I _H	—	—	20	mA
Critical Rate-of-Rise of Off-State Voltage (V _D = V _{DRM} , Exponential Voltage Rise, Gate Open, T _C = 100°C)	dv/dt				V/μs
S6200, S6210, S6220 A,D		10	100	—	
S6200, S6210, S6220 B		10	100	—	
S6200, S6210, S6220 M		10	75	—	
Gate Controlled Turn-On Time (V _D = Rated V _{DRM} , I _T = 30 A Peak, I _{GT} = 200 mA, Rise Time = 0.1 μs)	t _{gt}	—	2	—	μs
Circuit Commutated Turn-off Time (V _D = Rated V _{DM} , I _T = 18 A, t _p = 50 μs dv/dt = 10 V/μs, di/dt = 30 A/μs, T _C = 75°C)	t _q	—	30	—	μs



FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION



SC136 series



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Low Off-State Leakage Currents
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Rugged Industry Proven Thermopad^Δ Construction
- TO-5 Lead Form Available

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ($T_C = 110^\circ\text{C}$)	V_{DRM}	200 300 400 500 600	Volts
RMS On-State Current ($T_C = 65^\circ\text{C}$)	$I_T(\text{RMS})$	3.0	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I_{TSM}	30	Amp
Circuit Fusing ($t = 1$ to 8.3 ms)	I^2t	3.6	A^2s
Critical Rate of Rise of On-State Current	di/dt	5.0	$\text{A}/\mu\text{s}$
Peak Gate Power	P_{GM}	5.0	Watts
Average Gate Power	$P_{G(AV)}$	0.1	Watt
Peak Gate Voltage	V_{GM}	5.0	Volts
Operating Junction Temperature Range	T_J	-40 to +110	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	10	$^\circ\text{C}/\text{W}$
Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$

^ΔTrademark of Motorola Inc.

TRIACS

3 AMPERES RMS
200-600 VOLTS



STYLE 7

PIN 1 MT1
2 GATE
3 MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77.04
TO-126

***ELECTRICAL CHARACTERISTICS** ($T_C = +25^\circ\text{C}$, either polarity of MT2 to MT1 voltage, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current ($V_D = \text{Rated } V_{DRM}$, Gate Open)	I_{DRM}	—	—	10	μA
				500	
Peak On-State Voltage ($I_{TM} = 5\text{A}$, Pulse Width = 1 ms, Duty Cycle < 2%)	V_{TM}	—	—	1.8	Volts
DC Gate Trigger Current ($V_D = 6\text{ Vdc}$, $R_L = 50\text{ Ohms}$) MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-)	I_{GT}	—	—	25	mAdc
				50	
DC Gate Trigger Voltage ($V_D = 12\text{ Vdc}$, $R_L = 50\text{ Ohms}$) MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-)	V_{GT}	—	—	2.0	Vdc
				3.0	
		0.2	—	—	
Holding Current ($V_D = 24\text{ Vdc}$, $R_L = 200\text{ Ohms}$, Gate Open)	I_H	—	—	50	mAdc
				100	
Latching Current ($V_D = 24\text{ Vdc}$) Trigger Source: 5 V, 50 Ohms, MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-)	I_L	—	—	50	mAdc
				100	
Trigger Source: 10 V, 50 Ohms, MT2 (+), G (+); MT2 (-), G (-); MT2 (+), G (-)				100	
				200	
Critical Rate-of-Rise of Off-State Voltage ($V_D = \text{Rated } V_{DRM}$, Gate Open)	dv/dt	—	15	—	Volts/ μs
Critical Rate-of-Rise of Commutating Voltage ($V_D = \text{Rated } V_{DRM}$, $I_T(\text{RMS}) = 3\text{ A}$, di/dt = 1.6 A/ms, Gate Open)	dv/dt(c)	—	5	—	Volts/ μs

FIGURE 1 – RMS CURRENT DERATING





FIGURE 2 – MAXIMUM POWER DISSIPATION



SC141 SC146



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Triggering Specified in Three Quadrants
- Blocking Voltage to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability

MAXIMUM RATINGS



Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage, Gate Open, SC141 } SC146 } B D E M	V _{DRM}	200 400 500 600	Volts
RMS On-State Current T _C = 80°C SC141 SC146	I _{T(RMS)}	6 10	Amp
Peak Non-Repetitive Surge Current One Full Cycle, 60 Hz SC141 SC146	I _{TSM}	80 120	Amp
Circuit Fusing Considerations τ = 8.3 ms SC141 SC146	I ² t	26.5 60	A ² s
Peak Gate Power (Pulse Width = 10 μs)	P _{GM}	10	Watts
Average Gate Power (T _C = +80°C, τ = 8.3 ms)	P _{G(AV)}	0.5	Watt
Peak Gate Current (Pulse Width = 10 μs)	I _{GM}	3.5	Amp
Peak Gate Voltage	V _{GM}	10	Volts
Operating Junction Temperature Range	T _J	-40 to +100	°C
Storage Temperature Range	T _{stg}	-40 to +125	°C
THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case SC141 SC146	R _{θJC}	2.2 1.5	°C/W

This is advance information and specifications are subject to change without notice.

[▲]Trademark of Motorola Inc.

TRIACS

6 AND 10 AMPERES RMS
200-600 VOLTS



STYLE 2.
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. MAIN TERMINAL 2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.95	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	-	6.35	-	0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ($T_C = +25^{\circ}\text{C}$, Either Polarity of MT2 - to - MT1 Voltage unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{DRM}$ Gate Open-Circuited $T_C = +25^{\circ}\text{C}$ $T_C = +100^{\circ}\text{C}$	I_{DRM}	— —	— —	0.1 0.5	mA
Peak On-State Voltage Pulse Width ≤ 1 ms, Duty Cycle $\leq 2\%$. SC141 $I_{TM} = 8.5$ A Peak SC146 $I_{TM} = 14$ A Peak	V_{TM}	— —	— —	1.83 1.65	Volts
Critical Rate of Rise of Off-State Voltage $V_D = \text{Rated } V_{DRM}$, Gate Open-Circuited, Exponential Waveform $T_C = +100^{\circ}\text{C}$	dv/dt	—	50	—	Volts/ μs
Critical Rate-of-Rise of Commutating Off-State Voltage (1) $I_T(\text{RMS}) = \text{Rated } I_T(\text{RMS})$, $V_D = \text{Rated } V_{DRM}$, $T_C = +80^{\circ}\text{C}$ Gate Open-Circuited SC141 Commutating di/dt = 3.2 A/ms SC146 Commutating di/dt = 5.4 A/ms	dv/dt(c)	4 4	— —	— —	Volts/ μs
DC Gate Trigger Current $V_D = 12$ Vdc, Trigger Mode MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100$ Ohms MT2 (+), Gate (-); $R_L = 50$ Ohms MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50$ Ohms $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (-); $R_L = 25$ Ohms; $T_C = -40^{\circ}\text{C}$	I_{GT}	— — — —	— — — —	50 50 80 80	mAdc
DC Gate Trigger Voltage $V_D = 12$ Vdc, Trigger Mode MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100$ Ohms MT2 (+), Gate (-); $R_L = 50$ Ohms MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50$ Ohms $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (-); $R_L = 25$ Ohms; $T_C = -40^{\circ}\text{C}$ $V_D = \text{Rated } V_{DRM}$; $R_L = 1000$ Ohms; All Polarities $T_C = +100^{\circ}\text{C}$	V_{GT}	— — — — 0.2	— — — — —	2.5 2.5 3.5 3.5 —	Vdc
Holding Current $V_D = 24$ Vdc, $I_T = 0.5$ A Pulse Width = 1 ms, Duty Cycle $\leq 2\%$. Gate Trigger Source = 7 V, 20 Ohms $T_C = +25^{\circ}\text{C}$ $T_C = -40^{\circ}\text{C}$	I_H	— —	— —	50 100	mAdc
Latching Current $V_D = 24$ Vdc Gate Trigger Source = 15 V, 100 Ohms, Trigger Mode MT2 (+), Gate (+); MT2 (-), Gate (-) MT2 (+), Gate (-) MT2 (+), Gate (+); MT2 (-), Gate (-); $T_C = -40^{\circ}\text{C}$ MT2 (+), Gate (-); $T_C = -40^{\circ}\text{C}$	I_L	— — — —	— — — —	100 200 200 400	mAdc



SC245 SC245()3 SC246



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the fullwave control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Gate Triggering Guaranteed In All 4 Quadrants
- Three Package Choices
 - Pressfit – SC245 Series
 - Stud – SC246 Series
 - Isolated Stud – SC245 () 3 Series

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage (1) $T_C = -40^\circ\text{C}$ to $+100^\circ\text{C}$ SC246B, SC245B, SC245B3 SC246D, SC245D, SC245D3 SC246E, SC245E, SC245E3 SC246M, SC245M, SC245M3	V_{DRM}	200 400 500 600	Volts
RMS On-State Current	$I_T(\text{RMS})$	10	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I_{TSM}	100	Amp
Circuit Fusing Considerations $t = 1$ ms $t = 8.3$ ms	I^2t	20 41.5	A^2s
Peak Gate Power	P_{GM}	10	Watts
Average Gate Power	$P_{G(\text{AV})}$	0.5	Watt
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +125	$^\circ\text{C}$
Stud Torque	—	30	in. lb.


THERMAL CHARACTERISTICS

Character	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit and Stud Isolated Stud	$R_{\theta JC}$	2.0 2.15	$^\circ\text{C}/\text{W}$

TRIACS


10 AMPERES RMS
200-600 VOLTS

SC246 STYLE 3
PRESS FIT TERM 1. GATE
2. MAIN TERMINAL 1
3. MAIN TERMINAL 2




CASE 174-03

SC245 STYLE 3
STUD TERM 1 MAIN TERMINAL 1
2 GATE
STUD MAIN TERMINAL 2



CASE 175-02

SC245()3
ISOLATED
STUD STYLE 2
PIN 1 MAIN TERMINAL 1
2. GATE
3 MAIN TERMINAL 2
STUD ISOLATED



CASE 235-02

ELECTRICAL CHARACTERISTICS ($T_C = +25^\circ\text{C}$, either polarity of MT2 to MT1 unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current Rated V_{DRM} = Peak Off-State Voltage, Gate Open-Circuited $T_C = +25^\circ\text{C}$ $T_C = +100^\circ\text{C}$	I_{DRM}	— —	— —	0.1 0.5	mA
Peak On-State Voltage $I_{TM} = 14\text{ A Peak, Pulse Width} = 1\text{ ms,}$ Duty Cycle $\leq 2\%$.	V_{TM}	—	—	1.65	Volts
Critical Rate of Rise of Off-State Voltage Rated V_{DRM} , Gate Open-Circuited, Exponential Waveform $T_C = +100^\circ\text{C}$	dv/dt	—	50	—	Volts/ μs
Critical Rate-of-Rise of Commutating Off-State Voltage $I_T(\text{RMS})$ = Rated RMS On-State Current V_{DRM} = Rated Peak Off-State Voltage, Gate Open-Circuited, Commutating di/dt = 5.4 A/ms $T_C = +78.5^\circ\text{C}$	dv/dt(c)	4	—	—	Volts/ μs
DC Gate Trigger Current $V_D = 12\text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100\Omega$ MT2 (+), Gate (-); $R_L = 50\Omega$ MT2 (+), Gate (+); MT2 (-), Gate (-) $R_L = 50\Omega, T_C = -40^\circ\text{C}$ MT2 (+), Gate (-) $R_L = 25\Omega, T_C = -40^\circ\text{C}$	I_{GT}	— — — —	— — — —	50 50 80 80	mAdc
DC Gate Trigger Voltage $V_D = 12\text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100\Omega$ MT2 (+), Gate (-) $R_L = 50\Omega$ MT2 (+), Gate (+); MT2 (-), Gate (-) $R_L = 50\Omega, T_C = -40^\circ\text{C}$ MT2 (+), Gate (-) $R_L = 25\Omega, T_C = -40^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}, R_L = 1\text{ k}\Omega, T_C = 100^\circ\text{C}$ All Trigger Modes	V_{GT}	— — — —	— — — —	2.5 2.5 3.5 3.5	Vdc
Holding Current Main Terminal Voltage = 24 Vdc, $I_T = 0.5\text{ A}$ Pulse Width = 0.1 to 10 ms Gate Trigger Source = 7 V, 20 Ohms $T_C = +25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	I_H	— —	— —	50 100	mAdc
Latching Current Main Terminal Source Voltage = 24 Vdc, Gate Trigger Source = 15 V, 100 Ohms, Pulse Width = 50 μs , Rise and Fall Times maximum = 5 μs Trigger Mode MT2 (+), Gate (+); MT2 (-), Gate (-); $T_C = 25^\circ\text{C}$ MT2 (+), Gate (-) MT2 (+), Gate (+); MT2 (-), Gate (-); $T_C = -40^\circ\text{C}$ MT2 (+), Gate (-)	I_L	— — — —	— — — —	100 200 200 400	mAdc

FIGURE 1 – CURRENT DERATING





FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION



SC250 SC250()3 SC251



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Pressfit, Stud and Isolated Stud Packages
- Gate Triggering Guaranteed In All 3 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage SC251B, SC250B, SC250B3 SC251D, SC250D, SC250D3 SC251E, SC250E, SC250E3 SC251M, SC250M, SC250M3	V_{DRM}	200 400 500 600	Volts
RMS On-State Current	$I_T(RMS)$	15	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I_{TSM}	100	Amp
Circuit Fusing Considerations $t = 1$ ms $t = 8.3$ ms	I^2t	20 41.5	A^2s
Peak Gate Power	P_{GM}	10	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Gate Power (Pulse Width = 10 μs)	I_{GM}	2	Amp
Operating Junction Temperature Range	T_j	-40 to +115	$^{\circ}C$
Storage Temperature Range	T_{stg}	-40 to +125	$^{\circ}C$
Stud Torque	-	30	in. lb.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case SC250, SC251 SC250()3	$R_{\theta JC}$	2 2.3	$^{\circ}C/W$


TRIACS

15 AMPERES RMS
200-600 VOLTS

SC251
PRESS FIT




STYLE 3
TERM. 1. GATE
2. MAIN TERMINAL 1
3. MAIN TERMINAL 2




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.506
B	11.81	12.06	0.465	0.475
C	8.39	9.65	0.330	0.380
E	2.54	-	0.100	-
F	0.89	2.16	0.035	0.085
J	2.04	2.46	0.080	0.097
K	-	20.32	-	0.800
N	-	12.95	-	0.510
Q	1.65	4.06	0.065	0.160

CASE 174-03

SC250
STUD




STYLE 3
TERM 1 MAIN TERMINAL 1
2. GATE
STUD MAIN TERMINAL 2




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	20.70	24.13	0.815	0.950
F	0.89	2.16	0.035	0.085
H	2.29	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.90	7.75	0.275	0.305
Q	1.65	4.06	0.065	0.160
R	1.65	REF	0.065	REF
T	12.70	12.83	0.500	0.505

CASE 175-02

SC250()3
ISOLATED STUD



STYLE 2
PIN 1 MAIN TERMINAL 1
2. GATE
3 MAIN TERMINAL 2
STUD ISOLATED



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.90	14.20	0.591	0.559
B	12.73	12.83	0.501	0.505
C	-	26.16	-	1.030
F	1.65	4.06	0.065	0.160
G	-	6.40	-	0.255
H	2.16	2.41	0.085	0.095
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.90	7.75	0.275	0.305
M	6.48	6.99	0.255	0.275
Q	3.43	3.81	0.135	0.150
R	1.52	1.78	0.060	0.070
T	0.89	2.16	0.035	0.085

CASE 235-02



This is advance information and specifications are subject to change without notice.

SC250, SC250()3, SC251

ELECTRICAL CHARACTERISTICS

($T_C = +25^\circ\text{C}$ unless otherwise noted. Values apply for either polarity of Main Terminal 2 Characteristics referenced to Main Terminal 1.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{DRM}$ Gate Open-Circuited $T_C = +25^\circ\text{C}$ $T_C = +115^\circ\text{C}$	I_{DRM}	—	—	0.1 0.5	mA
Peak On-State Voltage $I_{TM} = 21 \text{ A}$, Pulse Width = 1 ms, Duty Cycle $\leq 2\%$.	V_{TM}	—	—	1.65	Volts
Critical Rate of Rise of Off-State Voltage Rated V_{DRM} , Gate Open-Circuited, Exponential Waveform, $T_C = +115^\circ\text{C}$	dv/dt	100	—	—	Volts/ μs
Critical Rate-of-Rise of Commutating Off-State Voltage (1) $I_T(\text{RMS}) = \text{Rated RMS On-State Current}$, $V_D = V_{DRM}$ Gate Open-Circuited, Commutating di/dt = 8 A/ms SC250, SC251 $T_C = +84^\circ\text{C}$ SC250()3 $T_C = +78^\circ\text{C}$	dv/dt(C)	4 4	— —	— —	Volts/ μs
DC Gate Trigger Current $V_D = 12 \text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 50 \text{ Ohms}$	I_{GT}	— —	— —	50 50	mAdc
DC Gate Trigger Current $V_D = 12 \text{ Vdc}$, $T_C = -40^\circ\text{C}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 25 \text{ Ohms}$	I_{GT}	— —	— —	80 80	mAdc
DC Gate Trigger Voltage $V_D = 12 \text{ Vdc}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 100 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 50 \text{ Ohms}$	V_{GT}	— —	— —	2.5 2.5	Vdc
DC Gate Trigger Voltage $V_D = 12 \text{ Vdc}$, $T_C = -40^\circ\text{C}$ MT2 (+), Gate (+); MT2 (-), Gate (-); $R_L = 50 \text{ Ohms}$ MT2 (+), Gate (-); $R_L = 25 \text{ Ohms}$	V_{GT}	— —	— —	3.5 3.5	Vdc
DC Gate Non-Trigger Voltage $V_D = \text{Rated } V_{DRM}$, $R_L = 1 \text{ K Ohms}$, $T_C = 115^\circ\text{C}$ All Trigger Modes	V_{GD}	0.20	—	—	Vdc
Holding Current $V_D = 24 \text{ Vdc}$, Peak Initiating Current = 0.5 A, Pulse Width = 0.1 to 10 ms, Gate Trigger Source = 7 V, 20 Ohms $T_C = +25^\circ\text{C}$ $T_C = -40^\circ\text{C}$	I_H	— —	— —	50 100	mAdc
Latching Current $V_D = 24 \text{ Vdc}$, Gate Trigger Source = 15 V, 100 Ohms, Pulse Width = 50 μs , 5 μs Maximum Rise and Fall Times MT2 (+), Gate (+); MT2 (-), Gate (-); MT2 (+), Gate (-) $T_C = 25^\circ\text{C}$ MT2 (+), Gate (+); MT2 (-), Gate (-); MT2 (+), Gate (-) $T_C = -40^\circ\text{C}$	I_L	— —	— —	100 200	mAdc



SC260 SC260()3 SC261



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Pressfit, Stud and Isolated Stud Packages
- Gate Triggering Guaranteed In All 3 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage T _C = -40°C to +115°C SC260B, SC260B3, SC261B SC260D, SC260D3, SC261D SC260E, SC260E3, SC261E SC260M, SC260M3, SC261M	V _{DRM}	200 400 500 600	Volts
RMS On-State Current	I _{T(RMS)}	25	Amp
Peak Non-Repetitive Surge Current (One Cycle, 60 Hz)	I _{TSM}	250	Amp
Circuit Fusing Considerations t = 1.0 ms t = 8.3 ms	I ² _t	150 260	A ² s
Peak Gate Power (Pulse Width = 10 μs)	P _{GM}	10	Watts
Average Gate Power	P _{G(AV)}	0.5	Watt
Peak Gate Current	I _{GM}	2	Amp
Operating Junction Temperature Range	T _J	-40 to +115	°C
Storage Temperature Range	T _{stg}	-40 to +125	°C
Stud Torque	-	30	in. lb.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case SC260, SC261 SC260()3	R _{θJC}	1.8 1.95	°C/W



This is advance information and specifications are subject to change without notice.

TRIACS

25 AMPERES RMS
200-600 VOLTS

SC261

STYLE 2
1 MT1
2 GATE
CASE MT2





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
F	-	4.06	-	0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	7.62	8.89	0.300	0.350
K	-	26.67	-	1.050
L	-	17.02	-	0.670
Q	1.40	2.16	0.055	0.085

CASE 310-01

SC260

STYLE 2
PIN 1 MT1
2 GATE
3 MT2





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	-	2.78 REF	-	0.090 REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65 REF	-	0.065 REF	-
T	12.73	12.83	0.501	0.505

CASE 263-03

SC260()3

STYLE 2
1 MT1
2 GATE
3 MT2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	-	32.51	-	1.280
F	-	4.06	-	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

CASE 311-01

ELECTRICAL CHARACTERISTICS

(T_C = +25°C unless otherwise noted. Values apply for either polarity of Main Terminal 2 characteristics referenced to Main Terminal 1.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current V _D = Rated V _{DRM} = Peak Off-State Voltage, Gate Open-Circuited T _C = +25°C T _C = +115°C	I _{DRM}	—	—	0.2 1	mA
Peak On-State Voltage I _{TM} = 35 A Peak, Pulse Width = 1 ms, Duty Cycle ≤ 2%.	V _{TM}	—	—	1.58	Volts
Critical Rate of Rise of Off-State Voltage Rated V _{DRM} , Gate Open-Circuited, Exponential Waveform T _C +115°C	dv/dt	50	—	—	Volts/μs
Critical Rate-of-Rise of Commutating Off-State Voltage I _{T(RMS)} = Rated RMS On-State Current V _{DRM} = Rated Peak Off-State Voltage, Gate Open-Circuited, Commutating di/dt = 13.5 A/ms, T _C = +80°C	dv/dt(c)	5	—	—	Volts/μs
DC Gate Trigger Current V _D = 12 Vdc MT2 (+), Gate (+); MT2 (-), Gate (-); R _L = 100 Ohms MT2 (+), Gate (-); R _L = 50 Ohms	I _{GT}	—	—	50 50	mAdc
DC Gate Trigger Current V _D = 12 Vdc, T _C = -40°C MT2 (+), Gate (+); MT2 (-), Gate (-); R _L = 50 Ohms MT2 (+), Gate (-); R _L = 25 Ohms	I _{GT}	—	—	80 80	
DC Gate Trigger Voltage V _D = 12 Vdc MT2 (+), Gate (+); MT2 (-), Gate (-); R _L = 100 Ohms MT2 (+), Gate (-); R _L = 50 Ohms	V _{GT}	—	—	2.5 2.5	Vdc
DC Gate Trigger Voltage V _D = 12 Vdc, T _C = -40°C MT2 (+), Gate (+); MT2 (-), Gate (-); R _L = 50 Ohms MT2 (+), Gate (-); R _L = 25 Ohms	V _{GT}	—	—	3.5 3.5	Vdc
DC Gate Non-Trigger Voltage V _D = Rated V _{DRM} , R _L = 1K Ohms, T _C = 115°C All Trigger Modes	V _{GD}	0.25	—	—	Vdc
Holding Current V _D = 24 Vdc, Peak Initiating Current = 0.5A, Pulse Width = 0.1 to 10 ms, Gate Trigger Source = 7 V, 20 Ohms T _C = 25°C T _C = -40°C	I _H	—	—	75 100	mAdc
Latching Current V _D = 24 Vdc, Gate Trigger Source = 15 V, 100 Ohms, Pulse Width = 50 μs, 5 μs Maximum Rise and Fall Times MT2 (+), Gate (+); MT2 (-), Gate (-) T _C = 25°C MT2 (+), Gate (-) T _C = 25°C MT2 (+), Gate (+); MT2 (-), Gate (-); T _C = -40°C MT2 (+), Gate (-) T _C = -40°C	I _L	—	—	100 200 200 400	mAdc

FIGURE 1 – CURRENT DERATING





FIGURE 2 – MAXIMUM ON-STATE POWER DISSIPATION



T2300P T2301P T2302P series




SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications such as light dimmers, motor controls, heating controls and power supplies; or, wherever full-wave silicon-gate-controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Sensitive Gate Triggering Uniquely Compatible for Direct Coupling to TTL, HTL, CMOS and Operational Amplifier Integrated Circuit Logic Functions
- TO-5 Lead Form Available for Economical Replacement of T2300, T2301, and T2302 Series of Metal Triacs
- Blocking Voltages to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small Rugged Thermopad[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability

SENSITIVE GATE TRIACS

2.5 AMPERES RMS
50-600 VOLTS



To order TO-5 lead form, add 5 to part number
For example, T2300PB5

MAXIMUM RATINGS (Apply for $T_J = -40$ to 100°C unless otherwise noted)

Rating	Suffix	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (Note 1) T2300P, T2301P, T2302P	F	V_{DRM}	50	Volts
	A		100	
	B		200	
	C		300	
	D		400	
	E		500	
	M	600		
RMS On-State Current ($T_C = 70^\circ\text{C}$)		$I_T(\text{RMS})$	2.5	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)		I_{TSM}	25	Amp
Circuit Fusing ($t = 8.3$ ms)		I^2t	2.6	A^2s
Peak Gate Power (1 μs)		P_{GM}	10	Watts
Average Gate Power		$P_{G(AV)}$	0.15	Watt
Peak Gate Current (1 μs)		I_{GM}	0.5	Amp
Operating Junction Temperature Range		T_J	-40 to $+100$	$^\circ\text{C}$
Storage Temperature Range		T_{stg}	-40 to $+150$	$^\circ\text{C}$
Mounting Torque (6-32 Screw), Note 2			8.0	in. lb.


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	8.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$

NOTES:

1. Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.
2. Torque rating applies with use of torque washer (Snakeproof WD19523 or equivalent). Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heat sink contact pad are common.
For soldering purposes (either terminal connection or device mounting), soldering temperatures shall not exceed $+200^\circ\text{C}$. for 10 seconds. Consult factory for lead bending options.

[▲]Trademark of Motorola Inc.



STYLE 7
PIN 1 MT1
2 GATE
3 MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	2.49	2.75	0.205	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.60	0.020	0.026
F	2.97	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	39 TYP		1.57 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.69	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.07	—	0.040	—

CASE 77-04
TO-126

T2300P, T2301P, T2302P series

ELECTRICAL CHARACTERISTICS

(Voltage reference is to main terminal 1. Data applies for either polarity of MT2 to MT1 voltages and for $T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Repetitive Off-State Current ($V_D = \text{Rated } V_{DRM}$, Gate Open, $T_C = 100^\circ\text{C}$)	I_{DRM}	—	—	0.75	mA
Peak On-State Voltage ($I_{TM} = 3.5 \text{ A}$, Pulse Width $\approx 1 \text{ ms}$, Duty Cycle $\leq 2\%$)	V_{TM}	—	—	1.8	Volts
DC Gate Trigger Voltage (All Modes) ($V_D = 12 \text{ V}$, $R_L = 30 \Omega$) ($V_D = \text{Rated } V_{DRM}$, $R_L = 10 \text{ k}\Omega$, $T_C = 100^\circ\text{C}$)	V_{GTM}	— 0.15	— —	2.2 —	Volts
DC Gate Trigger Current (All Modes) ($V_D = 12 \text{ V}$, $R_L = 30 \Omega$)	I_{GTM}	—	—	3.0 4.0 10	mA
Holding Current ($V_D = 12 \text{ V}$, $I_{TM} = 150 \text{ mA}$, Gate Open) ($T_C = -40^\circ\text{C}$)	I_H	T2300P Series	—	5.0	mA
		T2301P Series	—	15	
		T2300P, T2301P Series	—	17	
		T2302P Series	—	35	
Gate-Controlled Turn-On Time ($V_D = \text{Rated } V_{DRM}$, $I_G = 60 \text{ mA}$, $I_{TM} = 3.5 \text{ A}$)	t_{gt}	—	—	2.5	μs
Critical Rate of Rise of Commutating Voltage ($V_{DM} = \text{Rated } V_{DRM}$, $I_T(\text{RMS}) = 2.5 \text{ A}$, $di/dt = 0.95 \text{ A/ms}$, Gate Unenergized, $T_C = 70^\circ\text{C}$)	$dv/dt(c)$	—	2.0	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage ($V_{DM} = \text{Rated } V_{DRM}$, Exponential Rise, Gate Open) ($T_C = 90^\circ\text{C}$) ($T_C = 100^\circ\text{C}$)	dv/dt	T2300P, T2301P Series	—	5.0	$\text{V}/\mu\text{s}$
		T2302P Series	—	10	
			—	—	

FIGURE 1 – RMS CURRENT DERATING




FIGURE 2 – RMS CURRENT DERATING FOR OPERATION WITHOUT HEAT SINK





FIGURE 3 – ON-STATE POWER DISSIPATION



7

T2500



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Blocking Voltage to 400 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ($T_J = -40$ to $+100^\circ\text{C}$) Gate Open	V_{DROM}		Volts
T2500		200	
B		400	
D			
RMS On-State Current ($T_C = +80^\circ\text{C}$) Full Cycle Sine Wave 50 to 60 Hz	$I_{\text{T(RMS)}}$	6	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_C = +80^\circ\text{C}$)	I_{TSM}	60	Amp
Peak Gate Power ($T_C = +80^\circ\text{C}$, Pulse Width = 1 μs)	P_{GM}	16	Watts
Average Gate Power ($T_C = +80^\circ\text{C}$, $t = 8.3$ ms)	$P_{\text{G(AV)}}$	0.2	Watt
Peak Gate Trigger Current (Pulse Width = 10 μs)	I_{GTM}	4	Amp
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta\text{JC}}$	2.7	$^\circ\text{C/W}$

[▲]Trademark of Motorola Inc.

TRIACS

6 AMPERES RMS
200-400 VOLTS



STYLE 2:

- PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.07	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	-	6.35	-	0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ and Either Polarity of MT2-to-MT1 Voltage, unless otherwise specified.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{DRM} @ T_J = 100^\circ\text{C}, \text{ Gate Open}$	I_{DRM}	—	—	2	mA
Maximum On-State Voltage (Either Direction) $I_{TM} = 30 \text{ A Peak}$	V_{TM}	—	—	2	Volts
Gate Trigger Current, Continuous dc $V_D = 12 \text{ Vdc}, R_L = 12 \text{ Ohms}$ $V_{MT2 (+)}, V_G(+)$ $V_{MT2 (+)}, V_G(-)$ $V_{MT2 (-)}, V_G(-)$ $V_{MT2 (-)}, V_G(+)$	I_{GT}	—	10 20 15 30	25 60 25 60	mA
Gate Trigger Voltage, Continuous dc (All Polarities) $V_D = 12 \text{ Vdc}, R_L = 12 \text{ Ohms}$ $V_D = V_{DRM}, R_L = 125 \text{ Ohms}, T_C = 100^\circ\text{C}$	V_{GT}	— 0.2	1.25 —	2.5 —	Volts
Holding Current $V_D = 12 \text{ Vdc}, \text{ Gate Open}$ Initiating Current = 150 mA, $T_C = 25^\circ\text{C}$	I_{HO}	—	15	30	mA
Gate Controlled Turn-On-Time $V_D = \text{Rated } V_{DRM}, I_T = 10 \text{ A},$ $I_{GT} = 160 \text{ mA}, \text{ Rise Time} = 0.1 \mu\text{s}$	t_{gt}	—	1.6	2.5	μs
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}, I_{T(RMS)} = 6 \text{ A},$ Commutating $di/dt = 3.2 \text{ A/ms},$ Gate Unenergized, $T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	10	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage $V_D = \text{Rated } V_{DRM}, \text{ Exponential Voltage Rise},$ Gate Open, $T_C = 100^\circ\text{C}$	dv/dt	100 75	— —	— —	$\text{V}/\mu\text{s}$

FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION



T2800 T2802




BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Blocking Voltage to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt Δ Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- T2800 — Four Quadrant Gating
T2802 — Two Quadrant Gating

TRIACS

8 AMPERES RMS
200–600 VOLTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (1) ($T_J = -40$ to $+100^\circ\text{C}$) Gate Open	V_{DRM}		Volts
	B	200	
	C	300	
	D	400	
	E	500	
	M	600	
RMS On-State Current ($T_C = +80^\circ\text{C}$) (Conduction Angle = 360°C)	$I_{T(RMS)}$	8	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz, $T_J = +80^\circ\text{C}$)	I_{TSM}	100	Amp
Fusing Current ($T_J = -40$ to $+100^\circ\text{C}$, $t = 1.25$ to 10 ms)	i^2t	50	A^2s
Peak Gate Power (Pulse Width = 1 μs)	P_{GM}	16	Watts
Average Gate Power	$P_{G(AV)}$	0.35	Watt
Peak Gate Trigger Current (Pulse Width = 1 μs)	I_{GTM}	4	Amp
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C/W}$

(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.



STYLE 2:
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	—	6.35	—	0.250
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

*Trademark of Motorola Inc.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current (Either Direction) Rated V_{DRM} @ $T_C = 100^\circ\text{C}$, Gate Open	I_{DRM}	—	—	2	mA
Peak On-State Voltage (Either Direction) $I_T = 30$ A Peak	V_{TM}	—	1.7	2	Volts
Gate Trigger Current, Continuous dc $V_D = 12$ Vdc, $R_L = 12$ Ohms	I_{GT}				mA
VMT2 (+), $V_G(+)$ T2800		—	10	25	
T2802		—	25	50	
VMT2 (+), $V_G(-)$ T2800 Only		—	20	60	
VMT2 (-), $V_G(-)$ T2800		—	15	25	
T2802		—	25	50	
VMT2 (-), $V_G(+)$ T2800 Only		—	30	60	
Gate Trigger Voltage, Continuous dc (All Polarities) $V_D = 12$ Vdc, $R_L = 100$ Ohms $R_L = 125$ Ohms, $V_D = V_{DRM}$, $T_C = 100^\circ\text{C}$	V_{GT}	— 0.2	1.25 —	2.5 —	Volts
Holding Current (Either Direction) $V_D = 12$ Vdc, Gate Open, $I_T = 125$ mA	I_{HO}	—	15 20	30 60	mA
T2800					
T2802					
Gate Controlled Turn-On Time Rated V_{DROM} , $I_T = 10$ A, $I_{GT} = 80$ mA, Rise Time = $0.1 \mu\text{s}$	t_{gt}	—	1.6	—	μs
Critical Rate of Rise of Commutation Voltage Rated V_{DRM} , $I_T(\text{RMS}) = 8.0$ A, Commutating $di/dt = 4.3$ A/ms, Gate Unenergized, $T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	10	—	V/ μs
Critical Rate of Rise of Off-State Voltage Rated V_{DRM} Exponential Voltage Rise, Gate Open, $T_C = 100^\circ\text{C}$	dv/dt				V/ μs
		100	—	—	
		85	—	—	
		75	—	—	
		65	—	—	
		60	—	—	

FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION



T2801



BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies.

- Blocking Voltage to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermowatt[▲] Construction for Low Thermal Resistance, High Heat Dissipation and Durability

MAXIMUM RATINGS

Rating	Symbol	Value	Unit					
Peak Repetitive Off-State Voltage (1) ($T_J = -40$ to $+100^\circ\text{C}$) Gate Open	VDRM		Volts					
T2801	<table border="0"> <tr><td>B</td></tr> <tr><td>C</td></tr> <tr><td>D</td></tr> <tr><td>E</td></tr> <tr><td>M</td></tr> </table>	B	C	D	E	M	200	
		B						
		C						
		D						
		E						
M								
300								
400								
500								
600								
RMS On-State Current ($T_C = +80^\circ\text{C}$) (Conduction Angle = 360°)	$I_T(\text{RMS})$	6	Amp					
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I_{TSM}	80	Amp					
Fusing Current ($T_J = -40$ to $+100^\circ\text{C}$, $t = 1$ to 8.3 ms)	I^2t	35	A^2s					
Peak Gate Power ($T_C = +80^\circ\text{C}$, Pulse Width = $2 \mu\text{s}$)	P_{GM}	16	Watts					
Average Gate Power ($T_C = +80^\circ\text{C}$, $t = 8.3$ ms)	$P_{G(AV)}$	0.35	Watt					
Peak Gate Trigger Current (Pulse Width = $1 \mu\text{s}$)	I_{GTM}	4	Amp					
Operating Junction Temperature Range	T_J	-40 to +100	$^\circ\text{C}$					
Storage Temperature Range	T_{stg}	-40 to +150	$^\circ\text{C}$					

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.2	$^\circ\text{C}/\text{W}$



(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

This is advance information and specifications are subject to change without notice.

[▲]Trademark of Motorola Inc.

TRIACS

6 AMPERES RMS
200-600 VOLTS



STYLE 2:
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. MAIN TERMINAL 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
F	3.531	3.733	0.139	0.147
G	2.29	2.79	0.090	0.110
H	6.35	—	0.250	—
J	0.31	1.14	0.012	0.045
K	12.70	14.27	0.500	0.562
L	1.14	1.77	0.045	0.070
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.92	0.080	0.115
S	0.51	1.39	0.020	0.055
T	5.85	6.85	0.230	0.270

CASE 221-02
TO-220 AB

All JEDEC dimensions and notes apply

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, Either Polarity of MT2-to-MT1 Voltage, unless otherwise specified)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current Rated V_{DRM} , Gate Open, $T_J = 100^\circ\text{C}$	I_{DRM}	—	—	2	mA
Peak On-State Voltage $I_{TM} = 30\text{ A Peak}$; Pulse Width = 1 to 2 ms, Duty Cycle $\leq 2\%$	V_{TM}	—	2	3	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12\text{ Vdc}$, $R_L = 12\text{ Ohms}$	I_{GT}	—	25	80	mA
Gate Trigger Voltage, Continuous dc (1) $V_D = 12\text{ Vdc}$, $R_L = 12\text{ Ohms}$ $V_D = V_{DRM}$, $R_L = 125\text{ Ohms}$, $T_C = 100^\circ\text{C}$	V_{GT}	— 0.2	1.5 —	4 —	Volts
Holding Current (Either Direction) $V_D = 12\text{ Vdc}$, Gate Open, Initiating Current = 150 mA	I_H	—	100	—	mA
Turn-On Time (1) $V_D = \text{Rated } V_{DRM}$, $I_T = 10\text{ A}$, $I_{GT} = 80\text{ mA}$, Rise Time = 0.1 μs	t_{gt}	—	2.2	—	μs
Critical Rate of Rise of Commutation Voltage $V_D = \text{Rated } V_{DRM}$, $I_T(\text{RMS}) = 6.0\text{ A}$, Commutating $di/dt = 4.3\text{ A/ms}$, Gate Unenergized, $T_C = 80^\circ\text{C}$	$dv/dt(c)$	—	10	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage $V_D = V_{DRM}$, Exponential Voltage Rise, Gate Open, $T_C = 100^\circ\text{C}$	dv/dt				$\text{V}/\mu\text{s}$
		50	—	—	
		40	—	—	
		30	—	—	
		20	—	—	

(1) Applies for MT2 (+), G (+), MT2 (-), G (-)

FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION



T4120



SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for full wave control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems.

- All Diffused and Glass Passivated Junctions for Greater Stability
- Isolated Stud Package
- Gate Triggering Guaranteed In All 4 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage (1) ($T_J = -65$ to $+100^\circ\text{C}$) Gate Open	V_{DRM}		Volts
T4120B		200	
D		400	
M		600	
RMS On-State Current (Conduction Angle = 360°C) $T_C = +75^\circ\text{C}$	$I_T(\text{RMS})$	15	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I_{TSM}	100	Amp
Circuit Fusing ($T_C = -65$ to $+100^\circ\text{C}$, $t = 1.25$ to 10 ms)	I^2t	50	A^2s
Peak Gate Power (Pulse Width = $1.0 \mu\text{s}$)	P_{GM}	16	Watts
Average Gate Power	$P_{G(AV)}$	0.5	Watt
Peak Gate Trigger Current (Pulse Width = $1 \mu\text{s}$)	I_{GTM}	4	Amp
Operating Case Temperature Range	T_C	-65 to $+100$	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.1	$^\circ\text{C}/\text{W}$



(1) Ratings apply for open gate conditions. Thyristor devices shall not be tested with a constant current source for blocking capability such that the voltage applied exceeds the rated blocking voltage.

TRIACS

15 AMPERES RMS
200-600 VOLTS



STYLE 2:
PIN 1 MAIN TERMINAL 1
2 GATE
3 MAIN TERMINAL 2
STUD ISOLATED



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.569
B	12.73	12.83	0.501	0.505
C	—	26.16	—	1.030
F	1.65	4.06	0.065	0.160
G	—	6.48	—	0.255
H	2.16	2.41	0.085	0.095
J	10.67	11.56	0.420	0.455
K	9.78	10.54	0.385	0.415
L	6.99	7.76	0.275	0.305
N	6.48	6.99	0.255	0.275
Q	3.43	3.81	0.135	0.150
R	1.52	1.78	0.060	0.070
T	0.89	2.16	0.035	0.085

CASE 235-02

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, either polarity of MT2 to MT1 voltage, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current Gate Open Rated V_{DRM} @ $T_C = 100^\circ\text{C}$	I_{DRM}	—	—	2	mA
Peak On-State Voltage $I_T = 21 \text{ A Peak}$	V_{TM}	—	1.4	1.8	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ $V_{MT2 (+)}, V_G (+); V_{MT2 (-)}, V_G (-)$ $V_{MT2 (+)}, V_G (-); V_{MT2 (-)}, V_G (+)$ $V_{MT2 (+)}, V_G (+); V_{MT2 (-)}, V_G (-), T_C = -65^\circ\text{C}$ $V_{MT2 (+)}, V_G (-); V_{MT2 (-)}, V_G (+), T_C = -65^\circ\text{C}$	I_{GT}	—	—	50 80 150 200	mA
Gate Trigger Voltage, Continuous dc (All Quadrants) $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ $V_D = \text{Rated } V_{DROM}, R_L = 125 \text{ Ohms}, T_C = 100^\circ\text{C}$	V_{GT}	— — 0.2	— — —	2.5 4 —	Volts
Holding Current $V_D = 12 \text{ Vdc}, \text{Gate Open}$ $I_T = 500 \text{ mA}$ $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	I_H	— —	— —	75 300	mA
Gate Controlled Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 25 \text{ A Peak},$ $I_{GT} = 160 \text{ mA}, \text{Rise Time} = 0.1 \mu\text{s}$	t_{gt}	—	1.6	2.5	μs
Critical Rate-of-Rise of Commutation Voltage Rated $V_{DRM}, I_T(\text{RMS}) = 15 \text{ A},$ Commutating $di/dt = 8 \text{ A/ms}, \text{Gate Unenergized}, T_C = 75^\circ\text{C}$	$dv/dt(c)$	2	10	—	$\text{V}/\mu\text{s}$
Critical Rate-of-Rise of Off-State Voltage Rated $V_{DRM}, \text{Exponential Voltage Rise, Gate Open}, T_C = 100^\circ\text{C}$ T4120 B D M	dv/dt	30 20 10	150 100 75	— — —	$\text{V}/\mu\text{s}$

(1) All Voltage polarity reference to main terminal 1.



FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION



T6400 T6410 T6420



SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for the control of ac loads in applications such as power supplies, heating controls, motor controls, welding equipment and power switching systems; or wherever full-wave, silicon gate controlled solid-state devices are needed.

- Glass Passivated Junctions and Center Gate Fire
- Press Fit Stud – T6400
Stud – T6410
Isolated Stud – T6420
- Gate Triggering Guaranteed in All 4 Quadrants

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Repetitive Off-State Voltage ($T_J = -65$ to $+110^\circ\text{C}$) Gate Open T6400B, T6410B, T6420B T6400D, T6410D, T6420D T6400M, T6410M, T6420M T6400N, T6410N, T6420N	V_{DRM}	200 400 600 800	Volts
On-State Current RMS (Conduction Angle = 360°) T_C (Pressfit) = 70°C T_C (Stud) = 65°C	$I_T(\text{RMS})$	40	Amp
Peak Surge Current (Non-Repetitive) (One Full Cycle, 60 Hz)	I_{TSM}	300	Amp
Circuit Fusing ($T_J = -65$ to $+110^\circ\text{C}$, $t = 1.25$ to 10 ms)	I^2t	450	A^2s
Peak Gate Power (Pulse Width = 10 μs)	P_{GM}	40	Watts
Average Gate Power	$P_{G(AV)}$	0.75	Watt
Peak Gate Current (Pulse Width = 1 μs)	I_{GTM}	12	Amp
Operating Temperature Range	T_C	-65 to $+110$	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit Stud Isolated Stud	$R_{\theta JC}$	0.8 0.9 1.0	$^\circ\text{C}/\text{W}$


TRIACS

40 AMPERES RMS
200–800 VOLTS




STYLE 2:
1. MT1
2. GATE
CASE, MT2

T6400
PRESS FIT
CASE 310-01




MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX
A	12.23	12.83	0.501	0.509
F	2.16	2.41	0.085	0.095
G	—	4.06	—	0.160
H	1.52	1.76	0.060	0.070
J	2.62	4.89	0.100	0.190
K	—	2.62	—	0.100
L	—	17.02	—	0.670
Q	1.40	2.16	0.055	0.085



STYLE 2
PIN 1 MT1
2. GATE
3 MT2

T6410
STUD
CASE 263-03




MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX
A	15.24	16.00	0.604	0.634
B	14.00	14.20	0.551	0.563
C	26.67	30.23	1.050	1.190
F	3.43	3.68	0.135	0.145
H	2.28 REF	—	0.090 REF	—
J	16.87	17.56	0.660	0.695
K	15.72	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
R	1.48 REF	—	0.058 REF	—
T	17.73	17.83	0.699	0.705



STYLE 2:
1. MT1
2. GATE
3. MT2

T6420
ISOLATED STUD
CASE 311-01



MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX
A	12.00	12.76	0.472	0.502
B	12.73	12.83	0.501	0.509
C	—	32.51	—	1.280
D	—	4.06	—	0.160
E	2.10	2.41	0.085	0.095
F	1.60	2.03	0.063	0.080
G	10.67	11.58	0.420	0.455
H	2.62	4.89	0.100	0.190
K	4.44	5.95	0.175	0.235
Q	1.40	2.16	0.055	0.085
T	14.0	14.1	0.551	0.560

7

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current (Either Direction) Rated V_{DRM} @ $T_J = 110^\circ\text{C}$, Gate Open	I_{DRM}	—	—	4	mA
Maximum On-State Voltage (Either Direction) $I_T = 100$ A Peak	V_{TM}	—	1.5	2	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12$ Vdc, $R_L = 30$ Ohms $V_{MT2 (+)}$, $V_G(+)$ $V_{MT2 (+)}$, $V_G(-)$ $V_{MT2 (-)}$, $V_G(-)$ $V_{MT2 (-)}$, $V_G(+)$ $V_{MT2 (+)}$, $V_G(+)$; $V_{MT2 (-)}$, $V_G(-)$, $T_C = -65^\circ\text{C}$ $V_{MT2 (+)}$, $V_G(-)$; $V_{MT2 (-)}$, $V_G(+)$, $T_C = -65^\circ\text{C}$	I_{GT}	—	15 30 20 40 — —	50 80 50 80 125 240	mA
Gate Trigger Voltage, Continuous dc $V_D = 12$ Vdc, $R_L = 30$ Ohms, $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$ $V_D = \text{Rated } V_{DRM}$, $R_L = 125$ Ohms, $T_C = 110^\circ\text{C}$	V_{GT}	— — 0.2	1.35 — —	2.5 3.4 —	Volts
Holding Current (Either Direction) $V_D = 12$ Vdc, Gate Open Initiating Current = 500 mA $T_C = 25^\circ\text{C}$ $T_C = -65^\circ\text{C}$	I_{HO}	— —	25 —	60 100	mA
Gate Controlled Turn-On Time Rated V_{DRM} , $I_T = 60$ A, $I_{GT} = 200$ mA, Rise Time = 0.1 μs	t_{gt}	—	1.7	3	μs
Critical Rate of Rise of Commutation Voltage, On-State Conditions: $di/dt = 22$ A/ms, Gate Unenergized, $V_D = \text{Rated } V_{DROM}$, $I_T(\text{RMS}) = 40$ A, T_C (Pressfit) = 70°C T_C (Stud) = 65°C	$dv/dt(c)$	—	5	—	V/ μs

(1) All voltage polarity reference to main terminal 1.

FIGURE 1 – ON-STATE POWER DISSIPATION





FIGURE 2 – RMS CURRENT DERATING



T6401 T6411 T6421



SILICON BIDIRECTIONAL TRIODE THYRISTORS

... designed primarily for industrial and military applications for full wave control of ac loads in applications such as light dimmers, power supplies, heating controls, motor controls, welding equipment and power switching systems.

- Glass Passivated Junctions and Center Gate Geometry
- Isolated Stud Available for Ease of Assembly (T6421 Series)
- Gate Triggering Guaranteed In All 4 Modes

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Repetitive Peak Off-State Voltage ($T_J = -65$ to $+100^\circ\text{C}$) Gate Open T6401B, T6411B, T6421B T6401D, T6411D, T6421D T6401M, T6411M, T6421M	V_{DRM}	200 400 600	Volts
On-State Current RMS (Conduction Angle = 360°C) $T_C \leq +65^\circ\text{C}$	$I_T(\text{RMS})$	30	Amp
Peak Non-Repetitive Surge Current (One Full Cycle, 60 Hz)	I_{TSM}	300	Amp
Circuit Fusing ($T_J = -65$ to $+100^\circ\text{C}$, $t = 1.25$ to 10 ms)	I^2t	450	A^2s
Peak Gate Power (Pulse Width = $1.0 \mu\text{s}$)	P_{GM}	40	Watts
Average Gate Power	$P_{G(AV)}$	0.75	Watt
Peak Gate Current Pulse Width $\leq 1 \mu\text{s}$	I_{GM}	2	Amp
Operating Case Temperature Range	T_C	-65 to $+100$	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to $+150$	$^\circ\text{C}$
Stud Torque	—	30	in. lb.


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Pressfit	$R_{\theta JC}$	0.8	$^\circ\text{C}/\text{W}$
Stud		0.9	
Isolated Stud		1.0	

TRIACS

30 AMPERES RMS
200–600 VOLTS

T6401




STYLE 2
1. MT1
2. GATE
CASE MT2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.73	12.83	0.501	0.505
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.52	1.78	0.060	0.070
J	7.62	8.89	0.300	0.350
K	—	26.67	—	1.050
L	—	17.02	—	0.670
Q	1.40	2.16	0.055	0.085

PRESS FIT
CASE 310-01

T6411




STYLE 2
PIN 1. MT1
2. GATE
3. MT2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.34	15.60	0.604	0.614
B	14.00	14.20	0.551	0.559
C	26.67	30.23	1.050	1.190
F	3.43	4.06	0.135	0.160
H	2.28	REF	0.090	REF
J	10.67	11.56	0.420	0.455
K	15.75	17.02	0.620	0.670
L	7.62	8.89	0.300	0.350
Q	1.40	2.16	0.055	0.085
R	1.65	REF	0.065	REF
T	12.73	12.83	0.501	0.505

STUD
CASE 263-03

T6421



STYLE 2:
1. MT1
2. GATE
3. MT2



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.00	14.20	0.551	0.559
B	12.73	12.83	0.501	0.505
C	—	32.51	—	1.280
F	—	4.06	—	0.160
G	2.16	2.41	0.085	0.095
H	1.60	2.01	0.063	0.079
J	10.67	11.56	0.420	0.455
K	7.62	8.89	0.300	0.350
L	6.48	6.99	0.255	0.275
Q	1.40	2.16	0.055	0.085
T	3.43	3.81	0.135	0.150

ISOLATED STUD
CASE 311-01

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, and Either Polarity of MT2 to MT1, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Peak Off-State Current $V_D = \text{Rated } V_{DRM} @ T_J = 100^\circ\text{C}, \text{ Gate Open}$	I_{DRM}	—	—	4	mA
Maximum On-State Voltage (Either Direction) $I_{TM} = 100 \text{ A Peak}$	V_{TM}	—	2.1	2.5	Volts
Gate Trigger Current, Continuous dc (1) $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ $V_{MT2 (+)}, V_G(+); V_{MT2(-)}, V_G(-)$ $V_{MT2 (+)}, V_G(-); V_{MT2(-)}, V_G(+)$	I_{GT}	— —	20 35	50 80	mA
Gate Trigger Voltage, Continuous dc, All Trigger Modes $V_D = 12 \text{ Vdc}, R_L = 30 \text{ Ohms}$ $V_D = \text{Rated } V_{DRM}, R_L = 125 \text{ Ohms}, T_C = 100^\circ\text{C}$	V_{GT}	— 0.2	1.35 —	2.5 —	Volts
Holding Current $V_D = 12 \text{ Vdc}, \text{ Gate Open}$ $I_T = 150 \text{ mA}$	I_{HO}	—	—	60	mA
Gate Controlled Turn-On Time $V_D = \text{Rated } V_{DRM}, I_{TM} = 45 \text{ A}, I_{GT} = 200 \text{ mA}, \text{ Rise Time} = 0.1 \mu\text{s}$	t_{gt}	—	1.7	3	μs
Critical Rate of Rise of Commutation Voltage, On-State Conditions: $di/dt = 16 \text{ A/ms}, \text{ Gate Unenergized}, V_D = \text{Rated } V_{DRM},$ $I_T(\text{RMS}) = 30 \text{ A}, T_C = \text{Rated Value from Figure 1}$	$dv/dt(c)$	3	20	—	$\text{V}/\mu\text{s}$
Critical Rate of Rise of Off-State Voltage: $V_D = \text{Rated } V_{DRM}, \text{ Exponential Rise}, T_C = 100^\circ\text{C}$ T6401B, T6411B, T6421B T6401D, T6411D, T6421D T6401M, T6411M, T6421M	dv/dt	40 25 20	— — —	— — —	$\text{V}/\mu\text{s}$

FIGURE 1 – CURRENT DERATING





FIGURE 2 – POWER DISSIPATION





Leadforms, Hardware, and Mounting Techniques

8


8

LEADFORM OPTIONS

Plastic packaged semiconductors may be leadformed to a variety of configurations for insertion into sockets and boards designed for metal can devices. The following are standard leadforms offered by Motorola.

THYRISTOR AND TRIGGER LEADFORM OPTIONS

To order leadformed product, determine the form desired, and specify case number and applicable leadform number. A special device title will be assigned by the factory to process your order. Certain standard devices already incorporate a leadform, and may be purchased without consulting the factory.



PLASTIC POWER TRANSISTOR LEADFORM OPTIONS

TO-126 (Case 77), TO-127 (Case 90), TO-220 (Case 221A)


Devices may be leadformed by first converting to a special "SJE" number. The factory must be given the designation of the package and the applicable leadform suffix letter. The factory must be consulted.

TO-202 (Duowatt) Case 152 (Uni watt)

Any device in these packages may be leadformed by designating the proper suffix number after the device type called out.




Example—To leadform an MPS-U01 into the TO-5 configuration, designate it as: MPS-U01-05.

TO126 Lead Forms




Plastic Power Transistor Leadform Options (continued)

TO127 Lead Forms




CASE 152 - UNIWATT

CASE 152 - 1




CASE 152 - 5
(TO - 5 Type)




TO202 - DUOWATT


TO202 - 1



TO202 - 2




TO202 - 5




TO220




TO220 - B
(JEDEC TO220 - AA)



TO220 - A




TO220 - C
(TO - 5 Type)




* Critical to 90° Bend


MOUNTING HARDWARE TO-3




This hardware is applicable to the following packages.




8




MOUNTING HARDWARE TO-3




**0.003 TEFLON-COATED
FIBERGLASS INSULATOR
B51080A001**




**.020 ALUMINUM
INSULATOR
B51078A001**




**.002 MICA
INSULATOR
B52600F011**




**TRANSISTOR SOCKET
B51084A001**




**NYLON INSULATING BUSHING
B51547F002**



**NO. 6 SHEET METAL SCREW
B51564F003**






**BACK TEMPLATE
B51087A002**




**FRONT TEMPLATE
B51087A001**

MOUNTING HARDWARE TO-66




8

MOUNTING HARDWARE TO-66




NO. 6 SHEET METAL SCREW
B51564F003




0.005 MICA INSULATOR
B52600F008


0.003 MICA INSULATOR
B52600F009




TRANSISTOR SOCKET
B54837C001



NYLON INSULATING BUSHING
B51547F002




FRONT TEMPLATE
B54879C001





BACK TEMPLATE
B54879C002

MOUNTING HARDWARE TO-126



TORQUE REQUIREMENTS
0.68N-m (6IN-LBS.) MAX.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30° TYP		30° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04
TO-126


8

MOUNTING HARDWARE TO-126


(DIMENSIONS — $\frac{\text{MILLIMETERS}}{\text{INCH}}$)




STEEL COMPRESSION WASHER
B52200F006



4-40 HEX NUT
CARBON STEEL,
CADMIUM PLATED
B09490A005



ROUND MICA INSULATOR
B52600F003



4-40 HEX HEAD SCREW
CARBON STEEL,
CADMIUM PLATED
B09489A003

MOUNTING HARDWARE TO-127, CASE 90

Part numbers in this column for

INSULATED MOUNTING



6-32 HEX HEAD SCREW
B09489A031

STEEL COMPRESSION WASHER
(For 6-32 Screw)
B52200F004

SEMICONDUCTOR
(CASE 90)

RECTANGULAR MICA INSULATOR
B05608A001

OR

ROUND MICA INSULATOR
B52600F013

HEAT SINK OR CHASSIS

6-32 HEX HEAD NUT
B09490A006

Part numbers in this column for

*HIGH VOLTAGE INSULATED MOUNTING



4-40 HEX HEAD SCREW
B09489A030

NYLON INSULATING BUSHING
(For 4-40 Screw)
B51547F011




4-40 COMPRESSION WASHER
B52200F006

4-40 HEX NUT
B09490A005

TORQUE REQUIREMENTS

Insulated 0.68 N-m (8 IN. LBS.) MAX
High Voltage Insulated 0.90 N-m (6 IN. LBS.) MAX

*High voltage mounting requirements depend on use environment. User is encouraged to make his own evaluation.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90° TYP		90° TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255

CASE 90
(TO-127)

MOUNTING HARDWARE TO-127, CASE 90

OUTLINE DIMENSIONS DIMENSIONS - MILLIMETER INCH




STEEL COMPRESSION WASHER
B52200F004


STEEL COMPRESSION WASHER
B52200F006

NYLON INSULATING BUSHING
B51547F011


HEX NUT
CARBON STEEL,
CADMIUM PLATED



ROUND MICA INSULATOR
(See table below.)



RECTANGULAR MICA INSULATOR
(See table below.)



HEX HEAD SCREW
CARBON STEEL,
CADMIUM PLATED

DIMENSIONS - MILLIMETER (INCH)

ROUND MICA INSULATOR	
PART NO.	DIM E
B52600F013	3.56-3.81 (0.140-0.150)
B52600F015	2.87-2.97 (0.113-0.117)

RECTANGULAR MICA INSULATOR	
PART NO.	DIM G
B05608A001	3.68-3.94 (0.145-0.155)
B05608A002	2.87-3.00 (0.113-0.118)

HEX NUT

TYPE	PART NO.	DIM A	DIM B	DIM C	DIM D
4-40	B09490A005	6.12-6.35 (0.241-0.250)	6.98-7.34 (0.275-0.289)	2.21-2.49 (0.087-0.098)	2.84 NOM (0.112 NOM)
6-32	B09490A006	7.67-7.92 (0.302-0.312)	8.74-9.17 (0.344-0.361)	2.59-2.90 (0.102-0.114)	3.50 NOM (0.138 NOM)

HEX HEAD SCREW

TYPE	PART NO.	DIM M	DIM N	DIM P	DIM Q	DIM R
4.40	B09489A030	2.84-40 (0.112-40)	11.94-12.70 (0.470-0.500)	1.24-1.52 (0.049-0.060)	5.13 MIN (0.202 MIN)	4.60-4.75 (0.181-0.187)
6.32	B09484A032	3.5-32 (0.138-32)	11.94-12.70 (0.470-0.500)	2.03-2.36 (0.080-0.093)	6.91 MIN (0.272 MIN)	6.20-6.35 (0.244-0.250)

MOUNTING HARDWARE TO-220AB

PREFERRED ARRANGEMENT


for Isolated or Non-isolated Mounting. Screw is at Semiconductor Case Potential. 6-32 Hardware is Used.

Choose from Parts Listed Below.

ALTERNATE ARRANGEMENT



for Isolated Mounting when Screw must be at Heat-Sink Potential. 4-40 Hardware is Used.

Use Parts Listed Below.



- (1) Used with thin chassis and/or large hole.
- (2) Used when isolation is required.
- (3) Required when nylon bushing and lock washer are used.
- (4) Compression washer preferred when plastic insulating material is used.



TORQUE REQUIREMENTS
 Insulated 0.68 N-M (6 in-lbs) max
 Noninsulated 0.9 N-M (8 in-lbs) max



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.23	15.87	0.560	0.625
B	9.66	10.66	0.380	0.420
C	3.56	4.82	0.140	0.190
D	0.51	1.14	0.020	0.045
E	3.53	3.73	0.139	0.147
F	2.28	2.79	0.090	0.110
G	-	6.35	-	0.250
H	0.31	1.14	0.012	0.045
J	12.70	14.27	0.500	0.562
K	1.14	1.77	0.045	0.070
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.52	0.080	0.115
O	0.51	1.39	0.020	0.055
P	5.85	6.85	0.230	0.270

CASE 221.02
TO-220 AB

All JEDEC dimensions and notes apply




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
E	3.61	3.73	0.142	0.147
F	2.41	2.67	0.095	0.105
G	2.79	3.30	0.110	0.130
H	0.36	0.56	0.014	0.022
J	12.70	14.27	0.500	0.562
K	1.14	1.27	0.045	0.050
L	4.83	5.33	0.190	0.210
M	2.54	3.04	0.100	0.120
N	2.04	2.79	0.080	0.110
O	1.14	1.39	0.045	0.055
P	5.97	6.48	0.235	0.255
Q	0.76	1.27	0.030	0.050
R	1.14	-	0.045	-

CASE 221A-02
TO-220AB


8

MOUNTING HARDWARE TO-220AB


(DIMENSION — $\frac{\text{MILLIMETER}}{\text{INCH}}$)




HEX HEAD SCREW
CARBON STEEL
CADMIUM-PLATED
(See table below.)




HEX NUT
CARBON STEEL
CADMIUM-PLATED
(See table below.)



RECTANGULAR STEEL WASHER
B09002A001



NYLON INSULATING BUSHING
(See table below.)



DIMENSIONS — MILLIMETER (INCH)

NYLON BUSHING

PART NO.	DIM A	DIM B	DIM C	DIM D	DIM E
B51547F005	9.40-9.65 (0.370-0.380)	3.84-4.09 (0.151-0.161)	2.16-2.41 (0.085-0.095)	6.10-6.35 (0.240-0.250)	1.02-1.27 (0.040-0.050)
B51547F015	5.59-6.10 (0.220-0.240)	3.05-3.15 (0.120-0.124)	1.57-1.68 (0.062-0.066)	3.56-3.66 (0.140-0.144)	0.51-0.64 (0.020-0.025)

HEX NUT

TYPE	PART NO.	DIM G	DIM H	DIM J	DIM K
4-40	B09490A005	6.12-6.35 (0.241-0.250)	6.98-7.34 (0.275-0.289)	2.21-2.49 (0.087-0.098)	2.84 NOM (0.112 NOM)
6-32	B09490A006	7.67-7.92 (0.302-0.312)	8.74-9.17 (0.344-0.361)	2.59-2.90 (0.102-0.114)	3.50 NOM (0.138 NOM)

HEX HEAD SCREW

TYPE	PART NO.	DIM M	DIM N	DIM P	DIM Q	DIM R
4-40	B09489A034	0.112-0.40	1.57 (0.62)	1.24-1.52 (0.049-0.060)	5.13 MIN (0.202 MIN)	4.60-4.75 (0.181-0.187)
6-32	B09489A035	0.138-0.32	1.57 (0.62)	2.03-2.36 (0.080-0.093)	6.91 MIN (0.272 MIN)	6.20-6.35 (0.244-0.250)

MOUNTING TECHNIQUES FOR POWER SEMICONDUCTORS

INTRODUCTION

Current and power ratings of semiconductors are inseparably linked to their thermal environment. Except for lead-mounted parts used at low currents, a heat exchanger is required to prevent the junction temperature from exceeding its rated limit, thereby running the risk of a high failure rate. Furthermore, semiconductor-industry field history indicates that the failure rate of most silicon semiconductors decreases approximately by one half for a decrease in junction temperature from 160°C to 135°C.*

Many failures of power semiconductors can be traced to faulty mounting procedures. With metal packaged devices, faulty mounting generally causes unnecessarily high junction temperature, resulting in reduced component lifetime, although mechanical damage has occurred on occasion from mounting securely to a warped surface. With the widespread use of various plastic-packaged semiconductors, the dimension of mechanical damage becomes very significant.

Figure 1 shows an example of doing nearly everything wrong. In this instance, the device to be victimized is in the TO-220 package. The leads are bent to fit into a socket—an operation which, if not properly done, can crack the package, break the bonding wires, or crack the die. The package is fastened with a sheet-metal screw through a 1/4"-hole containing a fiber-insulating sleeve. The force used to tighten the screw pulls the package into the hole, causing enough distortion to crack the die. Even if the die were not cracked, the contact area is small because of the area consumed by the large hole and the bowing of the package; the result is a much higher junction temperature than expected. If a rough heat sink surface and some burrs around the hole are present, many—but unfortunately not all—poor mounting practices are covered.




FIGURE 1 — Extreme Case of Improperly Mounting
A Semiconductor (Distortion Exaggerated)

*See MIL—Handbook—217B, Section 2.2

In many situations the case of the semiconductor must be isolated electrically from its mounting surface. The isolation material is, to some extent, a thermal isolator as well, which raises junction operating temperatures. In addition, the possibility of arc-over problems is introduced if high voltages are being handled. Electrical isolation thus places additional demands upon the mounting procedure.

Proper mounting procedures necessitate attention to the following areas:

1. Mounting surface preparation,
2. Application of thermal compounds,
3. Installation of the insulator,
4. Fastening of the assembly, and
5. Lead bending and soldering.

In this note, the procedures are discussed in general terms. Specific details for each class of packages are given in the figures and in Table 1. Appendix A contains a brief review of thermal resistance concepts, and Appendix B lists sources of supply for accessories. Motorola supplies hardware for all power packages. It is detailed on separate data sheets for each package type.

MOUNTING SURFACE PREPARATION

In general, the heat-sink mounting surface should have a flatness and finish comparable to that of the semiconductor package. In lower power applications, the heat-sink surface is satisfactory if it appears flat against a straight edge and is free from deep scratches. In high-power applications, a more detailed examination of the surface is required.

Surface Flatness

Surface flatness is determined by comparing the variance in height (Δh) of the test specimen to that of a reference standard as indicated in Figure 2. Flatness is normally specified as a fraction of the Total Indicator Reading (TIR). The mounting surface flatness, i.e., $\Delta h/TIR$, is satisfactory in most cases if less than 4 mils per inch, which is normal for extruded aluminum—although disc type devices usually require 1 mil per inch.

Surface Finish

Surface finish is the average of the deviations both above and below the mean value of surface height. For minimum interface resistance, a finish in the range of 50 to 60 microinches is satisfactory;* a finer finish is costly to achieve and does not significantly lower contact resistance. Most commercially available cast or extruded

*Tests run by Thermalloy (Catalog #74-INS-3, page 14) using a copper TO-3 package with a typical 32-microinch finish, showed that finishes between 16 and 64 μ -in caused less than $\pm 2.5\%$ difference in interface thermal resistance.




FIGURE 2 - Surface Flatness

heat sinks will require spotfacing when used in high-power applications. In general, milled or machined surfaces are satisfactory if prepared with tools in good working condition.

Mounting holes generally should only be large enough to allow clearance of the fastener. The larger packages having mounting holes removed from the semiconductor die location, such as a TO-3, may successfully be used with larger holes to accommodate an insulating bushing, but Thermopad plastic packages are intolerant of this condition. For these packages, a smaller screw size must be used such that the hole for the bushing does not exceed the hole in the package.

Punched mounting holes have been a source of trouble because if not properly done, the area around a punched hole is depressed in the process. This "crater" in the heat sink around the mounting hole can cause two problems. The device can be damaged by distortion of the package as the mounting pressure attempts to conform it to the shape of the heat-sink indentation, or the device may only bridge the crater and leave a significant percentage of its heat-dissipating surface out of contact with the heat sink. The first effect may often be detected immediately by visual cracks in the package (if plastic), but usually an unnatural stress is imposed, which results in an early-life failure. The second effect results in hotter operation and is not manifested until much later.

Although punched holes are seldom acceptable in the relatively thick material used for extruded aluminum heat sinks, several manufacturers are capable of properly utilizing the capabilities inherent in both fine-edge blanking or sheared-through holes when applied to sheet metal as commonly used for stamped heat sinks. The holes are pierced using Class A progressive dies mounted on four-post die sets equipped with proper pressure pads and holding fixtures.

When mounting holes are drilled, a general practice with extruded aluminum, surface cleanup is important. Chamfers must be avoided because they reduce heat transfer surface and increase mounting stress. The edges should be broken to remove burrs which cause poor contact between device and heat sink and may puncture isolation material.

Many aluminum heat sinks are black-anodized to improve radiation ability and prevent corrosion. Anodizing results in significant electrical but negligible thermal insulation. It need only be removed from the mounting area when electrical contact is required.

Another treated aluminum finish is iridite, or chromate-acid dip, which offers low resistance because of its thin surface, yet has good electrical properties because it resists oxidation. It need only be cleaned of the oils and films that collect in the manufacture and storage of the sinks, a practice which should be applied to all heat sinks. For economy, paint is sometimes used for sinks; removal of the paint where the semiconductor is attached is usually required because of paint's high thermal resistance. However, when it is necessary to insulate the semiconductor package from the heat sink, anodized or painted surfaces may be more effective than other insulating materials which tend to creep (i.e., they flow), thereby reducing contact pressure.

It is also necessary that the surface be free from all foreign material, film, and oxide (freshly bared aluminum forms an oxide layer in a few seconds). Unless used immediately after machining, it is a good practice to polish the mounting area with No. 000 steel wool, followed by an acetone or alcohol rinse. Thermal grease should be immediately applied thereafter and the semiconductor attached as the grease readily collects dust and metal particles.

THERMAL COMPOUNDS

To improve contacts, thermal joint compounds or greases are used to fill air voids between all mating surfaces. Values of thermal resistivity vary from 0.10 degrees Celsius-inches per watt for copper film to 1200°C-in/W for air, whereas satisfactory joint compounds will have a resistivity of approximately 60°C-in/W. Therefore, the voids, scratches, and imperfections which are filled with a joint compound, will have a thermal resistance of about 1/20th of the original value which makes a significant reduction in the overall interface thermal resistance.

Joint compounds are a formulation of fine zinc particles in a silicon oil which maintains a grease-like consistency with time and temperature. Since some of these compounds do not spread well, they should be evenly applied in a very thin layer using a spatula or lintless brush, and wiped lightly to remove excess material. Some cyclic rotation of the package will help the compound spread evenly over the entire contact area. Experience will indicate whether the quantity is sufficient, as excess will appear around the edges of the contact area. To prevent accumulation of airborne particulate matter, excess

compound should be wiped away using a cloth moistened with acetone or alcohol. These solvents should not contact plastic-encapsulated devices, as they may enter the package and cause a leakage path or carry in substances which might attack the assembly.

Data showing the effect of compounds on several package types under different mounting conditions is shown in Table I. The rougher the surface, the more valuable the grease becomes in lowering contact resistance; therefore, when mica insulating washers are used, use of grease is generally mandatory. The joint compound also improves the breakdown rating of the insulator and

is therefore highly desirable despite the handling problems created by its affinity for foreign matter. Some sources of supply for joint compounds are shown in Appendix B.

Some users and heat-sink manufacturers prefer not to use compounds. This necessitates use of a heat sink with lower thermal resistance which imposes additional cost, but which may be inconsequential when low power is being handled. Others design on the basis of not using grease, but apply it as an added safety factor, so that if improperly applied, operating temperatures will not exceed the design values.

TABLE I
Approximate Values for Interface Thermal Resistance and Other Package Data
(See Table II for Case Number to JEDEC Outline Cross-Reference)

Dry interface values are subject to wide variation because of extreme dependence upon surface conditions. Unless otherwise noted the case temperature is monitored by a thermocouple located directly under the die reached through a hole in the heat sink. (See Note 4.)

Package Type and Data					Interface Thermal Resistance (°C/W)					
JEDEC Outline	Description	Recommended Mounting Hole and Drill Size	Machine Screw Size ²	Torque In-Lb	Metal-to-Metal		With Insulator			See Note
					Dry	Lubed	Dry	Lubed	Type	
Case 152*	Uniwatt	0.113, #33	4-40	6	5.0	3.8	7.4	5.4	2 mil Mica	3
DO-4	10-32 Stud 7/16" Hex	0.188, #12	10-32	20	0.3	0.2	1.6	0.8	3 mil Mica	
DO-5	1/4-28 Stud 11/16" Hex	0.250, #1	1/4-28	25	0.2	0.1	0.8	0.6	5 mil Mica	
DO-21	Pressfit, 1/2"	See Figure 8	—	—	0.15	0.10	—	—	—	
TO-3	Diamond Flange	0.140, #28	6-32	6	0.5	0.1	1.3	0.36	3 mil Mica	1
TO-66	Diamond Flange	0.140, #28	6-32	6	1.5	0.5	2.3	0.9	2 mil Mica	
TO-83 TO-94	1/2" 20 Stud 1-1/16" Hex	0.5, 0.5 —	1/2-20	130	—	0.1	—	—	—	
TO-126	Thermopad 1/4" x 3/8"	0.113, #33	4-40	6	2.0	1.3	4.3	3.3	2 mil Mica	
TO-127	Thermopad 1/2" x 5/8"	0.140, #28	6-32	8	1.6	0.8	2.6	1.8	2 mil Mica	
TO-202AC	Duowatt	0.140, #28	6-32	8	1.3	0.9	4.8	2.0	2 mil Mica	3
TO-220AB	Thermowatt	0.140, #28	6-32	8	1.2	1.0	3.4	1.6	2 mil Mica	1, 2

*Motorola Case Number

NOTE 1. See Figures 3 and 4 for additional data on TO-3 and TO-220 packages.

NOTE 2. Screw not insulated.

NOTE 3. Case thermocouple soldered to top of tab.

NOTE 4. **Measurement of Interface Thermal Resistance.** Measuring the interface thermal resistance $R_{\theta CS}$ appears deceptively simple. All that's apparently needed is a thermocouple on the semi, a thermocouple on the heat sink, and a means of applying and measuring DC power. However, $R_{\theta CS}$ is proportional to the amount of contact area between the surfaces and consequently is affected by surface flatness and finish and the amount of pressure on the surfaces. In addition, placement of the thermocouples can have a significant influence upon the results. Consequently, values for interface thermal resistance presented by different manufacturers are in poor agreement.

Consider the TO-220 package shown in the accompanying figure. The mounting pressure at one end causes the other end—where the die is located—to lift off the mounting surface slightly. To improve contact, Motorola TO-220 packages are slightly concave and use of a spreader bar under the screw lessens the lifting, but some is inevitable with a single-ended package.

The thermocouple locations are shown:

a. The Motorola location is directly under the die reached through a hole in the heat sink. The thermocouple is held in place by a spring which forces the thermocouple into intimate contact with the bottom of the semi's case.

b. The EIA location is close to the die on the top surface of the package base reached through a blind hole drilled through the molded body. The thermocouple is swaged in place.

c. The Thermalloy location is on the top portion of the tab between the molded body and the mounting screw. The thermocouple is soldered into position.

Temperatures at the three locations are generally not the same. Consider the situation depicted in the figure. Because the only area of direct contact is around the mounting screw, nearly all the heat travels horizontally along the tab from the die to the contact area. Consequently, the temperature at the EIA location is hotter than at the Thermalloy location and the Motorola location is even hotter. Since junction-to-sink thermal resistance is constant for a given setup, junction-to-case values decrease and case-to-sink values increase as the case thermocouple readings become warmer.

There are examples where the relationship between the thermocouple temperatures are different from the previous situation. If a mica washer with grease is installed between the semi package and the heat sink, tightening the screw will not bow the package;

Table 1, Note 5 (continued)

instead, the mica will be deformed. The primary heat conduction path is from the die through the mica to the heat sink. In this case, a small temperature drop will exist across the vertical dimension of the package mounting base so that the thermocouple at the EIA location will be the hottest. The thermocouple temperature at the Thermalloy location could be close to the temperature at the EIA location as the lateral heat flow is generally small.

The EIA location is chosen to obtain the highest temperature on the case. It is of significance because power ratings are supposed to be based on this reference point. Unfortunately, the placement of the thermocouple is tedious and leaves the semiconductor in a condition unfit for sale.

The Motorola location is chosen to obtain the highest temperature of the case at a point where, hopefully, the semi is making contact to the heat sink, since heat sinks are measured from the point of semi contact to the ambient. Once the special heat sink to accommodate the thermocouple has been fabricated, this method lends itself to production testing and does not mark the device. However, this location is not easily accessible to the user.

The Thermalloy location is convenient and is often chosen by equipment manufacturers. However, it also blemishes the case and may yield results differing up to 1°C/W for a TO-220 package mounted to a heat sink without thermal grease and no insulator. This error is small when compared to the heat dissipators often used with this package, since power dissipation is usually a few watts. When compared to the specified junction-to-case values of some of the higher power semiconductors becoming available, however, the difference becomes significant, and it is important that the semiconductor manufacturer and equipment manufacturer use the same reference point.

Another method of establishing reference temperatures utilizes a soft copper washer (thermal grease is used) between the semiconductor package and the heat sink. The washer is flat to within 1 mil/inch, has a finish better than $63\ \mu\text{-inch}$, and has an imbedded thermocouple near its center. This reference includes the interface resistance under nearly ideal conditions and is therefore application-oriented. It is also easy to use and yields reproducible results. At this printing, however, sufficient data to compare results to other methods is not available.

The only way to get accurate measurements of the interface resistance is to also test for junction-to-case thermal resistance at the same time. If the junction-to-case values remain relatively constant as insulators are changed, torque varied, etc., then the case reference point is satisfactory.

JEDEC TO-220 Package mounted to heat sink showing various thermocouple locations and lifting caused by pressure at one end.




TABLE 2
Cross Reference Chart

Motorola Case Number to JEDEC
Outline Number and Table 1 Reference

Motorola Number	JEDEC Number	Reference in Table 1
1	TO-3	TO-3
3	TO-3 ²	TO-3
9	TO-61	DO-5
11	TO-3	TO-3
11A	TO-3 ²	TO-3
12	TO-3 ²	TO-3
36	TO-60	DO-4
42A	DO-5	DO-5
44	DO-4	DO-4
54	TO-3 ²	TO-3
56	DO-4	DO-4
58	DO-5 ²	DO-5
77	TO-126	TO-126
80	TO-66	TO-66
86	TO-208 ¹	DO-4
86L	TO-298 ¹	DO-4
90	TO-127	TO-127
145C	TO-232 ¹	DO-4
152	TO-202 ¹	Case 152
160-03	TO-59	DO-4
167	DO-203 ¹ - 1.25" hex	DO-4
157	DO-203 ¹	DO-5
197	TO-3 ²	TO-3
199	TO-225 ¹	TO-127
219	TO-94	TO-83
221	TO-220AB	TO-220AB
221A	TO-220AB	TO-220AB
235	TO-208 ¹	DO-5
238	TO-208 ¹	DO-5
239	TO-208	-
245	DO-4	DO-4
246	TO-83	TO-83
257-01	DO-5	DO-5
263	TO-208 ¹	DO-5
283	DO-4	DO-4
285	TO-209 ¹	TO-83
288	TO-208 ¹	TO-83
289	TO-209 ¹	DO-5
291	TO-94	TO-83
306	TO-202AC	TO-202AC

NOTE 1. Would fit within this family outline if registered with JEDEC.

NOTE 2. Not within all JEDEC outline dimensions. The data in Table 1 and suggested mounting hardware and procedures generally apply.

INSULATION CONSIDERATIONS

Since it is most expedient to manufacture power semiconductors with collectors or anodes electrically common to the case, the problem of isolating this terminal from ground is a common one. For lowest overall thermal resistance, it is best to isolate the entire heat sink/semiconductor structure from ground, rather than to use an insulator between the semiconductor and the heat sink. Where heat sink isolation is not possible, because of safety reasons or in instances where a chassis serves as a heat sink or where a heat sink is common to several devices, insulators are used to isolate the individual components from the heat sink.

When an insulator is used, thermal grease assumes greater importance than with a metal-to-metal contact, because two interfaces exist instead of one and some materials, such as mica, have a markedly uneven surface. Reduction of interface thermal resistance of between 2 to 1 and 3 to 1 are typical when grease is used.

Data obtained by Thermalloy, showing interface resistance for different insulators and torque applied to TO-3 and TO-220 packages, are shown in Figure 3 for bare surfaces and Figure 4 for greased surfaces. It is obvious that with some arrangements, the interface thermal resistance exceeds that of the semiconductor (junction to case). When high power is handled, beryllium oxide is unquestionably the best choice. Thermafilm is Thermalloy's tradename for a polyimide material which is also commonly known as Kapton*; this material is fairly popular for low power applications because it is low cost, withstands high temperatures and is easily handled, in contrast to mica which chips and flakes easily.

When using insulators, care must be taken to keep the mating surfaces clean. Small particles of foreign matter can puncture the insulation, rendering it useless or seriously lowering its dielectric strength. In addition, particularly when voltages higher than 300 V are encountered, problems with creepage may occur. Dust and other foreign material can shorten creepage distances significantly so that having a clean assembly area is important. Surface roughness and humidity also lower insulation resistance. Use of thermal grease usually raises the breakdown voltage of the insulation system. Because of these factors, which are not amenable to analysis, hi-pot testing should be done on prototypes and a large margin of safety employed. In some situations, it may be necessary to substitute "empty" packages for the semiconductors to avoid shorting them or to prevent the semiconductors from limiting the voltage applied during the hi-pot test.







FIGURE 3 — Interface Thermal Resistance Without Thermal Grease as a Function of Mounting Screw Torque Using Various Insulating Materials

FIGURE 4 — Interface Thermal Resistance Using Thermal Grease as a Function of Mounting Screw Torque Using Various Insulating Materials

* © DuPont

FASTENER AND HARDWARE CHARACTERISTICS

Characteristics of fasteners, associated hardware, and the tools to secure them determine their suitability for use in mounting the various packages. Since many problems have arisen because of improper choices, the basic characteristics of several types of hardware are discussed next.

Compression Washers

A very useful piece of hardware is the bell-type compression washer. As shown in Figure 5, it has the ability to maintain a fairly constant pressure over a wide range of physical deflection—generally 20% to 80%—thereby maintaining an optimum force on the package. When installing, the assembler applies torque until the washer depresses to half its original height. (Tests should be run prior to setting up the assembly line to determine the proper torque for the fastener used to achieve 50% deflection.) The washer will absorb any cyclic expansion of the package or insulating washer caused by temperature changes. Bell type washers are the key to successful mounting of devices requiring strict control of the mounting force or when plastic hardware is used in the mounting scheme.

Motorola washers designed for use with the Thermopad package maintain the proper force when properly secured. They are used with the large face contacting the packages.




FIGURE 5 — Characteristics of the Bell Compression Washers Designed for Use with Thermopad Semiconductors

Machine Screws

Machine screws and nuts form a trouble-free fastener system for all types of packages which have mounting holes. Torque ratings apply when dry; therefore, care must be exercised when using thermal grease to prevent it from getting on the threads as inconsistent torque readings result. Machine screw heads should not directly contact the surface of any of the Thermopad plastic package types as the screw heads are not sufficiently flat to provide properly distributed force.

Self-Tapping Screws

Under some conditions, sheet-metal screws are acceptable. However, during the tapping process with a standard screw, a volcano-like protrusion will develop in the metal being threaded; a very unsatisfactory surface

results. When used, a speed-nut must be used to secure a standard screw, or the type of screw must be used which roll-forms machine screw threads.

Eyelets

Successful mounting can also be accomplished with hollow eyelets provided an adjustable, regulated pressure press is used such that a gradually increasing pressure is used to pan the eyelet. Use of sharp blows could damage the semiconductor die.

Rivets

When a metal flange-mount package is being mounted directly to a heat sink, rivets can be used. Rivets are not a recommended fastener for any of the plastic packages except for the tab-mount type. Aluminum rivets are preferred over steel because less pressure is required to set the rivet and thermal conductivity is improved.

Insulators and Plastic Hardware

Because of its relatively low cost and low thermal resistance, mica is still widely used to insulate semiconductor packages from heat sinks despite its tendency to chip and flake. It has a further advantage in that it does not creep or flow so that the mounting pressure will not reduce with time in use. Plastic materials, particularly Teflon*, will flow. When plastic materials form parts of the fastening system, a compression washer is a valuable addition which assures that the assembly will not loosen with time.

FASTENING TECHNIQUES

Each of the various types of packages in use requires different fastening techniques. Details pertaining to each type are discussed in following sections. Some general considerations follow.

To prevent galvanic action from occurring when devices are used on aluminum heat sinks in a corrosive atmosphere, many devices are nickel- or gold-plated. Consequently, precautions must be taken not to mar the finish.

Manufacturers which provide heat sinks for general use and other associated hardware are listed in Appendix B. Manufacturer's catalogs should be consulted to obtain more detailed information. Motorola also has mounting hardware available for a number of different packages. Consult the Hardware Data Sheet for dimensions of the components and part numbers.

Specific fastening techniques are discussed in the remainder of this note for the following categories of semiconductor package.

1. Stud mount: DO-4, DO-5, DO-9, DO-30, TO-59, TO-60/63, TO-83, TO-93/94, etc.
2. Flange mount: DO-43, DO-44, TO-3, TO-37, TO-41, TO-53, TO-66, etc.
3. Pressfit: DO-21, DO-24, TO-203
4. Disc: DO-200 and TO-200 Families
5. Thermopad®: TO-126/7
6. Thermowatt®: TO-220 Family
7. Tab Mount (Duowatt® and Uniwatt®): TO-202 Family
8. RF Stripline: TO-119/121, TO-128/9, TO-216

*Trademark E. I. DuPont

Stud Mount

Mounting errors with stud-mounted parts are generally confined to application of excessive torque or tapping the stud into a threaded heat-sink hole. Both these practices may cause a warpage of the hex base which may crack the semiconductor die. The best fastening method is to use a nut and washer; the details are shown in Figure 6.




FIGURE 6 – Mounting Details For Stud-Mounted Semiconductors

Flange Mount

Few known mounting difficulties exist with this type of package. The rugged base and distance between die and mounting holes combine to make it extremely difficult to cause any warpage unless mounted on a surface which is badly bowed or unless one side is tightened excessively before the other screw is started. A typical mounting installation is shown in Figure 7. Machine screws, self-tapping screws, eyelets, or rivets may be used to secure the package.




FIGURE 7 – Mounting Details for Flat-Base Mounted Semiconductors (TO-3 Shown).

When not using a socket, machine screws tightened to their torque limits will produce lowest thermal resistance.

Press Fit

For most applications, the press-fit case should be mounted according to the instructions shown in Figure 8. A special fixture meeting the necessary requirements is a must.

Disc

Disc type devices also require special handling. The details are shown in Figure 9.

8




FIGURE 8 — Mounting Details for Press-Fit Semiconductors




FIGURE 9 — Mounting Details for Disc-Type Semiconductors

Thermopad

The Motorola Thermopad® plastic power packages have been designed to feature minimum size with no compromise in thermal resistance. This is accomplished by die-bonding the silicon chip on one side of a thin copper sheet; the opposite side is exposed as a mounting surface. The copper sheet has a hole for mounting, i.e., plastic is molded enveloping the chip but leaving the mounting hole open. The benefits of this construction are obtained at the expense of a requirement that strict attention be paid to the mounting procedure. Success in mounting Thermopad devices depends largely upon using a compression washer which provides a controllable pressure across a large bearing surface. Having a small hole with no chamfer and a flat, burr-free, well-finished heat sink are also important requirements.

Several types of fasteners may be used to secure the Thermopad package; machine screws, eyelets, or clips are preferred. With screws or eyelets, a bell compression washer should be used which applies the proper force to the package over a fairly wide range of deflection. Screws should not be tightened with any type of air-driven torque gun or equipment which may cause high impact. Characteristics of the recommended washers are shown in Figure 5.

Figure 10 shows details of mounting TO-126 or TO-127 devices. Use of the clip requires that caution be exercised to insure that adequate mounting force is applied. When electrical isolation is required, a bushing inside the mounting hole will insure that the screw threads do not contact the metal base.




FIGURE 10 – Recommended Mounting Arrangements for TO-126 and TO-127 Thermopad Packages

The case 199 Thermopad is not more tolerant of mounting conditions than Case 77 or 90 parts even though the fastener does not bear on the plastic. The screw must not contact the semiconductor base plate as screw heads are not flat enough to apply pressure evenly and may cause warpage of the base plate resulting in die fracture. Procedures for mounting the Case 199 are shown in Figure 11.




FIGURE 11 — Various Mounting Schemes For the Case 199 Thermopad

- (a) shows direct contact with heat sink.
 - (b) shows technique when isolation is required.
- Manual Assembly Should Be Used.

Thermowatt®

The popular TO-220 Thermowatt® package also requires attention to mounting details. Figure 12 shows suggested mounting arrangements and hardware. The rectangular washer shown in Figure 12a is used to minimize distortion of the mounting flange; excessive distortion could cause damage to the semiconductor chip. Use of the washer is only important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate insulating bushings when the screw is electrically connected to the case; however, the holes should not be larger than necessary to provide hardware clearance and should never exceed a diameter of 0.250 inch. Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds is suggested when using a 6-32 screw.

Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with

the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. To minimize this problem, Motorola TO-220 packages have a chamfer on one end. TO-220 packages of other manufacturers may need a spacer or combination spacer and isolation bushing to raise the screw head above the top surface of the plastic.

In situations where the Thermowatt package is making direct contact with the heat sink, an eyelet may be used, provided sharp blows or impact shock is avoided.




FIGURE 12 — Mounting Arrangements for Thermowatt Packages

Tab Mount

Although the Duowatt® and Uniwatt® packages are designed primarily for use in low-power applications where heat sinks are not required, they can be used to dissipate up to 10 watts if properly mounted to a heat sink. These packages are relatively rugged, since the mounting hole is not close to the die; mounting stresses, therefore, are not easily transmitted to the die.

Figure 13 shows some possible mounting arrangements. An axial load of 300 lbs-force produces minimum contact thermal resistance. This is achieved at 6 in-lbs when a 4-40 machine screw is used. A sheet-metal screw and speed-nut can be substituted for the machine screw and nut, but torque readings are uncertain. The riveting technique should produce 300 lbs-force, using a gradually increasing pressure such as provided by an arbor press.

The extrusion requires a punch press to manufacture; however, it is potentially the least expensive technique.

Note that the radius of the fillet must be small enough to allow the tab to lie flat on the heat sink. To utilize an existing chassis and board arrangement on heat sinking, it may be necessary to have the device lie flat on the chassis. In this case, the chassis mounting blocks shown in Figure 13d might be utilized. A possible application is shown in Figure 13e, where a complementary transistor pair is used. Insulated screws and mica insulating washers under the blocks must be used to prevent shorting of the collector circuits of the two transistors. Alternately, an insulated bushing and a #3 screw could be used to secure the packages.

To avoid the use of mounting blocks, a tab-forming option is available. Alternately, some equipment manufacturers have constructed heat sinks with a flat, raised island to permit the package to be flat. Users should not attempt to bend the tab as a cracked die is the probable result.




FIGURE 13 – Methods of Mounting Duowatt and Uniwatt Transistors to a Heat Sink

R.F. Stripline

Besides the usual precautions regarding surface flatness and torque, the stripline package (see Figure 14a) requires attention to the following:

1. The device should never be mounted in such a manner as to place ceramic-to-metal joints in tension.
2. The device should never be mounted in such a manner as to apply force on the strip leads in a vertical direction towards the cap.
3. When the device is mounted in a printed circuit board with the copper stud or flange and BeO portion of the header passing through a hole in the circuit board, adequate clearance must be provided for the BeO to prevent shear forces from being applied to the leads.
4. Some clearance must be allowed between the leads and the circuit board when the device is properly secured to the heat sink.
5. The device should be properly secured into the heat sinks before the device leads are attached into the circuit.
6. The leads must not be used to prevent device rotation on stud type devices during stud torque application. A wrench flat is provided for this purpose.

Most of the considerations listed above are designed to prevent tension at the metal-ceramic interfaces on the SOE package. Improper mechanical design can lead to application of stresses to these joints resulting in device destruction. Three joints are considered: the cap to the BeO disc, the leads to the disc, and the stud or flange to the disc.

The joint between the ceramic cap and the BeO ceramic disc is composed of a material which loses strength above 175°C. While the strength of the material returns upon cooling, any force applied to the cap at high temperature may result in failure of the cap to ceramic joint.

Figure 14b shows a cross-section of a printed circuit board and heat-sink assembly for mounting a stud type stripline device. H is the distance from the top surface of the printed circuit board to the D-flat heat-sink surface. If H is less than the minimum distance from the bottom of the lead material to the mounting surface of the package, there is no possibility of tensile forces in the copper stud-BeO ceramic joint. If, however, H is greater than the package dimension, considerable force is applied to the cap to BeO joint and the BeO to stud joint. Two occurrences are possible at this point. The first is a cap joint failure when the structure is heated, as might occur during the lead-soldering operation; while the second is BeO to stud failure if the force generated is high enough. Lack of contact between the device and the heat-sink surface will occur as the differences between H and the package dimension becomes larger, this may result in device failure as power is applied.

Figure 14c shows a typical mounting technique for flange-type stripline transistors. Again, H is defined as the distance from the top of the printed circuit board to the heat-sink surface. If distance H is less than the minimum distance from the bottom of transistor lead to the bottom surface of the flange, tensile forces at the various joints in the package are avoided. However, if distance H exceeds the package dimension, problems similar to those discussed for the stud type devices can occur. Because of the ability of the copper flange to bend

under the types of loads encountered when the mounting screws are tightened, permanent deformation of the flange may result. Corrective action after the flange has been bent will not necessarily insure proper thermal contact with the heat sink.

The flange surface as supplied with Motorola transistors is either flat or slightly convex. It is important that the mating heat-sink surface also be flat or slightly convex to provide the best contact when the device is properly secured.

Since the flange may be permanently deformed during mounting, the device should not be dismounted and remounted in another position, without checking the flatness. The flange may be resurfaced using emery cloth mounted on a large, flat block. While this removes the gold- or nickel-plating, the thin layer of copper oxide which rapidly forms causes an insignificant increase in thermal resistance, although corrosion may occur.




FIGURE 14 - Mounting Details for SOE Transistors

FREE AIR AND SOCKET MOUNTING

In applications where average power dissipation is of the order of a watt or so, power semiconductors may be mounted with little or no heat-sinking. The leads of the various metal power packages are not designed to support the packages; their cases must be firmly supported to avoid the possibility of cracked glass-to-metal seals around the leads. The plastic packages may be supported by their leads in applications where high shock and vibration stresses are not encountered and where no heat sink is used. The leads should be as short as possible to increase vibration resistance and reduce thermal resistance.

In many situations, because its leads are fairly heavy, the TO-127 package has supported a small heat sink; however, no definitive data is available. When using a small heat sink, it is good practice to have the sink rigidly mounted such that the sink or the board is providing total support for the semiconductor. Two possible arrangements are shown in Figure 15. The arrangement of part (a) could be used with any plastic package, but the scheme of part (b) is more practical with Case 77 or Case 90 Thermopad devices. With the other package types, mounting the transistor on top of the heat sink is more practical.




FIGURE 15 — Methods of Using Small Heat Sinks With Plastic Semiconductor Packages

In certain situations, in particular where semiconductor testing is required, sockets are desirable. Manufacturers have provided sockets for all the packages available from Motorola. The user is urged to consult manufacturers' catalogs for specific details.

HANDLING PINS, LEADS, AND TABS

The pins and lugs of metal-packaged devices are not designed for any bending or stress. If abused, the glass-to-metal seals could crack. Wires may be attached using sockets, crimp connectors, or solder, provided the data-sheet ratings are observed.

The leads and tabs of the plastic packages are more flexible and can be reshaped, although this is not a recommended procedure for users to do. In some cases, a heat sink can be chosen which makes lead-bending unnecessary. Numerous lead- and tab-forming options are available from Motorola. Preformed leads remove the risk of device damage caused by bending from the users.

If, however, lead-bending is done by the user, several basic considerations should be observed. When bending the lead, support must be placed between the point of bending and the package. For forming small quantities of units, a pair of pliers may be used to clamp the leads at the case, while bending with the fingers or another pair of pliers. For production quantities, a suitable fixture should be made.

The following rules should be observed to avoid damage to the package.

1. A lead-bend radius greater than 1/16 inch is advisable for TO-126, 1/10 inch for TO-127 and Case 199, and 1/32 inch for TO-220.
2. No twisting of leads should be done at the case.
3. No axial motion of the lead should be allowed with respect to the case.

The leads of plastic packages are not designed to withstand excessive axial pull. Force in this direction greater than 4 pounds may result in permanent damage to the device. If the mounting arrangement imposes axial stress on the leads, a condition which may be caused by thermal cycling, some method of strain relief should be devised. An acceptable lead-forming method that provides this relief is to incorporate an S-bend into the lead. Wire-wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. The leads may be soldered; the maximum soldering temperature, however, must not exceed 275°C and must be applied for not more than 5 seconds at a distance greater than 1/8 inch from the plastic case. When wires are used for connections, care should be exercised to assure that movement of the wire does not cause movement of the lead at the lead-to-plastic junctions.

CLEANING CIRCUIT BOARDS

It is important that any solvents or cleaning chemicals used in the process of degreasing or flux removal do not affect the reliability of the devices.

Alcohol and unchlorinated Freon solvents are generally satisfactory for use with plastic devices, since they do not damage the package. Hydrocarbons such as gasoline may cause the encapsulant to swell, possibly damaging the

transistor die. Likewise, chlorinated Freon solvents are unsuitable, since they may cause the outer package to dissolve and swell.

When using an ultrasonic cleaner for cleaning circuit boards, care should be taken with regard to ultrasonic energy and time of application. This is particularly true if the packages are free-standing without support.

THERMAL SYSTEM EVALUATION

Assuming that a suitable method of mounting the semiconductor without incurring damage has been achieved, it is important to ascertain whether the junction temperature is within bounds.

In applications where the power dissipated in the semiconductor consists of pulses at a low duty cycle, the instantaneous or peak junction temperature, not average temperature, may be the limiting condition. In this case, use must be made of transient thermal resistance data. For a full explanation of its use, see Motorola Application Note, AN-569.

Other applications, notably RF power amplifiers or switches driving highly reactive loads, may create severe current crowding conditions which render the traditional concepts of thermal resistance or transient thermal impedance invalid. In this case, transistor safe operating area or thyristor di/dt limits, as applicable, must be observed.

Fortunately, in many applications, a calculation of the average junction temperature is sufficient. It is based on the concept of thermal resistance between the junction and a temperature reference point on the case. (See Appendix A.) A fine wire thermocouple should be used, such as #32AWG, to determine case temperature. Average operating junction temperature can be computed from the following equation:

$$T_J = T_C + R_{\theta JC} \times P_D$$

where T_J = junction temperature ($^{\circ}\text{C}$)
 T_C = case temperature ($^{\circ}\text{C}$)
 $R_{\theta JC}$ = thermal resistance junction-to-case as specified on the data sheet ($^{\circ}\text{C}/\text{W}$)
 P_D = power dissipated in the device (W).

The difficulty in applying the equation often lies in determining the power dissipation. Two commonly used empirical methods are graphical integration and substitution.

Graphical Integration

Graphical integration may be performed by taking oscilloscope pictures of a complete cycle of the voltage and current waveforms, using a limit device. The pictures should be taken with the temperature stabilized. Corresponding points are then read from each photo at a suitable number of time increments. Each pair of voltage and current values are multiplied together to give instantaneous values of power. The results are plotted on linear graph paper, the number of squares within the curve counted, and the total divided by the number of squares along the time axis. The quotient is the average power dissipation.

Substitution

This method is based upon substituting an easily measurable, smooth dc source for a complex waveform. A switching arrangement is provided which allows operating the load with the device under test, until it stabilizes in temperature. Case temperature is monitored. By throwing the switch to the "test" position, the device under test is connected to a dc power supply, while another pole of the switch supplies the normal power to the load to keep it operating at full power level. The dc supply is adjusted so that the semiconductor case temperature remains approximately constant when the switch is thrown to each position for about 10 seconds. The dc voltage and current values are multiplied together to obtain average power. It is generally necessary that a Kelvin connection be used for the device voltage measurement.

APPENDIX A

THERMAL RESISTANCE CONCEPTS

The basic equation for heat transfer under steady-state conditions is generally written as:

$$q = hA\Delta T \quad (1)$$

where q = rate of heat transfer or power dissipation (P_D),
 h = heat transfer coefficient,
 A = area involved in heat transfer,
 ΔT = temperature difference between regions of heat transfer.

However, electrical engineers generally find it easier to work in terms of thermal resistance, defined as the ratio of temperature to power. From Equation 1, thermal resistance, R_{θ} , is

$$R_{\theta} = \Delta T/q = 1/hA \quad (2)$$

The coefficient (h) depends upon the heat transfer mechanism used and various factors involved in that particular mechanism.

An analogy between Equation (2) and Ohm's Law is often made to form models of heat flow. Note that ΔT could be thought of as a voltage; thermal resistance corresponds to electrical resistance (R); and, power (q) is analogous to current (I). This gives rise to a basic thermal resistance model for a semiconductor as indicated by Figure A1.

The equivalent electrical circuit may be analyzed by using Kirchoff's Law and the following equation results:

$$T_J = P_D(R_{\theta JC} + R_{\theta CS} + R_{\theta SA}) + T_A \quad (3)$$

where T_J = junction temperature,
 P_D = power dissipation,
 $R_{\theta JC}$ = semiconductor thermal resistance (junction to case),
 $R_{\theta CS}$ = interface thermal resistance (case to heat sink),
 $R_{\theta SA}$ = heat sink thermal resistance (heat sink to ambient),
 T_A = ambient temperature.

The thermal resistance junction to ambient is the sum of the individual components. Each component must be minimized if the lowest junction temperature is to result.

The value for the interface thermal resistance, $R_{\theta CS}$, is affected by the mounting procedure and may be significant compared to the other thermal-resistance terms.

The thermal resistance of the heat sink is not constant; it decreases as ambient temperature increases and is affected by orientation of the sink. The thermal resistance

of the semiconductor is also variable; it is a function of biasing and temperature. In some applications such as in RF power amplifiers and short-pulse applications, the concept may be invalid because of localized heating in the semiconductor chip.




FIGURE A1 – Basic Thermal Resistance Model Showing Thermal to Electrical Analogy for a Semiconductor

APPENDIX B
SOURCES OF ACCESSORIES

Manufacturer	Joint Compound	Insulators						Heat Sinks					
		BeO	AlO ₂	Anodize	Mica	Plastic Film	Silicone Rubber	Stud	Flange	Disc	Thermowatt	Uni/Duo Watt	RF Stripline
Aavid Eng.	Ther-o-link 1000	—	—	—	—	—	—	X	X	—	X	—	—
AHAM	—	—	—	—	—	—	—	X	X	—	X	—	—
Astrodyne	#829	—	—	—	—	—	—	X	X	X	X	X	—
Delbert Blinn	—	X	—	X	X	X	X	X	X	—	—	—	—
IERC	Thermate	—	—	—	—	—	—	X	X	—	X	X	X
Staver	—	—	—	—	—	—	—	X	X	—	X	X	X
Thermalloy	Thermacote	X	X	X	—	X	—	X	X	X	X	X	X
Tor	TJC	X	—	X	X	X	—	X	X	—	X	—	—
Tran-tec	XL500	X	—	—	—	X	X	X	X	X	X	X	X
Wakefield Eng.	Type 120	X	—	X	—	—	—	X	X	X	X	X	—
Wei Corp.	—	—	—	—	—	—	—	X	X	—	—	—	—

Other sources for Joint Compounds: Dow Corning, Type 340
Emerson & Cuming, Eccoshield – SO (Electrically Conducting)
Emerson & Cuming, Ecotherm – TC-4 (Electrically Insulating)

APPENDIX B
SUPPLIERS ADDRESSES

Aavid Engineering, Inc., 30 Cook Court, Laconia, New Hampshire 03246 (603) 524-4443
AHAM Heat Sinks, 27901 Front Street, Rancho, California 92390 (714) 676-4151
Astrodyne, Inc., 353 Middlesex Avenue, Wilmington, Massachusetts 01887 (617) 272-3850
Delbert Blinn Company, P.O. Box 2007, Pomona, California 91766 (714) 623-1257
Dow Corning, Savage Road Building, Midland, Michigan 48640 (517) 636-8000
Eaton Corporation, Engineered Fasteners Division, Tinnerman Plant, P.O. Box 6688, Cleveland, Ohio 44101 (216) 523-5327
Emerson & Cuming, Inc., Dielectric Materials Division, 869 Washington Street, Canton, Massachusetts 02021 (617) 828-3300

International Electronics Research Corporation, 135 West Magnolia Boulevard, Burbank, California 91502 (213) 849-2481
The Staver Company, Inc., 41-51 North Saxon Avenue, Bay Shore, Long Island, New York 11706 (516) 666-8000
Thermalloy, Inc., P.O. Box 34829, 2021 West Valley View Lane, Dallas, Texas 75234 (214) 243-4321
Tor Corporation, 14715 Armenta Street, Van Nuys, California 91402 (213) 786-6524
Tran-tec Corporation, P.O. Box 1044, Columbus, Nebraska 68601 (402) 564-2748
Wakefield Engineering, Inc., Wakefield, Massachusetts 01880 (617) 245-5900
Wei Corporation, 1405 South Village Way, Santa Ana, California 92705 (614) 834-9333



Rectifier and Zener Diode Selector Guide









9

These selector guides are included as a quick reference to Motorola product lines often used in conjunction with power devices.

RECTIFIERS







General-Purpose Rectifiers

Motorola offers a wide variety of low-cost devices, packaged to meet diverse mounting requirements. Of particular interest are plastic "buttons", such as the MR2500 series, designed for clip or recessed mounting, and the new plastic DO-4 stud-mounts, derived from these buttons, types MR2000S and MR2500S. All listed lines are available with anode-to-case connection by adding "R" suffix to the standard part number.

V _{RRM} Volts	I _O , AVERAGE RECTIFIED FORWARD CURRENT (Amperes)								
	1.0	1.5	30			6.0	12		
	59-01 (DO-41)	59-04 (DO-15) Plastic	60 Metal	70 Metal	267 Plastic		194 Plastic	245 (DO-4) Metal	283-01 (DO-4) Plastic
									
50	1N4001	1N5391	1N4719	1N4997	MR500	1N5400	MR750	MR1120 1N1199,A,B	1N1199C
100	1N4002	1N5392	1N4720	1N4998	MR501	1N5401	MR751	MR1121 1N1200,A,B	1N1200C
200	1N4003	1N5393	1N4721	1N4999	MR502	1N5402	MR752	MR1122 1N1202,A,B	1N1202C
400	1N4004	1N5395	1N4722	1N5000	MR504	1N5404	MR754	MR1124 1N1204,A,B	1N1204C
600	1N4005†	1N5397	1N4723	1N5001	MR506	1N5406	MR756	MR1126 1N1206,A,B	1N1206C
800	1N4006†	1N5398	1N4724	1N5002	MR508	1N5407	MR758	MR1128 1N3988	
1000	1N4007†	1N5399	1N4725	1N5003	MR510	1N5408	MR760	MR1130 1N3990	
I _{FSM} (Amps)	30	50	300	300	100	200	400	300	400
T _A @ Rated I _O (°C)	75	T _L = 70	75	75	95	T _L = 105°C	60		
T _C @ Rated I _O (°C)								150	150
T _j (Max) (°C)	175	175	175	175	175	175	175	190	200

† Package Size: 0.120" Max Diameter by 0.260" Max Length








GENERAL PURPOSE RECTIFIERS (continued)

I _O AVERAGE RECTIFIED FORWARD CURRENT (Amperes)									
15	20		25		30		35	40	50
42A (DO-5) Metal 	42A (DO-5) Metal	283-01 (DO-4) Plastic 	283-01 (DO-4) Plastic	193-03 Plastic 	43 (DO-21) Metal 	43 (DO-21) Metal	42A (DO-5) Metal 	42A (DO-5) Metal	43-04 Metal 
1N3208	1N248B 1N1191	MR2000S	MR2500S	MR2500	1N3491	1N3659	1N1183	1N1183A	MR5005
1N3209	1N249B 1N1192	MR2001S	MR2501S	MR2501	1N3492	1N3660	1N1184	1N1184A	MR5010
1N3210	1N250B 1N1194	MR2002S	MR2502S	MR2502	1N3493	1N3661	1N1186	1N1186A	MR5020
1N3212	1N1196 1N1196A	MR2004S	MR2504S	MR2504	1N3495	1N3663	1N1188	1N1188A	MR5040
1N3214	1N1198A 1N3214	MR2006S	MR2506S	MR2506	MR328	CF	1N1190	1N1190A	CF
CF	CF	MR2008S	MR2508S	MR2508	MR330	CF	1N3766	CF	CF
CF	CF	MR2010S	MR2510S	MR2510	MR331	CF	1N3768	CF	CF
250	350	400	600	400	300	400	400	800	600
150	150	150	150	150	130	100	140	150	150
175					175	175	190	190	195


▲ Request Data Sheet for Mounting Information
CF: Consult Factory

Rectifier Bridges

Motorola SUPERBRIDGES offer cost effectiveness and reliability in single phase applications. Chip/leadframe techniques are used for lower-current types, while the higher current assemblies combine pretested "button" rectifier cells for low assembly cost and high yields. Performance of four individual diodes is achieved at the cost of only two, with reliability of the whole assembly comparable to that of a single unit. The higher current assemblies feature versatile slip-on/solder/wire wrap terminals.

V _{RRM} Volts	I _O , DC OUTPUT CURRENT (Amperes)						
	1.5	1.0	2.0	4.0/8.0*	12	25	35
	109-03 	312-02 	312-02 	117 	321-01 	309A-03 	309A-02 
50	MDA920A2	3N246 MDA100A	3N253 MDA200	MDA970-1	MDA1200	MDA2500	MDA3500 BYW60
100	MDA920A3	3N247 MDA101A	3N254 MDA201	MDA970-2	MDA1201	MDA2501	MDA3501 BYW61
200	MDA920A4	3N248 MDA102A	3N255 MDA202	MDA970-3	MDA1202	MDA2502	MDA3502 BYW62
400	MDA920A6	3N249 MDA104A	3N256 MDA204	MDA970-5	MDA1204	MDA2504	MDA3504 BYW64
600	MDA920A7	3N250 MDA106A	3N257 MDA206	CF	MDA1206	MDA2506	MDA3506 BYW66
800	MDA920A8	3N251 MDA108A	3N258 MDA208				MDA3508 BYW68
1000	MDA920A9	3N252 MDA110A	3N259 MDA210				MDA3510
I _{FSM} (Amp)	32	45	60	100	400	400	400
T _A @ Rated I _O (°C)	50	75	55	*			
T _C @ Rated I _O (°C)				*	100	55	55
T _J (Max) (°C)	175	150	175	150	175	175	175

CF: Consult Factory

 UL
RECOGNIZED









*4.0 A @ T_A = 25°C
8.0 A @ T_C = 55°C

Dimensions given are nominal

SUPERBRIDGES is a trademark of Motorola Inc.

Fast Recovery Rectifiers

... available for designs requiring a power rectifier having maximum switching times ranging from 200 ns to 750 ns. These devices are offered in current ranges of 1.0 to 50 amperes and in voltages to 600 volts. Higher voltages are available upon request, but a necessary trade-off against switching speeds results. Reverse polarity (anode to case) obtained by adding an "R" suffix.

V _{RRM} (Volts)	I _O AVERAGE RECTIFIED FORWARD CURRENT (Amperes)																	
	1.0		3.0		5.0		6.0		12		20		30		40		50	
	59-04 Plastic		60 Metal		70 Metal		267-01 Plastic		194 Plastic		5E-02 (DO-4) Metal Note 1		257 (DO-5) Metal Notes 2, 3		42A (DO-5) Metal			
																		
50	1N4933†	MR810	MR830	MR800	MR850	MR910	MR820	1N3879	1N3889	1N3899	1N3909	MR860	MR870					
100	1N4934†	MR811	MR831	MR801	MR851	MR911	MR821	1N3880	1N3890	1N3900	1N3910	MR861	MR871					
200	1N4935†	MR812	MR832	MR802	MR852	MR912	MR822	1N3881	1N3891	1N3901	1N3911	MR862	MR872					
400	1N4936†	MR814	MR834	MR804	MR854	MR914	MR824	1N3883	1N3893	1N3903	1N3913	MR864	MR874					
600	1N4937†	MR816	MR836	MR806	MR856	MR916	MR826	MR1366	MR1376	MR1386	MR1396	MR866	MR876					
800		MR817				MR917												
1000		MR818				MR918												
I _{FSM} (Amps)	30	30	100	100	100	100	300	150	200	250	300	350	400					
T _A @ Rated I _O (°C)	75	75			90*	90*	55*											
T _C @ Rated I _O (°C)			100	100				100	100	100	100	100	100					
T _J (Max) (°C)	150	150	150	150	175	175	175	150	150	150	150	160	160					
t _{rr} (µs)	0.2	0.75	0.2	0.2	0.2	0.75	0.2	0.2	0.2	0.2	0.2	0.2	0.2					

* Must be derated for reverse power dissipation. See Data Sheet.






† Package Size: 0.120" Max Diameter by 0.260" Max Length

JAN/JANTX(V) available

- NOTES: 1. Also available in economical Case 245; add suffix -245 to part number. (Not applicable in JAN or JTX.)
 2. Also available in economical Case 42A; add suffix -42A to part number. (Not applicable in JAN or JTX.)
 3. Braided lead top terminal configuration available; consult your Sales Representative.

Schottky Rectifiers

Refinements in processing of SWITCHMODE Schottky Power Rectifiers are producing ruggedness and temperature performance comparable to silicon-junction rectifiers, with the high speed and low forward voltage drop characteristic of Schottky's metal/silicon junctions. Ideal for use in low voltage, high frequency power supplies and as very fast clamping diodes, these devices feature switching times less than 10 ns, and are offered in current ranges from 0.5 to 75 amperes, and reverse voltages to 45.

V _{RRM} (Volts)	I _O , AVERAGE RECTIFIED FORWARD CURRENT (Amperes)								
	0.5	1.0		3.0	3.0	5.0	15		
	51-02 (DO-7) Glass	59-04 Plastic		267 Plastic	60 Metal		245 (DO-4) Metal		
									
20	MBR020	1N5817	MBR120P	1N5820	MBR320P	MBR320M	1N5823	1N5826	MBR1520
30	††MBR030	1N5818	MBR130P	1N5821	MBR330P	MBR330M	1N5824	1N5827	MBR1530
35			MBR135P		MBR335P	MBR335M			MBR1535
40	MBR040	1N5819	MBR140P	1N5822	MBR340P	MBR340M	††1N5825	1N5828	MBR1540
45									
I _{FSM} (Amps)	5.0	100	50	250	200	500	500	500	500
†T _C @ Rated I _O (°C)								85	80
T _A @ Rated I _O PC Board Mount (°C)	50								
†T _L @ Rated I _O (°C)		90	80	95	85	90	80		
T _J (Max) (°C)	125	125	125	125	125	125	125	125	125
Max V _F @ I _{FM} = I _O	*0.55	*0.60	0.65	*0.525	0.60	0.45 @ 5 A	*0.38	*0.50	0.55
	T _L = 25°C	T _L = 25°C	T _L = 25°C	T _L = 25°C	T _L = 25°C	T _C = 25°C	T _C = 25°C	T _C = 25°C	T _C = 25°C





* Values are for the 40-Volt units. The lower voltage parts provide lower limits.

† Must be derated for reverse power dissipation. See Data Sheet.

†† Motorola TX versions available, consult factory.

SWITCHMODE is a trademark of Motorola Inc.

SCHOTTKY RECTIFIERS (continued)

I _O AVERAGE RECTIFIED FORWARD CURRENT (Amperes)										
25			35		40		50		75	
245 (DO-4) Metal 			257 (DO-5) Metal Note 1 		430-2 (DO-21) Metal 		257 (DO-5) Metal Note 1 			
1N5829	MBR2520		MBR3520	1N5832	MBR4020	MBR4020PF		MBR6020	MBR7520	
1N5830	MBR2530	1N6095	SD41	1N5833	MBR4030	MBR4030PF	1N6097	SD51	MBR7530	
	MBR2535		MBR3535		MBR4035	MBR4035PF		MBR6035	MBR7535	
†1N5831	MBR2540	1N6096		1N5834	MBR4040		1N6098		MBR7540	
			†MBR3545					†MBR6045	MBR7545	
800	800	400	600	800	800	800	800	800	1000	
85	80	70	90	75	70	50	70	90	90	
125	125	125	150	125	125	125	125	150	150	
*0.48 T _C = 25°C	0.55 T _C = 25°C	0.86 @ 78.5 A T _C = 70°C	0.70 @ 78.5 A T _C = 125°C	*0.59 T _C = 25°C	0.63 T _C = 25°C	0.63 T _C = 25°C	0.86 @ 157 A T _C = 70°C	0.80 @ 157 A T _C = 125°C	0.90 @ 220 A T _C = 125°C	

Capable of 150°C junction temperature operation.

(1) Braided lead top terminal configuration available; consult your Sales Representative.

†Motorola TX versions available, consult factory.



ZENER DIODES

Zener and Avalanche Regulator Diodes

Motorola's standard Zeners and Avalanche Regulator diodes comprise the largest inventoried line in the industry. Continuous development of improved manufacturing techniques have resulted in computerized diffusion and test, as well as critical process controls learned from surface-sensitive MOS fabrication. Resultant high yields lower factory costs. Check the following features for application to your specific requirements:

- Wide selection of package materials and styles:
 - Plastic (Surmetic) for low cost, mechanical ruggedness
 - Glass for highest reliability, lowest cost
 - Metal for highest power
- Power ratings from 0.25 to 50 Watts
- Breakdown voltages from 1.8 to 200 V in approximately 10% steps
- Available tolerances from 20% (low cost) to as tight as 1% (critical applications) with off-the-shelf delivery
- Special selection of electrical characteristics available at low cost due to high-volume lines (check your Motorola sales representative for special quotations)
- JAN/JANTX (V) availability (designated by tint)
- Special glass now used in DO-35 packages is compatible with low temperature alloy processes, yielding sharper breakdown and low leakage.



NOTES

- The Zener Voltage is measured at approximately 1/4 the rated power, except for the MZ4614/1N4099 series. This series is measured with $I_{ZT} = 250 \mu\text{A}$. The 1N4370/1N746 series is measured with $I_{ZT} = 20 \text{mA}$.
 - Contact your Motorola representative for information on intermediate voltages and tighter tolerances.
- Tolerances**
- No suffix = $\pm 5\%$
 - No suffix = $\pm 20\%$ } with guaranteed limits on V_Z , V_F , and I_R only
 A suffix = $\pm 10\%$
 B suffix = $\pm 5\%$
 C suffix = $\pm 2\%$
 D suffix = $\pm 1\%$
 - 1N4370/1N746 series: No suffix = $\pm 10\%$
 A suffix = $\pm 5\%$
 - 1N957 series: No Suffix = $\pm 20\%$
 A suffix = $\pm 10\%$
 B suffix = $\pm 5\%$
 - No suffix = $\pm 10\%$, with guaranteed limits on V_Z , V_F , and I_R only
 A suffix = $\pm 10\%$
 B suffix = $\pm 5\%$

JAN/JANTX (V) available, $\pm 5\%$ only.

*Military parts in 1N4370/746/962 series at standard 1N985-1N992 supplied in DO-7.

#1N5271 - 1N5281 supplied in Surmetic DO-7.

Nominal Zener Voltage	250 MILLIWATT (400 mW Package) Low Noise Cathode = Polarity Mark	400 MILLIWATT Low Noise Low Leakage Cathode = Polarity Mark	500 MILLIWATT Cathode = Polarity Mark	
	(Note 1)	(Notes 2, 3)	(Notes 2, 4)	(Notes 2, 5) (Notes 2, 6)
	 Glass Case 51 (DO-7)		 Glass (DO-35)†	
1.8	MZ4614			
2.0	MZ4615			
2.2	MZ4616			
2.4	MZ4617			
2.7	MZ4618			1N4370 1N5223
3.0	MZ4619			1N4371 1N5225
3.3	MZ4620	1N5518	1N746	1N5226
3.6	MZ4621	1N5519	1N747	1N5227
3.9	MZ4622	1N5520	1N748	1N5228
4.3	MZ4623	1N5521	1N749	1N5229
4.7	MZ4624	1N5522	1N750	1N5230
5.1	MZ4625	1N5523	1N751	1N5231
5.6	MZ4626	1N5524	1N752	1N5232
6.2	MZ4627	1N5525	1N753	1N5234
6.8	1N4099	1N5526	1N754 1N957	1N5235
7.5	1N4100	1N5527	1N755 1N958	1N5236
8.2	1N4101	1N5528	1N756 1N959	1N5237
8.7	1N4102			1N5238
9.1	1N4103	1N5529	1N757 1N960	1N5239
10	1N4104	1N5530	1N758 1N961	1N5240
11	1N4105	1N5531	1N962	1N5241
12	1N4106	1N5532	1N759 1N963	1N5242
13	1N4107	1N5533	1N964	1N5243
14	1N4108	1N5534		1N5244
15	1N4109	1N5535	1N965	1N5245
16	1N4110	1N5536	1N966	1N5246
17	1N4111	1N5537		1N5247
18	1N4112	1N5538	1N967	1N5248
19	1N4113	1N5539		1N5249
20	1N4114	1N5540	1N968	1N5250
22	1N4115	1N5541	1N969	1N5251
24	1N4116	1N5542	1N970	1N5252
25	1N4117	1N5543		1N5253
27	1N4118		1N971	1N5254
28	1N4119	1N5544		1N5255
30	1N4120	1N5545	1N972	1N5256
33	1N4121	1N5546	1N973	1N5257
36	1N4122		1N974	1N5258
39	1N4123		1N975	1N5259
43	1N4124		1N976	1N5260
47	1N4125		1N977	1N5261
51	1N4126		1N978	1N5262
56	1N4127		1N979	1N5263
60	1N4128			1N5264
62	1N4129		1N980	1N5265
68	1N4130		1N981	1N5266
75	1N4131		1N982	1N5267
82	1N4132		1N983	1N5268
87	1N4133			1N5269
91	1N4134		1N984	1N5270
100	1N4135		1N985	1N5271 #
110			1N986	1N5272 #
120			1N987	1N5273 #
130			1N988	1N5274 #
140			1N989	1N5275 #
150			1N990	1N5276 #
160				1N5277 #
170				1N5278 #
180			1N991	1N5279 #
200			1N992	1N5281 #

ZENER AND AVALANCHE REGULATOR DIODES (continued)

Nominal Zener Voltage	1 WATT	1 WATT	1.5 WATT	1.5 WATT	5 WATT	10 WATT	50 WATT	
	Cathode = Polarity Mark	Cathode to Case Metal Case 52 (DO-13)	Cathode = Polarity Mark	Cathode to Case	Cathode = Polarity Mark	Cathode to Case = 1N3993 Series Anode to Case = 1N2970 Series	Anode to Case	
(Note 1)	(Notes 2, 7)	(Notes 2, 8)	(Notes 2, 9)	(Notes 2, 10)	(Notes 2, 11)	(Notes 2, 10)	(Notes 2, 10)	(Notes 2, 10)
	Case 59 (DO-41)	Metal Case 52 (DO-13)	Glass Case 59 (DO-41)	Metal Case 55	Surmetic 40 Case 17	Metal Case 56 (DO-4)	Metal Case 54 (TO-3)	Metal Case 58 (DO-5)
3.3	1N4728	1N3821	1N5913		1N5333			
3.6	1N4729	1N3822	1N5914		1N5334			
3.9	1N4730	1N3823	1N5915		1N5335	1N3993&R	1N4557&R	1N4549&R
4.3	1N4731	1N3824	1N5916		1N5336	1N3994&R	1N4558&R	1N4550&R
4.7	1N4732	1N3825	1N5917		1N5337	1N3995&R	1N4559&R	1N4551&R
5.1	1N4733	1N3826	1N5918		1N5338	1N4600&R	1N4560&R	1N4552&R
5.6	1N4734	1N3827	1N5919		1N5339	1N3997&R	1N4561&R	1N4553&R
6.2	1N4735	1N3828	1N5920		1N5341	1N3998&R	1N4562&R	1N4554&R
6.8	1N4736	1N3829 1N3016	1N5921	1N3785	1N5342	1N3999&R 1N2970&R	1N4563&R 1N2804&R	1N4555&R 1N3305&R
7.5	1N4737	1N3830 1N3017	1N5922	1N3786	1N5343	1N4000&R 1N2971&R	1N4564&R 1N2805&R	1N4556&R 1N3306&R
8.2	1N4738	1N3018	1N5923	1N3787	1N5344	1N2972&R	1N2806&R	1N3307&R
8.7					1N5345			
9.1	1N4739	1N3019	1N5924	1N3788	1N5346	1N2973&R	1N2807&R	1N3308&R
10	1N4740	1N3020	1N5925	1N3789	1N5347	1N2974&R	1N2808&R	1N3309&R
11	1N4741	1N3021	1N5926	1N3790	1N5348	1N2975&R	1N2809&R	1N3310&R
12	1N4742	1N3022	1N5927	1N3791	1N5349	1N2976&R	1N2810&R	1N3311&R
13	1N4743	1N3023	1N5928	1N3792	1N5350	1N2977&R	1N2811&R	1N3312&R
14					1N5351	1N2978&R	1N2812&R	1N3313&R
15	1N4744	1N3024	1N5929	1N3793	1N5352	1N2979&R	1N2813&R	1N3314&R
16	1N4745	1N3025	1N5930	1N3794	1N5353	1N2980&R	1N2814&R	1N3315&R
17					1N5354		1N2815&R	1N3316&R
18	1N4746	1N3026	1N5931	1N3795	1N5355	1N2982&R	1N2816&R	1N3317&R
19					1N5356	1N2983&R	1N2817&R	1N3318&R
20	1N4747	1N3027	1N5932	1N3796	1N5357	1N2984&R	1N2818&R	1N3319&R
22	1N4748	1N3028	1N5933	1N3797	1N5358	1N2985&R	1N2819&R	1N3320&R
24	1N4749	1N3029	1N5934	1N3798	1N5359	1N2986&R	1N2820&R	1N3321&R
25					1N5360		1N2821&R	1N3322&R
27	1N4750	1N3030	1N5935	1N3799	1N5361	1N2988&R	1N2822&R	1N3323&R
28					1N5362			
30	1N4751	1N3031	1N5936	1N3800	1N5363	1N2989&R	1N2823&R	1N3324&R
33	1N4752	1N3032	1N5937	1N3801	1N5364	1N2990&R	1N2824&R	1N3325&R
36	1N4753	1N3033	1N5938	1N3802	1N5365	1N2991&R	1N2825&R	1N3326&R
39	1N4754	1N3034	1N5939	1N3803	1N5366	1N2992&R	1N2826&R	1N3327&R
43	1N4755	1N3035	1N5940	1N3804	1N5367	1N2993&R	1N2827&R	1N3328&R
47	1N4756	1N3036	1N5941	1N3805	1N5368	1N2996&R	1N2829&R	1N3330&R
51	1N4757	1N3037	1N5942	1N3806	1N5369	1N2997&R	1N2831&R	1N3332&R
56	1N4758	1N3038	1N5943	1N3807	1N5370	1N2998&R	1N2832&R	1N3334&R
60					1N5371			
62	1N4759	1N3039	1N5944	1N3808	1N5372	1N3000&R	1N2833&R	1N3335&R
68	1N4760	1N3040	1N5945	1N3809	1N5373	1N3001&R	1N2834&R	1N3336&R
75	1N4761	1N3041	1N5946	1N3810	1N5374	1N3002&R	1N2835&R	1N3337&R
82	1N4762	1N3042	1N5947	1N3811	1N5375	1N3003&R	1N2836&R	1N3338&R
87					1N5376			
91	1N4763	1N3043	1N5948	1N3812	1N5377	1N3004&R	1N2837&R	1N3339&R
100	1N4764	1N3044	1N5949	1N3813	1N5378	1N3005&R	1N2838&R	1N3340&R
110	1M110Z510	1N3045	1N5950	1N3814	1N5379	1N3007&R	1N2840&R	1N3342&R
120	1M120Z510	1N3046	1N5951	1N3815	1N5380	1N3008&R	1N2841&R	1N3343&R
130	1M130Z510	1N3047	1N5952	1N3816	1N5381	1N3009&R	1N2842&R	1N3344&R
150	1M150Z510	1N3048	1N5953	1N3817	1N5382	1N3011&R	1N2843&R	1N3346&R
160	1M160Z510	1N3049	1N5954	1N3818	1N5384	1N3012&R	1N2844&R	1N3347&R
170	1M170Z510				1N5385			
180	1M180Z510	1N3050	1N5955	1N3819	1N5386	1N3014&R	1N2845&R	1N3349&R
200	1M200Z510	1N3051	1N5956	1N3820	1N5388	1N3015&R	1N2846&R	1N3350&R

R, RA, and RB = Reverse Polarity Types Available.
 JAN/JANTX(V) available, ±5% only.

NOTES—Tolerances (continued)


- No suffix = ±10%
A suffix = ±5%
- 1N3821 series: No suffix = ±10%
A suffix = ±5%
1N3016 series: No suffix = ±20%
A suffix = ±10%
B suffix = ±5%
- No suffix = ±20%
A suffix = ±10%
B suffix = ±5%
- C suffix = ±2%
D suffix = ±1%
10. No suffix = ±20%
A suffix = ±10%
B suffix = ±5%
- No suffix = ±20% with guaranteed limits on V_Z , V_F , I_R , and I_{RM} only
A suffix = ±10%
B suffix = ±5%

Zener Reference Devices

For applications where output voltage must remain within narrow limits during changes in input voltage, load resistance and temperature. Motorola guarantees all Reference Devices to fall within the specified maximum voltage variations, ΔV_Z ,

at the specifically indicated test temperatures and test current (JEDEC Standard #5). Temperature Coefficient is also specified but should be considered as a reference only — not a maximum rating.

Devices in this table are hermetically sealed structures. Includes JAN, JANTX and radiation hardened device types. These temperature compensated Zener Reference Diodes have low dynamic impedance and silicon-oxide-passivated junctions for long-term stability.



All devices Case 51 (DO-7) except as noted ♦

V _Z Volts	Test Current mA _{dc}	Test Temp Points	AVERAGE TEMPERATURE COEFFICIENT OVER THE OPERATING RANGE									
			0.01 %/°C		0.005 %/°C		0.002 %/°C		0.001 %/°C		0.0005 %/°C	
			Device Type	ΔV_Z Max Volts	Device Type	ΔV_Z Max Volts	Device Type	ΔV_Z Max Volts	Device Type	ΔV_Z Max Volts	Device Type	ΔV_Z Max Volts
6.2 Δ	7.5	A	1N821,	0.096	1N823,	0.048	1N825,	0.019	1N827,	0.009	1N829,	0.005
6.2 Δ	7.5	A	1N821A	0.096	1N823A	0.048	1N825A	0.019	1N827A	0.009	1N829A	0.005
6.4	0.5	B	1N4565	0.018	1N4566	0.024	1N4567	0.010	1N4568	0.005	1N4569	0.002
	0.5	A	1N4565A	0.099	1N4566A	0.050	1N4567A	0.020	1N4568A	0.010	1N4569A	0.005
	1.0	B	1N4570	0.048	1N4571	0.024	1N4572	0.010	1N4573	0.005	1N4574	0.002
	1.0	A	1N4570A	0.099	1N4571A	0.050	1N4572A	0.020	1N4573A	0.010	1N4574A	0.005
	2.0	B	1N4575	0.048	1N4576	0.024	1N4577	0.010	1N4578	0.005	1N4579	0.002
	2.0	A	1N4575A	0.099	1N4576A	0.025	1N4577A	0.020	1N4578A	0.010	1N4579A	0.005
	4.0	B	1N4580	0.048	1N4581	0.024	1N4582	0.010	1N4583	0.005	1N4584	0.002
	4.0	A	1N4580A	0.099	1N4581A	0.050	1N4582A	0.020	1N4583A	0.010	1N4584A	0.005
8.4	10	A	1N3154,	0.130	1N3155,	0.065	1N3156,	0.026	1N3157,	0.013		
	10	C	1N3154A	0.072	1N3155A	0.085	1N3156A	0.034	1N3157A	0.017		
8.5	0.5	B	1N4775	0.064	1N4776	0.032	1N4777	0.013	1N4778	0.006	1N4779	0.003
	0.5	A	1N4775A	0.132	1N4776A	0.066	1N4777A	0.026	1N4778A	0.013	1N4779A	0.007
	1.0	B	1N4780	0.064	1N4781	0.032	1N4782	0.013	1N4783	0.006	1N4784	0.003
	1.0	A	1N4780A	0.132	1N4781A	0.066	1N4782A	0.026	1N4783A	0.013	1N4784A	0.007
9.0	7.5	B	1N935	0.067	1N936	0.033	1N937	0.013	1N938	0.006	1N939	0.003
	7.5	A	1N935A	0.139	1N936A	0.069	1N937A	0.027	1N938A	0.013	1N939A	0.007
	7.5	C	1N935B	0.184	1N936B	0.092	1N937B	0.037	1N938B	0.018	1N939B	0.009
9.4 ± 0.4 (Suffix "A" ± 0.2 V)	10	D			♦1N2163,A	0.033			♦1N2166,A	0.007	♦1N2169,A	0.004
		E			♦1N2164,A	0.086			♦1N2167,A	0.017	♦1N2170,A	0.009
		F			♦1N2165,A	0.110			♦1N2168,A	0.023	♦1N2171,A	0.012
11.7	7.5	B	1N941	0.088	1N942	0.044	1N943	0.018	1N944	0.009	1N945	0.004
	7.5	A	1N941A	0.081	1N942A	0.090	1N943A	0.036	1N944A	0.018	1N945A	0.009
	7.5	C	1N941B,	0.239	1N942B	0.120	1N943B,	0.047	1N944B	0.024	1N945B,	0.012


Test Temperature Points	
A	-55, 0, +25, +75, +100
B	0, +25, +75
C	-55, 0, +25, +75, +100, +150
D	0, +25, +70
E	-55, 0, +25, +75, +125
F	-55, 0, +75, +125, +185
G	+25, +75, +100

Δ Non-suffix - $Z_{T} = 15$, "A" Suffix - $Z_{T} = 10$

JAN/JANTX (V) available, ± 5% only

Precision Reference Diodes

Designed, manufactured and tested for ultra-high stability of voltage with time and temperature change. Use of special measurement equipment and voltage standards provide calibration directly traceable to the National Bureau of Standards.



CASE 51

Reference Voltage Volts	Test Current mA	CERTIFIED VOLTAGE TIME STABILITY OVER 1000 HOURS OF OPERATION													
		Temperature Stability		(Parts/Million Change)											
		ΔV_Z (mV)	OP Temp Range °C	<5 PPM/1000 HR	<10 PPM/1000 HR	<20 PPM/1000 HR	<40 PPM/1000 HR	Change μ V Max		Change μ V Max					
6.2 ± 5%	7.5	2.5	25,75,100	MZ605	30	MZ610	60	MZ620	120	MZ640	240				

Amplifying Regulator Diodes



Designed for use in regulated power supplies as a combination voltage reference element and error voltage amplifier, providing temperature compensation for excellent reference voltage stability. Available with either PNP or NPN transistors by adding either P or N suffix to part number.

ELECTRICAL CHARACTERISTICS ($I_{ZT} = 5.0 \text{ mA}, V_{CEO} = 30 \text{ V}$)

V_{REF} Volts	Tolerance %	Test Temperature °C	ΔV_{REF} Volts	Device Type
6.8	10	0, +25, +75	0.051	MCA1911
			0.025	MCA1912
			0.010	MCA1913
			0.005	MCA1914
			0.105	MCA1921
6.8	5.0	-55, 0, +25, -55, +100	0.052	MCA1922
			0.020	MCA1923
			0.010	MCA1924
			0.139	MCA1931
			0.069	MCA1932
6.8	5.0	-55, 0, +25, +75, +100, +150	0.026	MCA1933
			0.013	MCA1934
			0.060	MCA2011
			0.030	MCA2012
			0.012	MCA2014
8.6	10	0, +25, +75	0.006	MCA2014
			0.124	MCA2021
			0.062	MCA2022
			0.024	MCA2023
			0.012	MCA2024
8.6	5.0	-55, 0, +25, +75, +100	0.164	MCA2031
			0.082	MCA2032
			0.032	MCA2033
			0.016	MCA2034
			0.071	MCA2111
9.5	10	0, +25, +75	0.035	MCA2112
			0.014	MCA2113
			0.007	MCA2114
			0.147	MCA2121
			0.073	MCA2122
9.5	5.0	-55, 0, +25, -75, +100	0.028	MCA2123
			0.014	MCA2124
			0.194	MCA2131
			0.097	MCA2132
			0.039	MCA2133
9.5	5.0	-55, 0, +25, +75, -100, +150	0.019	MCA2134
			0.082	MCA2211
			0.041	MCA2212
			0.016	MCA2213
			0.008	MCA2214
11	10	0, +25, +75	0.170	MCA2221
			0.085	MCA2222
			0.034	MCA2223
			0.017	MCA2224
			0.225	MCA2231
11	5.0	-55, 0, +25, +75, +100	0.112	MCA2232
			0.044	MCA2233
			0.022	MCA2234




CASE 212-01



Field-Effect Current Regulator Diodes

High impedance diodes whose "constant current source" characteristic complements the "constant voltage" of the zener line. Currents are available from 0.22 to 4.7 mA, with usable voltage range from a minimum limit of 1.0 to 2.5 V, up to a voltage compliance of 100 V, for the 1N5283 series, or 70 V, for the MCL1300 series.




Glass Case 51 DO-7

Reg. Current I_p @ $V_T = 25 \text{ V}$ mA Nom	Device Type	Knead Imp Z_k @ $V_K = 6.0 \text{ V}$ M Ω Max	Limiting Voltage @ $I_L = 0.8 \text{ Ip}$ Volts Max
0.22	1N5283	2.75	1.00
	1N5284	2.35	1.00
	1N5285	1.95	1.00
	1N5286	1.60	1.00
0.33	1N5287	1.35	1.00
	1N5288	1.00	1.05
	1N5289	0.870	1.05
	1N5290	0.750	1.05
0.56	1N5291	0.560	1.10
	1N5292	0.470	1.13
	1N5293	0.400	1.15
	1N5294	0.335	1.20
0.82	1N5295	0.290	1.25
	1N5296	0.240	1.29
	1N5297	0.205	1.35
	1N5298	0.180	1.40
1.20	1N5299	0.155	1.45
	1N5300	0.135	1.50
	1N5301	0.115	1.55
	1N5302	0.105	1.60
1.60	1N5303	0.092	1.65
	1N5304	0.074	1.75
	1N5305	0.061	1.85
	1N5306	0.052	1.95
2.40	1N5307	0.044	2.00
	1N5308	0.035	2.15
	1N5309	0.029	2.25
	1N5310	0.024	3.35
3.60	1N5311	0.020	2.50
	1N5312	0.017	2.60
	1N5313	0.014	2.75
	1N5314	0.012	2.90
0.5±0.3	MCL1300	0.500	1.00
	MCL1301	0.200	1.50
	MCL1302	0.100	2.00
	MCL1303	0.050	2.00
4.0±0.6	MCL1304	0.025	2.50

JAN/JANTX (V) availability

Low Voltage Regulators

High-conductance silicon diodes designed as stable forward-reference sources for transistor amplifier biasing and similar applications. Available in high reliability glass construction or economic plastic packaging.




ELECTRICAL CHARACTERISTICS

($T_A = 25^\circ\text{C}$ unless otherwise noted).


Forward Reference Voltage		Test Current I_F mA	Leakage Current I_R @ V_R μA Volts		Device Type	Case
Min	Max					
0.63	0.71	10	10	5.0	MZ2360	59 Surmetic
1.24	1.38	10	10	5.0	MZ2361	51 Surmetic
1.90	2.10	10	10	5.0	MZ2362	Glass
0.58	0.70	1.0	0.1	4.0	.4M.64FR10	
1.29	1.43	10			.4M1.36FR5	
1.33	1.39	10			.4M1.36FR2	
1.94	2.14	10			.4M2.04FR5	
2.00	2.08	10			.4M2.04FR2	
0.58	0.70	1.0			1N816	

Transient Suppressors

Transient suppressors designed for applications requiring protection of voltage sensitive electronic devices in danger of destruction by high energy voltage transients. Select from standard factory available types or design the suppressor to meet specific needs by paralleling cells. For specific options, i.e., non-standard voltages, higher power capacity, and package configurations, consult factory.



CASE 119



V_R Operating Voltage		I_R Reverse Current μA	ΔV_Z Breakdown Voltage		V_C Clamping Voltage			V_F Forward Voltage		Device Type	Case
Nom Vdc	V(RMS)		Min Volts	@ I_Z mA	Max Volts	@ I_{pp} Amp	Volts	@ I_F Amp			
14	10	50	16	0.4	24	200	1.5	10	MPZ5-16A MPZ5-16B MPZ5-32A MPZ5-32B MPZ5-32C MPZ5-180A MPZ5-180B MPZ5-180C	119	
14	10		16	0.4	20	200					
28	20		32	0.2	50	100					
28	20		32	0.2	45	100					
28	20		32	0.2	40	100					
165	117		180	0.03	250	20					
165	117		180	0.03	225	20					
165	117		180	0.03	205	20					



Supplementary Literature

10

SUPPLEMENTAL LITERATURE

The following documents may provide additional information for your circuit designs. Copies may be obtained from Motorola Semiconductor Products Inc., Literature Distribution Center, P.O. Box 20924, Phoenix, AZ 85036.

POWER SUPPLY CIRCUIT DESIGN

AN-719 A New Approach to Switching Regulators

This article describes a 24-Volt, 3-Ampere switching mode supply. It operates at 20 kHz from a 120 Vac line with an overall efficiency of 70%. New techniques are used to shape the load line. The control portion uses a quad comparator and an opto coupler and features short circuit protection.

AN-725 A Low-Cost 80 V-1.5 A Color TV Power Supply

A full-wave SCR power supply is proposed for application in line operated color television receivers. Economy of design is maintained while providing good regulation against line, load and temperature changes.

AN-737A Switched Mode Power Supplies—Highlighting a 5-V, 40-A Inverter Design

This application note identifies the features of various regulator circuits that are in use today in AC to DC power supplies. The note also illustrates how these circuits may be used as complementary building blocks in a system design. Primary emphasis is on switched mode regulators because they fill the present need for energy and space savings.

A complete 5-V, 40-A line operated inverter supply is described in detail including design procedures for the magnetic components. The inverter itself is a "state-of-the-art" design which features CMOS logic, high voltage power transistors, Schottky rectifiers and an opto-electronic coupler. It operates with a full load efficiency of 80% at a frequency of 20kHz.

AN-752 An 80-Watt Switching Regulator for CATV and Industrial Applications

This application note describes a 24-Volt, 3-Ampere switching, regulated power supply that operates above 18 kHz from a 40-to 60-Volt, 60-Hz square wave source (CATV power line from a ferroresonant transformer) or a dc standby source with input output isolation. The control circuit consists of a dual operational amplifier and a linear integrated circuit timer which are used to vary the on time of a new high-speed power transistor. The circuit provides good efficiency, good regulation, low output ripple and incorporates input and output voltage over shutdown protection.

AN-767 A Line Operated, Regulated 5V/50A Switching Power Supply

This application note describes a regulated 220V ac to 5 Vdc converter using high voltage switching transistors and Schottky barrier rectifiers. The control functions are all performed by integrated circuits.

AN-786 Power Darlington Load Line Considerations

Power Darlington load lines are discussed in the light of a typical application of a Switchmode Darlington power transistor. Darlington advantages are reviewed and the test circuit is introduced. Load line analysis revealed a reverse bias SOA problem and just enough snubbing was used to insure reliability without unduly sacrificing efficiency.

EB-52 Control Your Switching Regulator With The MC3380 Astable Multivibrator

Engineering Bulletin EB-52 describes the operation and characteristics of the MC3380 astable multivibrator and details the design of a 200 volt switching regulator circuit for gas discharge displays using this device as the control element.

EB-66 A Symmetry Correcting Circuit for Use with the MC3420

EB-66 shows a method of implementing an external symmetry-correction circuit with the MC3420 Switchmode Regulator Control IC to insure balanced operation of the power transformer in push-pull inverter configurations.

MC3420/3520 Switchmode Regulator Control Circuit

The MC3520/3420 is an inverter control unit which provides all the control circuitry for PWM push-pull, bridge and series type Switchmode power supplies.

TL494/495 Switchmode Pulse Width Modulation Control Circuits

The TL494 and TL495 combine the best features of existing PWM control circuits and add other on-chip functions. These devices provide, on a single monolithic chip, all the control circuitry for PWM push-pull, bridge and series type switchmode power supplies.

AUDIO CONTROL CIRCUIT DESIGN

AN-240 SCR Power Control Fundamentals

Relationships of control angle to peak voltage, average voltage, RMS voltage and power are presented in chart form. Time constants for relaxation oscillators are discussed for both DC and AC supplies. These basic form the heart of SCR control.

AN-483B 20 and 30 Watt Power Amplifiers Using Darlington Output Transistors

Use of monolithic power Darlington output transistors can greatly simplify the design of highfidelity amplifiers. Described herein is a 20-Watt amplifier which uses only three transistors, and a 30-Watt amplifier which uses four.

AN-484A Medium-Power Audio Amplifiers

This note describes a basic circuit design approach for audio complementary power amplifiers. Procedures are detailed for the selection of input, driver and output transistors. Both simple and Darlington transistor systems are included. Biasing, thermal considerations, overload protection and power supply information is given extensive treatment.

Design examples, including all circuit values, performance data and suggested P.C. board layouts, are given for simple transistor amplifiers at the 3, 5, 7, 10, 15, 20, 25, and 35 Watt levels. Also included are three amplifiers using Darlington output transistors at the 15, 20, and 25 Watt levels.

AN-485 High-Power Audio Amplifiers with Short-Circuit Protection

This application note describes a recommended circuit approach for high-performance audio amplifiers in the 35-Watt to 100-Watt RMS power range. Circuitry is included which enables the amplifier to operate safely continuously under any load condition including a short.

AN-705 Pulse Width Modulation for Small DC Motor Control

This application note explains the use of modern pulse width modulation techniques as an efficient and economical solution to small DC motor control. Several practical circuit design approaches using discrete, operational amplifier and integrated circuit devices are described and illustrated.

AN-712A Interface Techniques Between Industrial Logic and Power Devices

This application note presents worst case design approaches to illustrate the methods of interfacing CMOS and MHTL logic to various power load levels, both ac and dc. Interface devices vary from small-signal transistors to power transistors and thyristors, using direct coupling/level translation and optoelectronic coupling techniques.

AN-755 Solid-State Relays for AC Power Control

Solid-State Relays (SSRs) using both SCRs and Triacs are examined in detail. The advantages and disadvantages of SSRs compared with electro-mechanical relays are discussed. Inductive loads are reviewed and snubbing suggestions made. Parts lists are given for SSRs for voltages of 120 and 240 V rms and currents from 5 to 113 A rms. Also described are circuits to give ac and CMOS compatibility.

AN-766 A Variable Frequency Control for 3 ϕ Induction Motors

This application note describes a variable variable voltage drive system for three-phase induction motor controls. A survey of possible system configurations and a detailed description of a semi-converter/transistor inverter quasi-square wave drive system are included.

POWER TRANSISTORS

AN-569 Transient Thermal Resistance — General Data and Its Use

Data illustrating the thermal response of a number of semiconductor die and package combinations are given. Its use, employing the concepts of transient thermal resistance and superposition, permit the circuit designer to predict semiconductor junction temperature at any point in time during application of a complex power pulse train.

AN-778 Mounting Techniques for Power Semiconductors

For reliable operation, semiconductors must be properly mounted. Discussed are aspects of preparing the mounting surface, using thermal compounds, insulation techniques, fastening techniques, handling of leads and pins, and evaluation methods for the thermal system.

AN-785 Reverse Bias Safe Operating Area

The rating of high voltage, high speed switching transistors for safe turn-off operations is examined. Clamped inductive turn-off measurements are used to generate a switching RBSOA—reverse bias safe operating area—which can be used in conjunction with load line analysis to assure proper transistor operation. The effects of inductance, temperature, base turn-off conditions and forward base drive on RBSOA are included in the discussion.

EN-101 Verifying Collector Voltage Ratings

Methods of verifying the various voltage ratings given on transistor data sheets are described. Practical test circuits are given and testing problems are discussed. A detailed discussion of the avalanche breakdown mechanism and the significance of various voltage ratings is also included.

THYRISTORS

AN-466 Circuit Applications for the Triac

This note discusses the basic theory of operation of the triac with control methods and circuit applications. Among the applications included are basic switches, lamp dimmers, motor controls, a heater control, a flasher, a regulator, protective circuits and zero-point switching.

AN-568 A Fuse-Thyristor Coordination Primer

This report treats the considerations required for the use of fuses in protecting thyristors against short circuit fault currents. Basics of the mating philosophy are discussed and practical examples of coordination are given. Symbols, terms and their definitions are included.

ZENER DIODES

AN-784 Transient Power Capability of Zener Diodes

Because of the sensitivity of semiconductor components to voltage transients in excess of their ratings, circuits are often designed to inhibit voltage surges in order to protect equipment from catastrophic failure. This note discusses the power capability of zener diodes for transient suppression.

POWER POWER
POWER POWER
POWER POWER
POWER POWER
POWER POWER
POWER POWER
POWER POWER
POWER POWER
POWER POWER
POWER POWER



MOTOROLA *Semiconductor Products Inc.*

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.