





MECL DEVICE DATA



Genera	il Into	rmation

MECL 10KH 2

MECL 10K

MECL III

MECL Memories

Phase-Locked Loop

Quality and Reliability





Prepared by Technical Information Center

This book presents technical data for a broad line of MECL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, selector guides are included to simplify the task of choosing the best combination of circuits for optimum system architecture.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

MECL 10KH, MECL, MECL 10K, MECL 10,000, MECL III, MOSAIC, MTTL, and QUIL are trademarks of Motorola Inc.

CONTENTS

	rage
DEVICE INDEX.	
CHAPTER 1 — GENERAL INFORMATION	
High-Speed Logic	
MECL Products/General Characteristics	
MECL in Perspective	
MECL Applications	
Basic Considerations for High-Speed Logic Design	
Circuit Description	1-4
Definitions of Letter Symbols and Abbreviations	
Technical Data	1-9
General Characteristics and Specifications	
Letter Symbols and Abbreviations	
Maximum Ratings	
MECL Transfer Curves	
Noise Margin	
AC/Switching Parameters	
Setup and Hold Times	
Operational Data	
Power Supply Considerations	
Power Dissipation	1-14
Loading Characteristics	
Unused MECL Inputs	1-15
System Design Considerations	
Thermal Management	
Air Flow	
I/C Plastic Package Thermal Considerations	1-19
Thermal Effects on Noise Margin	1-20
Mounting and Heat Sink Suggestions	1-20
Interfacing MECL to Slower Logic Types	1-21
Circuit Interconnections	
Clock Distribution	1-23
Logic Shortcuts	1-24
System Considerations — A Summary of Recommendations	1-25
Package Outline Dimensions	1-26
MECL Logic Surface Mount	
Supplementary Literature and Application Notes	1-32
CHAPTER 2 — MECL 10KH	2-1
CHAPTER 3 — MECL 10K	3-1
CHAPTER 4 — MECL III	4-1
CHAPTER 5 — MECL MEMORIES	
CHAPTER 6 — PHASE-LOCKED LOOP	
CHAPTER 7 — QUALITY AND RELIABILITY	7-1

DEVICE INDEX

Device Number	Function Pa		
MC10H016	Binary Counter	2-6	
MC10H100	Quad 2-Input "NOR" Gate with Strobe	2-8	
MC10H101	Quad "OR/NOR" Gate	2-9	
MC10H102	Quad 2-Input "NOR" Gate		
MC10H103	Quad 2-Input "OR" Gate		
MC10H104	Quad 2-Input "AND" Gate	2-12	
MC10H105	Triple 2-3-2 Input "OR/NOR" Gate		
MC10H106	Triple 4-3-3 Input "NOR" Gate.		
MC10H107	Triple 2-Input Exclusive "OR"/Exclusive "NOR"		
MC10H109	Dual 4-5 Input "OR/NOR" Gate		
MC10H113	Quad Exclusive "OR" Gate	2 ₋17	
MC10H115	Quad Line Receiver		
MC10H116	Triple Line Receiver		
MC10H117	Dual 2-Wide 2-3 Input "OR-AND/OR-AND-INVERT" Gate		
MC10H118	Dual 2-Wide 3-Input "OR-AND" Gate	2-21	
MC10H119	4-Wide 4-3-3-3 Input "OR-AND" Gate	2-22	
MC10H121	4-Wide "OR-AND/OR-AND-INVERT" Gate		
MC10H123	Triple 4-3-3 Input Bus Driver (25 ohms)		
MC10H124	Quad TTL-to-MECL Translator		
MC10H125	Quad MECL-to-TTL Translator		
	add West to the Hansiatori Triff Triff Triff Triff		
MC10H130	Dual Latch	2-30	
MC10H131	Dual Typed Master-Slave Flip-Flop		
MC10H135	Dual J-K Master-Slave Flip-Flop		
MC10H136	Universal Hexadecimal Counter		
MC10H141	Four-Bit Univeral Shift Register		
1			
MC10H145	16 x 4-Bit Register File		
MC10H155	Content Addressable Memory		
MC10H158	Quad 2-Input Multiplexer (Non-Inverting)		
MC10H159	Quad 2-Input Multiplexer (Inverting)		
MC10H160	12-Bit Parity Generator-Checker	2-51	
MC10H161	Binary to 1-8 Decoder (Low)		
MC10H162	Binary to 1-8 Decoder (High)	2-54	
MC10H164	8-Line Multiplexer	2-56	
MC10H165	8-Input Priority Encoder		
MC10H166	5-Bit Magnitude Comparitor		
MC10H171	Binary to 1-4 Decoder (Low)	2-64	
MC10H172	Dual Binary to 1-4 Decoder (High)		
MC10H172	Quad 2-Input Multiplexer/Latch		
MC10H174	Dual 4-to-1 Multiplexer		
MC10H174 MC10H175	•		
WICTUIT170	Quint Latch	2-12	

Device Number	Function	Page
MC10H176	Hex "D" Master-Slave Flip-Flop	-
MC10H179	Look Ahead Carry Block	
MC10H180	Dual High-Speed Adder/Subtractor	
MC10H181	4-Bit ALU	
MC10H186	Hex "D" Master-Slave Flip-Flop/with Reset	
MC10H188	Hex Buffer w/Enable	. 2-86
MC10H189	Hex Inverter w/Enable	. 2-87
MC10H209	Dual 4-5 Input "OR/NOR" Gate	2-88
MC10H210	Dual 3-Input 3-Output "OR" Gate	. 2-89
MC10H211	Dual 3-Input 3-Output "NOR" Gate	. 2-90
MC10H301	Dual 4-Bit Parity Checker plus 2-Bit Exclusive OR Gate	
MC10H302	Dual 6-4 Input Parity Checker	
MC10H303	Dual 5-Bit Parity Checker	
MC10H304	8-Bit/Dual 4-Bit Parity Checker	
MC10H330	Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers	. 2-95
MC10H332	Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers	. 2-97
MC10H334	Quad Bus Driver/Receiver with Transmit and Receiver Latches	2-99
MC10H350	Quad MECL-to-TTL Translator Single Power Supply	
	(-5.2 V or +5.0 V)	
MC10H351	Quad TTL/NMOS to MECL Translator	
MC10H352	Quad CMOS to MECL Translator	. 2-105
MC10H423	Triple 3-Input Bus Driver with Enable (25 ohm)	
MC10H424	Quad TTL-to-MECL Translator (ECL Strobe)	
MC1648	Voltage-Controlled Oscillator	
MC1650/MC1651	Dual A/D Converter	
MC1654	Binary Counter	. 4-20
MC1658	Voltage-Controlled Multivibrator	
MC1660	Dual 4-Input Gate	
MC1662	Quad 2-Input NOR Gate	
MC1664	Quad 2-Input OR Gate	
MC1668	Dual Clocked Latch	. 4-27
MC1670	Master-Slave Flip-Flop	
MC1672	Triple 2-Input Exclusive-OR Gate	. 4-31
MC1674	Triple 2-Input Exclusive-NOR Gate	
MC1678	Bi-Quinary Counter	
MC1688	Dual 4-5-Input OR/NOR Gate (Obsolete)	
MC1690	UHF Prescaler Type D Flip-Flop (Obsolete)	
	Substitute MC12090	
MC1692	Quad Line Receiver	
MC1694	4-Bit Shift Register	
MC1697	1-GHz Divide-by-Four Prescaler	
MC1699	Divide-by-Four Gigabertz Counter	4-43

Device Number MC4316/MC4016/				Page
MC4018	Programmable Modulo-N Counters			6-3
MC4324/MC4024	Dual Voltage-Controlled Multivibrator			6-14
MC4344/MC4044	Phase-Frequency Detector			6-20
MC10100	Quad 2-Input NOR Gate with Strobe			
MC10101	Quad OR/NOR Gate			3-5
MC10102	Quad 2-Input NOR Gate			
MC10103	Quad 2-Input OR Gate			
MC10104	Quad 2-Input AND Gate			
MC10105	Triple 2-3-2-Input OR/NOR Gate			
MC10106	Triple 4-3-3-Input NOR Gate		• • • •	3-15
MC10107	Triple 2-Input Exclusive "OR"/Exclusive "NOR"			
MC10109	Dual 4-5-Input "OR/NOR" Gate			
MC10110	Dual 3-Input 3-Ouput "OR" Gate			
MC10111	Dual 3-Input 3-Output "NOR" Gate			
MC10113	Quad Exclusive OR Gate	• • •		3-25
MC10114	Triple Line Receiver			3-27
MC10115	Quad Line Receiver			
MC10116	Triple Line Receiver			
MC10117	Dual 2-Wide 2-3-Input "OR-AND/OR-AND-INVERT" Gate			
MC10118	Dual 2-Wide 3-Input "OR-AND" Gate			
MC10119	4-Wide 4-3-3-3-Input "OR-AND" Gate			3-37
MC10121	4-Wide "OR-AND/OR-AND-INVERT" Gate			
MC10123	Triple 4-3-3-Input Bus Driver			3-41
MC10124	Quad TTL to MECL Translator			
MC10125	Quad MECL to TTL Translator		• • • •	3-46
MC10128	Bus Driver			3-49
MC10129	Bus Receiver			3-55
MC10130	Dual Latch			
MC10131	Dual Type D Master-Slave Flip-Flop			
MC10132	Dual Multiplexer with Latch and Common Reset			3-63
MC10133	Quad Latch			
MC10134	Dual Multiplexer with Latch			
MC10135	Dual J-K Master-Slave Flip-Flop			
MC10136	Universal Hexadecimal Counter			
MC10137	Universal Decade Counter			3-76
MC10138	Bi-Quinary Counter			
MC10141	Four-Bit Universal Shift Register			
MC10153	Quad Latch			
MC10154	Binary Counter			
MC10158	Quad 2-Input Multiplexer (Non-Inverting)		• • • •	3-89

Device Number	Function	Page
MC10159	Quad 2-Input Multiplexer (Inverting)	3-91
MC10160	12-Bit Parity Generator-Checker	3-93
MC10161	Binary to 1–8 Decoder (Low)	
MC10162	Binary to 1–8 Decoder (High)	
MC10163/MC10193	Error Detection-Correction Circuit	3-100
MC10164	8-Line Multiplexer	3-107
MC10165	8-Input Priority Encoder	3-110
MC10166	5-Bit Magnitude Comparator	3-114
MC10168	Quad Latch	3-117
MC10170	9 × 2-Bit Parity Generator-Checker	3-119
MC10171	Binary to 1–4 Decoder (Low)	
MC10172	Dual Binary to 1–4 Decoder (High)	
MC10173	Quad 2-Input Multiplexer/Latch	
MC10174	Dual 4-to-1 Multiplexer	
MC10175	Quint Latch	3-129
MC10176	Hex "D" Master-Slave Flip-Flop	
MC10177	Triple MECL to NMOS Translator	
MC10178	Binary Counter	
MC10179	Look-Ahead Carry Block	
MC10180	Dual 2-Bit Addex/Subtractor	3-141
MC10181	4-Bit Arithmetic Logic Unit/Function Generator	3-143
MC10182	2-Bit Arithmetic Logic Unit/Function Generator	
MC10186	Hex "D" Master-Slave Flip-Flop/with Reset	
MC10188	Hex Buffer with Enable	
MC10189	Hex Inverter with Enable	3-155
MC10190	Quad MST to MECL 10,000 Translator	
MC10191	Hex MECL 10,000 to MST Translator	
MC10192	Quad Bus Driver	
MC10195	Hex Inverter/Buffer	
MC10197	Hex "AND" Gate	3-167
MC10198	Monostable Multivibrator	
MC10210	Dual 3-Input 3-Output "OR" Gate	
MC10211	Dual 3-Input 3-Output "NOR" Gate	
MC10212	High-Speed Dual 3-Input 3-Output OR/NOR Gate	
MC10216	High-Speed Triple Line Receiver	3-182
MC10231	High-Speed Dual Type D Master-Slave Flip-Flop	
MC10804/MC10805	Bidirectional Transceivers with Latch	
MC12002 MC12009/MC12011/	Analog Mixer	6-38
MC12013	Two/Modulus Prescalers	6-44
MC12014	Counter Control Logic	

Device Number MC12015/MC12016/	Function	Page
MC12017	Two-Modulus Prescalers	6-68
MC12018	Low-Power Two-Modulus ÷ 128/÷129, 520 MHz	
MC12019	Low-Power Two-Modulus ÷ 20/÷21, 225 MHz	
MC12022A/(B)	Low-Power Two-Modulus Prescaler, 1.1 GHz Positive/(Negative) Edge Trigger	
MC12023	Low-Power ÷ 64 Prescaler, 225 MHz, 3.2 to 5.5 V _{CC}	
MC12025	Low-Power Two-Modulus ÷ 64/65, 520 MHz	6-74
MC12040	Phase-Frequency Detector	6-75
MC12060/MC12061	Crystal Oscillator	6-79
MC12071	High-Speed Prescaler	6-85
MC12073	Low-Power ÷ 64 Prescaler, 1.1 GHz	6-89
MC12074	Low-Power ÷ 256 Prescaler, 1.1 GHz	6-91
MC12090	UHF Prescaler (÷ 2), 750 MHz	6-93
MCM10139	32 $ imes$ 8-Bit Programmable Read-Only Memory	5-3
MCM10143	8 × 2 Multiport Register File (RAM)	5-8
MCM10144	256 × 1-Bit Random Access Memory	5-12
MCM10145	64-Bit Register File (RAM)	5-16
MCM10146	1024 × 1-Bit Random Access Memory	5-20
MCM10147	128-Bit Random Access Memory	5-24
MCM10148	64 × 1 Bit Random Access Memory	5-28
MCM10149* 10	1024-Bit Programmable Read-Only Memory	5-30
MC10149* 25	1024-Bit Programmable Read-Only Memory	5-34
MCM10152	256 × 1-Bit Random Access Memory	5-38



General Information

Selector Guide

Data Sheets

GENERAL INFORMATION SECTION 1 — HIGH-SPEED LOGIC

High speed logic is used whenever improved system performance would increase a product's market value. For a given system design, high-speed logic is the most direct way to improve system performance and emitter-coupled logic (ECL) is today's fastest form of digital logic. Emitter-coupled logic offers both the logic speed and logic features to meet the market demands for higher performance systems.

MECL PRODUCTS

Motorola introduced the original monolithic emittercoupled logic family with MECL I (1962) and followed this with MECL II (1966). These two families are now obsolete and have given way to the MECL III (MC1600 series), MECL 10K, PLL (MC12000 series) and the new MECL 10KH families

Chronologically the third family introduced, MECL III (1968) is a higher power, higher speed logic. Typical 1 ns edge speeds and propagation delays along with greater than 500 MHz flip-flop toggle rates, make MECL III useful for high-speed test and communications equipment. Also, this family is used in the high-speed sections and critical timing delays of larger systems. For more general purpose applications, however, trends in large high-speed systems showed the need for an easy-to-use logic family with propagation delays on the order of 2 ns. To

match this requirement, the MECL 10,000 Series was introduced in 1971.

An important feature of MECL 10K is its compatibility with MECL III to facilitate using both families in the same system. A second important feature is its significant power economy — MECL 10K gates use less than one-half the power of MECL III.

Motorola introduced the MECL 10KH product family in 1981. This latest MECL family features 100% improvements in propagation delay and clock speeds while maintaining power supply currents equal to MECL 10K. MECL 10KH is voltage compensated allowing guaranteed dc and switching parameters over a ±5% power supply range. Noise margins have been improved by 75% over the MECL 10K series.

Compatibility with MECL 10K and MECL III is a key element in allowing users to enhance existing systems by increasing the speed in critical timing areas. Also, many MECL 10KH devices are pin out/functional duplications of the MECL 10K series devices. The emphasis of this new family will be placed on more powerful logic functions having more complexity and greater performance. With 1.0 ns propagation delays and 25 mW per gate, MECL 10KH features the best speed-power product of any ECL logic family available today.

MECL FAMILY COMPARISONS

		MEC	L 10K	
Feature	MECL 10KH	10,100 Series	10,200 Series	MECL III
1. Gate Propagation Delay	1.0 ns	2.0 ns	1.5 ns	1.0 ns
2. Output Edge Speed*	1.0 ns	3.5 ns	2.5 ns	1.0 ns
3. Flip-Flop Toggle Speed	250 MHz min	125 MHz min	200 MHz min	300-500 MHz min
4. Gate Power	25 mW	25 mW	25 mW	60 mW
5. Speed Power Product	25 pJ	50 pJ	37 pJ	60 pJ

^{*}Output edge speed: MECL 10K/10KH measured 20% to 80%, MECL III measured 10% to 90% of E out.

FIGURE 1a - GENERAL CHARACTERISTICS

Ambient Temperature Range	MECL 10KH	MECL 10K	MECL III	PLL
0° to 75°C	MC10H100 Series			MC12000 Series
-30°C to +85°C		MC10100 Series MC10200 Series	MC1600 Series	MC12000 Series

FIGURE 1b — OPERATING TEMPERATURE RANGE

MECL IN PERSPECTIVE

In evaluating any logic line, speed and power requirements are the obvious primary considerations. Figure 1 provides the basic parameters of the MECL 10KH, MECL 10K, and MECL III families. But these provide only the start of any comparative analysis, as there are a number of other important features that make MECL highly desirable for system implementation. Among these:

Complementary Outputs cause a function and its complement to appear simultaneously at the device outputs, without the use of external inverters. It reduces package count by eliminating the need for associated invert functions and, at the same time, cuts system power requirements and reduces timing differential problems arising from the time delays introduced by inverters.

High Input Impedance and Low Output Impedance permit large fan out and versatile drive characteristics.

Insignificant Power Supply Noise Generation, due to differential amplifier design which eliminates current spikes even during signal transition period.

Nearly Constant Power Supply Current Drain simplifies power-supply design and reduces costs.

Low Cross-Talk due to low-current switching in signal path and small (typically 850 mV) voltage swing, and to relatively long rise and fall times.

Wide Variety of Functions, including complex functions facilitated by low power dissipation (particularly in MECL 10KH and MECL 10K series). A basic MECL 10K gate consumes less than 8 mW in on-chip power in some complex functions.

Wide Performance Flexibility due to differential amplifier design which permits MECL circuits to be used as linear as well as digital circuits.

Transmission Line Drive Capability is afforded by the open emitter outputs of MECL devices. No "Line Drivers" are listed in MECL families, because *every* device is a line driver.

Wire-ORing reduces the number of logic devices required in a design by producing additional OR gate functions with only an interconnection.

Twisted Pair Drive Capability permits MECL circuits to drive twisted-pair transmission lines as long as 1000 feet.

Wire-Wrap Capability is possible with the MECL 10K family because of the slow rise and fall time characteristic of the circuits.

Open Emitter-Follower Outputs are used for MECL outputs to simplify signal line drive. The outputs match any line impedance and the absence of internal pulldown resistors saves power.

Input Pulldown Resistors of approximately 50 k Ω permit unused inputs to remain unconnected for easier circuit board layout.

MECL APPLICATIONS

Motorola's MECL product lines are designed for a wide range of systems needs. Within the computer market, MECL 10K is used in systems ranging from special purpose peripheral controllers to large mainframe computers. Big growth areas in this market include disk and communication channel controllers for larger systems and high performance minicomputers.

The industrial market primarily uses MECL for high performance test systems such as IC or PC board testers.

However, the high bandwidths of MECL 10KH, MECL 10K, MECL III, and MC12,000 are required for many frequency synthesizer systems using high speed phase lock loop networks. MECL will continue to grow in the industrial market through complex medical electronic products and high performance process control systems.

MECL 10K and MECL III have been accepted within the Federal market for numerous signal processors and navigation systems. Full military temperature range MECL 10K is offered in the MC10500 and MC10600 Series, and in the PLL family as the MC12500 Series.

BASIC CONSIDERATIONS FOR HIGH-SPEED LOGIC DESIGN

High-speed operation involves only four considerations that differ significantly from operation at low and medium speeds:

- 1. Time delays through interconnect wiring, which may have been ignored in medium-speed systems, become highly important at state-of-the-art speeds.
- 2. The possibility of distorted waveforms due to reflections on signal lines increases with edge speed.
- The possibility of "crosstalk" between adjacent signal leads is proportionately increased in high-speed systems.
- 4. Electrical noise generation and pick-up are more detrimental at higher speeds.

In general, these four characteristics are speed- and frequency-dependent, and are virtually independent of the type of logic employed. The merit of a particular logic family is measured by how well it compensates for these deleterious effects in system applications.

The interconnect-wiring time delays can be reduced only by reducing the length of the interconnecting lines. At logic speeds of two nanoseconds, an equivalent "gate delay" is introduced by every foot of interconnecting wiring. Obviously, for functions interconnected within a single monolithic chip, the time delays of signals travelling from one function to another are insignificant. But for a great many externally interconnected parts, this can soon add up to an appreciable delay time. Hence, the greater the number of functions per chip, the higher the system speed. MECL circuits, particularly those of the MECL 10K and MECL 10KH Series are designed with a propensity toward complex functions to enhance overall system speed.

Waveform distortion due to line reflections also becomes troublesome principally at state-of-the-art speeds. At slow and medium speeds, reflections on interconnecting lines are not usually a serious problem. At higher speeds, however, line lengths can approach the wavelength of the signal and improperly terminated lines can result in reflections that will cause false triggering (see Figure 2). The solution, as in RF technology, is to employ "transmission-line" practices and properly terminate each signal line with its characteristic impedance at the end of its run. The low-impedance, emitter-follower outputs of MECL circuits facilitate transmission-line practices without upsetting the voltage levels of the system.

The increased affinity for crosstalk in high-speed circuits is the result of very steep leading and trailing edges (fast rise and fall times) of the high-speed signal. These steep wavefronts are rich in harmonics that couple readily to adjacent circuits. In the design of MECL 10K and

MECL 10KH, the rise and fall times have been deliberately slowed. This reduces the affinity for crosstalk without compromising other important performance parameters.

From the above, it is evident that the MECL logic line is not simply capable of operating at high speed, but has been specifically designed to reduce the problems that are normally associated with high-speed operation.

CIRCUIT DESCRIPTION

The typical MECL 10K circuit, Figure 3, consists of a differential-amplifier input circuit, a temperature and voltage compensated bias network, and emitter-follower outputs to restore do levels and provide buffering for transmission line driving. High fan-out operation is possible be-




FIGURE 2a — UNTERMINATED
TRANSMISSION LINE
(No Ground Plane Used)

FIGURE 2b — PROPERLY TERMINATED TRANSMISSION LINE (Ground Plane Added)




FIGURE 3 — MECL 10K GATE STRUCTURE AND SWITCHING BEHAVIOR

cause of the high input impedance of the differential amplifier input and the low output impedance of the emitter follower outputs. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the OR function and its complement, the NOR function. The design of the MECL 10KH gate is unchanged, with two exceptions. The bias network has been replaced with a voltage regulator, and the differential amplifier source resistor has been replaced with a constant current source. (See section 2 for additional MECL 10KH information.)

Power-Supply Connections — Any of the power supply levels, V_{TT} , V_{CC} , or V_{EE} may be used as ground; however, the use of the V_{CC} node as ground results in best noise immunity. In such a case: $V_{CC}=0$, $V_{TT}=-2.0$ V, $V_{EF}=-5.2$ V.

System Logic Specifications — The output logic swing of 0.85 V, as shown by the typical transfer characteristics curve, varies from a LOW state of $V_{OL} = -1.75 \text{ V}$ to a HIGH state of $V_{OH} = -0.9 \text{ V}$ with respect to ground.

Positive logic is used when reference is made to logical "0's" or "1's." Then

"0" =
$$-1.75 \text{ V} = \text{LOW}$$
typical
"1" = $-0.9 \text{ V} = \text{HIGH}$

Circuit Operation — Beginning with all logic inputs LOW (nominal – 1.75 V), assume that Q1 through Q4 are cut off because their P-N base-emitter junctions are not

voltage.

conducting, and the forward-biased Q5 is conducting. Under these conditions, with the base of Q5 held at $-1.29\,\mathrm{V}$ by the VBB network, its emitter will be one diode drop (0.8 V) more negative than its base, or $-2.09\,\mathrm{V}$. (The 0.8 V differential is a characteristic of this P-N junction.) The base-to-emitter differential across Q1 — Q4 is then the difference between the common emitter voltage ($-2.09\,\mathrm{V}$) and the LOW logic level ($-1.75\,\mathrm{V}$) or 0.34 V. This is less than the threshold voltage of Q1 through Q4 so that these transistors will remain cut off.

When any one (or all) of the logic inputs are shifted upward from the $-1.75\,\text{V}$ LOW state to the $-0.9\,\text{V}$ HIGH state, the base voltage of that transistor increases beyond the threshold point and the transistor turns on. When this happens, the voltage at the common-emitter point rises from $-2.09\,\text{V}$ to -1.7 (one diode drop below the $-0.9\,\text{V}$ base voltage of the input transistor), and since the base voltage of the fixed-bias transistor (Q5) is held at $-1.29\,\text{V}$, the base-emitter voltage Q5 cannot sustain conduction. Hence, this transistor is cut off.

This action is reversible, so that when the input signal(s) return to the LOW state, $\Omega 1-\Omega 4$ are again turned off and $\Omega 5$ again becomes forward biased. The collector voltages resulting from the switching action of $\Omega 1-\Omega 4$ and $\Omega 5$ are transferred through the output emitterfollower to the output terminal. Note that the differential action of the switching transistors (one section being off when the other is on) furnishes simultaneous complementary signals at the output. This action also maintains constant power supply current drain.

DEFINITIONS OF LETTER SYMBOLS AND ABBREVIATIONS

Current:		loн	HIGH level output current: the current flowing
lcc	Total power supply current drawn from the positive supply by a MECL unit under test.		into the output, at a specified HIGH level output voltage.
ICBO	Leakage current from input transistor on MECL devices without pulldown resistors when test voltage is applied.	lOL	LOW level output current: the current flowing into the output, at a specified LOW level output voltage.
Іссн	Current drain from V _{CC} power supply with all	los	Output short circuit current.
	inputs at logic HIGH level.	lout	Output current (from a device or circuit, under
ICCL	Current drain from V _{CC} power supply with all	1_	such conditions mentioned in context). Reverse current drawn from a transistor input
	inputs at logic LOW level.	^I R	of a test unit when V _{FF} is applied at that input.
ΙE	Total power supply current drawn from a MECL test unit by the negative power supply.	^I SC	Short-circuit current drawn from a translator
IF	Forward diode current drawn from an input of a saturated logic-to-MECL translator when	00	saturating output when that output is at ground potential.
	that input is at ground potential.	Voltage:	
lin	Current into the input of the test unit when a maximum logic HIGH (V _{IH max}) is applied at	V_{BB}	Reference bias supply voltage.
	that input.	V_{BE}	Base-to-emitter voltage drop of a transistor at specified collector and base currents.
INH	HIGH level input current into a node with a specified HIGH level (V _{IH max}) logic voltage	V _{CB}	Collector-to-base voltage drop of a transistor
	applied to that node. (Same as lin for positive	CD	at specified collector and base currents.
	logic.)	VCC	General term for the most positive power sup-
INL	LOW level input current, into a node with a specified LOW level (V _{IL min}) logic voltage		ply voltage to a MECL device (usually ground, except for translator and interface circuits).
	applied to that node.	V _{CC1}	Most positive power supply voltage (output
IL.	Load current that is drawn from a MECL circuit output when measuring the output HIGH level		devices). (Usually ground for MECL devices.)

V-16 (-		.,	
Voltage (c	Ont.): Most positive power supply voltage (current	V _{OL} max	Maximum output LOW level voltage for given inputs.
- 002	switches and bias driver). (Usually ground for MECL devices.)	V _{OL min}	Minimum output LOW level voltage for given inputs.
VEE	Most negative power supply voltage for a circuit (usually -5.2 V for MECL devices).	VTT	Line load-resistor terminating voltage for outputs from a MECL device.
V _F	Input voltage for measuring I _F on TTL interface circuits.	V _{OLS1}	Output logic LOW level on MECL 10,000 line receiver devices with all inputs at VEE voltage
VIH	Input logic HIGH voltage level (nominal value).		level.
V _{IH max}	Maximum HIGH level input voltage: The most positive (least negative) value of high-level input voltage, for which operation of the logic	V _{OLS2}	Output logic LOW level on MECL 10,000 line receiver devices with all inputs open.
	element within specification limits is	Time Para	meters:
VIHA	guaranteed. Input logic HIGH threshold voltage level.	t +.	Waveform rise time (LOW to HIGH), 10% to 90%, or 20% to 80%, as specified.
V _{IHA} min	Minimum input logic HIGH level (threshold) voltage for which performance is specified.	t —	Waveform fall time (HIGH to LOW), 90% to 10%, or 80% to 20%, as specified.
Var	Minimum HIGH level input voltage: The least	t _r	Same as t+
VIH min	positive (most negative) value of HIGH level	t _f	Same as t-
	input voltage for which operation of the logic	t+-	Propagation Delay, see Figure 9.
	element within specification limits is guaranteed.	t-+	Propagation Delay, see Figure 9.
V _{IL}	Input logic LOW voltage level (nominal value).	^t pd	Propagation delay, input to output from the 50% point of the input waveform at pin \times
V _{IL max}	Maximum LOW level input voltage: The most positive (least negative) value of LOW level input voltage for which operation of the logic element within specification limits is	t _{X±Y±}	(falling edge noted by — or rising edge noted by $+$) to the 50% point of the output waveform at pin y (falling edge noted by $-$ or rising edge noted by $+$). (Cf Figure 9.)
V	guaranteed.	t_{X+}	Output waveform rise time as measured from
VILA VILA max	Input logic LOW threshold voltage level. Maximum input logic LOW level (threshold) voltage for which performance is specified.		10% to 90% or 20% to 80% points on waveform (whichever is specified) at pin x with input conditions as specified.
V _{IL min}	Minimum LOW level input voltage: The least positive (most negative) value of LOW level input voltage for which operation of the logic element within specification limits is	t _{X-}	Output waveform fall time as measured from 90% to 10% or 80% to 20% points on waveform (whichever is specified) at pin x, with input conditions as specified.
V _{in}	guaranteed. Input voltage (to a circuit or device).	†Tog	Toggle frequency of a flip-flop or counter device.
V _{max}	Maximum (most positive) supply voltage, permitted under a specified set of conditions.	^f shift	Shift rate for a shift register.
Voн	Output logic HIGH voltage level: The voltage	Read Mod	le (Memories)
***	level at an output terminal for a specified out-	t _{ACS}	Chip Select Access Time
	put current, with the specified conditions applied to establish a HIGH level at the output.	tRCS	Chip Select Recovery Time
VOHA	Output logic HIGH threshold voltage level.	^t AA	Address Access Time
	Minimum output HIGH threshold voltage level	Write Mo	de (Memories)
*OHA IIIII	for which performance is specified.	tw	Write Pulse Width
V _{OH max}	Maximum output HIGH or high-level voltage for given inputs.	twsp	Data Setup Time Prior to Write
V _{OH min}	Minimum output HIGH or high-level voltage	tWHD	Data Hold Time After Write
· OH MIN	for given inputs.	tWSA	Address setup time prior to write
VOL	Output logic LOW voltage level: The voltage	tWHA	Address hold time after write
	level at the output terminal for a specified	twscs	Chip select setup time prior to write

tWHCS

tws

twR

Chip select hold time after write

Write disable time

Write recovery time

output current, with the specified conditions

applied to establish a LOW level at the output.

Output logic LOW threshold voltage level.

VOLA max Maximum output LOW threshold voltage level for which performance is specified.

VOLA

Temper	Temperature:		Miscellaneous:	
T _{stg}	Maximum temperature at which device may be stored without damage or performance degradation.	eg TP _{in}	Signal generator inputs to a test circuit. Test point at input of unit under test.	
TJ	Junction (or die) temperature of an integrated circuit device.	TP _{out} D.U.T.	Test point at output of unit under test. Device under test.	
T_A	Ambient (environment) temperature existing	c_{in}	Input capacitance.	
	in the immediate vicinity of an integrated cir-	Cout	Output capacitance.	
	cuit device package.	Z _{out}	Output impedance.	
θ JA	Thermal resistance of an IC package, junction to ambient.	P_{D}	The total dc power applied to a device, not including any power delivered from the de-	
θ JC	Thermal resistance of an IC package, junction		vice to a load.	
	to case.	R_L	Load Resistance.	
lfpm	Linear feet per minute.	R _T	Terminating (load) resistor.	
^θ CA	Thermal resistance of an IC package, case to ambient.	R _p	An input pull-down resistor (i.e., connected to the most negative voltage).	
		P.U.T.	Pin under test.	

MECL POSITIVE AND NEGATIVE LOGIC

INTRODUCTION

The increasing popularity and use of emitter coupled logic has created a dilemma for some logic designers. Saturated logic families such as TTL have traditionally been designed with the NAND function as the basic logic function, however, the basic ECL logic function is the NOR function (positive logic). Therefore, the designer may either design ECL systems with positive logic using the

NOR, or design with negative logic using the NAND. Which is the more convenient? On the one hand the designer is familiar with positive logic levels and definitions, and on the other hand, he is familiar with implementing systems using NAND functions. Perhaps a presentation of the basic definitions and characteristics of positive and negative logic will clarify the situation and eliminate misunderstanding.




FIGURE 1 — Basic MECL Gate Circuit and Logic Function In Positive and Negative Nomenclature.

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Enthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

LOGIC EQUIVALENCES

Binary logic must have two states to represent the binary 1 and 0. With ECL the typical states are a high level of -0.9 volts and a low level of -1.7 volts. Two choices are possible then to represent the binary 1 and 0. Positive logic defines the 1 or "true" state as the most positive voltage level, whereas negative logic defines the most negative voltage level as the 1 or "true" state. Because of the difference in definition of states, the basic ECL gate is a NOR function in positive logic and is a NAND function in negative logic.

Figure 1 more clearly shows the above comparison of functions. Table I lists the output voltage level as a function of input voltage levels of the MECL gate circuit shown. Table 2 translates the voltage levels into the

appropriate negative logic levels which show the function to be $C = \overline{A \cdot B}$; that is, the circuit performs the NAND function. Table 3 translates the equivalent positive logic function into $C = \overline{A + B}$, the NOR function.

Similar comparisons could be made for other positive logic functions. As an example, the positive OR function translates to the negative AND function. Figure 2 shows a comparison of several common logic functions.

Any function available in a logic family may be expressed in terms of positive or negative logic, bearing in mind the definition of logic levels. The choice of logic definition, as previously stated, is dependent on the designer. Motorola provides both positive and negative logic symbols on data sheets for the popular MECL 10,000 logic series.

FIGURE 2 — Comparative Positive and Negative Logic Functions.

				POSITIV	E LOGIC		
INP	UTS						
Α	В	AND	OR	NAND	NOR	EXOR	COIN*
LO LO HI HI	LO HI LO HI	LO LO LO HI	LO HI HI HI	HI HI LO	HI LO LO LO	LO HI HI LO	HI LO LO HI
A	В	OR	AND	NOR	NAND	COIN*	EXOR
INP	UTS				4	7	
				NEGATIV	E LOGIC		

^{*}Coincidence

SUMMARY

Conversion from one logic form to another or the use of a particular logic form need not be a complicated process. If the designer uses the logic form with which he is familiar and bears in mind the previously mentioned definition of levels, problems arising from definition of logic functions should be minimized.

REFERENCE

Y. Chu, Digital Computer Design Fundamentals New York, McGraw-Hill, 1962

SECTION II — TECHNICAL DATA

GENERAL CHARACTERISTICS AND SPECIFICATIONS

(See pages 1-5 through 1-7 for definitions of symbols and abbreviations.)

In subsequent sections of this Data Book, the important MECL parameters are identified and characterized, and complete data provided for each of the functions. To make this data as useful as possible, and to avoid a great deal of repetition, the data that is common to all functional blocks in a line is not repeated on each individual sheet. Rather, these common characteristics, as well as the application information that applies to each family, are discussed in this section.

In general, the common characteristics of major importance are:

Maximum Ratings, including both dc and ac characteristics and temperature limits;

Transfer Characteristics, which define logic levels and switching thresholds;

DC Parameters, such as output levels, threshold levels, and forcing functions.

AC Parameters, such as propagation delays, rise and fall times and other time dependent characteristics.

In addition, this section will discuss general layout and design guides that will help the designer in building and testing systems with MECL circuits.

LETTER SYMBOLS AND ABBREVIATIONS

Throughout this section, and in the subsequent data sheets, letter symbols and abbreviations will be used in discussing electrical characteristics and specifications. The symbols used in this book, and their definitions, are listed on the preceding pages.

MAXIMUM RATINGS

The limit parameters beyond which the life of the devices may be impaired are given in Figure 4a. In addition, Table 4b provides certain limits which, if exceeded, will not damage the devices, but could degrade the performance below that of the guaranteed specifications.

FIGURE 4a — LIMITS BEYOND WHICH DEVICE LIFE MAY BE IMPAIRED

Characteristic	Symbol	Unit	MECL 10KH	MECL 10K	MECL III
Power Supply	VEE	Vdc	-8.0 to 0	-8.0 to 0	-8.0 to 0
Input Voltage (V _{CC} = 0)	Vin	Vdc	0 to VEE	0 to VEE	0 to VEE
Output Source Current Continuous	lout	mAdc	50	50	40
Output Source Current Surge	lout	mAdc	100	100	_
Storage Temperature	T _{stg}	°C	-65 to +150	-65 to +150	-65 to +150
Junction Temperature Ceramic Package®	TJ	°C	165	165	165@
Junction Temperature Plastic Package®	T,	°C	140	140	140

- NOTES: 1. Maximum T_J may be exceeded (< 250°C) for short periods of time (< 240 hours) without significant reduction in device life. 2. Except MC1670 which has a maximum junction temperature = 145°C.

 - For long term (≥ 10 yrs.) max T_J of.110°C required. Max T_J may be exceeded (≤ 175°C) for short periods of time (≤ 240 hours) without significant reduction in device life.


FIGURE 4b — LIMITS REYOND WHICH PERFORMANCE MAY BE DEGRADED

Characteristics	Symbol	Unit	MECL 10KH	MECL 10K	MECL III
Operating Temperature Range Commercial①	TA	°C	0 to +75	-30 to +85	-30 to +85
Supply Voltage (V _{CC} = 0)	VEE	Vdc	-4.94 to -5.46®	-4.68 to -5.72@	-4.68 to -5.72@
Output Drive Commercial	_	Ω	50 Ω to -2.0 Vdc	50 Ω to -2.0 Vdc	50 Ω to −2.0 Vdc④

NOTES: 1. With airflow ≥ 500 lfpm.

- Functionality only. Data sheet limits are specified for -5.2 V ± 0.010 V.
 Except MC1648 which has an internal output pulldown resistor.
- 4. Functional and Data sheet limits.

FIGURE 5 — MECL TRANSFER CURVES and SPECIFICATION TEST POINTS



MECL TRANSFER CURVES

For MECL logic gates, the dual (complementary) outputs must be represented by two transfer curves: one to describe the OR switching action and one to describe the NOR switching action. Typical transfer curves and associated data for the MECL 10K/10KH family are shown in Figures 5a and 5b respectively.

It is not necessary to measure transfer curves at all points of the curves. To guarantee correct operation it is sufficient merely to measure two sets of min/max logic level parameters.

The first set is obtained for 10K by applying test voltages, $V_{\rm IL}$ min and $V_{\rm IH}$ max (sequentially) to the gate inputs, and measuring the OR and NOR output levels to make sure they are between $V_{\rm OL}$ max and $V_{\rm OL}$ min, and $V_{\rm OH}$ max and $V_{\rm OH}$ min specifications.

The second set of logic level parameters relates to the switching thresholds. This set of data is distinguished by an "A" in symbol subscripts. A test voltage, VILA max is applied to the gate and the NOR and OR outputs are measured to see that they are above the VOHA min and below the VOLA max levels, respectively. Similar checks are made using the test input voltage VIHA min.


The result of these specifications insures that:


- a) The switching threshold (≈ VBB) falls within the darkest rectangle; i.e. switching does not begin outside this rectangle:
- b) Quiescent logic levels fall in the lightest shaded ranges;
 - c) Guaranteed noise immunity is met.

As shown in Figure 6, MECL 10K outputs rise with increasing ambient temperature. All circuits in each fam-

ily have the same worst-case output level specifications regardless of power dissipation or junction temperature differences to reduce loss of noise margin due to thermal differences.

All of these specifications assume $-5.2 \,\mathrm{V}$ power supply operation. Operation at other power-supply voltages is possible, but will result in further transfer curve changes. Figure 7 gives rate of change of output voltages as a function of power supply.





INPUT VOLTAGE (VOLTS)

FIGURE 7 — TYPICAL LEVEL CHANGE RATES

Voltage	MECL 10KH	MECL 10K	MECL III
ΔV _{OH} /ΔV _{EE}	0.008	0.016	0.033
$\Delta V_{OL}/\Delta V_{EE}$	0.020	0.250	0.270
ΔVΒΒ/ΔVΕΕ	0.010	0.148	0.140

NOISE MARGIN

"Noise margin" is a measure of logic circuit's resistance to undesired switching. MECL noise margin is defined in terms of the specification points surrounding the switching threshold. The critical parameters of interest here are those designated with the "A" subscript (VOHA min, VOLA max, VIHA min, VILA max) in the transfer characteristic curves. MECL 10KH is specified and tested with VOHA min equal VOH min, VOLA max equal VOL max, VIHA min equal VIH min and VILA max equal VIL max. Guaranteed noise margin (NM) is defined as follows:

NMHIGH LEVEL = VOHA min - VIHA min

NMLOW LEVEL = VILA max - VOLA max

To see how noise margin is computed, assume a MECL gate drives a similar MECL gate, Figure 8.

At a gate input (point B) equal to V_{ILA max}, MECL gate #2 can begin to enter the shaded transition region.

This is a "worst case" condition, since the V_{OLA} max specification point guarantees that no device can enter the transition region before an input equal to V_{ILA} max is reached. Clearly then, V_{ILA} max is one critical point for noise margin computation, since it is the edge of the transition region.

To find the other critical voltage, consider the output from MECL gate #1 (point A). What is the most positive value possible for this voltage (considering worst case specifications)? From Figure 8 it can be observed that the VOLA max specification insures that the LOW state OR output from gate #1 can be no greater than VOLA max.

Note that V_{OLA max} is more negative than V_{ILA max}. Thus, with V_{OLA max} at the input to gate #2, the transition region is not yet reached. (The input voltage to gate #2 is still to the left of V_{ILA max} on the transfer curve.)

In order to ever run the chance of switching gate #2, we would need an additional voltage, to move the input

from V_{OLA} max to V_{ILA} max. This constitutes the "safety factor" known as noise margin. It can be calculated as the magnitude of the difference between the two specification voltages, or for the MECL 10K levels shown:

--- 125 mV


Analogous results are obtained when considering the "NOR" transfer data.

Note that these noise margins are absolute worst case conditions. The lessor of the two noise margins is that for the HIGH state, 125 mV. This then, constitutes the guaranteed margin against signal undershoot, and power or thermal disturbances.


As shown in the table, typical noise margins are usually better than guaranteed — by about 75 mV. For MECL 10KH the "noise margin" is 150 mV for NM low and NM high. (See Section 3 for details.)

Noise margin is a dc specification that can be calculated, since it is defined by specification points tabulated on MECL data sheets. However, by itself, this specification does not give a complete picture regarding the noise immunity of a system built with a particular set of circuits. Overall system noise immunity involves not only noisemargin specifications, but also other circuit-related factors that determine how difficult it is to apply a noise signal of sufficient magnitude and duration to cause the circuit to propagate a false logic state. In general, then, noise immunity involves line impedances, circuit output impedances, and propagation delay in addition to noisemargin specifications. This subject to discussed in greater detail in the MECL System Design Handbook, HB205

FIGURE 8 - MECL Noise Margin Data



Specification Points for Determining Noise Margin



*VOHA min = VOH min, VOLA max = VOL max, VIHA min = VIH min and VILA max = VIL max for MECL 10KH.

Noise Margin Computations

Family	Guaranteed Worst-Case dc Noise Margin (V)	Typical dc Noise Margin (V)
MECL 10KH	0.150	0.270
MECL 10K	0.125	0.210
MECL III	0.115	0.200

AC OR SWITCHING PARAMETERS

Time-dependent specifications are those that define the effects of the circuit on a specified input signal, as it travels through the circuit. They include the time delay involved in changing the output level from one logic state to another. In addition, they include the time required for the output of a circuit to respond to the input signal,

designated as propagation delay, MECL waveform and propagation delay terminologies are depicted in Figure 9. Specific rise, fall, and propagation delay times are given on the data sheet for each specific functional block, but like the transfer characteristics, ac parameters are temperature and voltage dependent. Typical variations for MECL 10K are given in the curves of Figure 10.

FIGURE 9 — TYPICAL LOGIC WAVEFORMS




FIGURE 10a — TYPICAL PROPAGATION DELAY t – versus VFF AND TEMPERATURE (MECL 10K)




FIGURE 10c — TYPICAL FALL TIME (90% to 10%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)




FIGURE 10b — TYPICAL PROPAGATION DELAY t++ versus VEE AND TEMPERATURE (MECL 10K)






FIGURE 10d — TYPICAL RISE TIME (10% to 90%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)



SETUP AND HOLD TIMES

Setup and hold times are two ac parameters which can easily be confused unless clearly defined. For MECL logic devices, t_{setup} is the minimum time (50% - 50%) before the positive transition of the clock pulse (C) that information must be present at the Data input (D) to insure proper operation of the device. The t_{hold} is defined similarly as the minimum time after the positive transition of the clock pulse (C) that the information must remain unchanged at the Data input (D) to insure proper operation. Setup and hold waveforms for logic devices are shown in Figure 11.

FIGURE 11 — SETUP AND HOLD WAVEFORMS FOR MECL LOGIC DEVICES



TESTING MECL 10KH, MECL 10K AND MECL III

To obtain results correlating with Motorola circuit specifications certain test techniques must be used. A schematic of a typical gate test circuit is shown in Figure 12.

This test circuit is the standard ac test configuration for most MECL devices. (Exceptions are shown with the device specification.)

A solid ground plane is used in the test setup, and capacitors bypass V_{CC1} , V_{CC2} , and V_{EE} pins to ground. All power leads and signal leads are kept as short as possible.

The sampling scope interface runs directly to the 50-ohm inputs of Channel A and B via 50-ohm coaxial cable. Equal-length coaxial cables must be used between the test set and the A and B scope inputs. A 50-ohm coax cable such as RG58/U or RG188A/U, is recommended.


Interconnect fittings should be 50-ohm GR, BNC, Sealectro Conhex, or equivalent. Wire length should be $< \frac{1}{2}$ inch from TP_{in} to input pin and TP_{out} to output pin.

The pulse generator must be capable of 2.0 ns rise and fall times for MECL 10K and 1.5 ns for MECL 10KH and MECL III. In addition, the generator voltage must have an offset to give MECL signal swings of $\approx \pm 400$ mV about a threshold of $\approx +0.7$ V when $V_{CC}=+2.0$ V and $V_{EE}=-3.2$ V for ac testing of logic devices.

The power supplies are shifted ± 2.0 V, so that the device under test has only one resistor value to load into the precision 50-ohm input impedance of the sampling oscilloscope. Use of this technique yields a close correlation between Motorola and customer testing. Unused outputs are loaded with a 50-ohm resistor (100-ohm for MC105XX devices) to ground. The positive supply (V_{CC}) should be decoupled from the test board by RF type 25 μF capacitors to ground. The V_{CC} pins are bypassed to ground with 0.1 μF , as is the V_{EE} pin.

Additional information on testing MECL 10K and understanding data sheets is found in Application Note AN701 and the MECL System Design Handbook, HB205.

FIGURE 12 - MECL LOGIC SWITCHING TIME TEST SETUP



SECTION III — OPERATIONAL DATA

POWER SUPPLY CONSIDERATIONS

MECL circuits are characterized with the V_{CC} point at ground potential and the V_{EE} point at -5.2 V. While this MECL convention is not necessarily mandatory, it does result in maximum noise immunity. This is so because any noise induced on the V_{EE} line is applied to the circuit as a common-mode signal which is rejected by the differential action of the MECL input circuit. Noise induced into the V_{CC} line is not cancelled out in this fashion. Hence, a good system ground at the V_{CC} bus is required for best noise immunity. Also, MECL 10KH circuits may be operated with V_{EE} at -4.5 V with a negligible loss of noise immunity.

Power supply regulation which will achieve 10% regulation or better at the device level is recommended. The -5.2 V power supply potential will result in best circuit speed. Other values for VEE may be used. A more negative voltage will increase noise margins at a cost of increased power dissipation. A less negative voltage will have just the opposite effect. (Noise margins and performance specifications of MECL 10KH are unaffected by variations in VEE because of the internal voltage regulation.)

On logic cards, a ground plane or ground bus system should be used. A bus system should be wide enough to prevent significant voltage drops between supply and device and to produce a low source inductance.

Although little power supply noise is generated by MECL logic, power supply bypass capacitors are recommended to handle switching currents caused by stray capacitance and asymmetric circuit loading. A parallel combination of a 1.0 μ F and a 100 pF capacitor at the power entrance to the board, and a 0.01 μ F low-inductance capacitor between ground and the $-5.2\,\mathrm{V}$ line every four to six packages, are recommended.

Most MECL 10KH, MECL 10K and MECL III circuits have two V_{CC} leads. V_{CC1} supplies current to the output transistors and V_{CC2} is connected to the circuit logic transistors. The separate V_{CC} pins reduce cross-coupling between individual circuits within a package when the outputs are driving heavy loads. Circuits with large drive capability, similar to the MC10110, have two V_{CC1} pins. All V_{CC} pins should be connected to the ground plane or ground bus as close to the package as possible.

For further discussion of MECL power supply considerations to be made in system designing, see MECL System Design Handbook, HB205.

POWER DISSIPATION

The power dissipation of MECL functional blocks is specified on their respective data sheets. This specification does not include power dissipated in the output devices due to output termination. The omission of internal output pulldown resistors permits the use of external terminations designed to yield best system performance. To obtain total operating power dissipation of a particular functional block in a system, the dissipation of the output transistor, under load, must be added to the circuit power dissipation.

The table in Figure 13 lists the power dissipation in the output transistors plus that in the external terminating

resistors, for the more commonly used termination values and circuit configurations. To obtain true package power dissipation, one output-transistor power-dissipation value must be added to the specified package power dissipation for each external termination resistor used in conjunction with that package. To obtain system power dissipation, the stated dissipation in the external terminating resistors must be added as well. Unused outputs draw no power and may be ignored.

FIGURE 13 — AVERAGE POWER DISSIPATION IN OUTPUT CIRCUIT WITH EXTERNAL TERMINATING RESISTORS

Terminating Resistor Value	Output Transistor Power Dissipation (mW)	Terminating Resistor Power Dissipation (mW)
150 ohms to -2.0 Vdc	5.0	4.3
100 ohms to -2.0 Vdc	7.5	6.5
75 ohms to -2.0 Vdc	10	8.7
50 ohms to -2.0 Vdc	15	13
2.0 k ohms to VEE	2.5	7.7
1.0 k ohm to VEE	4.9	15.4
680 ohms to VEE	7.2	22.6
510 ohms to VEE	9.7	30.2
270 ohms to VEE	18.3	57.2
82 ohms to V _{CC} and 130 ohms to V _{EE}	15	140

LOADING CHARACTERISTICS

The differential input to MECL circuits offers several advantages. Its common-mode-rejection feature offers immunity against power-supply noise injection, and its relatively high input impedance makes it possible for any circuit to drive a relatively large number of inputs without deterioration of the guaranteed noise margin. Hence, dc fanout with MECL circuits does not normally present a design problem.

Graphs showing typical output voltage levels as a function of load current for MECL 10KH, MECL 10K and MECL Ill shown in Figure 14. These graphs can be used to determine the actual output voltages for loads exceeding normal operation.


While dc loading causes a change in output voltage levels, thereby tending to affect noise margins, ac loading increases the capacitances associated with the circuit and, therefore, affects circuit speed, primarily rise and fall times.


MECL circuits typically have a 7 ohm output impedance and a relatively unaffected by capacitive loading on a positive-going output signal. However, the negative-going edge is dependent on the output pulldown or termination resistor. Loading close to a MECL output pin will cause an additional propagation delay of 0.1 ns per fanout load with a 50 ohm resistor to $-2.0 \ \text{Vdc}$ or 270 ohms to $-5.2 \ \text{Vdc}$. A 100 ohm resistor to $-2.0 \ \text{Vdc}$ or 270

510 ohms to -5.2 Vdc results in an additional 0.2 ns propagation delay per fanout load.

Terminated transmission line signal interconnections are used for best system performance. The propagation delay and rise time of a driving gate are affected very little by capacitance loading along a matched parallel-terminated transmission line. However, the delay and characteristic impedance of the transmission line itself are affected by the distributed capacitance. Signal propagation down the line will be increased by a factor, $\sqrt{1+C_{\rm q}/C_{\rm D}}$. Here $C_{\rm D}$ is the normal intrinsic line capacitance.

FIGURE 14 — OUTPUT VOLTAGE LEVELS versus DC LOADING





tance, and C_d is the distributed capacitance due to loading and stubs off the line.

Maximum allowable stub lengths for loading off of a MECL 10K transmission line vary with the line impedance. For example, with $Z_0=50$ ohms, maximum stub length would be 4.5 inches (1.8 in. for MECL III). But when $Z_0=100$ ohms, the maximum allowable stub length is decreased to 2.8 inches (1.0 in. for MECL III).

The input loading capacitance of a MECL 10KH and MECL 10K gate is about 2.9 pF and 3.3 pF for MECL III. To allow for the IC connector or solder connection and a short stub length, 5 to 7 pF is commonly used in loading calculations.

UNUSED MECL INPUTS

The input impedance of a differential amplifier, as used in the typical MECL input circuit, is very high when the applied signal level is low. Under low-signal conditions, therefore, any leakage to the input capacitance of the gate could cause a gradual buildup of voltage on the input lead, thereby adversely affecting the switching characteristics at low repetition rates.

All single-ended input MECL logic circuits contain input pulldown resistors between the input transistor bases and VEE. As a result, unused inputs may be left unconnected (the resistor provides a sink for ICBO leakage currents, and inputs are held sufficiently negative that circuits will not trigger due to noise coupled into such inputs). Input pulldown resistor values are typically 50 k Ω and are not to be used as pulldown resistors for preceding open-emitter outputs.

Some MECL devices do not have input pulldowns. Examples are the differential line receivers. If a single differential receiver within a package is unused, one input of that receiver must be tied to the VBB pin provided, and the other input goes to VEE or is left open.

MECL circuits do not operate properly when inputs are connected to V_{CC} for a HIGH logic level. Proper design practice is to set a HIGH level as about -0.9 volts below V_{CC} with a resistor divider, a diode drop, or an unused gate output.

SECTION IV — SYSTEM DESIGN CONSIDERATIONS

THERMAL MANAGEMENT

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit — from the junction region to the ambient environment. The basic formula (a) for converting power dissipation to estimated junction temperature is:

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JC} + \overline{\theta}_{CA}) \tag{1}$$

$$T_{.1} = T_{\Delta} + P_{D}(\overline{\theta}_{.1\Delta}) \tag{2}$$

where

T_J = maximum junction temperature T_A = maximum ambient temperature P_D = calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).

 $\overline{\theta}_{JC}$ = average thermal resistance, junction to case $\overline{\theta}_{CA}$ = average thermal resistance, case to ambient

= average thermal resistance, junction to

This Motorola recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL-M-38510 (JAN) MECL 10K devices.

Only two terms on the right side of equation (1) can be varied by the user — the ambient temperature, and the device case-to-ambient thermal resistance, $\bar{\theta}_{CA}$. (To some extent the device power dissipation can be also controlled, but under recommended use the VEE supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\bar{\theta}_{CA}$ thermal resistance term. $\bar{\theta}_{JC}$ is essentially independent of air flow and external mounting method, but is sensitive to package material, die bonding method, and die area.

FIGURE 15 — THERMAL RESISTANCE VALUES FOR STANDARD MECL I/C PACKAGES

	Thermal Resistance in Still Air									
			Package	Description				JA		JC .
No.	Body	Body	Body	Die	Die Area	Flag Area	(°C/\	Vatt)	(°C/Watt)	
Leads	Style	Material	WxL	Bond	(Sq. Mils)	(Sq. Mils)	Avg.	Max.	Avg.	Max.
8	DIL	EPOXY	1/4"x3/8"	EPOXY	2496	8100	102	133	50	80
8	DIL	ALUMINA	1/4"x3/8"	SILVER/GLASS	2496	N/A	140	182	35	56
14	FLAT	ALUMINA	1/4"x1/4"	SILVER/GLASS	4096	N/A	165	215	28	45
14	DIL	EPOXY	1/4"x3/4"	EPOXY	4096	6400	84	109	38	61
14	DIL	ALUMINA	1/4"x3/4"	SILVER/GLASS	4096	N/A	100	130	25	40
16	FLAT	ALUMINA	1/4"x3/8"	SILVER/GLASS	4096	N/A	140	182	24	38
16	DIL	EPOXY	1/4"x3/4"	EPOXY	4096	12100	70	91	34	54
16	DIL -	ALUMINA	1/4"x3/4"	SILVER/GLASS	4096	N/A	100	130	25	40
20	PLCC	EPOXY	0.35"x0.35"	EPOXY	4096	14,400	74	82	N/A	N/A
24	FLAT	ALUMINA	3/8"x5/8"	SILVER/GLASS	8192	N/A	64	83	11	18
24	DIL (4)	EPOXY	1/2"x1-1/4"	EPOXY	8192	22500	67	87	31	50
24	DIL (5)	ALUMINA	1/2"x1-1/4"	SILVER/GLASS	8192	N/A	50	65	10	16
28	PLCC	EPOXY	0.45"x0.45"	EPOXY	7134	28,900	65	68	N/A	N/A

NOTES

- 1. All plastic packages use copper lead frames ceramic packages use alloy 42 frames.
- Body style DIL is "Dual-In-Line."
 Standard Mounting Methods:
 - a. Dual-In-Line In Socket or P/C board with no contact between bottom of package and socket or P/C board.
 - b. Flat Pack Bottom of package in direct contact with non-metallized area of P/C board.
 - c. PLCC packages solder attached to traces on 2.24" x 2.24" x 0.062" FR4 type glass epoxy board with 1 oz./S.F. copper (solder coated) mounted to tester with 3 leads of 24 gauge copper wire.
- 4. Case Outline 649
- 5. Case Outline 623

For applications where the case is held at essentially a fixed temperature by mounting on a large or temperature-controlled heatsink, the estimated junction temperature is calculated by:

$$T_{J} = T_{C} + P_{D} (\overline{\theta}_{JC})$$
 (3)

where $T_C = \text{maximum case temperature}$ and the other parameters are as previously defined.

The maximum and average thermal resistance values for standard MECL IC packages are given in Figure 15. In Figure 16, this basic data is converted into graphs showing the maximum power dissipation allowable at various ambient temperatures (still air) for circuits mounted in the different packages, taking into account the maximum permissible operating junction temperature for long term life (≥ 100,000 hours for ceramic packages).

AIR FLOW

4000

3500

3000

2500

2000

1500

1000

24 Lead

14 and 16 Lead

50

500 8 Lea

MAXIMUM ALLOWED POWER DISSIPATION (mW/Pkg)

The effect of air flow over the packages on $\bar{\theta}_{JA}$ (due to a decrease in $\bar{\theta}_{CA}$) is illustrated in the graphs of Figure 17. This air flow reduces the thermal resistance of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.


FIGURE 16A — AMBIENT TEMPERATURE DERATING CURVES (CERAMIC DUAL-IN-LINE PACKAGE)

Alumina Ceramic for

150 165 175

200

All Packages



125

As an example of the use of the information above, the maximum junction temperature for a 16 lead ceramic dual-in-line packaged MECL 10K quad OR/NOR gate (MC10101L) loaded with four 50 ohm loads can be calculated. Maximum total power dissipation (including 4 output loads) for this quad gate is 195 mW. Assume for this thermal study that air flow is 500 linear feet per minute. From Figure 17, $\bar{\theta}_{\rm JA}$ is 50°C/W. With T_A (air flow temperature at the device) equal to 25°C, the following maximum junction temperature results:

$$T_J = P_D (\overline{\theta}_{JA}) + T_A$$

 $T_J = (0.195 \text{ W}) (50^{\circ}\text{C/W} + 25^{\circ}\text{C} = 34.8^{\circ}\text{C})$

Under the above operating conditions, the MECL 10K quad gate has its junction elevated above ambient temperature by only 9.8°C.

Even though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.

FIGURE 17A — AIRFLOW versus THERMAL RESISTANCE (CERAMIC DUAL-IN-LINE PACKAGE)




FIGURE 17B — AIRFLOW versus THERMAL RESISTANCE (CERAMIC FLAT PACKAGE)




FIGURE 16C — AMBIENT TEMPERATURE DERATING CURVES
(PLASTIC DUAL-IN-LINE PACKAGE)




FIGURE 17C — AIRFLOW versus THERMAL RESISTANCE (PLASTIC DUAL-IN-LINE PACKAGE)




FIGURE 16D — AMBIENT TEMPERATURE DERATING CURVES (PLCC PACKAGE)




FIGURE 17D — AIRFLOW versus THERMAL RESISTANCE (PLCC PACKAGE)




FIGURE 18 — THERMAL GRADIENT OF JUNCTION
TEMPERATURE
(16-Pin MECL Dual-In-Line Package)

Power Dissipation (mW)	Junction Temperature Gradient (°C/Package)
200	0.4
250	0.5
300	0.63
400	0.88

Devices mounted on 0.062" PC board with Z axis spacing of 0.5". Air flow is 500 lfpm along the Z axis.

The majority of MECL 10KH, MECL 10K, and MECL III users employ some form of air-flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last package is a function of the air flow rate and individual package dissipations. Figure 18 provides gradient data at power levels of 200 mW, 250 mW, 300 mW, and 400 mW with an air flow rate of 500 lfpm. These figures show the proportionate increase in the

junction temperature of each dual-in-line package as the air passes over each device. For higher rates of air flow the change in junction temperature from package to package down the airstream will be lower due to greater cooling.

OPTIMIZING THE LONG TERM RELIABILITY OF PLASTIC PACKAGES

Todays plastic integrated circuit packages are as reliable as ceramic packages under most environmental conditions. However when the ultimate in system reliability is required, thermal management must be considered as a prime system design goal.

Modern plastic package assembly technology utilizes gold wire bonded to aluminum bonding pads throughout the electronics industry. When exposed to high temperatures for protracted periods of time an intermetallic compound can form in the bond area resulting in high impedance contacts and degradation of device performance. Since the formation of intermetallic compounds is directly related to device junction temperature, it is incumbent on the designer to determine that the device junction temperatures are consistent with system reliability goals.

Predicting Bond Failure Time:

Based on the results of almost ten (10) years of +125°C operating life testing, a special arrhenius equation has been developed to show the relationship between junction temperature and reliability.

(1) T =
$$(6.376 \times 10^{-9})e \left[\frac{11554.267}{273.15 + T_J} \right]$$

Where: T = Time in hours to 0.1% bond failure (1 failure per 1,000 bonds).

T_{.1} = Device junction temperature, °C.

And:

(2)
$$T_J = T_A + P_D \theta J_A = T_A + \Delta T_J$$

Where: T_J = Device junction temperature, °C.

T_A = Ambient temperature, °C.

P_D = Device power dissipation in watts.

 θJ_A = Device thermal resistance, junction to air,

°C/Watt.

ΔT_J = Increase in junction temperature due to on-chip power dissipation.


Table 1 shows the relationship between junction temperature, and continuous operating time to 0.1% bond failure, (1 failure per 1,000 bonds).

TABLE 4 — DEVICE JUNCTION TEMPERATURE versus TIME TO 0.1% BOND FAILURES.

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0

Table 4 is graphically illustrated in Figure 19 which shows that the reliability for plastic and ceramic devices are the same until elevated junction temperatures induces intermetallic failures in plastic devices. Early and mid-life failure rates of plastic devices are not effected by this intermetallic mechanism.

FIGURE 19. FAILURE RATE versus TIME JUNCTION TEMPERATURE



MECL Junction Temperatures:

Power levels have been calculated for a number of MECL 10K and MECL 10KH devices in 20 pin plastic leaded chip carriers and translated to the resulting increase of junction temperature ($\Delta T_{\rm J}$) for still air and moving air at 500 LFPM using equation 2 and are shown in Table 5.

TABLE 5 — INCREASE IN JUNCTION TEMPERATURE DUE TO I/C POWER DISSIPATION.
20 PIN PLASTIC LEADED CHIP CARRIER

	20 FIN FLASTIC LEADED CHIF CANNIEN							
MECL 10K Device Type	ΔTJ,°C Still Air	ΔTJ,°C 500 LFPM Air	MECL 10H Device	ΔT၂,°C Still Air	ΔT _J ,°C 500 LFPM Air			
	Still All	All	Туре	Suii Aii	AII			
MC10100	16.2	10.5	MC10H016	48.0	30.0			
MC10101	21.8	14.1	MC10H100	16.6	10.8			
MC10102	17.6	11.4	MC10H101	22.1	14.5			
MC10103	17.6	11.4	MC10H102	18.0	11.8			
MC10104	20.8	13.4	MC10H103	18.0	11.8			
MC10105	17.2	11.2	MC10H104	21.0	13.5			
MC10106 MC10107	13.0 19.8	8.4 12.8	MC10H105 MC10H106	17.8	11.7			
MC10107	19.8	7.7	MC10H106	13.2 20.0	8.7 12.9			
MC10109	24.7	16.1	MC10H107	11.9	7.8			
MC10111	24.7	16.1	MC10H113	22.8	14.8			
MC10113	22.2	14.3	MC10H115	16.7	10.9			
MC10114	22.6	14.6	MC10H116	17.8	11.7			
MC10115	16.7	10.9	MC10H117	16.7	11.0			
MC10116	17.2	11.1	MC10H118	13.8	9.0			
MC10117	16.2	10.5	MC10H119	12.5	8.2			
MC10118	13.4	8.7	MC10H121	13.9	9.1			
MC10119	12.1	7.8	MC10H123	23.1	15.0			
MC10121	13.5	8.5	MC10H124	44.2	28.4			
MC10123	37.6	24.0	MC10H125	_	_			
MC10124	42.9	27.3	MC10H130	19.7	12.7			
MC10125			MC10H131	28.2	18.2			
MC10130	19.6	12.6	MC10H135	33.2	21.4			
MC10131	26.9	17.1	MC10H136	61.7	38.5			
MC10133	34.4	21.9	MC10H141	44.3	28.0			
MC10134	27.0	17.2 20.3	MC10H145	59.4	36.9			
MC10135 MC10136	31.9 52.3	20.3 32.6	MC10H158 MC10H159	25.3	16.4 177			
MC10138	37.0	23.2	MC10H159	27.3 32.1	20.5			
MC10138	42.7	26.7	MC10H160	41.5	26.7			
MC10153	34.4	21.9	MC10H162	41.5	26.7			
MC10158	23.9	15.2	MC10H164	31.9	20.6			
MC10159	25.8	16.4	MC10H165	56.3	35.8			
MC10160	32.0	20.4	MC10H166	44.4	28.3			
MC10161	40.7	26.0	MC10H171	41.9	26.9			
MC10162	40.7	26.0	MC10H172	41.9	26.9			
MC10164	31.3	20.1	MC10H173	32.6	21.1			
MC10165	53.7	33.6	MC10H174	32.5	21.0			
MC10166	43.5	27.6	MC10H175	45.9	29.6			
MC10168	34.4	21.9	MC10H176	50.9	32.3			
MC10170	29.9	18.9	MC10H179	35.0	22.6			
MC10171	41.1	26.2	MC10H180 MC10H1814	42.4	27.2			
MC10172 MC10173	41.1 30.5	26.2 19.3	MC10H1814 MC10H186	64.4 50.2	38.6 31.8			
MC10173	30.5	20.5	MC10H188	25.8	16.7			
MC10174	43.7	27.6	MC10H188	25.8	16.7			
MC10176	49.6	31.3	MC10H109	18.9	12.5			
MC10178	38.1	23.9	MC10H210	25.0	16.4			
MC10186	49.6	31.1	MC10H211	25.0	16.4			
MC10188	25.4	16.4	MC10H3304	65.8	36.1			
MC10189	24.6	15.9	MC10H332	52.2	33.5			
MC10190	25.5	16.2	MC10H334	77.8	49.3			
MC10192	67.0	43.0	MC10H350	_	_			
MC10195	46.7	29.9	MC10H423	31.3	20.3			
MC10197	27.7	17.7	MC10H424	37.7	24.3			
MC10198	21.2	13.4						
MC10210	24.5	16.0						
MC10211	24.6	16.0						
MC10212 MC10216	24.3 24.1	15.8 15.6						
MC10216 MC10231	30.6	19.5						
1410 10231	30.0	15.5						

NOTES:

- All ECL outputs are loaded with a 50 Ω resistor and assumed operating at 50% duty cycle.
- (2) ATJ for ECL to TTL translators are excluded since the supply current to the TTL section is dependent on frequency, duty cycle and loading.
- (3) Thermal Resistance (θ_{JA}) measured with PLCC packages solder attached to traces on 2.24" x 2.24" x 0.062" FR4 type glass epoxy board with 1 oz./sq. ft. copper (solder-coated) mounted to tester with 3 leads of 24 gauge copper wire.
- (4) 28 lead PLCC.

Case Example:

After the desired system failure rate has been established for failure mechanisms other than intermetallics, each plastic device in the system should be evaluated for maximum junction temperature using Table 5. Knowing the maximum junction temperature refer to Table 4 or Equation 1 to determine the continuous operating time required to 0.1% bond failures due to intermetallic formation. At this time, system reliability departs from the desired value as indicated in Figure 19.

To illustrate, assume that system ambient air temperature is 55°C (an accepted industry standard for evaluating system failure rates). Reference is made to Table 5 to determine the maximum junction temperature for each device for still air and transverse air flow of 500 LFPM.

Adding the 55°C ambient to the highest ΔT_J listed, 77.8°C (for the MC10H334 with no air flow), gives a maximum junction temperature of 132.8°C. Reference to Table 4 indicates a departure from the desired failure rate after about 2 years of constant exposure to this junction temperature. If 500 LFPM of air flow is utilized, maximum junction temperature for this device is reduced to 104.3°C for which Table 4 indicates an increased failure rate in about 15 years.

Air flow is one method of thermal management which should be considered for system longevity. Other commonly used methods include heat sinks for higher powered devices, refrigerated air flow and lower density board stuffing.

The material presented here emphasizes the need to consider thermal management as an integral part of system design and also the tools to determine if the management methods being considered are adequate to produce the desired system reliability.

THERMAL EFFECTS ON NOISE MARGIN

The data sheet dc specifications for standard MECL 10K and MECL III devices are given for an operating temperature range from -30°C to $+85^{\circ}\text{C}$ (0° to $+75^{\circ}\text{C}$ for MECL 10KH and memories). These values are based on having an airflow of 500 lfpm over socket or P/C board mounted packages with no special heatsinking (i.e., dual-in-line package mounted on lead seating plane with no contact between bottom of package and socket or P/C board and flat package mounted with bottom in direct contact with non-metallized area of P/C board).

The designer may want to use MECL devices under conditions other than those given above. The majority of the low-power device types may be used without air and with higher $\bar{\theta}_{JA}$. However, the designer must bear in mind that junction temperatures will be higher for higher $\bar{\theta}_{JA}$, even though the ambient temperature is the same. Higher junction temperatures will cause logic levels to shift.

As an example, a 300 mW 16 lead dual-in-line ceramic device operated at $\bar{\theta}_{JA}=100^{\circ}\text{C/W}$ (in still air) shows a HIGH logic level shift of about 21 mV above the HIGH logic level when operated with 500 lfpm air flow and a $\bar{\theta}_{JA}=50^{\circ}\text{C/W}.$ (Level shift $=\Delta T_{J}$ x 1.4 mV/°C).

If logic levels of individual devices shift by different amounts (depending on P_D and θ_{JA}), noise margins are

somewhat reduced. Therefore, the system designer must lay out his system bearing in mind that the mounting procedures to be used should minimize thermal effects on noise margin.

The following sections on package mounting and heatsinking are intended to provide the designer with sufficient information to insure good noise margins and high reliability in MECL system use.

MOUNTING AND HEATSINK SUGGESTIONS


With large high-speed logic systems, the use of multilayer printed circuit boards is recommended to provide both a better ground plane and a good thermal path for heat dissipation. Also, a multilayer board allows the use of microstrip line techniques to provide transmission line interconnections.

Two-sided printed circuit boards may be used where board dimensions and package count are small. If possible, the V_{CC} ground plane should face the bottom of the package to form the thermal conduction plane. If signal lines must be placed on both sides of the board, the V_{EE} plane may be used as the thermal plane, and at the same time may be used as a pseudo ground plane. The pseudo ground plane becomes the ac ground reference under the signal lines placed on the same side as the V_{CC} ground plane (now on the opposite side of the board from the packages), thus maintaining a microstrip signal line environment.

Two-ounce copper P/C board is recommended for thermal conduction and mechanical strength. Also, mounting holes for low power devices may be countersunk to allow the package bottom to contact the heat plane. This technique used along with thermal paste will provide good thermal conduction.


Printed channeling is a useful technique for conduction of heat away from the packages when the devices are soldered into a printed circuit board. As illustrated in Figure 20, this heat dissipation method could also serve as V_{EE} voltage distribution or as a ground bus. The channels should terminate into channel strips at each side or the rear of a plug-in type printed circuit board. The heat can then be removed from the circuit board, or board slide rack, by means of wipers that come into thermal contact with the edge channels.

FIGURE 20 — CHANNEL/WIPER HEATSINKING ON DOUBLE LAYER BOARD



For operating some of the higher power device types* in 16 lead dual-in-line packages in still air, requiring $\bar{\theta}_{\rm JA}$ < 100°C/W, a suitable heatsink is the IERC LIC-214A2WCB shown in Figure 21. This sink reduces the still air $\bar{\theta}_{\rm JA}$ to around 55°C/W. By mounting this heatsink directly on a copper ground plane (using silicone paste) and passing 500 Ifpm air over the packages, $\bar{\theta}_{\rm JA}$ is reduced to approximately 35°C/W, permitting use at higher ambient temperatures than +85°C (+75°C for MECL 10KH memories) or in lowering T_J for improved reliability.

FIGURE 21 — MECL HIGH-POWER DUAL-IN-LINE PACKAGE MOUNTING METHOD



It should be noted that the use of a heatsink on the top surface of the dual-in-line package is not very effective in lowering the $\bar{\theta}_{JA}$. This is due to the location of the die near the bottom surface of the package. Also, very little (< 10%) of the internal heat is withdrawn through the package leads due to the isolation from the ceramic by the solder glass seals and the limited heat conduction from the die through 1.0 to 1.5 mil aluminum bonding wires.

INTERFACING MECL TO SLOWER LOGIC TYPES

MECL circuits are interfaceable with most other logic forms. For MECL/TTL/DTL interfaces, when MECL is operated at the recommended –5.2 volts and TTL/DTL at +5.0 V supply, currently available translator circuits, such as the MC10124 and MC10125, may be used.

For systems where a dual supply (-5.2 V and +5 V) is not practical, the MC10H350 includes four single supply MECL to TTL translators, or a discrete component translator can be designed. For details, see MECL System Design Handbook (HB205). Such circuits can easily be made fast enough for any available TTL.

MECL also interfaces readily with MOS. With CMOS operating at +5 V, any of the MECL to TTL translators works very well.

Specific circuitry for use in interfacing MECL families to other logic types is given in detail in the MECL System Design Handbook.

Complex MECL 10K devices are presently available for interfacing MECL with MOS logic, MOS memories, TTL three-state circuits, and IBM bus logic levels. See Application Note AN-720 for additional interfacing information.

CIRCUIT INTERCONNECTIONS

Though not necessarily essential, the use of multilayer printed circuit boards offers a number of advantages in the development of high-speed logic cards. Not only do multilaver boards achieve a much higher package density, interconnecting leads are kept shorter, thus minimizing propagation delay between packages. This is particularly beneficial with MECL III which has relatively fast (1 ns) rise and fall times. Moreover, the unbroken ground planes made possible with multilayer boards permit much more precise control of transmission line impedances when these are used for interconnecting purposes. Thus multilayer boards are recommended for MECL III layouts and are justified when operating MECL 10KH and MECL 10K at top circuit speed, when high-density packaging is a requirement, or when transmission line interconnects are used.

Point-to-point back-plane wiring without matched line terminations may be employed for MECL interconnections if line runs are kept short. At MECL 10K speeds, this applies to line runs up to 6 inches, for MECL 10KH and MECL III up to 1 inch (Maximum open wire lengths for less than 100 mV undershoot). But, because of the openemitter outputs of MECL 10KH, MECL 10K and MECL III circuits, pull-down resistors are always required. Several ways of connecting such pull-down resistors are shown in Figure 22.

Resistor values for the connection in Figure 22a may range from 270 ohms to $k\Omega$ depending on power and load requirements. (See MECL System Design Handbook.) Power may be saved by connecting pull-down resistors in the range of 50 ohms to 150 ohms, to -2.0~Vdc, as shown in Figure 22b. Use of a series damping resistor, Figure 22c, will extend permissible lengths of unmatched-impedance interconnections, with some loss of edge speed.

With proper choice of the series damping resistor, line lengths can be extended to any length,** while limiting overshoot and undershoot to a predetermined amount. Damping resistors usually range in value from 10 ohms to 100 ohms, depending on the line length, fanout, and line impedance, the open emitter-follower outputs of MECL 10KH, MECL III and MECL 10K give the system designer all possible line driving options.

One major advantage of MECL over saturated logic is its capability for driving matched-impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The MECL 10KH and MECL 10K emitter-follower output transitors will drive a 50-ohm transmission line terminated to -2.0 Vdc. This is the equivalent current load of 22 mA in the HIGH logic state and 6 mA in the LOW state.

^{* 10128, 10129, 10136, 10}H136, 10137, 10177, 10182, and 10804, Max $P_{\mbox{\scriptsize D}} > 800 \ \mbox{\scriptsize mW}.$

^{**} Limited only by line attenuation and band-width characteristics.

Parallel termination of transmission lines can be done in two ways. One, as shown in Figure 23a, uses a single resistor whose value is equal to the impedance (Z_0) of the line. A terminating voltage (V_{TT}) of -2.0 Vdc must be supplied to the terminating resistor.


Another method of parallel termination uses a pair of resistors, R1 and R2. Figure 23b illustrates this method. The following two equations are used to calculate the values of R1 and R2:

$$R1 = 1.6 Z_{O}$$

 $R2 = 2.6 Z_{O}$

Another popular approach is the series-terminated transmission line (see Figure 23). This differs from parallel termination in that only one-half the logic swing is propagated through the lines. The logic swing doubles at the end of the transmission line due to reflection on an open line, again establishing a full logic swing.

FIGURE 22 — PULL-DOWN RESISTOR TECHNIQUES



To maintain clean wave fronts, the input impedance of the driven gate must be much greater than the characteristic impedance of the transmission line. This condition is satisfied by MECL circuits which have high impedance inputs. Using the appropriate terminating resistor (Rs) at point A (Figure 24), the reflections in the transmission line will be terminated.

FIGURE 23a — PARALLEL TERMINATED LINE




FIGURE 23b — PARALLEL TERMINATION — THEVENIN





FIGURE 24 — SERIES TERMINATED LINE



The advantages of series termination include ease of driving multiple series-terminated lines, low power consumption, and low cross talk between adjacent lines. The disadvantage of this system is that loads may not be distributed along the transmission line due to the one-half logic swing present at intermediate points.

For board-to-board interconnections, coaxial cable may be used for signal conductors. The termination techniques just discussed also apply when using coax. Coaxial cable has the advantages of good noise immunity and low attenuation at high frequencies.

Twisted pair lines are one of the most popular methods of interconnecting cards or panels. The complementary outputs of any MECL function may be connected to one end of the twisted pair line, and any MECL differential line receiver to the other as shown in the example, Figure 25. RT is used to terminate the twisted pair line. The 1 to 1.5 V common-mode noise rejection of the line receiver ignores common-mode cross talk, permitting multiple twisted pair lines to be tied into cables. MECL signals may be sent very long distances (> 1000 feet) on twisted pair, although line attenuation will limit bandwidth, degrading edge speeds when long line runs are made.

If timing is critical, parallel signals paths (shown in Figure 26) should be used when fanout to several cards is required. This will eliminate distortion caused by long stub lengths off a signal path.

Wire-wrapped connections can be used with MECL 10K. For MECL III and MECL 10KH, the fast edge speeds (1 ns) create a mismatch at the wire-wrap connections which can cause reflections, thus reducing noise immunity. The mismatch occurs also with MECL 10K, but the distance between the wire-wrap connections and the end of the line is generally short enough so the reflections cause no problem.

Series damping resistors may be used with wirewrapped lines to extend permissible backplane wiring lengths. Twisted pair lines may be used for even longer distances across large wire-wrapped cards. The twisted pair gives a more defined characteristic impedance (than a single wire), and can be connected either single-ended, or differentially using a line receiver.

The recommended wire-wrapped circuit cards have a ground plane on one side and a voltage plane on the other side to insure a good ground and a stable voltage source for the circuits. In addition, the ground plane near the wire-wrapped lines lowers the impedance of those lines and facilitates terminating the line. Finally, the ground plane serves to minimize cross talk between parallel paths in the signal lines. Point-to-point wire routing is recommended because cross talk will be minimized and line lengths will be shortest. Commercial wire-wrap boards designed for MECL 10K are available from several vendors.

FIGURE 25 — TWISTED PAIR LINE DRIVER/RECEIVER






FIGURE 26 -- PARALLEL FANOUT TECHNIQUES



Microstrip and Stripline

Microstrip and stripline techniques are used with printed circuit boards to form transmission lines. Microstrip consists of a constant-width conductor on one side of a circuit board, with a ground plane on the other side (shown in Figure 27). The characteristic impedance is determined by the width and thickness of the conductor, the thickness of the circuit board, and the dielectric constant of the circuit board material.

FIGURE 27 — PC INTERCONNECTION LINES FOR USE WITH MFCI



Stripline is used with multilayer circuit boards as shown in Figure 27. Stripline consists of a constant-width conductor between two ground planes.

Refer to MECL System Design Handbook for a full discussion of the properties and use of these.

CLOCK DISTRIBUTION

Clock distribution can be a system problem. At MECL 10K speeds, either coaxial cable or twisted pair line (using the MC10101 and MC10115) can be used to distribute clock signals throughout a system. Clock line lengths should be controlled and matched when timing could be critical. Once the clocking signals arrive on card, a tree distribution should be used for large-fanouts at high frequency. An example of the application of the technique is shown in Figure 28.


Because of the very high clock rates encountered in MECL III systems, rules for clocking are more rigorous than in slower systems.

The following guidelines should be followed for best results:

A. On-card Synchronous Clock Distribution via Transmission Line

- 1. Use the NOR output in developing clock chains or trees. Do not mix OR and NOR outputs in the chain.
 - 2. Use balanced fanouts on the clock drivers.
- 3. Overshoot can be reduced by using two parallel drive lines in place of one drive line with twice the lumped load.

FIGURE 28 — 64 FANOUT CLOCK DISTRIBUTION (PROPER TERMINATION REQUIRED)



- 4. To minimize clock skewing problems on synchronous sections of the system, line delays should be matched to within 1 ns.
- 5. Parallel drive gates should be used when clocking repetition rates are high, or when high capacitance loads occur. The bandwidth of a MECL III gate may be extended by paralleling both halves of a dual gate. Approximately 40 or 50 MHz bandwidth can be gained by paralleling two or three clock driver gates.
- 6. Fanout limits should be applied to clock distribution drivers. Four to six loads should be the maximum load per driver for best high speed performance. Avoid large lumped loads at the end of lines greater than 3 inches. A lumped load, if used, should be four or fewer loads.
- 7. For wire-OR (emitter dotting), two-way lines (busses) are recommended. To produce such lines, both ends of a transmission line are terminated with 100-ohms impedance. This method should be used when wire-OR connections exceed 1 inch apart on a drive line.

B. Off-Card Clock Distribution

1. The OR/NOR outputs of an MC1660 may be used to drive into twisted pair lines or into flat, fixed-impedance ribbon cable. At the far end of the twisted pair on MC1692 differential line receiver is used. The line should be terminated as shown in Figure 25. This method not only provides high speed, board-to-board clock distribution, but also provides system noise margin advantages. Since the line receiver operates independently of the VBB reference voltage (differential inputs) the noise margin from board to board is also independent of temperature differentials.

LOGIC SHORTCUTS

MECL circuitry offers several logic design conveniences. Among these are:

- 1. Wire-OR (can be produced by wiring MECL output emitters together outside packages).
- 2. Complementary Logic Outputs (both OR and NOR are brought out to package pins in most cases).


An example of the use of these two features to reduce gate and package count is shown in Figure 29.

The connection shown saves several gate circuits over performing the same functions with non-ECL type logic. Also, the logic functions in Figure 29 are all accomplished with one gate propagation delay time for best system speed. Wire-ORing permits direct connections of MECL circuits to busses. (MECL System Design Handbook and Application Note AN-726).

Propagation delay is increased approximately 50 ps per wire-OR connection. In general, wire-OR should be limited to 6 MECL outputs to maintain a proper LOW logic level. The MC10123 is an exception to this rule because it has a special VOL level that allows very high fanout on a bus or wire-OR line. The use of a single output pull-down resistor is recommended per wire-OR, to economize on power dissipation. However, two pull-down resistors per wired-OR can improve fall times and be used for double termination of busses.

Wire-OR should be done between gates in a package or nearby packages to avoid spikes due to line propagation delay. This does not apply to bus lines which activate only one driver at a time.

FIGURE 29 — USE OF WIRE-OR AND COMPLEMENTARY OUTPUTS




SYSTEM CONSIDERATIONS — A SUMMARY OF RECOMMENDATIONS


	MECL 10KH	MECL 10K	MECL III
Power Supply Regulation	±5% (1)	10% (2)	10% (2)
On-Card Temperature Gradient	20°C	Less Than 25°C	Less Than 25°C
Maximum Non-Transmission Line Length (No Damping Resistor)	1"	8"	1"
Unused Inputs	Leave Open (3)	Leave Open (3)	Leave Open (3)
PC Board	Multilayer	Standard 2-Sided or Multilayer	Multilayer
Cooling Requirements	500 Ifpm Air	500 lfpm Air	500 lfpm Air
Bus Connection Capability	Yes (Wire-OR)	Yes (Wire-OR)	Yes (Wire-OR)
Maximum Twisted Pair Length (Differential Drive)	Limited By Cable Response Only, Usually >1000'	Limited by Cable Response Only, Usually >1000'	Limited by Cable Response Only, Usually >1000'
The Ground Plane to Occupy Percent Area of Card	>75%	>50%	>75%
Wire Wrap may be used	Not Recommended	Yes	Not Recommended
Compatible with MECL 10,000	Yes	_	Yes


⁽¹⁾ All dc and ac parameters guaranteed for VEE $=-5.2~V~\pm~5\%$. (2) At the devices (functional only). (3) Except special functions without input pull-down resistors.


PACKAGE OUTLINE DIMENSIONS


A letter suffix to the MECL logic function part number is used to specify the package style (see drawings below). See appropriate selector guide for specific packaging available for a given device type.












NOTES:

- 1. DATUMS -L-, -M-, -N-, AND -P- DETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE.

 2. DIM GI, TRUE POSTION TO BE MEASURED AT
- DATUM -T-, SEATING PLANE.
- 3. DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.010) PER SIDE.
- 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 5. CONTROLLING DIMENSION: INCH.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	9.78	10.03	0.385	0.395		
В	9.78	10.03	0.385	0.395		
С	4.20	4.57	0.165	0.180		
E	2.29	2.79	0.090	0.110		
F	0.33	0.48	0.013	0.019		
G	1.27	BSC	0.050	BSC		
Н	0.66	0.81	0.026	0.032		
J	0.51	_	0.020			
K	0.64	_	0.025	_		
R	8.89	9.04	0.350	0.356		
U	8.89	9.04	0.350	0.356		
٧	1.07	1.21	0.042	0.048		
W	1.07	1.21	0.042	0.048		
X	1.07	1.42	0.042	0.056		
Y		0.50	_	0.020		
Ζ.	2°	10°	2°	10°		
G1	7.88	8.38	0.310	0.330		
K1	1.02	_	0.040	_		
Z1	2°	10°	2°	10°		



- NOTES:

 1. DUE TO SPACE LIMITATION, CASE
 776-02 SHALL BE REPRESENTED BY A
 GENERAL (SMALLER) CASE OUTLINE
 DRAWING RATHER THAN SHOWING
- ALL 28 LEADS.

 2. DATUMS -L., -M., -N., AND -P. DETERMINED WHERE TOP OF LEAD SHOULDER EXIT PLASTIC BODY AT MOLD PARTING LINE.

 3. DIM 01, TRUE POSITION TO BE MEASURED AT
- JOHN OT, THOS POSITION TO BE MERASURED AT DATUM -T., SEATING PLANE.
 DIM R AND U DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 (0.01) PER SIGE.
 DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982.

 6. CONTROLLING DIMENSION: INCH.

	MILLIM	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
A	12.32	12.57	0.485	0.495	
В	12.32	12.57	0.485	0.495	
С	4.20	4.57	0.165	0.180	
E	2.29	2.79	0.090	0.110	
F	0.33	0.48	0.013	0.019	
G	1.27	BSC	0.050	BSC	
н	0.66	0.81	0.026	0.032	
J	0.51 — 0.020		0.020	_	
K	0.64	_	0.025	-	
R	11.43	11.58	0.450	0.456	
U	11.43	11.58	0.450	0.456	
٧	1.07	1.21	0.042	0.048	
W	1.07	1.21	0.042	0.048	
X	1.07	1.42	0.042	0.056	
Y	_	0.50	_	0.020	
Z	2°	10°	2°	10°	
G1	10.42	10.92	0.410	0.430	
K1	1.02	_	0.040	_	
Z1	2° 10°		2°	10°	

CASE 775-02

MECL Logic Surface Mount

WHY SURFACE MOUNT?

Surface Mount Technology is now being utilized to offer answers to many problems that have been created in the use of insertion technology.

Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the Stateof-the-Art designs that cannot be accomplished with Insertion Technology.

Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced.

The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards.

Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices.

Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate

Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour.

Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and offer increased functions with the same size

MECL AVAILABILITY IN SURFACE MOUNT

Motorola is now offering MECL 10K and MECL 10KH in the PLCC (Plastic Leaded Chip Carrier) packages.

MECL in PLCC may be ordered in conventional plastic rails or on Tape and Reel, Refer to the Tape and Reel section for ordering details.

TAPE AND REEL


Motorola has now added the convenience of Tape and Reel packaging for our growing family of standard Integrated Circuit products. The packaging fully conforms to the latest EIA RS-481A specification. The antistatic embossed tape provides a secure cavity sealed with a peel-back cover tape.

GENERAL INFORMATION

 Reel Size 13 inch (330 mm) Suffix: R2

Tape Width 16 mm Units/Reel 1000

MECHANICAL POLARIZATION



ORDERING INFORMATION

- Minimum Lot Size/Device Type = 3000 Pieces.
- No Partial Reel Counts Available.
- To order devices which are to be delivered in Tape and Reel, add the appropriate suffix to the device number being ordered.

EXAMPLE:

ORDERING CODE	SHIPMENT METHOD
MC10100FN	Magazines (Rails)
MC10100FNR2	13 inch Tape and Reel
MC10H100FN	Magazines (Rails)
MC10H100FNR2	13 inch Tape and Reel
MC12015D	Magazines (Rails)
MC12015DR2	13 inch Tape and Reel

DUAL-IN-LINE PACKAGE TO PLCC PIN CONVERSION DATA

The following tables give the equivalent I/O pinouts of Dual-In-Line (DIL) packages and Plastic Leaded Chip Carrier (PLCC) packages.

Conversion Tables

16 PIN DIL 20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16								
20 PIN PLCC	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20								
	١.	١.	l _ l	١	l _ l	١.	١_		١ ـ	١	١	l	١	1	l	1	ı	١	١					
20 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20				
20 PIN DIL 20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20				
24 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
24 PIN DIL 28 PIN PLCC	2	3	4	5	6	7	9	10	11	12	13	14	16	17	18	19	20	21	23	24	25	26	27	28

SUPPLEMENTARY LITERATURE

HB205 — "MECL System Design Handbook," by Bill Blood, Motorola Inc.

APPLICATION NOTES

Copies of these Application Notes and Engineering Bulletins can be obtained from your Motorola representative or authorized distributor, or from Technical Information Center, Motorola Semiconductor Products Inc., P.O. Box 20912, Phoenix, Arizona 85036.

AN270 AN535 AN556	Nanosecond Pulse Handling Techniques Phase-Locked Loop Design Fundamentals Interconnection Techniques for Motorola's	AN726 AN730A	Bussing with MECL 10K Integrated Circuits A High-Speed FIFO Memory Using the MECL MCM10143 Register File
	MECL 10K Series Emitter Coupled Logic	AN827	Technique of Direct Programming Using Two-
AN567	MECL Positive and Negative Logic		Modulus Prescaler
AN701	Understanding MECL 10K DC and AC Data	EB48	A Time Base and Control Logic Subsystem for
	Sheet Specifications		High Frequency, High Resolution Counters
AN720	Interfacing with MECL 10K Integrated Circuits		99



MECL 10KH

Selector Guide

Data Sheets

MECL 10KH INTEGRATED CIRCUITS

MC10H100 Series 0 to 75°C

Function	Selection	(0	to	+75°C)
----------	-----------	----	----	-------	---


Function	Device	Case		
NOR Gate				
Quad 2-Input with Strobe	MC10H100	620, 648, 775		
Quad 2-Input	MC10H102	620, 648, 775		
Triple 4-3-3 Input	MC10H106	620, 648, 775		
Dual 3-Input 3-Output	MC10H211	620, 648, 775		
OR Gate				
Quad 2-Input	MC10H103	620, 648, 775		
Dual 3-Input 3-Output	MC10H210	620, 648, 775		
AND Gates	·			
Quad AND	MC10H104	620, 648, 775		
Complex Gates		·		
Quad OR/NOR	MC10H101	620, 648, 775		
Triple 2-3-2 Input OR/NOR	MC10H105	620, 648, 775		
Triple Exclusive OR/NOR	MC10H107	620, 648, 775		
Dual 4-5 Input OR/NOR	MC10H109	620, 648, 775		
Quad Exclusive OR	MC10H113	620, 648, 775		
Dual 2 Wide OR-AND/OR-AND INVERT	MC10H117	620, 648, 775		
Dual 2 Wide 3-Input OR/AND	MC10H118	620, 648, 775		
4-Wide 4-3-3-3 Input OR-AND	MC10H119	620, 648, 775		
4-Wide OR-AND/OR-AND INVERT	MC10H121	620, 648, 775		
Hex Buffer w/Enable	MC10H188	620, 648, 775		
Hex Inverter w/Enable	MC10H189	620, 648, 775		
Translators				
Quad TTL to MECL	MC10H124	620, 648, 775		
Quad MECL to TTL Quad MECL-to-TTL Translator, Single	MC10H125	620, 648, 775		
Power Supply (-5.2 V or +5.0 V)	MC10H350	620, 648, 775		
Quad TTL/NMOS to MECL Translator	MC10H351	620, 648, 775		
Quad CMOS to MECL Translator	MC10H352	620, 648, 775		
Quad TTL to MECL, ECL Strobe	MC10H424	620, 648, 775		
Receivers				
Quad Line Receiver	MC10H115	620, 648, 775		
Triple Line Receiver	MC10H116	620, 648, 775		
Flip-Flop Latches		T		
Dual D Master Slave Flip-Flop	MC10H131	620, 648, 775		
Dual J-K Master Slave Flip-Flop	MC10H135	620, 648, 775		
Hex D Flip-Flop	MC10H176	620, 648, 775		
Dual D Latch	MC10H130	620, 648, 775		
Quint Latch	MC10H175	620, 648, 775		
Hex D Flip-Flop w/Common Reset	MC10H186	620, 648, 775		
Parity Checker				
12-Bit Parity Generator/Checker	MC10H160	620, 648, 775		
Encoders Decoders	·			
Binary to 1-8 (Low)	MC10H161	620, 648, 775		
Binary to 1-8 (High)	MC10H162	620, 648, 775		
Dual Binary to 1-4 (Low)	MC10H171	620, 648, 775		
Dual billary to 1-4 (LOW)				
Dual Binary to 1-4 (Low)	MC10H172	620, 648, 775		

Function	Device	Case
Data Selector Multiplexer		
Quad Bus Driver/Receiver with 2-to-1		
Output Multiplexers	MC10H330	758, 724, 776
Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers	MC10H332	732, 738, 775
Quad 2-Input Multiplexers	1010101332	732, 730, 775
(Noninverting)	MC10H158	620, 648, 775
Quad 2-Input Multiplexers (Inverting)	MC10H159	620, 648, 775
8-Line Multiplexer	MC10H164	620, 648, 775
Quad 2-Input Multiplexer Latch Dual 4-1 Multiplexer	MC10H173 MC10H174	620, 648, 775 620, 648, 775
Counters	10.0.0	020, 010, 770
	******	200 040 775
Universal Hexadecimal Binary Counter	MC10H136 MC10H016	620, 648, 775 620, 648, 775
	WICTOROTO	020, 040, 775
Arithmetic Functions		г
Look Ahead Carry Block	MC10H179	620, 648, 775
Dual High Speed Adder/Subtractor 4-Bit ALU	MC10H180 MC10H181	620, 648, 775 623, 649
4-Bit ALO	WICTORIST	724, 758, 776
Special Function		
4-Bit Universal Shift Register	MC10H141	620, 648, 775
16 x 4 Bit Register File	MC10H145	620, 648, 775
5-Bit Magnitude Comparator	MC10H166	620, 648, 775
Quad Bus Driver/Receiver with		
Transmit and Receiver Latches	MC10H334	732, 738, 775
Memories		
16 x 4 Bit Register File	MC10H145	620, 648, 775
8 x 2 Bit Content Addressable Memory	MC10H155	707, 726
Bus Driver (25 ohm outputs)		
Triple 4-3-3 Input Bus Driver (25 Ohms)	MC10H123	620, 648, 775
Quad Bus Driver/Receiver with 2-to-1		
Output Multiplexers Dual Bus Driver/Receiver with 4-to-1	MC10H330	724, 758, 776
Output Multiplexers	MC10H332	732, 738, 775
Quad Bus Driver/Receiver with		
Transmit and Receiver Latches	MC10H334	732, 738, 775
Triple 3-Input Bus Driver with Enable	MC10H423	620 640 775
(25 Ohm)	WIC 10H423	620, 648, 775
OR/NOR Gate		т
Dual 4-5 Input OR/NOR Gate	MC10H209	620, 648, 775
EXCLUSIVE OR GATES		·
Dual 4-Bit Parity Checker plus		
2-Bit Exclusive OR Gate	MC10H301	620, 648, 775
Dual 6-4 Input Parity Checker Dual 5-Bit Parity Checker	MC10H302 MC10H303	620, 648, 775 620, 648, 775
8-Bit/Dual 4-Bit Parity Checker	MC10H303	620, 648, 775
	1	1 , 0 .0, 770

MECL 10KH INTRODUCTION

Motorola's new MECL 10KH family features 100% improvement in propagation delay and clock speeds while maintaining power supply current equal to MECL 10K. This new MECL family is voltage compensated which allows guaranteed dc and switching parameters over a ±5% power supply range. Noise margins of MECL 10KH are 75% better than the MECL 10K series over the ±5% power supply range. MECL 10KH is compatible with MECL 10K and MECL III, a key element in allowing users to enhance existing systems by increasing the speed in critical timing areas. Also, many MECL 10KH devices are pinout/functional duplications of the MECL 10K series devices.

FIGURE 1 — MECL 10K versus MECL 10KH GATE DESIGN



The schematics in Figure 1 compare the basic gate structure of the MECL 10KH to that of MECL 10K devices. The gate switch current is established with a current source in the MECL 10K. The bias generator in the MECL 10K device has been replaced with a voltage regulator in the MECL 10KH series. The advantages of these design changes are: current-sources permit-matched collector resistors that yield correspondingly better matched delays, less variation in the output-voltage level with power supply changes, and matched output-tracking rates with temperature. These circuit changes increase complexity at the gate level; however, the added performance more than compensates.

The MECL 10KH family is being fabricated using Motorola's MOSAIC I (Motorola Oxide Self Aligned Implanted Circuits). The switching transistor's geometries obtained in the MOSAIC I process show a two-fold improvement in fr, a reduction of more than 50% in parasitic capacitance and a decrease in device area of almost 76%.

FIGURE 2 — MOSAIC versus MECL 10K SWITCHING TRANSISTOR GEOMETRY

With improved geometry, the MECL 10KH switching transistors (left) are one-seventh the size of the older MECL 10K transistors (right). Along with the smaller area comes an improved f_T and reduced parasitic capacitances.




Figure 2 illustrates the relative size difference between the junction isolated transistor of MECL 10K and the MOSAIC I transistor of MECL 10KH. This suggests that performance could be improved twofold at lower power levels. However, at the gate level, the power of the output transistor cannot be reduced without sacrificing output characteristics because of the 50 ohm drive requirements of MECL. In more complex functions, where part of the delay is associated with internal gates, MECL 10KH devices use less power than the equivalent MECL 10K devices and provide an even more significant improvement in ac performance.

Table 1. — TYPICAL FAMILY CHARACTERISTICS FOR 10K
AND 10KH CIRCUITS

	10K	10KH
Propagation delay (ns)	2.0	1.0
Power (mW)	25	25
Power-speed product (pJ)	50	25
Rise/fall times (ns) (20-80%)	2.0	1.0
Temperature range (°C)	-30 to +85	0 to +75
Voltage regulated	No	Yes
Technology	Junction isolated	Oxide isolated
$V_{EE} = -5.2 V$		

Supply & Temperature Variation

MECL 10KH temperature and voltage compensation is designed to guarantee compatibility with MECL 10K, MECL III, MECL Memories and the MC10900 and Macrocell Array products. Table 1 summarizes some performance characteristics of the MECL 10K and 10KH logic families in a 16-pin DIP. The MECL 10KH devices offer typical propagation delays of 1.0 ns at 25 mW per gate when operated from a VEE of -5.2 V. The resulting speed-power product of 25 picojoules is the best of any ECL logic family available today.

The operating temperature range is changed from -30°C to $+85^{\circ}\text{C}$ of the MECL 10K family to the narrower range of 0°C to 75°C for MECL 10KH. This change matches the constraints established by the memory and array products. Operation at -30°C would require compromises in performance and power. With few exceptions, commercial applications are satisfied by 0°C min.

Table 2. — MECL 10KH AC SPECIFICATIONS AND TRACKING

	0°C				25°C			75°C		
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
t _{PD}	0.4	1.0	1.5	0.4	1.0	1.6	0.4	1.0	1.7	ns
	Mir	1 r	Vlax	Mir	n M	Лах	Mir	1 1	Лах	
t _R (20-80%)	0.5		1.5	0.5	5	1.6	0.5	,	1.7	ns
t _F (20-80%)	0.5		1.5	0.5	5	1.6	0.5		1.7	ns
V _{EE} = 5.2 V ±5%										

Para	meter		Propagation Delay varia delay (ns)* vs temp (ps				
		Тур	Max	Тур	Max	Тур	Max
tPD	10K	2.0	2.9	2.0	7.0	80	
	10KH	1.0	1.5	0.5	4.0	0	0

 $*V_{EE} = -5.2 \text{ V, Temp} = 25^{\circ}\text{C}$

AC specifications of MECL 10KH products appear in Table 2. In the MECL 10KH family, all ac specifications have guaranteed minimums and maximums for extremes of both temperature and supply — a first in ECL logic. In addition, flip flops, latches and counters will have guaranteed limits for setup time, hold time, and clock pulse width. The limits in Table 2 are guaranteed for a power supply variation of $\pm 5\%$. MECL 10K typically has a propagation delay (tpp) variation of 80 ps/V with no guaranteed maximum. The typical variation in tpp for MECL 10KH circuits is only 38 ps typically over the entire specified temperature range and power-supply tolerance, and is guaranteed not to exceed 300 ps.

The improved performance in temperature over MECL 10K are a result of the internal voltage regulator. The primary difference being the flatter tracking rate of the output "0" level voltage (Vol.). This difference does not affect the compatibility with existing MECL families.

Changes in output "1" level voltages (V_{OH}) with supply variations are 10 mV/V less for the MECL 10KH family. V_{OH} varies with the supply, primarily because of changes in chip temperature caused by the changes in power dissipation. However, the current in the MECL 10KH circuits remains almost constant with supply changes, since the circuits are voltage compensated and use current sources for all internal emitter followers. Threshold voltage (V_{BR})

Table 3. — LOGIC LEVEL DC TRACKING RATE FOR 10K AND 10KH CIRCUITS

		Min	Тур	Max
ΔV _{OH} /ΔΤ	10KH	1.2	1.3	1.5
(mV/°C)	10K	1.2	1.3	1.5
ΔV _{BB} /ΔΤ	10KH	0.8	1.0	1.2
(mV/°C)	10K	0.8	1.0	1.2
ΔV _{OL} /ΔΤ	10KH	0	0.4	0.6
(mV/°C)	10K	0.35	0.5	0.75
S		0.75	1.0	1.55
ΔVOH/ΔVEE	10KH	-20		0
(mV/V)	10K	-30		0
ΔV _{BB} /ΔV _{EE}	10KH	0	10	25
(mV/V)	10K	110	150	190
ΔV _{OL} /ΔV _{EE}	10KH	0	20	50
(mV/V)	10K	200	250	320

and output "0" level voltage (V_{OL}) variations are shown with respect to MECL 10K in Table 3. In both cases voltage compensation has reduced the variations significantly.

Noise Margin Considerations

Specification of input voltage levels (V_{IHA} , V_{ILA}) are changed from those of MECL 10K resulting in improved noise margins for MECL 10KH.

The MECL 10K circuits have two sets of output voltage specifications (VOH, VOHA and VOL, VOLA). The first output voltage specification in each set (VOH and VOL) are guaranteed maximum and minimum output levels for typical input levels. The second specification in each set (VOHA and VOLA) is the guaranteed worst-case output level for input threshold voltages. System analysis for worst-case noise margin considers VOHA and VOLA only. The MECL 10KH family has only one set of output voltages (VOH and VOL) with minimum and maximum values specified. The minimum value of VOH and the maximum value for VOL of the MECL 10KH family is synonomous with the VOHA and VOLA specifications of MECL 10K family.

The V_{OH} values for the MECL 10KH circuits are equal to or better than the MECL 10K levels at all temperatures. Input threshold voltages (V_{IHA} and V_{ILA}, which are synonymous with V_{IH min} and V_{IL max} for 10KH) are also improved and guaranteed V_{IHA} has been decreased by 25 mV over the entire operating temperature range, resulting in a "1" level noise margin of 150 mV (compared to

Table 4. — NOISE MARGIN versus POWER-SUPPLY CONDITIONS

			EE 10%	V _{EE} -5%		VEE		VEE +5%	
Paramete	er	Тур	Min	Тур	Min	Тур	Min	Тур	Min
Noise Margin High	10KH	224	150	227	150	230	150	233	150
V _{NH} (mV)	10K	127	47	166	86	205	125	241	164
Noise Margin Low	10KH	264	150	267	150	270	150	273	150
V _{NL} (mV)	10K	223	103	249	129	275	155	301	181

*Temp = 0 to 75°C

125 mV for the MECL 10K circuits). V_{ILA} has been decreased by 5.0 mV, providing a "0" level noise margin equal to the "1" level noise margin. The V_{OL} minimum of the MECL 10KH is more negative than for MECL 10K (-1950 mV instead of -1850 mV). The V_{OL} level for the MECL 10K family was selected to ensure that the gate would not saturate at high temperatures and high supply voltages. The reduction in operating temperature range for the MECL 10KH family and the improvement in tracking rate allow the lower V_{OL} level. The change in this level does not affect system noise margins. Although some of the interface levels change with temperature, the changes in voltage levels are well within the tolerance ranges that would keep the families compatible. Table 4 lists some noise margins for V_{EF} supply variations.

The compatibility of MECL 10KH with MECL 10K may be demonstrated by applying the tracking rates in Table 3 to the dc specifications. The method for determining compatibility is to show acceptable noise margins for MECL 10KH, MECL 10K and mixed MECL 10K/MECL 10KH systems. The asssumption is that the families are compatible if the noise margin for a mixed system is equal to or better than the same system using only the MECL 10K series.

Case 1

Using an all MECL 10K system as a reference, three possible logic mixes must be considered: MECL 10K driving MECL 10KH; MECL 10KH driving MECL 10KH; and MECL 10KH driving MECL 10KH. The system noise margin for the three configurations can now be calculated for the following cases (See Figure 3):

In Case 1, the system uses multiple power supplies, each independently voltage regulated to some percentage tolerance. Worst-case is where one device is at the plus extreme and the other device is at the minus extreme of the supply tolerance.

In Case 2, a system operates on a single supply or several supplies slaved to a master supply. The entire system can drift, but all devices are at the same supply voltage.


In Case 3, a system has excessive supply drops throughout. Supply gradients are due to resistive drops in $V_{\mbox{\scriptsize FE}}$ bus.

The analysis indicates that the noise margins for a MECL 10K/10KH system equal or exceed the margins for an all 10K system for supply tolerance up to \pm 5%. The results of the analysis are shown in Figure 3.

FIGURE 3 — NOISE MARGIN versus POWER-SUPPLY VARIATION

Case 2

130 130 WORST CASE VNH OR VNL -- MV 110 110 WORST CASE WORST CASE - JN 90 90 70 70 OR) 50 Ĭ 30 10 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 VEE REGULATION RELATIVE TO -5.2 V ABSOLUTE VALUE OF VEE GRADIENT --- V



Case 3

A. MECL 10K DRIVING MECL 10K B. MECL 10K DRIVING MECL 10KH C. MECL 10KH DRIVING MECL



4-BIT BINARY COUNTER

The MC10H016 is a high-speed synchronous, presettable, cascadable 4-bit binary counter. It is useful for a large number of conversion, counting and digital integration applications.

- Counting Frequency, 200 MHz Minimum
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible
- Positive Edge Triggered

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0 to +75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C	

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

		. 0°		25°		75°		-
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		126	_	115	<u> </u>	126	mA
Input Current High All Except MR Pin 12 MR	linH	=	450 1190	_	265 700	_	265 700	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	Vон	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	-1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay Clock to Q Clock to TC MR to Q	^t pd	1.0 0.7 0.7	2.4 2.4 2.4	1.0 0.7 0.7	2.5 2.5 2.5	1.0 0.7 0.7	2.7 2.6 2.6	ns
Set-up Time Pn to Clock CE or PE to Clock	t _{set}	2.0 2.5	=	2.0 2.5	_	2.0 2.5	_	ns
Hold Time Clock to Pn Clock to CE or PE	thold	1.0 0.5	_	1.0 0.5	_	1.0 0.5	=	ns
Counting Frequency	fcount	200	_	200	_	200	_	MHz
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	tf	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.


P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775



TRUTH TABLE										
CE	PE	PE MR CP Function								
L	L	L	Z	Load Parallel (Pn to Qn)						
н	L	L	Z	Load Parallel (Pn to Qn)						
L.	Н	L	Z	Count						
н	н	L	Z	Hold						
×	×	L	ZZ	Masters Respond; Slaves Hold						
х	х	н	X	Reset (Q _n = LOW, T _C = HIGH)						

Z = Clock Pulse (Low to High); ZZ = Clock Pulse (High to Low)

Features include assertion inputs and outputs on each of the four master/slave counting flip-flops. Terminal count is generated internally in a manner that allows synchronous loading at nearly the speed of the basic counter.





QUAD 2-INPUT NOR GATE WITH STROBE

The MC10H100 is a quad NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates.

- Propagation Delay, 1.0 ns Typical
- 25 mW Typ/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	V _I	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29	_	26	_	29	mA
Input Current High Pin 9 All Other Inputs	linH	_	900 500	_	560 310	_	560 310	μΑ
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	۷он	- 1.02	-0.84	-0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	-1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay Pin 9 Only Exclude Pin 9	^t pd	0.65 0.4	1.6 1.3	0.7 0.45	1.7 1.35	0.7 0.5	1.8 1.5	ns
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	tf	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE:









QUAD OR/NOR GATE

The MC10H101 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29	_	26	_	29	mA
Input Current High (Pin 12 only)	linH	_	425 850	_	265 535	_	265 535	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay Pin 12 Only Exclude Pin 12	^t pd	0.5 0.5	1.6 1.45	0.5 0.5	1.6 1.5	0.5 0.5	1.7 1.6	ns
Rise Time	t _r	0.5	2.1	0.5	2.2	0.5	2.3	ns
Fall Time	tf	0.5	2.1	0.5	2.2	0.5	2.3	ns

NOTE:









QUAD 2-INPUT NOR GATE

The MC10H102 is a quad 2-input NOR gate. The MC10H102 provides one gate with OR/NOR outputs. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	l _{out}	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C	


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		29	_	26	_	29	mA
Input Current High	l _{inH}	_	425	_	265		265	μΑ
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	٧ _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.4	1.25	0.4	1.25	0.4	1.4	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.55	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.55	1.7	ns

NOTE:









QUAD 2-INPUT OR GATE

The MC10H103 is a quad 2-input OR gate. The MC10H103 provides one gate with OR/NOR outputs. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		29	-	26		29	mA
Input Current High	linH	_	425	_	265		265	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VoH	- 1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns

NOTE:









QUAD 2-INPUT AND GATE

The MC10H104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{\mbox{\footnotesize{EE}}} = -5.2 \mbox{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	39	_	35	-	39	mΑ
Input Current High	linH	_	425		265	_	265	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	V _{IH}	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	٧ _{IL}	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	-1.45	Vdc


AC PARAMETERS

Propagation Delay	t _{pd}	0.4	1.6	0.45	1.75	0.45	1.9	ns
Rise Time	t _r	0.5	1.6	0.5	1.7	0.5	1.8	ns
Fall Time	t _f	0.5	1.6	0.5	1.7	0.5	1.8	ns

NOTE:









TRIPLE 2-3-2-INPUT OR/NOR GATE

The MC10H105 is a triple 2-3-2-input OR/NOR gate. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C	


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	23	_	21		23	mA
Input Current High	linH		425		265	_	265	μΑ
Input Current Low	finL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	Voн	1.02	-0.84	- 0.98	~ 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.4	1.2	0.4	1.2	0.4	1.3	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:









TRIPLE 4-3-3 INPUT NOR GATE

The MC10H106 is a triple 4-3-3 input NOR gate. This 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	. Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 - +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to + 150 - 55 to + 165	°C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C	10	2	5°.	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		23	_	21	_	23	mA
Input Current High	linH	_	500		310		310	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	Voн	- 1.02	- 0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.5	1.3	0.5	1.5	0.55	1.55	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.55	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.55	1.9	ns

NOTE









TRIPLE 2-INPUT EXCLUSIVE "OR"/EXCLUSIVE "NOR"

The MC10H107 is a triple 2-input exclusive OR/NOR gate. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Wirodinioni Hotilitao			
Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		31		28		31	mA
Input Current High	linH	_	425	_	265		265	μΑ
Input Current Low	linL	0.5	_	0.5		0.3		μΑ
High Output Voltage	Vон	- 1.02	- 0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								
Propagation Delay	tpd	0.4	1.5	0.4	1.6	0.4	1.7	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:









DUAL 4-5-INPUT "OR/NOR" GATE

The MC10H109 is a dual 4-5-input OR/NOR gate. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit							
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc							
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc							
Output Current — Continuous — Surge	lout	50 100	mA							
Operating Temperature Range	TA	0-75	°C							
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C ℃							


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	1E	_	15	_	14	_	15	mA
Input Current High	linH	_	425	_	265	_	265	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	tf	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE:









QUAD EXCLUSIVE OR GATE

The MC10H113 is a Quad Exclusive OR Gate with an enable common to all four gates. The outputs may be wire-ORed together to perform a 4-bit comparison function (A = B). The enable is active LOW.

- Propagation Delay, 1.3 ns Typical
- Power Dissipation 175 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	46	_	42	_	46	mΑ
Input Current High Pins 5, 7, 11, 13	linH		430		270		270	μΑ
Pins 4, 6, 10, 12		_	510	_	320	_	320	
Pin 9			1100		740	_	740	
Input Current Low	linL	0.5		0.5		0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	1.95	- 1.63	- 1.95	1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd							ns
Data		0.4	1.7	0.4	1.8	0.5	1.9	
Enable		0.5	2.3	0.5	2.4	0.6	2.5	
Rise Time	t _r	0.5	1.8	0.6	1.9	0.6	2.0	ns
Fall Time	t _f	0.5	1.8	0.6	1.9	0.6	2.0	ns

NOTE:









QUAD LINE RECEIVER

The MC10H115 is a quad differential amplifier designed for use in sensing differential signals over long lines. This 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power-supply current.

The base bias supply (VBB) is made available at Pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary. Active current sources provide the MC10H115 with excellent common mode rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (Pin 9) to prevent upsetting the current source bias network.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 110 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


The state of the s								
		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	- IE	_	29	-	26	_	29	mΑ
Input Current	linH	_	150	_	95		95	μΑ
	Ісво	_	1.5	_	1.0	_	1.0	μΑ
High Output Voltage	Vон	- 1.02	- 0.84	-0.98	-0.81	- 0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	- 0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc
Reference Voltage	V _{BB}	- 1.38	- 1.27	- 1.35	- 1.25	- 1.31	- 1.19	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	1.4	0.5	1.5	0.5	1.6	ns
Fall Time	tf	0.5	1.4	0.5	1.5	0.5	1.6	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to –2.0 volts.






When input pin with bubble goes positive, the output goes negative.

*VBB to be used to supply bias to the MC10H115 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor.

 $\begin{array}{l} V_{CC1} = Pin~1 \\ V_{CC2} = Pin~16 \\ V_{EE} = Pin~8 \end{array}$





TRIPLE LINE RECEIVER

The MC10H116 is a functional/pinout duplication of the MC10116, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 85 mW Tvp/Pkg (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply ($V_{CC} = 0$)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = 5.2 \text{ V } \pm 5\%$) (2)


		C	lo.	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	23		21	_	23	mA
Input Current High	linH	_	150	_	95	_	95	μΑ
Input Leakage Current	Ісво	_	1.5	_	1.0	_	1.0	μΑ
Reference Voltage	V _{BB}	- 1.38	- 1.27	- 1.35	- 1.25	- 1.31	- 1.19	Vdc
High Output Voltage	Vон	- 1.02	- 0.84	- 0.98	0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage (1)	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage (1)	VIL	1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc
Common Mode Range (3)	VCMR	_	_	-2.85	to -0.8	_		Vdc
Input Sensitivity (4)	V _{PP}		_	150	typ	_		mVpp

AC PARAMETERS


Propagation Delay	t _{pd}	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

- 1. When V_{BB} is used as the reference voltage
 2. Each MECL 10KH series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts
- Differential input not to exceed 1.0 Vdc
- 4. Differential input required to obtain full logic swing on output.

MC10H116







*VBB to be used to supply bias to the MC10H116 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor.


The MC10H116 is designed to be used in sensing differential signals over long lines. The bias supply (VBB) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary

Active current sources provide these receivers with excellent common-mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB to prevent unbalancing the current-source bias network.

The MC10H116 does not have internal-input pull-down resistors. This provides high impedance to the amplifier input and facilitates differential connections.

Applications

- Low Level Receiver Voltage Level
- Interface Schmitt Trigger



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.



DUAL 2-WIDE 2-3-INPUT "OR-AND/OR-AND-INVERT" GATE

The MC10H117 is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = 5.2 \text{ V } \pm 5\%$) (See Note)

		0	10	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29	_	26	_	29	mA
Input Current High Pins 4, 5, 12, 13 Pins 6, 7, 10, 11 Pin 9	linH		465 545 710	_	275 320 415		275 320 415	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	- 0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc
AC PARAMETERS								


AC PARAMETERS


Propagation Delay	t _{pd}	0.45	1.35	0.45	1.35	0.5	1.5	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns


NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H117









DUAL 2-WIDE 3-INPUT "OR-AND" GATE

The MC10H118 is a basic logic building block providing the OR/ AND function, useful in data control and digital multiplexing applications. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C °C


ELECTRICAL CHARACTERISTICS (V_{EE} = 5.2 V ±5%) (See Note)


		C	lo.	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ŀΕ		29	_	26	_	29	mΑ
Input Current High Pins 3.4.5.12.13.14	linH		465		275		275	μΑ
Pins 6,7,10,11		_	545	_	320	_	320	
Pin 9			710	_	415	-	415	
Input Current Low	linL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage (1)	VIH	- 1.17	-0.84	- 1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage (1)	۷ _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.5	1.6	0.5	1.7	0.55	1.85	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	t _f	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOT









4-WIDE 4-3-3-3-INPUT "OR-AND" GATE

The MC10H119 is a 4-wide 4-3-3-3-input OR/AND gate with one input from two gates common to pin 10. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

W Calling the trace									
Characteristic	Symbol	Rating	Unit						
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc						
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc						
Output Current — Continuous — Surge	lout	50 100	mA						
Operating Temperature Range	TA	0-75	°C						
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C						

ELECTRICAL CHARACTERISTICS (V_{EE} = 5.2 V ±5%) (See Note)

)°	2	5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29		26	_	29	mA
Input Current High Pins 3, 4, 5, 6, 7, 9	linH							μΑ
11, 12, 13, 14, 15			500	_	295	_	295	
Pin 10		_	610	_	360	_	360	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	-1.02	- 0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	V _{IH} .	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc
AC PARAMETERS								
Propagation Delay Pin 10 Only	^t pd	0.75	2.2	0.75	2.25	0.8	2.35	ns

2.0

1.9

0.75

8.0

8.0

2.0

2.0

2.0

Exclude Pin 10 Rise Time Fall Time

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


0.75


0.8


8.0

 t_r

tf







2.15

2.1

ns

ns

8.0

0.8



4-WIDE "OR-AND/OR-AND-INVERT" GATE

The MC10H121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-INVERT function, useful in data control and digital multiplexing applications. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = 5.2 \text{ V } \pm 5\%$) (See Note)

		()°	2	5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙĘ	_	29	_	26		29	mA
Input Current High Pins 3, 4, 5, 6, 7, 9	linH							μΑ
11, 12, 13, 14, 15		_	500	_	295		295	
Pin 10			610	_	360	_	360	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	-1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	٧ _{IL}	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pin 10 Only Exclude Pin 10	^t pd	0.45 0.55	1.8 1.95	0.45 0.6	1.8 2.0	0.55 0.7	2.2 2.4	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns


NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H121









TRIPLE 4-3-3 INPUT BUS DRIVER

The MC10H123 is a triple 4-3-3 Input Bus Driver.

The MC10H123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL} = -2.1$ Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter-followers of the MC10H123 are "turned-off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25-ohm load terminated to -2.0 Vdc, the equivalent of a 50-ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10H123, higher impedance values may be used with this part. A typical 50-ohm bus is shown in Figure 1.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply ($V_{CC} = 0$)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C ℃


ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note)


		0	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	60	_	56	_	60	mA
Input Current High	linH	_	495	_	310	_	310	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	- 1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	-2.1	-2.03	- 2.1	-2.03	- 2.1	- 2.03	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.7	1.5	0.7	1.6	0.7	1.7	ns
Rise Time	t _r	0.7	1.6	0.7	1.7	0.7	1.8	ns
Fall Time	tf	0.7	1.6	0.7	1.7	0.7	1.8	ns

NOTE:











QUAD TTL-TO-MECL TRANSLATOR

The MC10H124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 5.0 V)	VEE	-8.0 to 0	Vdc
Power Supply ($V_{EE} = -5.2 \text{ V}$)	Vcc	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V) TTL	· V _I	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$, $V_{CC} = 5.0 \text{ V } \pm 5.0\%$)

		0)°	2	5°	7!	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Negative Power Supply Drain Current	ΙE	ı	72		66	-	72	mA
Positive Power Supply	Іссн		16	_	16	_	18	mA
Drain Current	ICCL	_	25	_	25	_	25	mΑ
Reverse Current Pin 6 Pin 7	IR	_	200 50	_ _	200 50	_	200 50	μΑ
Forward Current Pin 6 Pin 7	ļĖ	_	- 12.8 - 3.2	_	-12.8 -3.2	_	- 12.8 - 3.2	mA
Input Breakdown Voltage	V _{(BR)in}	5.5	-	5.5	_	5.5	_	Vdc
Input Clamp Voltage	VI	_	- 1.5	_	- 1.5	_	- 1.5	Vdc
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	2.0	_	2.0	_	2.0	_	Vdc
Low Input Voltage	VIL		0.8		0.8		0.8	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.55	2.25	0.55	2.4	0.85	2.95	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775





APPLICATIONS INFORMATION

The MC10H124 has TTL-compatible inputs and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low-logic level, it forces all true outputs to a MECL low-logic state and all inverting outputs to a MECL high-logic state.

An advantage of this device is that TTL-level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers. The power supply requirements are ground, +5.0 volts, and -5.2 volts.



OUAD MECL-TO-TTL TRANSLATOR

The MC10H125 is a guad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in powersupply current.

- Propagation Delay, 2.5 ns Typical
- Voltage Compensated
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 5.0 V)	VEE	-8.0 to 0	Vdc
Power Supply ($V_{EE} = -5.2 \text{ V}$)	Vcc	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V)	V _I	0 to VEE	Vdc
Operating Temperature Range	T_A	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C


ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V $\pm 5\%$; V_{CC} = 5.0 V \pm 5.0%) (See Note)


		0	٥	2	5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Negative Power Supply Drain Current	ΙE	_	44	_	40		44	mA
Positive Power Supply	Іссн	_	63	_	63		63	mΑ
Drain Current	ICCL	_	40	_	40		40	mΑ
Input Current	linH		225	_	145	_	145	μΑ
Input Leakage Current	Ісво	_	1.5	_	1.0	_	1.0	μΑ
High Output Voltage I _{OH} = −1.0 mA	Voн	2.5	_	2.5	_	2.5	_	Vdc
Low Output Voltage IOL = +20 mA	VOL	_	0.5	_	0.5	_	0.5	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc
Short Circuit Current	los	60	150	60	150	50	150	mA
Reference Voltage	V _{BB}	- 1.38	-1.27	- 1.35	-1.25	-1.31	- 1.19	Vdc


AC PARAMETERS

Propagation Delay	tpd	0.8	3.3	0.85	3.35	0.9	3.4	ns
Rise Time	t _r	0.3	1.2	0.3	1.2	0.3	1.2	ns
Fall Time	tf	0.3	1.2	0.3	1.2	0.3	1.2	ns

NOTE: Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.







APPLICATION INFORMATION

The MC10H125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The VBB reference voltage is available on Pin 1 for use in single-ended input biasing. The outputs of the MC10H125 go to a low-logic

level whenever the inputs are left floating.

An advantage of this device is that MECL-level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL-logic from the noisy TTL environment. Power supply requirements are ground, +5.0 volts and -5.2 volts.



DUAL LATCH

The MC10H130 is a MECL 10KH part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 155 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	ດໍ ດໍ

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


· LL								
		0	lo .	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	38	_	35	_	38	mΑ
Input Current High Pins 6, 11	linH		468		275	_	275	μΑ
Pins 7, 9, 10 Pins 4, 5, 12, 13		_	545 434	_	320 255	_	320 255	
Input Current Low	linL	0.5	-	0.5	_	0.3		μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd							ns
Data	"	0.4	1.6	0.4	1.7	0.4	1.8	
Set, Reset		0.6	1.7	0.7	1.8	0.8	1.9	
Clock, CE		0.5	1.6	0.5	1.7	0.6	1.8	
Rise Time	t _r	0.5	1.6	0.5	1.7	0.5	1.8	ns
Fall Time	tf	0.5	1.6	0.5	1.7	0.5	1.8	ns
Set-up Time	t _{set}	2.2	_	2.2	_	2.2	_	ns
Hold Time	thold	0.7	_	0.7	_	0.7	_	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







APPLICATION INFORMATION

The MC10H130 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $(\overline{\text{CE}})$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock $(\overline{\text{C}})$.

Any change at the D input will be reflected at the output

while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

The set and reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.



DUAL TYPE D MASTER-SLAVE FLIP-FLOP

The MC10H131 is a MECL 10KH part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 235 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

······································			
Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to V _{EE}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0	0	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	62	_	56	_	62	mΑ
Input Current High Pins 6, 11	linH		530		310		310	μΑ
Pin 9		_	660		390	_	390	
Pins 7, 10 Pins 4, 5, 12, 13		=	485 790	_	285 465	_	285 465	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	- 0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	-1.45	Vdc


AC PARAMETERS


AGIAMETERO								
Propagation Delay Clock, CE Set, Reset	t _{pd}	0.8 0.6	1.6 1.6	0.8 0.7	1.7 1.7	0.8 0.7	1.8 1.8	ns
Rise Time	t _r	0.6	2.0	0.6	2.0	0.6	2.2	ns
Fall Time	· t _f	0.6	2.0	0.6	2.0	0.6	2.2	ns
Set-up Time	t _{set}	0.7		0.7	_	0.7		ns
Hold Time	thold	0.8		0.8	_	0.8	_	ns
Toggle Frequency	ftog	250	_	250	_	250	_	MHz

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







APPLICATION INFORMATION

The MC10H131 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable ($\overline{\text{CE}}$) inputs. Each flip-flop may be clocked separately by holding the common clock in the new low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state

In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.



DUAL J-K MASTER SLAVE FLIP-FLOP

The MC10H135 is a dual J-K master slave flip-flop. The device is provided with an asynchronous set(s) and reset(R). These set and reset inputs overide the clock.

A common clock is provided with separate \overline{J} - \overline{K} inputs. When the clock is static, the JK inputs do not effect the output. The output states of the flip flop change on the positive transition of the clock.

- Power Dissipation, 280 mW Typical/Pkg. (No Load)
- f_{tog} 250 MHz Max
- Propagation Delay, 1.5 ns Typical
 Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
 - Voltage Compensated
 - MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0	lo.	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	75	_	68	_	75	mA
Input Current High Pins 6, 7, 10, 11 Pins 4, 5, 12, 13	linH	_	460 800	_	285 500	_	285 500	μΑ
Pin 9			675	_	420	_	420	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	- 0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	-1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Set, Reset, Clock	t _{pd}	0.7	2.6	0.7	2.6	0.7	2.6	ns
Rise Time	t _r	0.7	2.2	0.7	2.2	0.7	2.2	ns
Fall Time	tf	0.7	2.2	0.7	2.2	0.7	2.2	ns
Set-up Time	t _{set}	1.5	_	1.5	_	1.5	_	ns
Hold Time	thold	1.0		1.0	_	1.0	_	ns
Toggle Frequency	ftog		250	_	250	_	250	MHz

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts









UNIVERSAL HEXADECIMAL COUNTER

The MC10H136 is a high speed synchronous hexadecimal counter. This 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power-supply current.

- Counting Frequency, 250 MHz Minimum Voltage Compensated
- Power Dissipation, 625 mW Typical
- MECL 10K-Compatible
- Improved Noise Margin 150 mV
 - (Over Operating Voltage and Temperature Range)

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 **FN SUFFIX** PLCC CASE 775

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

)° .	. 2	5°	7	5°	1
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	1E		165	_	150	_	165	mA
Input Current High Pins 5, 6, 11, 12, 13	linH		430	_	275	_	275	μΑ
Pin 9		_	670	_	420	_	420	
Pin 7 Pin 10		_	535 380	=	335 240	_	335 240	
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

/ TO I / TILD TIME I EITO								
Propagation Delay Clock to Q Clock to Carry Out Carry in to Carry Out	^t pd	0.7 1.0 0.7	2.3 4.8 2.5	0.7 1.0 0.7	2.4 4.9 2.6	0.7 1.0 0.7	2.5 5.0 2.7	ns
Set-up Time Data (D0 to C) Select (S to C) Carry In (C _{in} to C) (C to C _{in})	t _{set}	2.0 3.5 2.0 0		2.0 3.5 2.0 0		2.0 3.5 2.0 0	=	ns
Hold Time Data (C to D0) Select (C to S) Carry In (C to C _{in}) (C _{in} to C)	^t hold	0 -0.5 0 2.2		0 -0.5 0 2.2	_ _ _	0 -0.5 0 2.2		ns
Counting Frequency	fcount	250	_	250	_	250		MHz
Rise Time	t _r	0.5	2.3	0.5	2.4	0.5	2.5	ns
Fall Time	tf	0.5	2.3	0.5	2.4	0.5	2.5	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been uestigned to meet the de specimeations shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


FUNCTION SELECT TABLE

CĪN	S1	S2	Operating Mode
φ	L	L	Preset (Program)
L	L	Н	Increment (Count Up)
Н	L	Н	Hold Count
L	Н	L	Decrement (Count Down)
Н	Н	L	Hold Count
φ	Н	Н	Hold (Stop Count)


SEQUENTIAL TRUTH TABLE*

	INPUTS						OUTPUTS					
S1	S2	D0	D1	D2	D3	Carry	Clock	00	Q1	Ω2	QЗ	Carry Out
	JIII	1000	1696	I 0 0 0	I 0 0 0	ф L L	IIII	LHLH	JJII	IIII	IIII	ידדי
L H L	LIII	9991	1666	ф ф ф L	9996	1100	L H H H	IIII	IIII	TIIL	III	1111
IIII		0000	0000	9 9 9 9	0000	L L L	1111	LHLH	HLLH	LLH	LLLH	HHH

- ϕ = Don't care * Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
- A clock H is defined as a clock input transition from a low to a high logic level.



LOGIC DIAGRAM



NOTE: FLIP FLOPS WILL TOGGLE WHEN ALL T INPUTS ARE LOW.

APPLICATION INFORMATION

The MC10H136 is a high speed synchronous counter that operates at 250 MHz. Counter operating modes include count up, count down, pre-set and hold count. This device allows the designer to use one basic counter for many applications.

The S1, S2, control lines determine the operating modes of the counter. In the pre-set mode, a clock pulse is necessary to load the counter with the information present on the data inputs (D0, D1, D2, and D3). Carry out goes low on the terminal count or when the counter is being pre-set.



FOUR-BIT UNIVERSAL SHIFT REGISTER

The MC10H141 is a four-bit universal shift register. This device is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and operation frequency and no increase in power supply current.

- Shift frequency, 250 MHz Min
- Power Dissipation, 425 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C	

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%)


		C)°	25°		75°		}
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	112	_	102	_	112	mA
Input Current High Pins 5,6,9,11,12,13 Pins 7,10 Pin 4	linH	_	405 416 510		255 260 320		255 260 320	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AUTAINATIETENO								
Propagation Delay	tpd	1.0	2.0	1.0	2.0	1.1	2.1	ns
Hold Time — Data, Select	thold	1.0	_	1.0	_	1.0	_	ns
Set-up Time Data Select	t _{set}	1.5 3.0	=	1.5 3.0	=	1.5 3.0	=	ns
Rise Time	t _r	0.5	2.4	0.5	2.4	0.5	2.4	ns
Fall Time	tf	0.5	2.4	0.5	2.4	0.5	2.4	ns
Shift Frequency	fshift	250	_	250	_	250		MHz


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




			TRU	TH TAE	BLE					
١	SELECT		OPERATING	OUTPUTS						
	S1	S2	MODE	Q0 _{n+1}	Q1 _{n+1}	Q2 _{n+1}	Q3 _{n+1}			
	L	L	Parallel Entry	D0	D1	D2	D3			
	L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR			
l	Н	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n			
	Н	Н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	Q3 _n			

* Outputs as exist after pulse appears at "C" input with input conditions as shown (Pulse Positive transition of clock input).



LOGIC DIAGRAM



APPLICATION INFORMATION

The MC10H141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of

the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).



Advance Information

16 x 4 BIT REGISTER FILE

The MC10H145 is a 16×4 bit register file. The active-low chip select allows easy expansion.

The operating mode of the register file is controlled by the \overline{WE} input. When \overline{WE} is "low" the device is in the write mode, the outputs are "low" and the data present at D_n input is stored at the selected address, when \overline{WE} is "high," the device is in the read mode — the data state at the selected location is present at the Q_n outputs.

- · Address Access Time, 3.5 ns Typical
- Power Dissipation, 700 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0 to +75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C	


ELECTRICAL CHARACTERISTICS (VEF = -5.2 V ± 5%) (See Note)

Characteristic	C	0°		25°		75°		Unit
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	UIIII
Power Supply Current	ΙE	_	165		150		165	mΑ
Input Current High	linH	_	375	_	220	_	220	μА
Input Current Low	l _{inL}	0.5	_	0.5	-	0.3		μА
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	VIL	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

NOTE.

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 ffpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


This document contains information on a new product. Specifications and information herein are subject to change without notice.



TRUTH TABLE

MODE		INPUT		OUTPUT
	CS	WE	Dn	Qn
Write "0"	L	L	L	L
Write "1"	L	L	Н	L
Read	L	Н	φ	Q
Disabled	Н	φ	φ	L

- φ = Don't Care
- Q-State of Addressed Cell



AC PARAMETERS


		T _A = 0 to			
		V _{EE} = -5.2			
Characteristics	Symbol	Min	Max	Unit	Conditions
Read Mode	-			ns	Measured from 50% of input to 50% of
Chip Select Access Time	tACS	0	4.0		output. See Note 2.
Chip Select Recovery Time	tRCS	0	4.0		•
Address Access Time	t _{AA}	0	6.0		
Write Mode				ns	t _{WSA} = 3.5 ns
Write Pulse Width	tw	6.0	_		Measured at 50% of input to 50% of
Data Setup Time Prior to Write	twsp	0	_		output. tw = 6.0 ns.
Data Hold Time After Write	tWHD	1.5	_		
Address Setup Time Prior to Write	twsa	3.5	_	Ì	
Address Hold Time After Write	tWHA	1.5	-	ì	
Chip Select Setup Time Prior to Write	twscs	0	. —		
Chip Select Hold Time After Write	twhcs	1.5	_		
Write Disable Time	tws	1.0	4.0		
Write Recovery Time	twr	1.0	4.0		
Chip Enable Strobe Mode				ns	Guaranteed but not tested on
Data Setup Prior to Chip Select	tCSD	0	_		standard product. See Figure 1.
Write Enable Setup Prior to Chip Select	tcsw	0		1	
Address Setup Prior to Chip Select	tCSA	0	-		
Data Hold Time After Chip Select	tCHD	1.0	_	1	
Write Enable Hold Time After Chip Select	tCHW	0		ł	
Address Hold Time After Chip Select	tCHA	2.0	_	1	
Chip Select Minimum Pulse Width	tCS	4.0	_		
Rise and Fall Time	t _r , t _f			ns	Measured between 20% and 80%
Address to Output		0.6	2.5		points.
CS to Output		0.6	2.5	1	
Capacitance				pF	Measured with a pulse technique.
Input Capacitance	Cin	_	6.0	'	
Output Capacitance	Cout	_	8.0		


- NOTES: 1. Test circuit characteristics: R_T = 50 Ω, MC10H145. C_L ≤ 5.0 pF (including jig and Stray Capacitance). Delay should be derated 30 ps/pF for capacitive loads up to 50 pF.

 2. The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.

 3. For proper use of MECL in a system environment, consult MECL System Design Handbook.

FIGURE 1 — CHIP ENABLE STROBE MODE







Advance Information

CONTENT ADDRESSABLE MEMORY

The MC10H155 is a 16-bit ECL Content Addressable Memory (CAM). The device is organized as an array of 8 words by 2 bits with each cell of the array containing an exclusive-OR comparator, a D-type latch as well as control logic. The modes of operation possible with the MC10H155 are reading, writing, associate, masked associate and the hybrid mode.

- Associate Time 7.0 ns Max
- Single Bit Masking
- Open Emitter Match Lines for Easy Bit Expansion
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to + 150 - 55 to + 165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{\mbox{EE}} = -5.2 \mbox{ V } \pm 5\%$) (See Note)


		0℃		25℃		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	135	_	125		135	mA
Input Current High Pins 2,3,4,5,7,	linH							μΑ
12,14,15,16,17	}		380	_	240	_	240	
Pins 10,11			435	_	270	-	270	
Pin 8			400	_	250	-	250	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	V _{OH}	- 1.02	- 0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.

This document contains information on a new product. Specifications and information herein is subject to change without notice.







AC PARAMETERS

				0°	2	5°	75°C		
	Characteristic		Min	Max	Min	Max	Min	Max	Unit
Associate Time		(I to Y) TA1 (A to Y) TA2	_	6.0 6.0	_	6.0 6.0	_	7.0 7.0	ns
Disable Time		(A to Y) TD1 (A to D) TD2 (Y to D) TD3	=	6.0 4.0 7.5	_	6.0 4.0 7.5	_	7.0 5.0 8.0	ns
Setup Time		(A to $\overline{\mathbb{W}}$) TS2 (Y to $\overline{\mathbb{W}}$) TS3 (I to $\overline{\mathbb{W}}$) TS4	=	8.0 3.0 4.0	_	8.0 3.0 4.0	=	9.0 4.0 5.0	ns
Write Pulse Width Write Access Time	TS4 ≥ TW TS4 ≥ TW	TW (W to D) TA3 (I to D) TA4	=	8.0 8.0 6.0	_	8.0 8.0 6.0	_	9.0 9.0 7.0	ns
Hold Time		(<u>W</u> to A) TH1 (<u>W</u> to Y) TH2 (<u>W</u> to I) TH3	=	1.0 3.0 3.0	_	1.0 3.0 3.0	=	1.5 4.0 4.0	ns
Read Access Time	TS4 ≥ TW TS4 ≥ TW	(Y to D) TA5 (A to D) TA6	=	6.0 4.0	=	6.0 4.0	_	6.0 5.0	ns
Cycle Time, CP Rate	Cycle Time, CP Rate				40	_	35		MHz

TRUTH TAREF

Mode	A0	A1	10	11	w	D0	D1	Qn0	Qn1	Yn
Associate ¹	1	1	1/0	1/0	Х	0	0	Qn0	Qn1	Qn0 ⊕ I0,+ Qn1 ⊕ I1
Associate ^{1,2} (Masked)	1	0	1/0	х	1	0	D1	Qn0	Qn1	Qn0 ⊕ 10
Associate ^{1,2} (Masked)	0	1	х	1/0	1	D0	0	Qn0	Qn1	Qn1 ⊕ I1
Read ^{2,3}	0	0	Х	Х	1	D0	D1	Qn0	Qn1	0 (Selected Address)
Write ^{3,4}	0	0	1/0	1/0	0	10	11	10	11	0 (Selected Address)
Hybrid ⁵	1	0	1/0	1/0	0	0	11	Qn0	I1•₹n	Qn0 ⊕ 10
Hybrid ⁵	0	1	1/0	1/0	0	10	0	I0•₹n	Qn1	Qn1 ⊕ I1

X = Don't Care

Qn0 = Contents of Address n, Bit 0 (n = 0 to 7)
Qn1 = Contents of Address n, Bit 1

- $\begin{array}{lll} \textbf{1.1} & (\text{High}) = \textbf{Mismatch of } \Omega n \oplus \textbf{I}, \ 0 \ (\text{Low}) = \textbf{Match of } \Omega n \oplus \textbf{I} \\ \textbf{2. } D0 = Q00 \cdot \overrightarrow{Y}0 + Q10 \cdot \overrightarrow{Y}1 + \cdots + Q70 \cdot \overrightarrow{Y}7 \\ D1 = Q01 \cdot \overrightarrow{Y}0 + Q11 \cdot \overrightarrow{Y}1 + \cdots + Q71 \cdot \overrightarrow{Y}7 \end{array}$

- 3. Under normal operation, only one Y address is selected for read or write.

 4. The write is transparent.

 5. At all "matched" addresses there exists a simultaneous Associate and Write.

DESCRIPTION OF MODES OF OPERATION

The MC10H155 can be operated in any of the following modes: Read, Write, Associate, Masked Associate and Hybrid. Lines Y0–Y7 can be used as either inputs (a linear word select in the read/write mode) or as outputs (indicating match/mismatch in the associate mode).

Associate

Data present on the I0 and I1 inputs are compared with the latch outputs (Qn0, Qn1) of each cell. If the data input is at the same state as the latch output of a particular Y location, that Y-line goes low. Because these Y outputs are open emitters, expansion in multiples of 2 bits is obtained by tying additional MC10H155's to the Y-bus lines.

Masked Associate

This mode allows only the comparison of a single bit which is selected by bringing the corresponding A0- or A1-line high. The other bit is inhibited by holding the corresponding A0- or A1-line low.

Reac

The particular cell output to be read is selected by bringing the associated Y-input low. Under normal op-


eration only one cell is selected to be read, all Y-inputs of deselected cells must be held high. The state of the selected cell appears on outputs D0 and D1. In the case where more than one cell is selected, the outputs of these cells are OR-ed together and appear on the D0-, D1-outputs.

Write

In this mode data present at the IO-, I1-inputs is transferred to the latch outputs. Since the DO-, D1-outputs are transparent, they follow the state of these IO-, I1-inputs. The particular cells to be written into are selected by taking their respective Y-inputs Iow. All deselected cells, Y-inputs must be held high.


Hybrid

In this mode, only one of the I0- or I1-data inputs are associated with their respective latch outputs, Qn0 or Qn1. If a match exists, the corresponding Yn-line(s) will go low. As the Y-line goes low, this will address the other half of the memory for writing new data. Thus, when I0 matches Qn0, it is possible to write I1 in Qn1 or vice versa.




TIMING DIAGRAMS


READ CYCLE



WRITE CYCLE



ASSOCIATE CYCLE





QUAD 2-INPUT MULTIPLEXER (NON-INVERTING)

The MC10H158 is a quad two channel multiplexer with common input select. A "high" level select enables input D00, D10, D20 and D30 and a "low" level select enables input D01, D11, D21 and D31. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 197 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C ℃

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$)

	ĺ	0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	53	_	48	_	53	mΑ
Input Current High Pin 9	linH		475		295	_	295	μΑ
Pins 3-6 and 10-13			515	_	320	_	320	
Input Current Low	linL	0.5		0.5	_	0.3		μΑ
High Output Voltage	Voн	- 1.02	~ 0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay Data Select	tpd	0.5	1.9	0.5	1.9 2.9	0.5	2.0 2.9	ns
Rise Time	t _r	0.7	2.3	0.7	2.2	0.7	2.2	ns
Fall Time	tf	0.7	2.2	0.7	2.2	0.7	2.2	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2 0 volts.


MC10H158




TRUTH TABLE

Select	D0	D1	Q
L	φ	L	L
L	φ	Н	Н
н	L	φ	L
н	н	φ	Н

φ = Don't care



LOGIC DIAGRAM



V_{CC} = Pin 16 V_{EE} = Pin 8



QUAD 2-INPUT MULTIPLEXER (INVERTING)

The MC10H159 is a quad 2-input multiplexer with enable. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 218 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	T_A	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		58	_	53	_	58	mA
Input Current High Pin 9 Pins 3–7 and 10–13	l _{in} H	_	475 515	_	295 320	_	295 320	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	- 1.02	- 0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay Data Select Enable	^t pd	0.5 1.0 1.0	2.2 3.2 3.2	0.5 1.0 1.0	2.2 3.2 3.2	0.5 1.0 1.0	2.2 3.2 3.2	ns
Rise Time	t _r	0.5	2.2	0.5	2.2	0.5	2.2	ns
Fall Time	tf	0.5	2.2	0.5	2.2	0.5	2.2	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H159



TRUTH TABLE								
Enable	Select	D0	D1	Q				
L	L,	φ	L	Н				
L	L	Φ	н	L				
L	н	L	φ	Н				
L	н	н	Φ	L				
Н	φ	φ	Φ	L				
) ≈ Don't	Care							


PIN ASSIGNMENT □ v_{cc} Q0 [16 15 __ Q2 14 □ 03 D10 [13 □ D20 D21 D01 □ 12 D00 [11 ___ D30 Enable 10 D31 VEE [9 Select Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

APPLICATION INFORMATION

The MC10H159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs

D0 0, D1 0, D2 0, and D3 0. A low (L) level enables data inputs D0 1, D1 1, D2 1, and D3 1. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.

LOGIC DIAGRAM





12-BIT PARITY GENERATOR-CHECKER

The MC10H160 is a 12-bit parity generator-checker. The output goes high when an odd number of inputs are high providing the odd parity function. Unconnected inputs are pulled to a logic low allowing parity detection and generation for less than 12 bits. The MC10H160 is a functional pin duplication of the standard 10K family part with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 2.5 ns Typical
- Power Dissipation, 320 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		88	_	78		88	mA
Input Current High Pins 3,5,7,10,12,14 Pins 4,6,9,11,13,15	linH	_	391 457	_	246 285	_	246 285	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μА
High Output Voltage	Vон	- 1.02	- 0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	۷ _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	1.1	3.1	1.1	3.3	1.2	3.5	ns
Rise Time	t _r	0.55	1.5	0.55	1.6	0.75	1.7	ns
Fall Time	tf	0.55	1.5	0.55	1.6	0.75	1.7	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.









BINARY TO 1-8 DECODER (LOW)

The MC10H161 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H161 is useful in high-speed multiplexer/demultiplexer applications.

The MC10H161 is designed to decode a three bit input word to one of eight output lines. The MC10H161 output will be low when selected while all other output are high. The enable inputs, when either or both are high, force all outputs high.

The MC10H161 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	84	_	76	_	84	mA
Input Current High	linH	_	465	_	275	-	275	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	Vон	- 1.02	-0.84	-0.98	-0.81	-0.92	0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Data Enable	t _{pd}	0.6 0.8	2.0 2.3	0.65 0.8	2.1 2.4	0.7	2.2 2.5	ns
Rise Time	t _r	0.55	1.7	0.65	1.8	0.7	1.9	ns
Fall Time	t _f	0.55	1.7	0.65	1.8	0.7	1.9	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







TYPICAL APPLICATIONS FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER MC10H136 MC10H164 MC10H164 MC10H136 MC10H161 MC10H161 Start/Stop FIGURE 2 -- 1-OF-64 LINE MULTIPLEXER ABC MC10H16 14 0 MSB Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 MC10H16 7 O LSB ABC The Bit chosen is dependent on six-bit code present on inputs 7, 9, 14 of the MC10H161 and the A, B, C inputs of the MC10H164. E A B C



BINARY TO 1-8 DECODER (HIGH)

The MC10H162 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H162 is useful in high-speed multiplexer/demultiplexer applications.

The MC10H162 is designed to decode a three bit input word to one of eight output lines. The MC10H162 output will be high when selected while all other output are low. The enable inputs, when either or both are high, force all outputs low.

The MC10H162 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	Тд	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0	١٥	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	84	_	76	_	84	mA
Input Current High	l _{in} H	_	465	_	275	_	275	μΑ
Input Current Low	l _{inL}	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	۷он	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay Pins 7, 9, 14 Only Pins 2, 15 Only	^t pd	0.7 0.8	2.0 2.3	0.7 0.8	2.1 2.4	0.8 0.9	2.5 2.6	ns
Rise Time	t _r	0.6	1.8	0.6	1.9	0.6	2.0	ns
Fall Time	tf	0.6	1.8	0.6	1.9	0.6	2.0	ns


NOTE:


Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.





	IN	IPU"	rs		OUTPUTS							
ĒΟ	Ē١	С	В	Α	00	Q1	Q2	σ3	Q4	Q5	Q6	a:
L	L	L	L	L	н	L	L	L	L	L	L	L
L	L	L	L	н	L	н	L	L	L	L	L	L
L	L	L	н	L	L	L	н	L	L	L	L	L
L	L	L	н	н	L	L	L	н	L	L	L	L
L	L	н	L	L	L	L	L	L	н	L	L	L
L	L	н	L	н	L	L	L	L	L	н	L	L
L	L	н	н	L	L	L	L	L	L	L	н	L
L	L	н	н	н	L	L	L	L	L	L	L	н
н	Φ	Φ	Φ	Φ	L	L	L	L	L,	L	L	L
φ	н	Φ	Φ	Φ	L	L	L	L	L	L	L	L







8-LINE MULTIPLEXER

The MC10H164 is a MECL 10KH part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power supply current.

The MC10H164 is designed to be used in data multiplexing and parallel to serial conversion applications. Full parallel gating provides equal delays through any data path. The MC10H164 incorporates an output buffer, eight inputs and an enable. A high on the enable forces the output low. The open emitter output allows the MC10H164 to be connected directly to a data bus. The enable line allows an easy means of expanding to more than 8 lines using additional MC10H164's.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 310 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C


ELECTRICAL CHARACTERISTICS (VEF = -5.2 V ±5%) (See Note)


		0°		25°		7		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		83	_	75	_	83	mA
Input Current High	linH	_	512		320		320	μΑ
Input Current Low	linL	0.7		0.7	-	0.7	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	- 0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIН	- 1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS


								_
Propagation Delay	tpd							ns
Enable		0.4	1.45	0.4	1.5	0.5	1.7	1
Data		0.7	2.4	0.8	2.5	0.9	2.6	1
Address		1.0	2.8	1.1	2.9	1.2	3.2	
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear form is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.





	ADD	UTS		
ENABLE	С	В	Α	z
L	L	L	L	X0
, r	L	L	н	X1
L	L	н	L	X2
L	L	н	н	Х3
L	Н	L	L	X4
L	н і	L	н	X5
L	н	н	L	X6
L	н	н	н	X7
Н	φ	φ	φ	L
= Don't Car	•			



TYPICAL APPLICATIONS

FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER





FIGURE 2 - 1-OF-64 LINE MULTIPLEXER





8-INPUT PRIORITY ENCODER

The MC10H165 is an 8-Input Priority Encoder. This 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, Data-to-Output, 2.2 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC PLCC CASE 775

TRUTH TABLE

		D.	OUTPUTS								
D0	D1	D2	D3	D4	D5	D6	Q3	Q2	Q1	QΟ	
н	φ	φ	φ	φ	φ	φ	φ	н	L	L	L
L	н	φ	φ	φ	φ	φ	φ	Н	L	L	н
L	L	н	φ	φ	φ	φ	φ	н	L	Н	L
L	L	L	н	φ	φ	φ	φ	н	L	н	н
L	L	L	L	н	φ	φ	φ	н	н	L	L
L	L	L	L	L	н	φ	φ	н	н	L	н
L	L	L	L	L	L	н	φ	н	н	н	L
L	L	L	L	L	L	L	н	н	н	н	н
L	L	L	L	L	L	L	L	L	L	L	L

φ = Don't Care

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS (Vcc = -5.2 V ±5%) (See Note)


		C C	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ŀΕ	_	144	_	131	_	144	mA
Input Current High Pin 4 Data Inputs	linH		510 600	_	320 370	_	320 370	μAdd
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	- 0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AOTAILAINETERO								
Propagation Delay Data Input → Output Clock Input → Output	^t pd	0.7 0.7	3.4 2.2	0.7 0.7	3.4 2.2	0.7 0.7	3.4 2.2	ns
Set-up Time	t _{set}	3.0	_	3.0	_	3.0	_	ns
Hold Time	thold	0.5	_	0.5	_	0.5	_	ns
Rise Time	t _r	0.5	2.4	0.5	2.4	0.5	2.4	ns
Fall Time	tf	0.5	2.4	0.5	2.4	0.5	2.4	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




8-INPUT PRIORITY ENCODER

The MC10H165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10H165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.

LOGIC DIAGRAM




Numbers at ends of terminals denote pin numbers for L and P packages.

APPLICATION INFORMATION

A typical application of the MC10H165 is the decoding of system status on a priority basis. A 64-line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one

of 64 different system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER





5-BIT MAGNITUDE COMPARATOR

The MC10H166 is a 5-Bit Magnitude Comparator and is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and no increase in power-supply current.

The MC10H166 is a high-speed expandable 5-bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. The A = B function can be obtained by wire-ORing these outputs (a low level indicates A = B) or by wire-NORing the outputs (a high level indicates A = B). A high level on the enable function forces both outputs low.

- Propagation Delay, Data-to-Output, 2.0 ns Typical
- Power Dissipation 440 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

P SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

TRUTH TABLE

	Inpu	ts	Outputs				
Ē	Α	В	A < B	A > B			
Н	X	X	L	L			
L	Word A	= Word B	L	L			
L	Word A	> Word B	L	Н			
L	Word A	< Word B	Н	L			

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C


ELECTRICAL CHARACTERISTICS (V_{FF} = -5.2 V ±5%) (See Note)

		(0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	117	_	106		117	mA
Input Current High	linH	_	350	_	220	_	220	μΑ
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay Data-to-Output Enable-to-Output	^t pd	1.1 0.6	3.5 1.7	1.1 0.7	3.7	1.2 0.7	4.1 1.8	ns
Rise Time	t _r	0.6	1.5	0.6	1.6	0.6	1.7	ns
Fall Time	tf	0.6	1.5	0.6	1.6	0.6	1.7	ns






NOTE:


Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

FIGURE 1 — 9-BIT MAGNITUDE COMPARATOR



For longer word lengths, the MC10H166 can be serially expanded or cascaded. Figure 1 shows two devices in a serial expansion for a 9-bit word length. The A > B and A < B outputs are fed to the A0 and B0 inputs

respectively of the next device. The connection for an A=B output is also shown. The worst case delay time of serial expansion is equal to the number of comparators times the data-to-output delay.





DUAL BINARY TO 1-4-DECODER (LOW)

The MC10H171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

- Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to V _{EE}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS (V_{FF} = -5.2 V ±5%) (See Note)

		0°		25°		7		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		85		77		85	mA
Input Current High	linH	_	425	_	265	_	265	μΑ
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	-0.98	-0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


			0°		5°	7		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay Data Select	^t pd	0.5 0.5	2.0	0.5 0.5	2.1 2.7	0.5 0.5	2.2 2.8	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns


NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H171







TRUTH TABLE

Ena	ble Inp	outs	Inp	uts	Outputs							
Ē	Ē0	Ē1	Α	В	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	L	L	L	L	L	Н	Н	Н	L	Н	Н	Н
L	L	L	L	н	н	L	н	н	н	L	н	н
L	L	L	н	L	н	н	L	н	н	н	L	н
L	L	L	Н	Н	Н	н	н	L	н	н	н	L
L	L	н	L	L	Н	Н	н	н	L	н	н	н
L	н	L	L	L	L	н	н	н	н	н	Н	Н
н	φ	φ	φ	φ	Н	Н	Н	Н	Н	н	Н	Н

φ = Don't Care



DUAL BINARY TO 1-4-DECODER (HIGH)

The MC10H172 is a binary coded 2 line to dual 4 line decoder with selected outputs high. With either $\overline{E}0$ or $\overline{E}1$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

- Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

			0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		85		77	_	85	mA
Input Current High	linH	_	425	_	265	-	265	μΑ
Input Current Low	1inL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


		0°		25°		75°			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Propagation Delay	tpd							ns	
Data		0.5	2.0	0.5	2.1	0.5	2.2		
Select		0.5	2.6	0.5	2.7	0.5	2.8		
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns	
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns	


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H172







TRUTH TABLE

Ena	Enable Inputs		Inp	uts			1	Out	puts			
Ē	Ē1	ĒΟ	Α	В	Q1 0	Q1 1	Q1 2	Q1 3	Q0 0	Q0 1	Q0 2	Q0 3
L	Н	Н	L	L	Н	L	L	L	Н	L	L	L
Ĺ	j H	Н	L	jн	L	j H	L	E.	L	Н	L	L
L	Н	Н	н	L	L	L	н	L	L	L	н	L
L	Н	H	Н	Н	L	L	L	Н	L	L	L	н
L	L	H	L	L	L	L	L	L	н	L	L	L
L	Н	L	L	L	Н	L	L	L	L	L	L	L
Н	φ	φ	φ	φ	L	L	L	L	L	L	L	L

 $[\]phi = Don't Care$



QUAD 2-INPUT MULTIPLEXER/LATCH

The MC10H173 is a quad 2-input multiplexer with latch. This device is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Data Propagation Delay, 1.5 ns Typical
- Voltage Compensated
- Power Dissipation, 275 mW Typical
- MECL 10K-Compatible
- Improved Noise Margin 150 mV (over operating voltage and temperature range)

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	73	_	66	_	73	mΑ
Input Current High Pins 3-7 & 10-13 Pin 9	l _{inH}	_	510 475	_	320 300	_	320 300	μΑ
Input Current Low	linL	0.5	-	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	- 1.02	-0.84	-0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AOTAMATEMO								
Propagation Delay	tpd							ns
Data		0.7	2.3	0.7	2.3	0.7	2.3	İ
Clock		1.0	3.7	1.0	3.7	1.0	3.7	
Select		1.0	3.6	1.0	3.6	1.0	3.6	
Set-up Time	t _{set}							ns
Data		0.7	-	0.7	l —	0.7	l —	
Select		1.0	_	1.0	-	1.0	_	
Hold Time	thold							ns
Data	1.0.0	0.7		0.7	_	0.7		
Select		1.0	_	1.0		1.0		
Rise Time	t _r	0.7	2.4	0.7	2.4	0.7	2.4	ns
Fall Time	tf	0.7	2.4	0.7	2.4	0.7	2.4	ns


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

TRUTH TABLE

SELECT	CLOCK	Q0 _{n+1}
. н	L	D00
L	L	D01
ф	Н	Q0 _n

φ = Don't Care




APPLICATION INFORMATION

The MC10173 is a quad two-channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input

will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

LOGIC DIAGRAM





DUAL 4 TO 1 MULTIPLEXER

The MC10H174 is a Dual 4-to-1 Multiplexer. This device is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 305 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C ℃

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	80	_	73	-	80	mA
Input Current High Pins 3–7 & 9–13 Pin 14	linH	_	475 670	_	300 420	_	300 420	μAdc
Input Current Low	linL	0.5	_	0.5		0.3		μΑ
High Output Voltage	Voн	- 1.02	- 0.84	-0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	- 0.81	-1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	1.45	Vdc

AC PARAMETERS

Propagation Delay Data Select (A, B) Enable	^t pd	0.7 1.0 0.4	2.4 2.8 1.45	0.8 1.1 0.4	2.5 2.9 1.5	0.9 1.2 0.5	2.6 3.2 1.7	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




	TRUTH TABLE								
ENABLE	ENABLE ADDRESS INPUTS								
E	В	Α	Z	w					
н	ф	ф	L	L					
L	L	L	X0	Y0					
L	L	Н	X1	Y1					
L	Н	L	X2	Y2					
L	н	н	ХЗ	Y3					

φ = Don't Care



LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8



QUINT LATCH

The MC10H175 is a quint D type latch with common reset and clock lines. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.2 ns Typical
- Power Dissipation, 400 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	107	_	97	_	107	mA
Input Current High Pins 5,6,7,9,10,12,13 Pin 11	linH	_	565 1120	_	335 660	_	335 660	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS


Propagation Delay	tpd							ns
Data	"	0.6	1.6	0.6	1.6	0.6	1.7	
Clock		0.7	1.9	0.7	2.0	0.8	2.1	
Reset		1.0	2.2	1.0	2.3	1.0	2.4	
Set-up Time	t _{set}	1.5	_	1.5	_	1.5	_	ns
Hold Time	thold	0.8	_	0.8	_	0.8	_	ns
Rise Time	t _r	0.5	1.8	0.5	1.9	0.5	2.0	ns
Fall Time	tf	0.5	1.8	0.5	1.9	0.5	2.0	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.



TRUTH TABLE								
D	CO	C1	Reset	Q n+1				
L	L	L	φ	L				
н	L	L	φ	н				
φ	н	φ	L	Qn				
φ	Φ	н	L	Qn				
φ	н	ø	н	L				
φ	φ	н	н	L				



.


APPLICATION INFORMATION

The MC10H175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the

outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8



HEX "D" MASTER-SLAVE FLIP-FLOP

The MC10H176 contains six master slave type "D" flip-flops with a common clock. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock frequency and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS (V_{FF} = -5.2 V ±5%) (See Note)

		0)°	2!	5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		123	_	112		123	mA
Input Current High Pins 5,6,7,10,11,12 Pin 9	linH	_	425 670	_	265 420		265 420	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	-0.81	- 0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay	tpd	0.9	2.1	0.9	2.2	1.0	2.4	ns
Set-up Time	t _{set}	1.5	_	1.5		1.5	_	ns
Hold Time	thold	0.9	_	0.9	_	1.0	_	ns
Rise Time	t _r	0.5	1.8	0.5	1.9	0.5	2.0	ns
Fall Time	tf	0.5	1.8	0.5	1.9	0.5	2.0	ns
Toggle Frequency	ftog	250	_	250		250	_	MHz

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


P SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

CLOCKED TRUTH TABLE

		11
L	φ	a _n
н•	L	L
н•	Н	н

 ϕ = Don't Care

*A clock H is a clock transition from a low to a high state.




APPLICATION INFORMATION

The MC10H176 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus, outputs may

change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device.

LOGIC DIAGRAM



$$\begin{array}{l} V_{CC1} = Pin~1 \\ V_{CC2} = Pin~16 \\ V_{EE} = Pin~8 \end{array}$$



LOOK-AHEAD CARRY BLOCK

The MC10H179 is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Power Dissipation, 300 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE 16 FN SUFFIX PLCC CASE 775

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	် လ

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0	jo	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	79	_	72	_	79	mA
Input Current High	linH							μΑ
Pins 5 and 9		_	465		275		275	
Pins 4, 7 and 11			545	-	320	_	320	
Pin 14			705		415	_	415	
Pin 12		_	790	-	465	_	465	
Pins 10 and 13		_	870	_	510	_	510	
Input Current Low	linL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay P to PG G, P, Cn to Cn or GG	^t pd	0.4	1.4	0.4	1.5	0.5	1.7	ns
Rise Time	tr	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.






TYPICAL APPLICATIONS


The MC10H179 is a high-speed, low-power, standard MECL complex function that is designed to perform the look-ahead carry function. This device can be used with the MC10H181 4-bit ALU directly, or with the MC10H180 dual arithmetic unit in any computer, instrumentation or digital communication application requiring high speed arithmetic operation on long words.

When used with the MC10H181, the MC10H179 performs a second order or higher look-ahead. Figure 2 shows

a 16-bit look-ahead carry arithmetic unit. Second order carry is valuable for longer binary words. As an example, addition of two 32-bit words is improved from 30 nanoseconds with ripple-carry techniques. A block diagram of a 32-bit ALU is shown in Figure 1. The MC10H179 may also be used in many other applications. It can, for example, reduce system package count when used to generate functions of several variables.

FIGURE 1 --- 32-BIT ALU WITH CARRY LOOK-AHEAD





0 C15

FIGURE 2 — 16-BIT FULL LOOK-AHEAD CARRY ARITHMETIC LOGIC UNIT



DUAL 2-BIT ADDER/SUBTRACTOR

The MC10H180 is a high-speed, low-power, general-purpose adder/subtractor. It is designed to be used in special purpose adders/subtractors or in high-speed multiplier arrays.

Inputs for each adder are Carry-in, Operand A, and Operand B; outputs are Sum, Sum and Carry-out. The common select inputs serve as a control line to Invert A for subtract, and a control line to Invert B.

- Propagation Delay, 1.8 ns Typical, Operand and Select to Output
- Power Dissipation, 360 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)


.,		C	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ŧΕ	_	95	_	86		95	mΑ
Input Current High	linH							μΑ
Pins 4, 12		_	665		417		417	
Pins 7, 9			515	_	320	_	320	
Pins 5, 6, 10, 11			410		255		255	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage (1)	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage (1)	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Operand to Output Select to Output Carry-in to Output	^t pd	0.6 0.6 0.4	2.4 2.2 1.6	0.7 0.7 0.4	2.5 2.3 1.7	0.8 0.8 0.4	2.8 2.6 1.8	ns
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	†f	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







FUNCTION SELECT TABLE

	SelA	SelB	Function
Γ	I	H	S = A plus B
Γ	Н	L	S = A minus B
	L	Н	S = B minus A
Γ	L	L	S = 0 minus A minus B

TRUTH TABLE

		IN	PUTS		-			
FUNCTION	SelA	SelB	A0	BO	Cin	S0	S0	Cout
ADD	Н	н	L	L	L	L	н	L
	н	н	L	L	н	н	L	L
	н	н	L	н	L	н	L	L
	н	н	L	н	н	L	н	н
	н	H	н	L	L	н	L	L
	н	н	н	L	н	L	н	н
	н	н.	н	н	L	L	н	н
	н	. н	н	н.	н	Н	L,	н
SUBTRACT	Н	L	L	L	L	н	L	L
	н	L	L	Ĺ	н	L	н	н
	н	L	L	H	L	L	H.	L
	н	L	L	н	н	н	L	L
	н	L	н	L	L	L	H	н
	H	L	н	L	н	н	L	н
	н	L	н	н	L	н	L	L
	н	L	н	н	н	L	н	н

ADLE								
		IN	PUTS					
FUNCTION	SelA	SelB	A0	В0	Cin	S0	S0	Cout
REVERSE	L	н	L	L	L	Н	L	L
SUBTRACT	L	н	L	L	н	L	н	н
	L	н	L	н	L	L	Н	н
	L	н	L	н	н	н	L	н
	L	н	н	L	L	L	H	L
	L	н	н	L	H	н	L	L
	L	н	н	н	L	н	L	L
	L	н	н	н	н	L	н	н
	L	L	L	L	L	L	н	н
	L	L	L	L	н	н	L	н
	L	L	L	н	L	Н.	L	L
	L	L	L	н	н	L	н	н
	L	L	н	L	L	н	L	L
	L	L	н	L.	н	L	н	н
	L	L	н	н	L	L	н	j L
	L	L	н	Н.	н	н	L	L



4-BIT ARITHMETIC LOGIC UNIT/ FUNCTION GENERATOR

The MC10H181 is a high-speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four-bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look-ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).


When used with the MC10H179, full-carry look-ahead, as a second order look-ahead block, the MC10H181 provides high-speed arithmetic operations on very long words.


This 10KH part is a functional/pinout duplication of the standard MECL 10K family part with 100% improvement in propagation delay and no increase in power supply current.


- Improved Noise Margin, 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible


MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	V _I	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C









ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5.0\%$) (See Note)

		C)°	25°		75	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	159	_	145	_	159	mA
Input Current High Pin 22 Pins 14,23 Pins 13,15,17 Pins 10,16,18,21 Pins 9,11,19,20	linH	_ _ _ _	720 405 515 475 465	_ _ _ _ _	450 255 320 300 275	_ _ _ _ _	450 255 320 300 275	μΑ
Input Current Low Pins 9–11, 13–22	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	V _{IH}	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

AC PARAMETERS

					AC Switching Characteristics						
					0	°C	+2	5°C	+7	'5°C	
Characteristic	Symbol	input	Output	Conditions†	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay	t++,t	C _n	C _{n+4}	A0,A1,A2,A3	0.7	2.0	0.7	2.0	0.7	2.2	ns
Rise Time, Fall Time	t+,t-	C _n	C _{n+4}	A0,A1,A2,A3	0.6	2.0	0.6	2.0	0.7	2.2	ns
Propagation Delay Rise Time, Fall Time	t++,t+-, t-+,t t+,t-	C _n C _n	F1 F1 F1	A0	1.0 0.7	3.0	1.0 0.7	3.0	1.2 0.7	3.3	ns
Propagation Delay Rise Time, Fall Time	t++,t+-, t-+,t t+,t-	A1 A1 A1	F1 F1 F1		1.5	3.7	1.5	3.7	1.6	4.0	ns
Propagation Delay	t++,t	A1	P _G	S0,S3	1.5	3.7	1.5	3.7	1.6	4.0	ns
Rise Time, Fall Time	t+,t-	A1	P _G	S0,S3	0.9	2.4	0.9	2.4	0.9	2.6	ns
Propagation Delay	t++,t	A1	G _G	A0,A2,A3,C _n	1.5	3.7	1.5	3.7	1.6	3.9	ns
Rise Time, Fall Time	t+,t-	A1	G _G	A0,A2,A3,C _n	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	A1	C _{n+4}	A0,A2,A3,C _n	1.5	3.6	1.5	3.6	1.6	3.9	ns
Rise Time, Fall Time	t+,t-	A1	C _{n+4}	A0,A2,A3,C _n	0.5	2.0	0.5	2.0	0.5	2.2	ns
Propagation Delay	t++,t-+,	B1	F1	S3,C _n	2.0	4.5	2.0	4.5	2.1	4.8	ns
Rise Time, Fall Time	t+,t-	B1	F	S3,C _n	0.7	2.3	0.7	2.3	0.7	2.5	ns
Propagation Delay	+++,t	B1	PG	S0,A1	1.5	3.8	1.5	3.8	1.6	4.0	ns
Rise Time, Fall Time	t+,t-	B1	PG	S0,A1	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t++,t	B1	G _G	S3,C _n	1.5	3.7	1.5	3.7	1.6	4.0	ns
Rise Time, Fall Time	t+,t-	B1	G _G	S3,C _n	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	B1	C _{n+4}	S3,C _n	2.0	4.0	2.0	4.0	2.1	4.3	ns
Rise Time, Fall Time	t+,t-	B1	C _{n+4}	S3,C _n	0.5	2.0	0.5	2.2	0.5	2.2	ns
Propagation Delay	t++, t+-	M	F1		1.5	4.2	1.5	4.2	1.6	4.5	ns
Rise Time, Fall Time	_t+, t-	M	F1		0.8	2.3	0.8	2.3	0.8	2.5	ns
Propagation Delay	t+-, t-+	S1	F1	A1,B1	1.5	4.5	1.5	4.5	1.6	4.8	ns
Rise Time, Fall Time	t+, t-	S1	F1	A1,B1	0.7	2.0	0.7	2.0	0.7	2.2	ns
Propagation Delay	t-+,t+-	S1	P _G	A3,B3	1.5	4.0	1.5	4.0	1.6	4.3	ns
Rise Time, Fall Time	t+,t-	S1	P _G	A3,B3	0.7	2.0	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	S1	C _{n+4}	A3,B3	1.5	4.1	1.5	4.1	1.6	4.4	ns
Rise Time, Fall Time	t+,t-	S1	C _{n+4}	A3,B3	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	S1	G _G	A3,B3	1.3	4.5	1.3	4.5	1.4	4.8	ns
Rise Time, Fall Time	t+,t-	S1	G _G	A3,B3	0.5	3.2	0.5	3.2	0.5	3.4	ns

TLogic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc. $V_{CC1} = V_{CC2} = +2.0 \, Vdc, V_{EE} = -3.2 \, Vdc$



HEX "D" MASTER-SLAVE FLIP-FLOP WITH RESET

The MC10H186 is a hex D type flip-flop with common reset and clock lines. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock toggle frequency and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	.V _I	O to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	121	_	110	_	121	mA
Input Current High Pins 5,6,7,10,11,12 Pin 9 Pin 1	linH	_	430 670 1250	_ 	265 420 765	_	265 420 765	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay	t _{pd}	0.7	3.0	0.7	3.0	0.7	3.0	ns
Set-up Time	t _{set}	1.5	_	1.5	_	1.5	_	ns
Hold Time	thold	1.0	_	1.0		1.0	-	ns
Rise Time	t _r	0.7	2.6	0.7	2.6	0.7	2.6	ns
Fall Time	t _f	0.7	2.6	0.7	2.6	0.7	2.6	ns
Toggle Frequency	f _{tog}	250		250	_	250	_	MHz
Reset Recovery Time	t _{rr}	3.0	_	3.0	_	3.0	_	ns

NOTE:


Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



CLOCKED TRUTH TABLE

R	С	α	Qn+1
L	٦	Φ	Qn
L	H *	L	L
L	H *	Η	Н
Н	L	Φ	L

φ = Don't Care
*A clock H is a clock transition from a low to a high state.




APPLICATION INFORMATION

The MC10H186 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus outputs may change only on a positive-going Clock transition.

sition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device. A common Reset is included in this circuit. The Reset only functions when the clock is low.

LOGIC DIAGRAM



 $V_{CC} = Pin 16$ $V_{EE} = Pin 8$



HEX BUFFER WITH ENABLE

The MC10H188 is a high-speed Hex Buffer with a common Enable input. When Enable is in the high-state, all outputs are in the low-state. When Enable is in the low-state, the outputs take the same state as the inputs.

This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{\mbox{\footnotesize{EE}}} = -5.2 \mbox{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙĘ	_	46	_	42		46	mΑ
Input Current High	linH	_	495	_	310	_	310	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	· —	μΑ
High Output Voltage	VoH	- 1.02	- 0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Enable Data	^t pd	0.7 0.7	2.2 1.9	0.7 0.7	2.2	0.7 0.7	2.2 1.9	ns
Rise Time	t _r	0.7	2.4	0.7	2.4	0.7	2.4	ns
Fall Time	tf	0.7	2.4	0.7	2.4	0.7	2.4	ns

NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.









HEX INVERTER WITH ENABLE

The MC10H189 is a Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low-state. When Enable is in the high-state, all outputs are low.

This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	-	46	_	42	_	46	mA
Input Current High	linH	_	495	_	310	_	310	μΑ
Input Current Low	linL	0.5		0.5	_	0.3		μΑ
High Output Voltage	Voн	- 1.02	- 0.84	- 0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Enable Data	tpd	0.7 0.7	2.2 1.9	0.7 0.7	2.2 1.9	0.7 0.7	2.3 1.9	ns
Rise Time	t _r	0.7	2.4	0.7	2.4	0.7	2.4	ns
Fall Time	tf	0.7	2.4	0.7	2.4	0.7	2.4	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.









DUAL 4-5-INPUT OR/NOR GATE

The MC10H209 is a Dual 4-5-input OR/NOR gate. This MECL part is a functional/pinout duplication of the MECL III part MC1688.

- Propagation Delay Average, 0.75 ns Typical
- Power Dissipation 125 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	V _I	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS (V_{FF} = -5.2 V ±5%) (See Note)


		. 0)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	_	_	30		_	mA
Input Current High	linH		640	_	400		400	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.4	1.15	0.4	1.15	0.4	1.15	ns
Rise Time	t _r	0.4	1.5	0.4	1.5	0.4	1.6	ns
Fall Time	tf	0.4	1.5	0.4	1.5	0.4	1.6	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.









DUAL 3-INPUT 3-OUTPUT "OR" GATE

The MC10H210 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H210 particularly useful in clock distribution applications where minimum clock skew is desired.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	V _I	0 to V _{EE}	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C	

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	42	_	38	_	42	mA
Input Current High	linH	_	720		450	_	450	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	- 1.02	-0.84	- 0.98	0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	t _{pd}	0.5	1.55	0.55	1.55	0.6	1.7	ns
Rise Time	t _r	0.75	1.8	0.75	1.9	0.8	2.0	ns
Fall Time	tf	0.75	1.8	0.75	1.9	0.8	2.0	ns


NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Note: If crosstalk is present, double bypass capacitor to $0.2\mu F_{\rm c}$









DUAL 3-INPUT 3-OUTPUT "NOR" GATE

The MC10H211 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H211 particularly useful in clock distribution applications where minimum clock skew is desired.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C	

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C	•	25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	42		38	_	42	mA
Input Current High	linH	_	720	_	450	_	450	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc
AC DADAMETERS								


AC PARAMETERS


Propagation Delay	tpd	0.7	1.6	0.7	1.6	0.7	1.7	ns
Rise Time	t _r	0.9	2.0	0.9	2.2	0.9	2.4	ns
Fall Time	tf	0.9	2.0	0.9	2.2	0.9	2.4	ns

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater then 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Note: If crosstalk is present, double bypass capacitor to $0.2\mu F$.









Advance Information

DUAL 4-BIT PARITY CHECKER PLUS 2-BIT EXCLUSIVE OR GATE

The MC10H301 produces a fast, dual, 4-bit parity checker plus a 2-bit exclusive OR gate. This device is primarily used in parity checking, parity generation and error detection and correction circuits. For example, in mainframe and add-on memory systems, a 64-bit Error Detection and Correction Unit (EDCU) can be designed by using 4-MC10905's (16-bit EDCU) and 3-MC10H301's. The H301's are used in generating the syndrome and check bits (See MC10905 data sheet).

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note)

		0	0°C		+ 25°C		+ 75°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	- 62		- 60	_	-62	_	mAdc
Input Current High Pins 3,4,5,6,7,9,10, 11,12,13	l _{in} H	_	440	_ `	275	_	275	μAdc
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μAdc
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pins 3,4,5,6,10,	t _{pd}							ns
11,12,13		0.6	2.2	0.6	2.3	0.6	2.4	
Pins 7,9		0.4	1.8	0.4	1.9	0.4	2.0	
Rise & Fall Times	tr & tf	0.5	1.6	0.5	1.7	0.5	1.8	ns


NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.









Advance Information

DUAL 6-4 INPUT PARITY CHECKER

The MC10H302 produces a fast, 6-bit and a 4-bit parity checker. This device is primarily used in parity checking, parity generation and error detection and correction circuits. For example, in mainframe and add-on memory systems, an 88-bit Error Detection and Correction Unit (EDCU) can be designed by using 6-MC10905's (16-bit EDCU) and 6-MC10H302's with four 4-bit parity checkers left over. The H302's are used in generating the syndrome and check bits (See MC10905 data sheet).

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

MAXIMOM HATINGO			
Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150	

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0	0°C		+ 25°C		+ 75°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	- 67		-, 65	_	- 67	_	mAdc
Input Current High Pins 3,4,5,6,7,9,10, 11,12,13	linH	_	440	-	275	_	275	μAdc
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μAdc
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd							ns
Pins 7,9,10,11,12,13		0.6	2.0	0.6	2.1	0.6	2.2	
Pins 3,4,5,6		0.8	2.3	0.8	2.4	0.8	2.5	
Rise & Fall Times	tr & tf	0.5	1.6	0.5	1.7	0.5	1.8	ns


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50 ohm resistor to –2.0 volts.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.









Advance Information

DUAL 5-BIT PARITY CHECKER

The MC10H303 produces a fast, dual, 5-bit parity checker. This device is primarily used in parity checking, parity generation and error detection and correction circuits. For example, in mainframe and add-on memory systems, a 76-bit Error Detection and Correction Unit (EDCU) can be designed by using 5-MC10905's (16-bit EDCU) and 4-MC10H303's. The H303's are used in generating the syndrome and check bits (See MC10905 data sheet).

- · Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0	.C	+ 25°C		+ 75°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	- 64	_	-62	_	- 64	_	mAdc
Input Current High Pins 3,4,5,6,7,9,10, 11,12,13	linH		440	_	275	_	275	μAdc
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μAdc
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.6	2.1	0.6	2.2	0.6	2.3	ns	
Rise & Fall Times	tr & tf	0.5	1.6	0.5	1.7	0.5	1.8	ns	


NOTE

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to -20 volts.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.









Advance Information

8-BIT/DUAL 4-BIT PARITY CHECKER

The MC10H304 produces a fast, 8-bit parity checker including a 4-bit parity check on each of the two 4-bit nibbles. This device is primarily used in parity checking, parity generation, and error detection and correction circuits. For example, in mainframe and add-on memory systems, a 96-bit Error Detection and Correction Unit (EDCU) can be designed by using 7-MC10905's (16-bit EDCU) and 6-MC10H304's and 1-MC10H301. The H301 is used in generating the syndrome and check bits (See MC10905 data sheet).

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0	C.	+ 25°C		+ 75°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	- 62	_	- 60		- 62		mAdd
Input Current High Pins 3,6,10,13 Pins 4,5,11,12	linH	_	390 425	_	250 275	_	250 275	μAdc
Input Current Low	JinL	0.5		0.5	_	0.3		μAdc
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	- 0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd							ns
Pins 3,6,10,13 to 2,15		1.3	2.4	1.3	2.4	1.5	2.5	
Pins 4,5,11,12 to 2,15		1.2	2.2	1.2	2.2	1.3	2.3	
Pins all to 14		1.5	2.5	1.5	2.5	1.7	2.7	
Rise & Fall Times	tr & tf	0.5	1.2	0.5	1.2	0.5	1.3	ns


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50 ohm resistor to – 2.0 volts.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.









QUAD BUS DRIVER/RECEIVER WITH 2-TO-1 OUTPUT MULTIPLEXERS

The MC10H330 is a Quad Bus Driver/Receiver with two-to-one output multiplexers. These multiplexers have a common select and output enable. When disabled, $(\overline{OE}=\text{high})$ the bus outputs go to -2.0 V. Their output can be brought to a low state (VQL) by applying a high level to the receiver enable ($\overline{RE}=\text{High}).$ The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	-	157	_	143	_	157	mA
Input Current High Pins 5–8, 17–20	linH		667		417		417	μΑ
Pins 16, 21		_	514	_	321	_	321	
Pin 9			475	_	297		297	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	-1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS


Propagation Delay	t _{pd}							ns
Select-to-Input	P	1.8	5.3	1.8	5.3	1.8	5.3	
Data-to-Bus Output		0.5	2.0	0.5	2.0	0.5	2.0	
Select-to-Bus								
Output		1.0	3.2	1.0	3.2	1.0	3.2	
OE-to-Bus Output		0.8	2.2	0.8	2.2	0.8	2.2	ŀ
Bus-to-Input		0.8	2.1	0.8	2.1	0.8	2.4	
RE-to-Input		0.5	2.2	0.5	2.2	0.5	2.2	1
Data-to-Receiver							٠.]
Input		1.3	4.0	1.3	4.0	1.3	4.0	
Rise Time	tr	0.5	2.0	0.5	2.0	0.5	2.0	ns
Fall Time	tf	0.5	2.0	0.5	2.0	0.5	2.0	ns





NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.



MULTIPLEXER TRUTH TABLE

ŌĒ	s	W _{Bus}	X _{Bus}	YBus	Z _{Bus}
Н	х	-2.0 V	-2.0 V	-2.0 V	-2.0 V
L	L	- W0	X0	Y0	Z0
L	Н	W1	X1	Y1	Z1

X — Don't care

RECEIVER TRUTH TABLE

RE	Win	Xin	Yin	Z _{in}
н	L	L	L	L
L	W _{Bus}	X _{Bus}	YBus	Z _{Bus}



DUAL BUS DRIVER/RECEIVER WITH 4-TO-1 OUTPUT MULTIPLEXERS

The MC10H332 is a Dual Bus Driver/Receiver with four-to-one output multiplexers. These multiplexers have common selects and output enable. When disabled, $(\overline{\text{OE}} = \text{high})$ the bus outputs go to -2.0 V. The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit					
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc					
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc					
Output Current — Continuous — Surge	lout	50 100	mA					
Operating Temperature Range	TA	0 to +75	°C					
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C					


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		2	25°		5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	115	_	110	_	115	mA
Input Current High Pins 3,4,5,6,14,	linH							μΑ
15,16,17		_	667	_	417	_	417	
Pins 7,8		_	437		273	_	273	
Pins 13,18			456		285	—	285	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	- 1.02	-0.84	-0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	V _{IH} -	- 1.17	- 0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS


Propagation Delay Data-to-Bus Output Select-to-Bus	^t pd	0.8	3.0	0.8	3.0	0.8	3.2	ns
Output		0.8	3.4	0.8	3.4	0.8	3.8	
OE-to-Bus Output		0.8	2.4	0.8	2.4	0.8	2.6	
Bus-to-Receiver		0.8	2.1	0.8	2.1	0.8	2.4	
Select-to-Receiver		1.8	4.5	1.8	4.5	1.8	5.0	l
RE-to-Receiver		0.8	2.2	0.8	2.2	0.8	2.5	
Data-to-Receiver		1.3	4.0	1.3	4.0	1.3	4.5	
Rise Time	t _r	0.5	2.0	0.5	2.0	0.5	2.1	ns
Fall Time	tf	0.5	2.0	0.5	2.0	0.5	2.1	ns





NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.





QUAD BUS DRIVER/RECEIVER WITH TRANSMIT AND RECEIVER LATCHES

The MC10H334 is a Quad Bus Driver/Receiver with transmit and receiver latches. When disabled, $(\overline{OE}=\text{high})$ the bus outputs will fall to -2.0 V. Data to be transmitted or received is passed through its respective latch when the respective latch enable $(\overline{DLE}$ and $\overline{RLE})$ is at a low level. Information is latched on the positive transition of \overline{DLE} and \overline{RLE} . The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.6 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0 to +75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C	


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	161	_	161	_	161	mA
Input Current High	linH							μΑ
Pins 5,6,15,16		_	397	_	273	_	273	
Pins 7,14		_	460	l —	297	_	297	
Pin 17		_	520	_	357	_	357	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	-0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS


Propagation Delay	tpd	1			1		1	ns
Data-to-Bus Output		0.5	2.5	0.5	2.5	0.5	2.5	ŀ
DLE-to-Bus Output		1.0	2.7	1.0	2.7	1.0	2.7	
OE-to-Bus Output		0.5	2.5	0.5	2.5	0.5	2.5	
Bus-to-R0		0.5	1.9	0.5	1.9	0.5	1.9	l
RLE-to-R0		0.5	2.1	0.5	2.1	0.5	2.1	
Data-to-Receiver R0		1.0	3.8	1.0	3.8	1.0	3.8	
Rise Time	t _r	0.5	2.2	0.5	2.2	0.5	2.2	ns
Fall Time	tf	0.5	2.2	0.5	2.2	0.5	2.2	ns





NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.





ECL TO TTL TRANSLATOR (+5 Vdc Power Supply Only)

The MC10H350 is a member of Motorola's 10KH family of high performance ECL logic. It consists of 4 translators with differential inputs and TTL outputs. The 3-state outputs can be disabled by applying a HIGH TTL logic level on the common OE input.

The MC10H350 is designed to be used primarily in systems incorporating both ECL and TTL logic operating off a common power supply. The separate $\rm V_{CC}$ power pins are not connected internally and thus isolate the noisy TTL $\rm V_{CC}$ runs from the relatively quiet ECL $\rm V_{CC}$ runs on the printed circuit board. The differential inputs allow the H350 to be used as an inverting or noninverting translator, a differential line receiver or as a high performance comparator.

Propagation Delay, 3.5 ns Typical

• MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (VEE = Gnd)	Vcc	7.0	Vdc
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range—Plastic —Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V } \pm 5\%$) (See Note 1)


			$T_A = 0^\circ$	C to 75°C]
Characteristic		Symbol	Min	Max	Unit
Power Supply Current	TTL ECL	lcc	AMERICANA.	20 12	mA
Input Current High	Pin 9 Others	ЧH .	_	20 50	μΑ
Input Current Low	Pin 9 Others	INL INL		- 0.6 50	mA μA
Input Voltage High	Pin 9	V _{IH}	2.0	_	Vdc
Input Voltage Low	Pin 9	V _{IL}	_	0.8	Vdc
Differential Input Voltage (1) Pins 3-6, 11-14 (1)		VDIFF	350	_	mV
Voltage Common Mode Pins 3–6, 11–14		V _{СМ}	2.8	5.0	Vdc
Output Voltage High IOH = 3.0 mA		Voн	2.7	_	Vdc
Output Voltage Low IOL = 20 mA		V _{OL}	_	0.5	Vdc
Short Circuit Current VOUT = 0 V		los	-60	- 150	mA
Output Disable Current His VOUT = 2.7 V	gh	lozh	_	50	μΑ
Output Disable Current Lo VOUT = 0.5 V	w	lozL	_	-50	μΑ


AC PARAMETERS ($C_L = 50 \text{ pF}$) ($V_{CC} = 5.0 \pm 5\%$) ($T_A = 0^{\circ}\text{C to } 75^{\circ}\text{C}$)


Propagation Delay Data	t _{pd}	1.5	5.0	ns
Output Disable Time	t _{pdLZ}	2.0 2.0	6.0 6.0	ns
Output Enable Time	^t pdZL ^t pdZH	2.0 2.0	8.0 8.0	ns


⁽¹⁾ Common mode input voltage to pins 3-4, 5-6, 11-12, 13-14 must be between the values of 2.8 V and 5.0 V. This common mode input voltage range includes the differential input swing

V and 5.0 V. This common mode input voltage range includes the differential input swing. (2) For single ended use, apply 3.75 V (VBB) to either input depending on output polarity required. Signal level range to other input is 3.3 V to 4.2 V.











Product Preview

QUAD TTL/NMOS TO MECL TRANSLATOR

The MC10H351 is a quad translator for interfacing data between a saturated logic section and the MECL section of digital systems when only a ± 5.0 Vdc power supply is available. The MC10H351 has TTL/NMOS compatible inputs and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the MECL low logic state ($\approx \pm 3.2$ V) and all inverting outputs to the MECL high logic state ($\approx \pm 4.1$ V).

The MC10H351 can also be used with the MC10H350 to transmit and receive TTL/NMOS information differentially via balanced twisted pair lines.

- Single +5.0 V Power Supply
- · All V_{CC} Pins Isolated On Chip
- Differentially Drive Balanced Lines
- tpd = 1.3 nsec Typical


MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply	Vcc	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V)	VI	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to + 150 - 55 to + 165	°C


ELECTRICAL CHARACTERISTICS ($V_{CC} = V_{CC1} = V_{CC2} = 5.0 \text{ V} \pm 5.0\%$)

	1100 1001 1002							
		()°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply	ECL	_	50	_	45	_	50	mA
Current	TTL	_	20	_	15	_	20	mA
Reverse Current Pins 7, 8, 12, 14 Pin 9	IR	=	25 100	=	20 80	_	25 100	μΑ
Forward Current Pins 7, 8, 12, 14 Pin 9	lF	_	-0.8 -3.2	_	-0.6 -2.4	_	-0.8 -3.2	mA
Input Breakdown Voltage	V _{(BR)in}	5.5		5.5	_	5.5	_	Vdc
Input Clamp Voltage (I _{in} = -18 mA)	VI		- 1.5	_	- 1.5		-1.5	Vdc
High Output Voltage	Voн	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
Low Output Voltage	V _{OL}	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
High Input Voltage	VIH	2.0	_	2.0		2.0	_	Vdc
Low Input Voltage	٧ _L	_	0.8		0.8		0.8	Vdc

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.







For PLCC pin assignment, see tables on page 1-31.

AC PARAMETERS

		()°	2	5°	7	5°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Propagation Delay (1)	t _{pd}	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Rise Time (20% to 80%)	t _r	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Fall Time (80% to 20%)	t _f	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Maximum Operating Frequency	f _{max}	150		150		150	_	MHz	

⁽¹⁾ Propagation delay is measured on this circuit from +1.5 volts on the input waveform to the 50% point on the output waveform.

NOTE: Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to V_{CC} — 2.0 Vdc.



Product Preview

QUAD CMOS TO MECL TRANSLATOR

The MC10H352 is a quad translator for interfacing data between a CMOS logic section and the MECL section of digital systems when only a ± 5.0 Vdc power supply is available. The MC10H352 has CMOS compatible inputs and MECL complementary openemitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the MECL low logic state ($\approx \pm 3.2$ V) and all inverting outputs to the MECL high logic state ($\approx \pm 4.1$ V).

The MC10H352 can also be used with the MC10H350 to transmit and receive CMOS information differentially via balanced twisted pair lines.

- Single +5.0 V Power Supply
- All Vcc Pins Isolated On Chip
- Differentially Drive Balanced Lines
- tpd = 1.3 nsec Typical


MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply	Vcc	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V)	VI	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C


ELECTRICAL CHARACTERISTICS (V_{CC} = V_{CC1} = V_{CC2} = 5.0 V ± 5.0%)

	• 662			,				
		()°	2	5°	7		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply	ECL	_	50	_	45	_	50	mA
Current	TTL	_	20	_	15	_	20	mA
Reverse Current	IR							μΑ
Pins 7, 8, 12, 14		-	25	_	20	_	25	i
Pin 9		_	100	_	80		100	
Forward Current	ΙF							mA
Pins 7, 8, 12, 14]		~ 0.8		-0.6		-0.8	
Pin 9		_	-3.2	_	-2.4		-3.2	
Input Breakdown Voltage	V _{(BR)in}	5.5	_	5.5	_	5.5	_	Vdc
Input Clamp Voltage (I _{in} = -18 mA)	VI		- 1.5		- 1.5	_	-1.5	Vdc
High Output Voltage	VOH	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
Low Output Voltage	V _{OL}	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
High Input Voltage	VIH	3.15	_	3.15		3.15	_	Vdc
Low Input Voltage	٧L	_	1.5	_	1.5	_	1.5	Vdc

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.







AC PARAMETERS

Characteristic		0°		25°		75°			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Propagation Delay (1)	t _{pd}	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Rise Time (20% to 80%)	tr	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Fall Time (80% to 20%)	tf	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Maximum Operating Frequency	f _{max}	150	-	150	_	150		MHz	

⁽¹⁾ Propagation delay is measured on this circuit from +1.5 volts on the input waveform to the 50% point on the output waveform.

NOTE: Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to V_{CC} — 2.0 Vdc.



TRIPLE-3 INPUT BUS DRIVER WITH ENABLE

The MC10H423 is a triple 3 Input Bus Driver with a common enable.

The MC10H423 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL}=-2.1$ Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter-followers of the MC10H423 are "turned off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25-ohm load terminated to -2.0 Vdc, the equivalent of a 50-ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10H423, higher impedance values may be used with this part. A typical 50 ohm bus is shown in Figure 1.

- Propagation Delay, 1.5 ns Typical
- Voltage Compensated
- Improved Noise Margin 150 mV (Over MECL 10K-Compatible Operating Voltage and Temperature Range)

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	٧ı	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	60	_	56	_	60	mA
Input Current High Pins 4,5,6,9,10,	linH							μΑ
11,12,13,14		l —	495		310	_	310	
Pin 7			765		475		475	
Input Current Low	linL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 2.1	- 2.03	- 2.1	-2.03	- 2.1	- 2.03	Vdc
High Input Voltage	VIH	-1.17	-0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pin 7 Only Exclude Pin 7	tpd	0.95 0.7	1.85 1.45	1.0 0.75	2.0 1.6	1.1 0.8	2.1 1.7	ns
Rise Time	t _r	0.55	2.0	0.55	2.1	0.6	2.2	ns
Fall Time	t _f	0.55	2.0	0.55	2.1	0.6	2.2	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specificaitons shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 25 ohm resistor to -2.0 volts.

MC10H423









FIGURE 1 — 50-OHM BUS DRIVER (25-OHM LOAD)





QUAD TTL-TO-ECL TRANSLATOR WITH AN ECL STROBE

The MC10H424 is a Quad TTL-to-ECL translator with an ECL strobe. Power supply requirements are ground, ± 5.0 volts, and ± 5.2 volts.


- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible


MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 5.0 V)	VEE	-8.0 to 0	Vdc
Power Supply ($V_{EE} = -5.2 \text{ V}$)	VCC	0 to +7.0	Vdc
Input Voltage (ECL)	VI	0 to VEE	Vdc
Input Voltage (TTL)	VI	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EF} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = 5.0 \text{ V} \pm 5.0\%$)

		0	۱۰	2	5°	75	°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Negative Power Supply Drain Current	ΙE	_	72	_	66	_	72	mAdc
Positive Power Supply	ІССН	_	16	_	16		18	mAdc
Drain Current	ICCL	_	25	_	25	_	25	mAdc
Reverse Current Pin 5,7,10,11	I _R	_	50	_	50	_	50	μAdc
Forward Current Pin 5,7,10,11	ΙF	_	-3.2	_	-3.2	_	-3.2	mAdc
Input HIGH Current Pin 6	linH	_	450	_	310	_	310	μAdc
Input LOW Current Pin 6	linL	0.5	_	0.5	_	0.3	_	μAdc
Input Breakdown Voltage	V _{(BR)in}	5.5	_	5.5	_	5.5	_	Vdc
Input Clamp Voltage	VI	_	-1.5	_	-1.5	_	-1.5	Vdc
High Output Voltage	Vон	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage Pin 5,7,10,11	VIH	2.0	_	2.0	_	+ 2.0	_	Vdc
Low Input Voltage Pin 5,7,10,11	VIL	_	0.8	_	0.8	_	0.8	Vdc
High Input Voltage Pin 6	V _{IH}	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage Pin 6	VIL	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc







AC PARAMETERS

Propagation Delay Data Strobe	t _{pd}		2.2 2.2					ns
Rise Time	t _r	0.5					-	ns
Fall Time	tf	0.5	2.0	0.5	2.0	0.5	2.2	ns

NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

APPLICATIONS INFORMATION

The MC10H424 has TTL-compatible inputs, an ECL strobe and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low-logic level, it forces all true outputs to a MECL low-logic state and all inverting

outputs to a MECL high-logic state.

An advantage of this device is that TTL-level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers.



MECL 10K

Selector Guide

Data Sheets

MECL 10K INTEGRATED CIRCUITS

MC10,100/10,200 Series -30 to 85°C

Function	Selection .	(−30° to	± 85°€\

Function	Device	Case
	Device	Case
NOR Gates		
Quad 2-Input Gate/Strobe	MC10100	620, 648, 775
Quad 2-Input Gate	MC10102	620, 648, 775
Triple 4-3-3 Input Gate	MC10106	620, 648, 775
Dual 3-Input 3-Output Gate	MC10111	620, 648, 775
Dual 3-Input 3-Output Gate	MC10211	620, 648, 775
OR Gates		
Quad 2-Input Gate	MC10103	620, 648, 775
Dual 3-Input 3-Output Gate	MC10110	620, 648, 775
Dual 3-Input 3-Output Gate	MC10210	620, 648, 775
AND Gates		
Quad 2-Input Gate	MC10104	620, 648, 775
Hex Gate	MC10197	620, 648, 775
Complex Gates	,	
Quad OR/NOR Gate	MC10101	620, 648, 775
Triple 2-3-2 Input OR/NOR Gate	MC10101	620, 648, 775
Dual 4-5 Input OR/NOR Gate	MC10109	620, 648, 775
Dual 3-Input 3-Output OR/NOR Gate	MC10103	620, 648, 775
Triple 2-Input Exclusive OR/NOR Gate	MC10107	620, 648, 775
Quad 2-Input Exclusive OR/NOR Gate	MC10113	620, 648, 775
Dual 2-Wide 2-3 Input OR-AND/OR-AND	MICTOTIS	020, 040, 773
INVERT	MC10117	620, 648, 775
Dual 2-Wide 3-Input OR-AND	MC10118	620, 648, 775
4-Wide 4-3-3-3 Input OR-AND	MC10119	620, 648, 775
4-Wide 3-Input OR-AND/OR-AND		020, 010, 770
INVERT	MC10121	620, 648, 775
Buffers/Inverters		Lasanian
Hex Buffer/Enable	MC10188	620, 648, 775
Hex Inverter/Enable	MC10189	620, 648, 775
Hex Inverter/Buffer	MC10195	620, 648, 775
Line Drivers/Line Receivers		020/010/110
	14010114	COO CAD 775
Triple Line Receiver	MC10114	620, 648, 775
Quad Line Receiver Triple Line Receiver	MC10115 MC10116	620, 648, 775
Quad Bus Receiver	MC10116 MC10129	620, 648, 775 620
Quad Bus Driver	MC10129 MC10192	620, 648, 775
Triple Line Receiver	MC10192 MC10216	620, 648, 775
Triple 4-3-3 Input Bus Driver	MC10216 MC10123	620, 648, 775
Dual Bus Driver	MC10123	620, 648, 775
Translators	141010120	020
		T
Quad TTL-MECL	MC10124	620, 648, 775
Quad MECL-TTL	MC10125	620, 648, 775
Triple MECL-MOS	MC10177	620
Quad MST to MECL Hex MECL-MST	MC10190	620, 648, 775
	MC10191	620, 648
Transceivers		
Bidirectional with Latch	MC10804	620
Bidirectional with Latch	MC10805	732

	T	T
Function	Device	Case
Flip-Flop/Latches		
Dual D Master Slave Flip-Flop	MC10131	620, 648, 775
Dual J-K Master Slave Flip-Flop	MC10135	620, 648, 775
Hex D Master Slave Flip-Flop	MC10176	620, 648, 775
Hex D Common Reset Flip-Flop	MC10186	620, 648, 775
Dual D Master Slave Flip-Flop	MC10231	620, 648, 775
Quad Latch	MC10133	620, 648, 775
Quint Latch	MC10175	620, 648, 775
Quad/Common Clock Latch	MC10168	620, 648, 775
Quad/Negative Clock Latch Dual Latch	MC10153 MC10130	620, 648, 775 620, 648, 775
	WICTOTSO	020, 040, 773
Encoders		1
8-Input Encoder	MC10165	620, 648, 775
Decoders		
Binary to 1-8 (Low)	MC10161	620, 648, 775
Binary to 1-8 (High)	MC10162	620, 648, 775
Dual Binary to 1-4 (Low)	MC10171	620, 648, 775
Dual Binary to 1-4 (High)	MC10172	620, 648, 775
Parity Generator/Checkers		
12-Bit Parity Generator-Checker	MC10160	620, 648, 775
9 + 2 Bit Parity	MC10170	620, 648, 775
Error Detector/Correction		
IBM Code	MC10163	620, 648
Motorola Code	MC10193	620, 648
Counters		
Hexadecimal	MC10136	620, 648, 775
Decade	MC10137	620, 648
Biquinary	MC10138	620, 648, 775
Binary Down Counter	MC10154	620, 648
Binary	MC10178	620, 648, 775
Arithmetic Functions		
5-Bit Magnitude Comparator	MC10166	620, 648, 775
Look Ahead Carry Block	MC10179	620, 648
Dual 2-Bit Adder/Subtractor	MC10180	620, 648
4-Bit Arithmetic Function Gen.	MC10181	623, 649
2-Bit Arithmetic Function Gen.	MC10182	620, 648
Shift Register	_	Т
4-Bit Universal	MC10141	620, 648, 775
Multivibrators		
Monostable Multivibrators	MC10198	620, 648, 775
Multiplexer		
Quad 2-Input/Noninverting	MC10158	620, 648, 775
Dual Multiplexer/Latch	MC10132	620, 648
Dual Multiplexer/Latch	MC10134	620, 648, 775
Quad 2-Input/Inverting	MC10159	620, 648, 775
8-Line	MC10164	620, 648, 775
Quad 2-Input/Latch	MC10173	620, 648, 775
Dual 4-1	MC10174	620, 648, 775



QUAD 2-INPUT NOR GATE WITH STROBE

The MC10100 is a quad NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates.


 $P_D = 25 \text{ mW typ/gate (No Load)}$

 $t_{pd} = 2.0 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES


QUAD 2-INPUT NOR GATE WITH STROBE



LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

·		TEST VOLTAGE VALUES											
		(Volts)											
@ Test Temperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

		·								+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	J
		Pin		o°c	<u>м</u>	C10100 +25°C	Test Limit		5°C			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:				
Characteristic	Symbol	Under Test	Min	Max	Min	Typ	Max	Min	Max	Unit	V _{IHmax}			VILAmax	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1 _E	8	_	29	_	21	26	_	29	mAdc	_	_	_	_	8	1,16
Input Current	linH	4* 9	=	390 750	_	_	245 470	=	245 470	μAdc μAdc	4* 9	_		-	8	1,16 1,16
	linL	4*	0.5	-	0.5	-	-	0.3	-	μAdc	-	4*	-	-	8	1,16
Logic "1" Output Voltage	Voн	2 14	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	_	_	_	-	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	2 14	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	4,5,9 9,10,11	_		_	8	1,16 1,16
Logic "1" Threshold Voltage	Voha	2 3 14 15	-1.080 -1.080 -1.080 -1.080	· _	-0.980 -0.980 -0.980 -0.980		- - -	-0.910 -0.910 -0.910 -0.910	_ _ _	Vdc	_ _ _	- - -	-	9 9 9	8	1,16
Logic "0" Threshold Voltage	VOLA	2 3 14 15	- - -	-1.655 -1.655 -1.655 -1.655	- - -		-1.630 -1.630 -1.630 -1.630	- - -	-1.595 -1.595 -1.595 -1.595	Vdc 	- - -	_ _ _ _	9 9 9	- - - -	8	1,16
Switching Times													Pulse In	Pulse Out	-3.2 V	+2.0 V
(50-ohm load) Propagation Delay	t ₄₊₂₋ t ₄₋₂₊	2 2	1.0 1.0	3.1 3.1	1.0 1.0	2.0	2.9 2.9	1.0 1.0	3.3 3.3	ns 	_	_ _	4	2	8	1,16
Rise Time (20% to 80%)	t ₂₊	2	1.1	3.6	1.1		3.3	1.1	3.7		-	-				
Fall Time (20% to 80%)	t2-	2	1.1	3.6	1.1	\	3.3	1.1	3.7		_	-	V		V	

^{*}Individually test each input applying VIH or VIL to input under test.



QUAD OR/NOR GATE


The MC10101 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12.

 $P_D = 25 \text{ mW typ/gate (No Load)}$

 $t_{pd} = 2.0 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ} (20\%-80\%)$


MECL 10K SERIES

QUAD OR/NOR GATE



DIP

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

PIN ASSIGNMENT V_{CC1} □ 1 ☐ VCC2 15 Dout Aout 2 Cout Bout 14 □ D_{in} Ain 🗆 13 Common 12 A_{out} Bout [11 ☐ C_{out} Bin 🗆 10 ☐ C_{in} ☐ D_{out} 9 VEE [

Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1,105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	ŀ
		Pin		-0-		4C10101 +25°C	Test Li		5°C		TES	T VOLTAGE A	PPLIED TO PIN	S LISTED BELO	w:	
Characteristic	Symbol	Under Test	Min	D ^O C Max	Min	Typ	Max	Hin +8	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1 _E	8	-	29	-	20	26	-	29	mAdc		-	-		8	1,16
Input Current	linH	4	-	425	-	-	265	_	265	μAdc	4		_		8	1,16
		12	_	850			535	-	535	μAdc	12			_	8	1,16
	linL	4	0.5	-	0.5	-		0.3	-	μAdc	_	4	-	-	8	1,16
		12	0.5		0.5	<u> </u>	-	0.3	-	μAdic	_	12		-	8	1,16
Logic "1"	Уон	5	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	12	-	-	-	8	1,16
Output Voltage		5	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810	-0.890 -0.890	-0.700 -0.700		4	-	-		1	
	l	2 2	-1.060	-0.890	-0.960	-	-0.810 -0.810	-0.890	-0.700	•	_	_	_	_	♦	•
Logic "0"	 	5	-1.890	-1.675	-1.850		+		-1.615						-	<u>'</u>
Output Voltage	VOL	5	-1.890	-1.675	-1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615	Vdc	_	_	-	_	8	1,16
Output Voltage		2	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615		12	_	_	-		
		2	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	*	4	_	_		♦	
Logic "1"	VOHA	5	-1.080		-0.980	_	_	-0.910	-	Vdc	_	_	12	t .	8	1,16
Threshold Voltage	1	. 5	-1.080	-	-0.980	-	_	-0.910	- 1	1	_	-	4		l i	1 71
		2	-1.080		-0.980	-	-	-0.910	-	1		_		12		
		2	-1.080	. –	-0.980	-		-0.910	-		-	_	-	4	▼	▼
Logic "0"	VOLA	5	-	-1.655	-	-	-1.630		-1.595	Vdc	-		-	12	8	1,16
Threshold Voltage		5	-	-1.655	-	-	-1.630	-	-1.595		-	-	-	4	1 1	1
	1	2	-	-1.655	-	-	-1.630	-	-1.595		_	-	12	-	1	
		2		-1.655			-1.630		-1.595		-		4	-		
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2-	2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	_	_	4	2	8	1,16
	t4-2+	2	11		1	1	1			1 1	-		1 1	2	l i	1
	t4+5+	5	L	1 1	↓			1 1	1		_	-		5		
	t4-5-	5	1	▼	, ₹		, ₹	▼	1			-		5		
Rise Time	t ₂₊	2	1,1	3.6	1.1		3.3	1,1	3,7		-	-		2		
(20 to 80%)	t5+	5					1				-	-	1 1 .	5		
Fall Time	t2-	2 -	1 1		↓	1					-	-	1 1	2	1 1	1 1
(20 to 80%)	t5_	5	1	▼	' '	■ ▼	, , , , , , , , , , , , , , , , , , ,	- ▼	7	₹	-		▼	5	▼	. .



QUAD 2-INPUT NOR GATE

The MC10102 is a quad 2-input NOR gate. The MC10102 provides one gate with OR/NOR outputs.


 $P_D = 25 \text{ mW typ/gate (No Load)}$

 $t_{pd} = 2.0 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

QUAD 2-INPUT NOR GATE




LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

	1	TEST	VOLTAGE VAL	.UES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin					2 Test Li				TES	T VOLTAGE A	PPLIED TO PIN	S LISTED BELO	w:	
	1	Under	-30	°c		+25°C		+8	5°C							(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	l _E	8	_	29	-	20	26	_	29	mAdc	-	-	-	-	8	1,16
Input Current	linH	12	-	425	-	-	265		265	μAdc	12		_	_	8	1,16
	linL	12	0.5	-	0.5	-	-	0.3	-	μAdc	_	12	-	-	8	1,16
Logic "1"	Voн	9	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	12	-	_	-	8	1,16
Output Voltage	i	9	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	1 1	13	-	-	-	1 1	1
	i	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700			-	-	-	1	1
	L	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700					_	T	V
Logic "0"	VOL	9	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	_	-	-	-	8	1,16
Output Voltage		9	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615			-	-			
	1	15 15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	•	12	-	_		۱ ♦	
	.		-1.890		-1.850	-	-1.650	-1.825	-1.615		13		_			
Logic "1"	VOHA	9	-1.080 -1.080	-	-0.980	-	_	-0.910	-	Vdc	-	-	12	-	8	1,16
Threshold Voltage		9 15	-1.080	_	-0.980 -0.980	_	-	-0.910 -0.910	_		_	_	13	12		l .
		15	-1.080		-0.980	_	_	-0.910	_	•	_	_		13		
Logic "0"	VOLA	9		-1.655	- 0.000		-1.630	-0.510	-1.595	Vdc	_	_		12	8	1.16
Threshold Voltage	VOLA	9	_	-1.655	_	_	-1.630	_	-1.595	ı de	_		_	13	ı	1,10
	1	15	l –	-1.655	_	-	-1.630	-	-1.595	1	_		12	-	1 1	1
		15	-	-1.655	-	-	-1.630	-	-1.595	•	_		13		▼	
Switching Times														-		
(50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t12+15-	15	1.0	3.1	1.0	2.0	2.9	1,0	3.3	ns	-	-	12	15	8	1,16
	t12-15+	15			1 1		1 1				-	-		15	1 1	1 1
	t12+9+	9	1 1	1	↓		1	1 1	1 1		-	-		9		
	t12-9-	9	7		. •		, ,	, ▼	•		-	-	1 1	9		
Rise Time	t15+	15	1,1	3.6	1.1		3.3	1,1	3,7		-	_	1	15		
(20 to 80%)	tg+	9						1 1			-	-	1 1	9		
Fall Time	t15-	15	↓		♦	↓				↓	-	-	1 1	15	↓	
(20 to 80%)	tg_	9	▼	٧ .	'	, ₹	l '	▼		•	-	-		9	▼	▼



QUAD 2-INPUT OR GATE

The MC10103 is a quad 2-input OR gate. The MC10103 provides one gate with OR/NOR outputs.


P_D = 25 mW typ/gate (No Load)

 $t_{pd} = 2.0 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

QUAD 2-INPUT OR GATE




LOGIC DIAGRAM



 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST VOLTAGE VALUES												
	(Volts)													
@ Test Temperature	VIHmax	V _{ILmin}	VIHAmin	VILAmax	VEE									
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2									
+85°C	-0.700	-1.825	-1.035	-1 440	-5.2									

	,									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			M	IC10103	Test Limit	s		,		TEST VOLTAGE APPLIED TO				
		Under	-30	o°C		+25°C		+8	5°C	Ì		PINS L	ISTED BE	LOW:		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	v_{ILmin}	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1 _E	8	-	29	-	21	26	-	29	mAdc	-	-	-		8	1,16
Input Current	linH	4.	-	390	-	-	245	-	245	μAdc	4.	-	-	-	8	1,16
	linL	4.	0.5	-	0.5	-	-	0.3	-	μAdc	-	4*	-	-	8	1,16
Logic "1" Output Voltage	Voн	2 9	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4,5	-	-	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	2 9	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_ 12,13	_	-	_	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2 9	-1.080 -1.080	_	-0.980 -0.980		_	-0.910 -0.910	-	Vdc Vdc	-	_	4,5 _	- 12,13	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	9	_	-1.655 -1.655			-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	_	-	_ 12,13	4,5 -	8 8	1,16 1,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t ₄₊₂₊ t ₁₂₊₉₋	2 9	1.0 1.0	3.1 3.1	1.0 1.0	2.0	2.9 2.9	1.0 1.0	3.3 3.3	ns	-	-	4 12	2 9	8	1,16
Rise Time (20% to 80%)	[†] 2+	2	1.1	3.6	1.1		3.3	1.1	3.7			~	4	2		
Fall Time (20% to 80%)	†2-	2	1.1	3.6	1.1	V	3.3	1.1	3.7		-		4	2		

^{*}Individually test each input applying VIH or VII, to input under test.



QUAD 2-INPUT AND GATE

The MC10104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available.


 $P_D = 35 \text{ mW typ/gate (No Load)}$

 $t_{pd} = 2.7 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES


QUAD 2-INPUT AND GATE



LOGIC DIAGRAM



 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$



Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

	TEST VOLTAGE VALUES											
			Volts									
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	~1.105	-1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2							

													1.000		-J.2	
					ľ	VC1010	4 Test L	imits			TEST VO	I TAGE APP	LIED TO PIN	S I ISTED BI	EOW:	
			-30	°C		+25°C		+85	5°C		1201 00	LIAGE AIT	LILD TOT III	S CISTED BE		· (Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	V _{IHA min}	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	. 8	-	39		-	35	_	39	mAdc	-	-	-		8	1,16
Input Current	l _{inH} *	12 13	_	425 350	-	-	265 220	-	265 220	μAdc μAdc	12,13 13	-			8 8	1,16 1,16
	linL	12	0.5	-	0.5	-	-	0.3	-	μAdc	-	12		-	8	1,16
Logic "1" Output Voltage	Voн	15 9	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	12,13	-	-		8	1,16 1,16
Logic "0" Output Voltage	V _{OL}	15 9	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	 12,13	-	_	-	8	1,16 1,16
Logic "1" Threshold Voltage	Vона	9 9 15 15	-1.090 -1.090 -1.090 -1.090	- - -	-0.980 -0.980 -0.980 -0.980	- - -	- - -	-0.910 -0.910 -0.910 -0.910	- - -	Vdc	 12 13	- - - -	- - 13 12	12 13	8	1,16
Lgoic "0" Threshold Voltage	VOLA	9 9 15 15	- - - -	-1.655 -1.655 -1.655 -1.655	-	- - -	-1.630 -1.630 -1.630 -1.630	-	-1.595 -1.595 -1.595 -1.595	Vdc	12 13 - -	- - -	13 12 	12 13	 	1,16
Switching Times* (50-ohm load) Propagation Delay	t12+15+ t12-15- t12+9- t12-9+ t13+15+ t13+9-	15 15 9 9 15	1.0	4.3	1.0	2.2 ↓ 2.7 2.7	4.0	1.0	4.2	ns	+1.11 V	- - - -	12	15 15 9 9	-3.2 V	+2.0 V
Rise Time (20 to 80%) Fall Time (20 to 80%)	^t 15+ t9+ ^t 15- t9_	15 9 15 9	1.5	3.7	1.5 	2.0	3.5	1.5	3.6			- - -		15 9 15 9		

^{*}Inputs 4, 7, 10, and 13 will behave similarly for ac and I_{inH} values. Inputs 5, 6, 11, and 12 will behave similarly for ac and I_{inH} values.



TRIPLE 2-3-2-INPUT OR/NOR GATE

The MC10105 is a triple 2-3-2 input OR/NOR gate.


P_D = 30 mW typ/gate (No Load)

 $t_{pd} = 2.0 \text{ ns typ}$


 t_{r} , $t_{f} = 2.0$ ns typ (20%–80%)

MECL 10K SERIES


TRIPLE 2-3-2-INPUT OR/NOR GATE



LOGIC DIAGRAM



 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
10500	0.700	1 005	1 02F	1 440	E 2

										T00 C	-0.700	-1.625	-1.035	-1.440	-5.2	
		Pin			^	AC10105	Test Li		0 -		TEST	VOLTAGE A	PPLIED TO PINS	LISTED BELOV	V:	
Characteristic	Symbol	Under Test	-30 Min	OC Max	Min	+25°C	Max	+85 Min	OC Max	Unit	V _{IH max}	V _{IL min}	V _{IHA min}	VILA max	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1 _E	8	-	23	-	17	21	_	23	mAdc	_	_	-		8	1,16
Input Current	linH	4		425	-		265	-	265	μAdc	4		_	-	8	1,16
	linL	4	0.5	-	0.5	-	-	0.3	_	μAdc	_	4	-	-	8	1,16
Logic "1" Output Voltage	Voн	3 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	_ 4		-	_	8	1,16 1,16
Logic ''0'' Output Voltage	VOL	3 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	4	_	_	_	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	3 2	-1.080 -1.080		-0.980 -0.980	-	_	-0.910 -0.910		Vdc Vdc	_	_	4	4	8	1,16 1,16
Logic ''0'' Threshold Voltage	VOLA	3 2		-1.655 -1.655	-	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	-	_	4 -	4	8	1,16 1,16
Switching Times (50-ohm load)		,											Pulse In	- Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t ₄₊₃₋ t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂₋	3 3 2 2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	 -	- - -	4	3 3 2 2	8	1,16
Rise Time (20 to 80%) Fall Time (20 to 80%)	t3+ t2+ t3_ t2_	3 2 3 2	1.1	3.6	1.1 	↓	3.3	1.1	3.7		-			3 2 3 2		



TRIPLE 4-3-3-INPUT NOR GATE

The MC10106 is a triple 4-3-3 input NOR gate.

P_D = 30 mW typ/gate (No Load)

 $t_{pd} = 2.0 \text{ ns typ}$

 t_{r} , $t_{f} = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

TRIPLE 4-3-3-INPUT NOR GATE




PLASTIC PACKAGE CASE 648





FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM



 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST V	OLTAGE VALU	JES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	V _{IHA min}	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin			N	/C1010	6 Test L	imits			TEST	VOLTAGE A	PPLIED TO PIN	S LISTED BEL	.OW:	1
		Under	-3i	O ^O C Max	Min	+25°C	Max	+85 Min	OC Max	Unit	.,		V	V	VEE	(V _{CC})
Characteristic	Symbol	Test	IVIII	iviax	IVIIN	Тур	iviax	IVIII	iviax	Unit	VIH max	VIL min	VIHA min	VILA max	VEE.	Gna
Power Supply Drain Current	1E	8	l	23		17	21	-	23	mAdc ·		-	-	_	8	1,16
Input Current	I _{in} H	4	T -	425	-	-	265	-	265	μAdc	4	-	-	_	8	1,16
	linL	4	0.5	-	0.5	_	-	0.3	-	μAdc	_	4	-	-	8	1,16
Logic "1" Output Voltage	Voн	3 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc	_	_			8 8	1,16 1,16
Logic "0" Output Voltage	VOL	3 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc	4 9	-	=	-	8	1,16 1,16
Logic "1" Threshold Voltage	Vона	3 2	-1.080 -1.080		-0.980 -0.980	-	-	-0.910 -0.910	-	Vdc	-	_	-	4 9	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	3 2	-	-1.655 -1.655	-	-	-1.630 -1.630	-	-1.595 -1.595	Vdc	-	_	4 9	_	8	1,16 1,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t ₄₊₃₋	3	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	-	-	4	3	8	1,16
	t4-3+		1.0	3.1	1.0		2.9	1.0	3.3		-	_				
Rise Time (20 to 80%)	t3+		1.1	3.6	1.1		3.3	1.1	3.7		-	-				
Fall Time (20 to 80%)	t3_	+	1.1	3.6	1.1		3.3	1.1	3.7	†	-	-	•	+	+	♦



TRIPLE 2-INPUT EXCLUSIVE "OR"/EXCLUSIVE "NOR"

The MC10107 is a triple-2 input exclusive OR/NOR gate.


P_D = 40 mW typ/gate (No Load)

 $t_{pd} = 2.8 \text{ ns typ}$


 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

MECL 101 SERIES

TRIPLE 2-INPUT EXCLUSIVE "OR"/EXCLUSIVE "NOR"




LOGIC DIAGRAM



 $3 = (4 \cdot \overline{5}) + (\overline{4} \cdot 5)$ $2 = (\overline{4} \cdot \overline{5}) + (4 \cdot 5)$

 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	~1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1,035	-1.440	-5.2

									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin		0°C		0107 Test		5°C		TEST	VOLTAGE A	PPLIED TO PIN	S LISTED BELOW	:	
Characteristic	Symbol	Under Test	Min	Max	Min	5°C Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1E	8	-	31	-	28	-	31	mAdc	5,7,15	_	_	_	8	1,16
Input Current	[‡] in H	4,9,14 5,7,15	_	425 350	_	265 220	-	265 220	μAdc μAdc	:	_	-	=	8	1,16 1,16
	lin L		0.5	-	0.5	-	0.3	-	μAdc	_		-	-	8	1,16
Logic "1" Output Voltage	∨он	2 2 3 3	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960	-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc	4,5 - 4 5	-		= =	8	1,16
Logic "0" Output Voltage	VOL	2 2 3 3	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850	-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc	4 5 4,5	- - - -	=	-	8	1,16
Logic "1" Threshold Voltage	Voha	2 2 3 3	-1.080 -1.080 -1.080 -1.080	=	-0.980 -0.980 -0.980 -0.980	=	-0.910 -0.910 -0.910 -0.910	=	Vdc	5 - - -	= =	4 4 5	4	8	1,16
Logic "0" Threshold Voltage	V _{OLA}	2 2 3 3	- - -	-1.655 -1.655 -1.655 -1.655	· =	-1.630 -1.630 -1.630 -1.630	-	-1.595 -1.595 -1.595 -1.595	Vdc	 - 5 		4 5 4	- - 4	8	1,16
Switching Times (50 \Omega Load)					Min T	ур Мах			Unit	+1.1 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t++ t+- t-+ t	Inputs 4, 9 or 14 to either Output	1.1	3.8	1.1 3	2.0 3.7	1.1	4.0	ns	5,7,15	- - - -	Input 4, 9, or 14	Corresponding Ex-OR/Ex-NOR Outputs	8	1,16
Rise Time	t++ t+- t-+ t	Inputs 5,7, or 15 to either Output	11	3.5		2.8		3.8		4,9,14	- - - -	Input 5, 7, or 15	Corresponding Ex-OR/Ex-NOR Outputs		
(20 to 80%) Fall Time (20 to 80%)	t-		1.1	3.5	111	2.5 3.5		3.8	↓	4,9,14	_	Any Input	Corresponding Ex-OR/Ex NOR Outputs		

^{*}Individually test each input applying V_{IH} or V_{IL} to input under test. **Any Output



DUAL 4-5-INPUT "OR/NOR" GATE

The MC10109 is a dual 4-5 input OR/NOR gate.


 $P_D = 30 \text{ mW typ/gate (No Load)}$

 $t_{pd} = 2.0 \text{ ns typ}$


 $t_{\rm r}$, $t_{\rm f} = 2.0 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

DUAL 4-5-INPUT "OR/NOR" GATE




LOGIC DIAGRAM



 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST	VOLTAGE VAL	UES	
			(Volts)	3,000	
@ Test					
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

											-0.700	-1.025	-1.055	-1.440	3.2	
		Pin				VIC1010	9 Test L				-	TEST VOLTAG	SE APPLIED TO	PINS BELOW:		1
		Under	-30	o°C		+25°C		+85	5°C			T			г	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	15	-	11	14	-	15	mAdc	_		-	-	8	1,16
Input Current	linH	4		425	-	-	265	-	265	μAdc	4	-		_	8	1,16
	linL	4	0.5	-	0.5		-	0.3		μAdc	_	4	-	_	8	1,16
High Output Voltage	VoH	2 3	-1.060 -1.060		-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4	_	=	_	8	1,16 1,16
Low Output Voltage	VOL	2 3		-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_ 4		-	_	8	1,16 1,16
High Threshold Voltage	VOHA	2 3	-1.080 -1.080		-0.980 -0.980	_	-	-0.910 -0.910	_	Vdc Vdc	-	-	4	4	8 8	1,16 1,16
Low Threshold Voltage	VOLA	2 3	-	-1.655 -1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	_	_	4	4 -	8 8	1,16 1,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2+ t4-2- t4+3- t4-3+	2 2 3	1.0	3.7	1.0	2.0	2.9	10	3.7	ns	* - - -		4	2 2 3 3	8	1,16
Rise Time (20 to 80%) Fall Time (20 to 80%)	t ₂₊ t ₃₊ t ₂₋ t ₃₋	2 3 2 3	1.1	4.0	1.1		3.3	1.1	1.0		- -	-		2 3 2 3		



DUAL 3-INPUT 3-OUTPUT "OR" GATE

The MC10110 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR" ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the MC10110 particularly useful in clock distribution applications where minimum clock skew is desired. Three $V_{\mbox{CC}}$ pins are provided and each one should be used.


P_D = 80 mW typ/gate (No Load)

t_{pd} = 2.4 ns typ (All Outputs Loaded)


 t_r , $t_f = 2.2 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

DUAL 3-INPUT 3-OUTPUT "OR" GATE




LOGIC DIAGRAM



 $V_{CC1} = Pin 1, 15$ $V_{CC2} = Pin 16$ $V_{EE} = Pin 8$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST \	OLTAGE VA	LUES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850.	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin				AC10110	Test Lim				TEST VO	OLTAGE AP	PLIED TO PIN	IS LISTED BEL	.ow:	
		Under		°C		+25°C			5°C		L					(V _{CC}
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1 _E	8		42		30	38		42	mAdc	_				8	1,15,1
Input Current	linH .	5,6,7		680			425		425	μAdc	•	-	_	_	8	1,15,1
	linL	5,6,7	0.5	-	0.5	-	-	. 0.3	-	μAdc	-		-	-	8	1,15,1
Logic "1"	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5		_	_	8	1,15,1
Output Voltage		3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	6	-	_	-	8	1,15,1
		4	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	7	_			8	1,15,1
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	_	-		_	8	1,15,1
Output Voltage	l	3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	j –	-		-	8	1,15,1
		4	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	_	_			8	1,15,1
Logic "1"	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-		5	-	8	1,15,1
Threshold Voltage	1	3	-1.080	-	-0.980	-	-	-0.910	i -	Vdc	-		6	-	8	1,15,1
		4	-1.080		-0.980			-0.910	-	Vdc			7	-	8	1,15,1
Logic "0"	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	5	8	1,15,1
Threshold Voltage	Į.	3	-	-1.655 -1.655	_	-	-1.630 -1.630	-	-1.595 -1.595	Vdc	-	-	-	6 7	8	1,15,1
		4		-1.000			-1.030		-1.595	, Vdc				 	8	1,15,1
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0
Propagation Delay	t5+2+	. 2	1.4	3.5	1.4	2.4	3.5	1.5	3.8	ns		_	5	2	8	1,15,1
	t5-2-	2	1	1		1 1	١,	1		1 1		-	1	2	l i	1
	t5+3+	3						1						3	1	
	t5-3-	3			1 1		1	1 1	1 1	1 1	-		1 1	3.	1 1	1 1
	t5+4+	4	↓		. ↓	1		1		1 1.	- '	_		4		
	t5-4-	1			٠,	٠,					_	_		4		1 1
Rise Time	t2+	2	1.0		1.1	2.2		1.2			-			2		
(20 to 80%)	t3+	3	1 1 :		1				.		-	_	1 1	3		
	t4+	1	1 .					1 1		1.1	-		1 1	4		
Fall Time	t2-	2									-	-		2		
(20 to 80%)	t3-	3	1				♦	↓		1	-	_	ا ا	3		
	ta_	1 4	1 7					: ₹	ı v		. –	. –	. 4	1 4		• ▼

^{*}Individually test each input using the pin connections shown.



DUAL 3-INPUT 3-OUTPUT "NOR" GATE

The MC10111 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the MC10111 particularly useful in clock distribution applications where minimum clock skew is desired. Three V_{CC} pins are provided and each one should be used.

P_D = 80 mW typ/gate (No Load)

t_{pd} = 2.4 ns typ (All Outputs Loaded)

 t_{r} , t_{f} = 2.2 ns typ (20%–80%)

MECL 10K SERIES

DUAL 3-INPUT 3-OUTPUT "NOR" GATE



L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX PLASTIC PACKAGE CASE 648






FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM



V_{CC1} = Pin 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST \	OLTAGE VA	LUES	
	ŀ		(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

Pin				MC10111 Test Limits -30°C +25°C +85°C						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
Symbol	Under	Min	Max	Min		Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	(V _{CC}) Gnd
le .	8	_	42			38	-	42	mAdc	-	-		-	8	1,15,16
linH	5,6,7	-	680	_	-	425	-	425	μAdc	•	_	_	-	8	1,15,1
lint	5,6,7	0.5	-	0.5	-	-	0.3	-	μAdc			-	-	8	1,15,1
VOH	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	_		-	8	1,15,1
	3		-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	-	-	-	8	1,15,1
	4	-1.060		-0.960			-0.890	-0.700	Vdc				_	8	1,15,16
VOL	2	-1.890		-1.850	-		-1.825	-1.615	Vdc	5	-	-	-	8	1,15,16
	3				-						-		-		1,15,10
	4	-1.890	-1.675			-1.650	-1.825	-1.615	Vdc	7	-			8	1,15,1
VOHA	2	-1.080	-			-	-0.910	-	Vdc	-	-	-	5	8	1,15,1
	3		-		-	-		-		-	-				1,15,1
	4	-1.080		-0.980			-0.910						7	8	1,15,1
VOLA		-		-	-		-			-	-	5	-	8	1,15,1
	3	-		-	-		-			-	-				1,15,10
	4		-1.000			-1.630		-1.595	Vdc			/		8	1,15,16
	-											Pulse In	Pulse Out	-3.2 V	+2.0 V
t5+2-	2	1.4	3.5	1.4	2.4	3.5	1.5	3.8	ns	_	_	5	2	8	1,15,16
t5-2+			ı		1	1	1	1	1	-	-		2	1	1
t5+3-	3									-	-		3		
	3									-	- 1		3		
	4	1								_	_		4		
	-	.7		7		,				_	_		4		
		1.0		1.1	2.2	3.5	1.2	3.8		-	-		2		
	3									- 1	-		3		
	7									_			4		
										-					
	4	🛊	•	†	♦	•		♦	•	_	_	•	3		
	IE InH InL VOH VOL VOLA t5+2- t5-2+	TE	Symbol Test Min Test Min Test Min Test Min Test Min Test Min Test Tes	Symbol Trest Min Max IE 8 - 42 42 1.06 1.0	Symbol Test Min Max Min IE 8 - 42 - - - - - - - - -	Symbol Trest Min Max Min Typ	Symbol Test Min Max Min Typ Max	Symbol Test Min Max Min Typ Max Min Is Rest Min Max Min Typ Max Min Rest Rest Min Max Min Typ Max Min Rest Rest Min Max Min Typ Max Min Rest Rest Min Max Min Typ Max Min Max Min Typ Max Min Min Max Min Typ Max Typ	Symbol Test Min Max Min Typ Max Min Max Max Min Typ Max Min Min Max Min Min Max Min Min Max Min Max Min Min	Symbol Test Min Max Min Typ Max Min Max Max Min List List S.6.7	Symbol Test Min Max Min Typ Max Min Max Unit VIH max	Symbol Test Min Max Min Typ Max Min Max Unit VIH max VIL min	Name	Symbol Test Min Max Min Typ Max Min Max Unit VIH max VIL min VIH min VILA max	Symbol Test Min Max Min Typ Max Min Max Unit VIH max VIL min VIH min VIL max VEE

^{*}Individually test each input using the pin connections shown.



QUAD EXCLUSIVE OR GATE

The MC10113 is a quad Exclusive OR gate, with an enable common to all four gates. The outputs may be wire-ORed together to perform a 4-bit comparison function (A=B). The enable is active low.


P_D = 175 mW typ/pkg (No Load)

 $t_{pd} = 2.5 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20% to 80%)

MECL 10K SERIES

QUAD EXCLUSIVE OR GATE








	TRUTH TABLE										
	N	Е	OUTPUT								
L	L	L	L								
L	н	L	н								
H	L	L	н								
H	Н	L	L								
φ	ф	Н	L								
φ =	D	on'	t Care								

 $\begin{array}{l} V_{CC1} = Pin~1 \\ V_{CC2} = Pin~16 \\ V_{EE} = Pin~8 \end{array}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

	TEST VOLTAGE VALUES													
@ Test			(Volts)											
Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE									
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2									
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2									

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	i
		Pin	MC10113 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					1
	1	Under	-30	°C		+25°C	:	+85	5°C		123. 40	- IAGE AIT	LIED TO THE	O EIOTED DE		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min		Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	46	-	T	42	_	46	mAdc	-	-	-	-	8	1,16
Input Current	lin H	4,7,10,13	-	425	-		265		265	μAdc	•	-	_	_	8	1,16
		5,6,11,12	-	350	-	-	220	-	220	μAdc		-	-	-	8	1,16
		9		870			545	_	545	μAdc	9		-		. 8	1,16
	lin L	•	0.5	_	0.5		_	0.3	-	μAdc	-	•	-	-	8	1,16
Logic "1"	Voн	2	-1.060	-0.890	-0.96	60 -	0.810	-0.890	-0.700	Vdc	4	_	_	-	8	1,16
Output Voltage		3	-1.060	-0.890	-0.96	60 -	0.810	-0.890	-0.700		7	-	-	-		1
	İ	14	-1.060	-0.890	-0.96	60 -	0.810	-0.890	-0.700	1 1	11	-	-	-		1 1
		15	-1.060	-0.890	-0.96	80 -	0.810	-0.890	-0.700	T	13		_	-	7	
Logic "O"	VOL	2	-1.890	-1.675	-1.85	50 -	1.650	-1.825	-1.615	Vdc	-	4	_	-	8	1,16
Output Voltage	"-	3	-1.890	-1.675	-1.85	50 -	1.650	-1.825	-1.615		-	7	_	_		1 1
		14	-1.890	-1.675	-1.85	50 -	1.650	-1.825	-1.615		-	11	-	-		i 1
		15	-1.890	-1.675	-1.85	50 -	1.650	-1.825	-1.615	V _		13	l		V	
Logic "1"	VOHA	2	-1.080	-	-0.98	30	_	-0.910	_	Vdc	_	_	4	_	8	1,16
Threshold Voltage		3	-1.080	- 1	-0.98	30	-	-0.910	-		_	-	6	-		i 1
		14	-1.080	_	-0.98		-	-0.910	-		-	-	10	-		i 1
	}	15	-1.080	-	-0.98	30	-	-0.910	-	V		_	12			, ▼
Logic "0"	VOLA	2	-	-1.655	_	Т-	1.630	_	-1.595	Vdc	-	-	-	5	8	1,16
Threshold Voltage		3	-	-1.655	-	- -	1.630	-	-1.595		-	-	_	7		1 1
	1	14	-	-1.655	-		1.630	-	-1.595	1	-		-	11	1	1 1
		15	-	-1.655	-	_ -	1.630	-	-1.595	V				13		
Switching Times (50 Ω Load)					Min	Тур	Max			Unit	+1.11 V	1	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2+	2	1.1	4.7	1.3	2.6	4.5	1.3	5.0	ns		-	4	2	8	1,16
	t4-2-	2	1.1	4.7	1.3	2.6	4.5	1.3	5.0		-	-	4	1 1		1 1
	t9+2-	2	1.3	5.2	1.5	3.4	5.0	1.5	5.5		4	-	9			i
	t9-2+	2	1.3	5.2	1.5	3.4	5.0	1.5	5.5		4	_	9			1
Rise Time	t ₂₊	`2	1.1	4.2	1.1	2.5	3.9	1.1	4.4		-	-	4			1 1
(20 to 80%)	1			1			1		l	1 1	l					ıl
Fall Time	t2-	2	1.1	4.2	1.1	2.5	3.9	1.1	4.4	7	_	-	4	▼		
(20 to 80%)	1						l				l			1		ı

^{*}Individually test each input applying VIH or VIL to input under test.



TRIPLE LINE RECEIVER

The MC10114 is a triple line receiver designed for use in sensing differential signals over long lines. An active current source and translated emitter follower inputs provide the line receiver with a common mode noise rejection limit of one volt in either the positive or the negative direction. This allows a large amount of common mode noise immunity for extra long lines.

Another feature of the MC10114 is that the OR outputs go to a logic low level whenever the inputs are left floating. The outputs are each capable of driving 50 ohm transmission lines.

This device is useful in high speed central processors, minicomputers, peripheral controllers, digital communication systems, testing and instrumentation systems. The MC10114 can also be used for MOS to MECL interfacing and it is ideal as a sense amplifier for MOS RAM's.

A VBB reference is provided which is useful in making the MC10114 a Schmitt trigger, allowing single-ended driving of the inputs, or other applications where a stable reference voltage is necessary. See MECL Design Handbook (HB205) pages 226 and 228.

 $P_D = 145 \text{ mW typ/pkg}$


tpd = 2.4 ns typ (Single Ended Input)

t_{pd} = 2.0 ns typ (Differential Input)


 t_r , $t_f = 2.1$ ns typ (20% to 80%)

MECL 10K SERIES

TRIPLE LINE RECEIVER




DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

*VBB to be used to supply bias to the MC10114 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor.

When the input pin with the bubble goes positive, its respective output pin with bubble goes positive.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

				TEST VO	LTAGE V	ALUES				
					(Volts)					
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	V _{ILA max}	VBB	VIHH*	VILH*	VIHL*	VILL*	VEE
-30°C	-0.890	-1.890	~1.205	-1.500	From	+0.110	-0.890	-1.890	-2.890	-5.2
+25°C	-0.810	-1.850	-1.105	-1,475	Pin	+0.190	-0.850	-1.810	-2.850	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	11	+0.300	-0.825	-1.700	-2.825	-5.2

											017.00	11020					0.020	1.700	2.020	0.2	1
	ì	Pin			MC10		st Limits			ĺ			TEST	VOLTAGE A	PPLIED 1	O PINS E	BELOW:				
Characteristic	S	Under	Min	0°C Max	Min	+25°C	Max	+8! Min	5°C Max		V _{IH max}	VIL min	V	VILA max	VBB	VIHH*	VILH.	VIHL*	VILL*	VEE	(V _{CC}) Gnd
	Symbol									Unit	VIH max			VILA max			TILH	THL	VILL		
Power Supply Drain Current	1E	8		39		28	35	-	39	mAdc		4,9,12		_	5,10,13	_	-			8	1,16
Input Current	linH	4	-	70	_	-	45	-	45	μAdc	4	9,12			5,10,13	-	-	-	-	8	1,16
	Ісво	4	-	1.5		-	1.0	-	1.0	μAdc	-	9,12	-	. –	5,10,13	-	-	-	-	8,4	1,16
Logic "1" Output Voltage	Voн	3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 9,12	9,12 4	_	_	5,10,13 5,10,13	_	_	1 1	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	9,12 4	4 9,12	_		5,10,13 5,10,13	_	_	-	1 1	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2 3	-1.080 -1.080	_	-0.980 -0.980	_	-	-0.910 -0.910	_	Vdc Vdc	9,12	9,12	4	4	5,10,13 5,10,13	-			-	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2 3	-	-1.655 -1.655	=	_	-1.630 -1.630	=	-1.595 -1.595	Vdc Vdc	9,12	9,12	_ 4	4 -	5,10,13 5,10,13	-	-	_	_	8	1,16 1,16
Reference Voltage	VBB	11	-1.420	-1.280	~1.350	-	-1.230	-1.295	-1.150	Vdc	-	-			5,10,13		-	_	_	8	1,16
Common Mode Rejection Test	Voн	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	_	-	=	=		4	5	5	4	8	1,16
	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	=	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_	_	_	-	_	4	- 5	5	4	8	1,16 1,16
Switching Times (50-ohm Load)			Min	Max	Min	Тур	Max	Min	Max				Pulse In	Pulse Out						-3.2 V	+2.0 V
Propagation Delay**	t4+2+ t4-2-	2 2 3	1.0	4.4	1.0	2.4	4.0	0.9	4.3	ns		_ _	4	2 2	5,10,13	-	-	-	-	8	1,16
	t4+3- t4-3+	3	₩	▼	▼ :	\ \	1	¥	▼		_	= -		3		-	- '	-	-		
Rise Time (20% to 80%)	t ₂₊ t ₃₊	3	1.5 †	8.8	1.5	2.1	3.5	1.5	3.7 †		-	-		2 3		-	-	_	_		
Fall Time (20% to 80%)	t2_ t3_	2 3	l	*	₩ .	₩	\ ₩	*	*	\	-	_		2 3	1	-	-	-	-	. ↓	↓

 $[*]V_{IHH}$ — Input logic "1" level shifted positive one volt for common mode rejection tests

VIHH — Input logic "0" level shifted positive one volt for common mode rejection tests VIHL — Input logic "0" level shifted negative one volt for common mode rejection tests VIHL — Input logic "1" level shifted negative one volt for common mode rejection tests VILL — Input logic "0" level shifted negative one volt for common mode rejection tests **Delay is 2.0 ns with differential input



QUAD LINE RECEIVER

The MC10115 is a quad differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (VBB) is made available at pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10115 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 9) to prevent upsetting the current source bias network.


 $P_D = 110 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.0 \text{ ns typ}$


 t_{r} , $t_{f} = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

QUAD LINE RECEIVER



LOGIC DIAGRAM




V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

*VBB to be used to supply bias to the MC10115 only and bypassed (when used) with 0.01 $\mu{\rm F}$ to 0.1 $\mu{\rm F}$ capacitor.

When the input pin with the bubble goes positive, the output goes negative.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

@ Test		-	TEST VOLTAG	E VALUES		
Temperature	V _{IH max}	VIL min	VIHA min	VILA max	V _{BB}	VEE
-30 _o C	-0.890	-1.890	-1.205	-1.500	From	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	9	-5.2

		Pin			MC10	115 Test	Limits				CCT VOLTA	OF ADDI LED T	O DING LICTE	D DEL 0111		1
		Under	-30	0°C	+25	5°C	+85	o°C		'	EST VULTA	JE APPLIED I	O PINS LISTE	D BELOW:		(vcc)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	V _{BB}	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	29	-	26	-	29	mAdc		4,7,10,13	_	-	5,6,11,12	8	1,16
Input Current	lin H	4	_	150	-	95		95	μAdc	4	7,10,13	_	-	5,6,11,12	8	1,16
	1CBO	4	-	1.5		1.0	_	1.0	μAdc	_	7,10,13	_		5,6,11,12	8,4	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	7,10,13	4	-	-	5,6,11,12	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	4	7,10,13	-	_	5,6,11,12	8	1,16
Logic "1" Threshold Voltage	V _{OHA}	2	-1.080	_	-0.980	-	-0.910	_	Vdc	-	7,10,13		4	5,6,11,12	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-1.630	-	-1.595	Vdc	-	7,10,13	4	_	5,6,11,12	8	1,16
Reference Voltage	V _{BB}	9	1.420	1.280	-1.350	-1.230	1.295	-1.150	Vdc		-	-	-	5,6,11,12	8	1,16
Switching Times (50 Ω Load)										Puls	eln	Pulse	Out		-3.2 V	+2.0 V
Propagation Delay	^t 4-2+ ^t 4+2-	2	1,0 1.0	3.1 3.1	1.0 1.0	2.9 2.9	1.0 1.0	3.3 3.3	ns 	4			2 	5,6,11,12	8	1,16
Rise Time (20% to 80%)	t ₂₊	2	1.1	3.6	1.1	3.3	1.1	3.7							11	
Fall Time (20% to 80%)	t2-	2	1.1	3.6	1.1	3.3	1.1	3.7	▼	1	7	'	7	•	♥	♥



TRIPLE LINE RECEIVER

The MC10116 is a triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (VBB) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10116 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 11) to prevent upsetting the current source bias network.

Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.


 $P_D = 85 \text{ mW typ/pkg (No Load)}$

 $t_{nd} = 2.0 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

TRIPLE LINE RECEIVER



LOGIC DIAGRAM




V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

*VBB to be used to supply bias to the MC10116 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor.

When the input pin with the bubble goes positive, its respective output pin with bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TE	ST VOLTAGE	VALUES		
			(Volts)			
@ Test						
Temperature	VIH max	V _{1L min}	VIHA min	VILA max	∨ _{BB}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	From	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2

										+85-€	-0.700	-1.625	-1.035	-1.440	, ,,	-5.2	ı
		Pin		MC10116 Test Limits								TEST MOLT	AGE APPLIED	TO DINC DE			
		Under	-3	0°C		+25°C		+8	5°C			TEST VOLIA	AGE APPLIEL	TOPINS BE	LOW:		(1)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VBB	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1E	8		23	-	17	21		23	mAdc	-	4,9,12	_	-	5,10,13	8	1,16
Input Current	linH	4		150	ı	-	95	-	95	μAdc	4	9,12	_		5,10,13	8	1,16
	СВО	4	-	1.5	_		1.0	-	1.0	μAdc		9,12			5,10,13	8,4	1,16
High Output Voltage	Voн	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_ _	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 9,12	9,12 4	-	_	5,10,13 5,10,13	8 8	1,16 1,16
Low Output Voltage	VOL	2 3	- 1.890 - 1.890	-1.675 -1.675	- 1.850 - 1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	9,12 4	4 9,12	_	_	5,10,13 5,10,13	8	1,16 1,16
High Threshold Voltage	V _{OHA}	2	-1.080 -1.080	-	-0.980 -0.980	-	_	-0.910 -0.910	-	Vdc Vdc	9,12	9,12	4	4	5,10,13 5,10,13	8	1,16 1,16
Low Threshold Voltage	VOLA	2		-1.655 -1.655	-	-	-1.630 -1.630		-1.595 -1.595	Vdc Vdc	9,12	9,12	4	4 ;	5,10,13 5,10,13	8 8	1,16 1,16
Reference Voltage	V _{BB}	11	-1.420	-1:280	-1.350	-	-1.230	-1.295	-1.150	Vdc	-	-	-	-	5,10,13	8	1,16
Switching Times (50 Ω Load)			Min	Max	Min	Тур	Max	Min	Max				Pulse In	Pulse Out		-3.2 V	+2.0 V
Propagation Delay	t4+2+ t4-2- t4+3- t4-3+	2 2 3 3	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns -	- - - -	- - -	4	2 2 3 3	5,10,13	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t ₂₊ t ₃₊ t ₂₋ t ₃₋	2 3 2 3	1.1	3.6	1.1		3.3	1,1	3.7		-	-		2 2 2 3			



DUAL 2-WIDE 2-3-INPUT "OR-AND/OR-AND-INVERT" GATE

The MC10117 is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates.


P_D = 100 mW typ/pkg (No Load)

 $t_{pd} = 2.3 \text{ ns typ}$


 $t_{\rm f}$, $t_{\rm f}$ = 2.2 ns typ (20%–80%)

MECL 10K SERIES

DUAL 2-WIDE 2-3-INPUT "OR-AND/OR-AND-INVERT" GATE








 $\begin{array}{l} V_{CC1} = Pin \ 1 \\ V_{CC2} = Pin \ 16 \\ V_{EE} = Pin \ 8 \end{array}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST \	OLTAGE VA	LUES	
			(Volts)		
@ Test Femperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										.00 0	0.700	-1.023	1.000	1.440	3.2	
		Pin				MC10	117 Test	Limits			TEST V	OL TAGE AD	PI IED TO PIN	IS LISTED BEL	OW	
		Under	-30	°C		+25°C		+8	5°C		1231 V	JETAGE AF	FEIED TO FIN	IS CISTED BEL	.011.	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	_	29	_	20	26	_	29	mAdc	-		-	_	8	1,16
Input Current	lin H*	6	_	425	_	-	265	-	265	μAdc	4	-	=	-	8	1,16
	1	9	-	560	-	-	350	-	350	μAdc	9	_	_	-	8	1,16
		4		390			245	_	245	μAdc		4			_ 8	1,16
	lin L	4	0.5	-	0.5	_	_	0.3	-	μAdc	_	9		_	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	890	-0.960	-	810	-0.890	700	Vdc	4,9	_	_	-	8	1,16
		3	-1.060	-0.780	-0.960	-	-0.700	-0.890	-0.590	Vdc	_	_		-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	- 1.825	-1.615	Vdc	- '	-	_	-	8	1,16
		3	-1.890	-1.675	-1.850		-1.650	- 1.825	-1.615	Vdc	4,9			-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	9	-	4	_	8	1,16
		3	-1.080	-	-0.980	_		-0.910		Vdc		_	_	4	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	_	-1.630	-	-1.595	Vdc	_	-	_	4	8	1,16
		3		-1.655	-		-1.630	-	-1.595	Vdc	9	_	4	- 1	, 8 .	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	9	-	4	2	8	1,16
	t4-2-	2				1 1	1 1			1	1 1	- 1	1	2		1
	t4+3-	3				1		1				_		3		
	[†] 4-3+	3		. ▼		•		,				_				
Rise Time	t ₂₊	2	0.9	4.1	1.1	2.2	4.0	1.1	4.6			_		2		
(20 to 80%)	t3+	3							1 1			_		3		
Fall Time	t2-	2		↓	↓	↓			1		I ↓	_	1 1	2		↓
(20 to 80%)	t3-	3	•	4		•	•	1		•	l '	_	, ,	3	▼	V

^{*} Inputs 4, 5, 12 and 13 Have Same I_{in H} Limit Inputs 6, 7, 10 and 11 Have Same I_{in H} Limit



DUAL 2-WIDE 3-INPUT "OR-AND" GATE

The MC10118 is a basic logic building block providing the OR/AND function, useful in data control and digital multiplexing applications.


 $P_D = 100 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.3 \text{ ns typ}$


 t_{r} , t_{f} = 2.5 ns typ (20%–80%)

MECL 10K SERIES

DUAL 2-WIDE 3-INPUT "OR-AND" GATE








 $\begin{array}{l} V_{CC1} = Pin~1 \\ V_{CC2} = Pin~16 \\ V_{EE} = Pin~8 \end{array}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST	OLTAGE VAL	.UES	
			(Volts)		
@ Test Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin			М	C10118	Test Lin	nits			TEST \	OLTAGE AP	PLIED TO PIN	S LISTED BELO	OW:	
•		Under	-30	°C		+25°C		+85	oc				Γ	Γ		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8		29	-	20	26		29	mAdc	-	-	-	-	8	1,16
Input Current	lin H*	6	_	425	_	_	265	_	265	μAdc	6	_	_	-	8	1,16
		12	-	390	-	-	245	-	245		7	-	-	-		1
		9		560			350		350		9				<u> </u>	<u> </u>
	lin L	6	0.5	-	0.5	-	-	0.3	-	μAdc	-	6	-	-	8	1,16
	ĺ	7	1 L	- 1	1	-	-	l F	-	1	-	7		-	1	1 1
		9	\ \				_	Į.	-	T	-	9		_	7	T
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3,9	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	- 1.850	-	-1.650	- 1.825	-1.615	Vdc	_	_	_	-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980		_	-0.910	_	Vdc	9	-	3	_	8	1,16
Logic "0" Threshold Voltage	VOLA.	2	-	-1.655	-	-	-1.630		-1.595	Vdc	-	1	_	3	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t6 + 2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	3	_	6	2	8	1,16
	t6 - 2-	1	1.4	3.9	1.4	2.3	3.4	1.4	3.8	1	1 1	-			1 1	1 1
Rise Time (20 to 80%)	t+		0.8	4.1	1.5	2.5	4.0	1.5	4.6		1	-				
Fall Time (20 to 80%)	t-		0.8	4.1	1.5	2.5	4.0	1.5	4.6	•	▼	-	٧	▼		

^{*} Inputs 3, 4, 5, 12, 13 and 14 Have Same I_{in H} Limit Inputs 6, 7, 10 and 11 have same I_{in H} Limit



4-WIDE 4-3-3-3-INPUT "OR-AND" GATE

The MC10119 is a 4-Wide 4-3-3-3-Input OR/AND gate with one input from two gates common to pin 10.


 $P_D = 100 \text{ mW typ/pkg (No Load)}$

 $t_{nd} = 2.3 \text{ ns typ}$

 t_r , $t_f = 2.5$ ns typ (20%–80%)


MECL 10K SERIES

4-WIDE 4-3-3-3-INPUT "OR-AND" GATE



DIP PIN ASSIGNMENT





VCC1 16 VCC2 A_{out} 15 A4in A1in 🖂 3 14 🗖 A4in A1in 🗖 13 A4in A1in 🗆 12 🗖 A3_{in} ☐ A3_{in} A1in 🗀 A2in 🔲 10 🔲 A2_{in}, A3_{in} A2in VEE [

Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST	/OLTAGE VAL	.UES	
@ Test Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

											-0.700	-1.025	-1.000	-1.440	-5.2	1
		Pin			M	C10119		nits			TEST	OLTAGE AP	PLIED TO PIN	S LISTED BEL	ow:	
]	Under	-30	o°C		+25°C		+85	5°C							(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	[†] E	8	-	29	_	20	26	_	29	mAdc	_			-	8	1,16
Input Current	I _{in H} *	3	-	390	-	-	245	_	245	μAdc	7	-	-	-	8	1,16
		10		495	-	-	310	_	310		10	_	_	-	*	*
	lin L	7	0.5	-	0.5	-	-	0.3	-	μAdc	- 1	7	-	-	8	1,16
Logic "1" Output Voltage	VOH	2	- 1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3,10,15	-	-	-	8	1,16
Logic "0" Output Voltage	·V _{OL}	2	-1.890	-1.675	-1.850	-	-1.650	- 1.825	-1.615	Vdc	_	_		_	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	-		-0.910	-	Vdc	10,15	_	3		8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	_	-	-1.630	-	- 1.595	Vdc		_	_	3	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t3+2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	10,13	_	3	2	8	1,16
	t3-2-	l I	1.4	3.9	1.4	2.3	3.4	1.4	3.8	1	1	-	1	1	1	
Rise Time (20 to 80%)	t+		0.8	4.1	1.5	2.5	4.0	1.5	4.6	-		-				
Fall Time (20 to 80%)	t-	♥	0.8	4.1	1.5	2.5	4.0	1.5	4.6	\ \	♥		\ \	▼	♥	[♥

^{*}Inputs 3,4,5,6,7,9,11,12,13,14,15 Have Same I_{in H} Limit



4-WIDE "OR-AND/OR-AND-INVERT" GATE

The MC10121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-INVERT function, useful in data control and digital multiplexing applications.


 $P_D = 100 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.3 \text{ ns typ}$


 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

4-WIDE "OR-AND/OR-AND-INVERT" GATE








 $\begin{array}{l} V_{CC1} = Pin \ 1 \\ V_{CC2} = Pin \ 16 \\ V_{EE} = Pin \ 8 \end{array}$

DIP PIN ASSIGNMENT

CASE 775



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST \	OLTAGE VA	LUES	
			(Volts)		
@ Test Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										.03 C	-0.700	1 -1.025	-1.035	-1.440	1 -0.2	
		Pin				MC10	121 Test Lii	nits			TEST V	OLTACE ADI	DI IED TO DIA	IS LISTED BEL	OW.	
		Under	-30	oc_		+25°C		+85	o ^c		1231 00	JETAGE AFT	LIED TO FIN	IS CISTED BEL	.Ovv.	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	29		20	26	-	29	mAdc	I -	-	-	-	8	1,16
Input Current	lin H	7	-	390	_		245		245	μAdc	7	_	_	-	8	1,16
	1	9 10	-	390 495	_	_	245 310	_	245 310	+	9		_		+	+
	lin L	7	0.5	-	0.5		-	0.3	-	μAdc	-	7	-	_	8	1,16
		9	1 1	-	1	-	-	1	-	1 1	-	9	-	-	1	1
		10	· ·							· •		10				
Logic "1" Output Voltage	Voн	3 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	V dc V dc	4,10,13	_	-	_	8	1,16 1,16
Logic "0" Output Voltage	VOL	3 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	V dc V dc	4,10,13		_	_	8	1,16 1,16
Logic "1"	VOHA	3	-1.080		-0.980	_	-	-0.910	-	Vdc	-	_		4	8	1.16
Threshold Voltage	0,1,4	2	-1.080	-	-0.980	-		-0.910		Vdc	10,13		4	-	8	1,16
Logic "0" Threshold Voltage	VOLA	3 2	_	-1.655 -1.655	= '	-	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	10,13	-	4	4	8	1,16 1,16
Switching Times (50 \\ Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+3-	.3	1.4	3.6	1.4	2.3	3.4	1.4	3.5	ns	10,13	_	4	3	8	1,16
	t4-3+ t4+2+ t4-2-	3 2 2	‡	↓	↓	1	\	1	‡					3 2 2		
Rise Time (20 to 80%)	t3+ t2+	3 2	0.9	4.1	1.1	2,5	4.0	1.1 	4.6			-		3 2		
Fall Time (20 to 80%)	t3- t2-	3 2	₩	\ \	\	\ \	₩	\ \	♦	+	♦	-	+	3 2	\	•

^{*}This is advance information and specifications are subject to change without notice.



TRIPLE 4-3-3 INPUT BUS DRIVER

The MC10123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL}=-2.1\,\text{Vdc}$ so that the bus may be terminated to $-2.0\,\text{Vdc}$. The gate output, when low, appears as a high impedance to the bus, because the output emitter-followers of the MC10123 are "turned-off." This eliminates discontinuities in the characteristic impedance of the bus.


The V_{OH} level is specified when driving a 25-ohm load terminated to -2.0 Vdc, the equivalent of a 50-ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10123, higher impedance values may be used with this part. A typical 50-ohm bus is shown in Figure 1.

 $P_D = 310 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 3.0 \text{ ns typ}$


 t_r , $t_f = 2.5$ ns typ (20%–80%)


LOGIC DIAGRAM 4 5 6 7 9 10 12 13 14 VCC1 = Pin 1 VCC2 = Pin 16 VEE = Pin 8



MECL 10K SERIES

TRIPLE 4-3-3 INPUT BUS DRIVER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 25-ohm resistor to -2.1 volts. Test procedures are shown for only one input an one output. The other inputs and outputs are tested in the same manner.

		TEST V	OLTAGE VALU	JES	
			(Volts)		
@ Test		1	1		
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
70E0C	0.700	1.025	1.005	1.440	

		Pin			1	VC1012	3 Test L	imits			TEST	VOLTAGE A	PPLIED TO PIN	IS LISTED BEL	ow:	
		Under	-30	o°C		+25°C	-	+85	°C		l					(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	82	-	71	75	-	82	mAdc	4,5,6,7,9,10 11,12,13,14	-	-	. –	8	1,16
Input Current	linH	4	-	350	-	-	220	-	220	μAdc	4	-	-	_	8	1,16
	linL	4		-	0.5	_	_	-		μAdc	_	4			8	1,16
Logic "1" Output Voltage	Voн	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	_	-		_	8	1,16
Logic ''0'' Output Voltage	VOL	3	-2.1	-2.030	-2.1	-	-2.030	- 2.1	-2.030	Vdc	4,5,6,7,9,12	-	-		8	1,16
Logic "1" Threshold Voltage	Vона	3	-1.080	-	-0.980	-	-	-0.910	-	Vdc	_	-	-	4,5,6,7	8	1,16
Logic "0" Threshold Voltage	VOLA	3	-	-2.010	-	-	-2.010	-	-2.010	Vdc	9,12	-	4,5,6,7	_	8	1,16
Switching Times (25-ohm load)												,	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+3-	3	1.2	4.6	1.2	3.0	4.4	1.2	4.8	ns		-	4	3	8	1,16
	t ₄₋₃₊	1 1	1.2	4.6	1.2	3.0	4.4	1.2	4.8			. –	1			'
Rise Time (20 to 80%)	t ₃₊		1.0	3.7	1.0	2.5	3.5	1.0	3.9		_	-				
Fall Time (20 to 80%)	t3_	*	1.0	3.7	1.0	2.5	3.5	1.0	3.9	*	_	· –	*	. 🕈	*	†



QUAD TTL TO MECL TRANSLATOR

The MC10124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The MC10124 has TTL compatible inputs, and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a MECL low logic state and all inverting outputs to a MECL high logic state.

Power supply requirements are ground, +5.0 Volts, and -5.2 Volts. Propagation delay of the MC10124 is typically 3.5 ns. The dc levels are standard or Schottky TTL in, MECL 10,000 out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by the MC10115 or MC10116 differential line receivers. The MC10124 is useful in computers, instrumentation, peripheral controllers, test equipment, and digital communications systems.


 $P_D = 380 \text{ mW typ/pkg (No Load)}$

 t_{pd} = 3.5 ns typ (+ 1.5 Vdc in to 50% out)


 t_r , t_f = 2.5 ns typ (20%–80%)

MECL 10K SERIES

QUAD TTL TO MECL TRANSLATOR




LOGIC DIAGRAM



 $\begin{array}{rcl} & \text{Gnd} & = & \text{Pin 16} \\ \text{V}_{CC} \; (+5.0 \; \text{Vdc}) \; = \; & \text{Pin 9} \\ \text{V}_{EE} \; (-5.2 \; \text{Vdc}) \; = \; & \text{Pin 8} \\ \end{array}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one translator. The other translators are tested in the same manner.

			TE	ST VOLTA	GE/CURRE	NT VALL	ES			
				١	/olts					nA
@ Test Temperature	VIH	VIL max	V _{IHA} ,	VILA'	VF	V _R	vcc	VEE	4	1 _{in}
- 30°C	+4.0	+0.40	+2.00	+1.10	+0.40	+2.40	+5.00	-5.2	-10	+1.0
+25°C	+4.0	+0.40	+1.80	+1.10	+0.40	+2.40	+5.00	-5.2	-10	+1.0
+85°C	+4.0	+0.40	+1.80	+0.90	+0.40	+2.40	+5.00	-5.2	-10	+1.0

									+	85°C	+4.0	+0.40	+1.80	+0.90	+0.40	+2.40	+5.00	-5.2	-10	+1.0	
		Pin			MC	10124 Te	st Limits					TE	ST VOLTAG	E/CURRE	UT ADDI IED	TO DIN	C LICTED D	ELOW.			
		Under		°C		+25°C		+8!		1	ļ										
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH	V _{IL max}	V _{IHA}	VILA'	VF	VR	Vcc	VEE	11	lin	Gnd
Negative Power Supply Drain Current	¹E	8	-	72		-	-66	-	72	mAdc	-	-	-	-	-	-	9	8	-	-	16
Positive Power Supply Drain Current	Іссн	9	-	16	-	-	16	-	18	mAdc	5,6,7,10,11	-	-	-	-	-	9	8	-	-	16
	CCL	9	-	25		-	25	-	25	mAdc	-	-		-	-	-	9	8	_	-	5,6,7,10,11,16
Reverse Current	I _R	6 7		200 50	_	-	200 50	_	200 50	μAdc μAdc	_	_		-	5,7,10,11 6	6 7	9	8	-	_	16 16
Forward Current	ΙF	6 7	-	- 12.8 - 3.2	=	-	-12.8 -3.2	-	- 12.8 - 3.2	mAdc mAdc	5,7,10,11 6		_	-	6 7	=	9	8	_	-	16 16
Input Breakdown Voltage	BVin	6 7	5.5 5.5	-	5.5 5.5	Ξ	1 =	5.5 5.5	=	Vdc Vdc	-	_	-	=		_	9 9	8 .	_	6 7	5,7,10,11,16 6,16
Clamp Input Voltage	V _I	6 7	=	- 1.5 - 1.5	-	=	-1.5 -1.5	-	- 1.5 - 1.5	Vdc Vdc	-	_	=	=	_	Î	9	8	6 7	-	16 16
High Output Voltage	Voн	1 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	6,7	6,7	_	-	-	-	9	8	1-	-	16 16
Low Output Voltage	VOL	1 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	~1.615 ~1.615	Vdc Vdc	6,7	6,7 -	_	_	-	-	9	8	-	_	16 16
High Threshold Voltage	VOHA	1 3	-1.080 -1.080	_	-0.980 -0.980	-	_	-0.910 -0.910		Vdc Vdc	6 6		7	7	-	-	9	8	_	-	16 16
Low Threshold Voltage	VOLA	1 3	-	-1.655 -1.655	-	-	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	6 6	-	7	7		-	9	8	_		16 16
Switching Time (50- \Omega load)											+6.0 Vdc	Pulse In	Pulse Out				+7.0 Vdc	-3.2 Vdc			+2.0 Vdc
Propagation Delay (+3.5 Vdc to 50%)①	t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+	1 V 3 3	1.5 1.0 1.5 1.0 1.5 1.0	6.8 6.0 6.8 6.0 6.8 6.0	1.0	3.5	6.0	1.0 1.5 1.0 1.5 1.0 1.5	6.0 6.8 6.0 6.8 6.0 6.8	ns	7 7 6	6 6 7	3 3				9	8	-		16
Rise Time (20% to 80%)	t ₁₊	1	1.0	4.2	1.1	2.5	3.9	1.1	4.3				1	-	-	-			-	-	
Fall Time (80% to 20%)	ŧ ₁ .	1	₩	♦	1.1	2.5	3.9	♦	₩	▼	▼	♥	1	-	-	-	\ \	♥ '	-	-	₩

① See switching time test circuit. Propagation delay for this circuit is specified from +1.5 Vdc in to the 50% point on the output waveform. The +3.5 Vdc is shown here because all logic and supply levels are shifted 2 volts positive.)

SWITCHING TIME TEST CIRCUIT



NOTE: All power supply and logic levels are shown shifted 2 volts positive.



QUAD MECL TO TTL TRANSLATOR

The MC10125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The VBB reference voltage is available on pin 1 for use in single-ended input biasing. The outputs of the MC10125 go to a low logic level whenever the inputs are left floating.

Power supply requirements are ground, +5.0 Volts and -5.2 Volts. Propagation delay of the MC10125 is typically 4.5 ns. The MC10125 has fanout of 10 TTL loads. The dc levels are MECL 10,000 in and Schottky TTL, or TTL out. This device has an input common mode noise rejection of \pm 1.0 Volt.

An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL logic from the noisy TTL environment. This device is useful in computers, instrumentation, peripheral controllers, test equipment and digital communications systems.

 P_D = 380 mW typ/pkg (No Load)

 t_{pd} = 4.5 ns typ (50% to + 1.5 Vdc out)

 t_r , t_f = 2.5 ns typ (1.0 V to 2.0 V)

MECL 10K SERIES

QUAD MECL TO TTL TRANSLATOR



L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX
PLASTIC PACKAGE
CASE 648





FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM




 $\begin{array}{rcl} & Gnd & = & Pin \ 16 \\ V_{CC} \ (+5.0 \ Vdc) & = & Pin \ 9 \\ V_{EE} \ (-5.2 \ Vdc) & = & Pin \ 8 \\ \end{array}$

*VBB to be used to supply bias to the MC10125 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor.

When the input pin with the bubble goes positive the output goes negative.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one translator. The other translators are tested in the same manner.

	L			TEST	VOLTA	GE VA	LUES				
					(Vo	its)					
@ Test emperature	V _{IH max}	VIL min	VIHAmin	VILAmax	VIHH	VILH	VIHL	VILL	VBB	vcc	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	+0.110	-0.890	-1.890	-2890	From	+5.0	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	+0.190	-0.850	-1.810	-2.850	Pin	+5.0	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	+0.300	-0.825	-1.700	-2.825	1	+5.0	-5.2

										100 C	-0.700	1.020	-1.050	-1.440				-2.020		73.0	-5.2		
		Pin			MC1		est Limits	,					TEST V	OLTAGE A	PPLIE	то РІ	NS LIS	TED BE	LOW:				
	1	Under	-30	°C		+25°C		+8	5°C					Г							т		Output
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHAmin	VILA max	VIHH	VILH	VIHL	VILL	V _{BB}	Vcc	VEE	Gnd	Condition
Negative Power Supply Drain Current	1E	8	-	-44	-	-	-40	-	-44	mAdc	-	-	-		-	-	-	-	3,7,11,15	9	8	16	-
Positive Power Supply	Iссн	9	-	52	-	-	52		52	mAdc	2,6,10,14	-	-	-	-	-	-	-	3,7,11,15	9	8	16	-
Drain Current	ICCL	9	-	39		-	39	-	39	mAdc	-	2,6,10,14	_	-	_	-	-	-	3,7,11,15	9	8	16	-
Input Current	I _{in} H ①	2	-	180	-	_	115	-	115	μAdc	2,6,10,14	-	-	-	-	-	-	-	3,7,11,15	9	8	16	-
Input Leakage Current	Ісво	2	-	1.5		_	1.0	-	1.0	μAdc	_	-	-	-	-	-	-	-	3,7,11,15	9	2,6,8,10,14	16	
High Output Voltage	V _{OH}	4	2.5	-	2.5	-		2.5	-	Vdc	-	2,6,10,14	-	-	-	-	-	-	3,7,11,15	9	8	16	-2.0 mA
Low Output Voltage	VOL	4		0.5	-	-	0.5		0.5	Vdc	2,6,10,14	-	-	-	-	~	-	-	3,7,11,15	9	8	-16	20 mA
High Threshold Voltage	VOHA	4	2.5	-	2.5	-	-	2.5	-	Vdc	-	6,10,14	-	2	~	-	-	-	3,7,11,15	9	- 8	16	-2.0 mA
Low Threshold Voltage	VOLA	4	_	0.5	-	_	0.5	_	0.5	Vdc	6,10,14	-	2	-	-	-	-	-	3,7,11,15	9	8	16	20 mA
Indeterminate Input Protection Tests	V _{OLS1}	4	_	0.5	-	-	0.5	-	0.5	Vdc		-	_		-	-	-	-	-	9	2,3,6,7,8,	16	20 mA
	V _{OLS2}	4	-	0.5	-	-	0.5	-	0.5	Vdc	-		-	-	-	-	-	-	-	9	8	16	20 mA
Short-Circuit Current	los	4	40	100	40	-	100	40	100	mA	_	2,6,10,14	-	-	T -	- 1	_		3,7,11,15	9	8	4,16	-
Reference Voltage	VBB	1	-1.420	-1.28	-1.350	-	-1.230	-1.295	-1.150	Vdc		2,6,10,14	-	-		-	-	-	3,7,11,15	-	_	-	-
Common Mode	VOH	4	2.5	-	2.5	-	-	2.5		Vdc	_	-	-	-	3	2	-	_	_	9	8	16	-2.0 mA
Rejection Tests		- 4	2.5		2.5	-	-	2.5					-	-		-	3	2	-	9	8	16	-2.0 mA
	VOL	4	-	0.5	-		0.5	-	0.5	Vdc	-	_			2	3	-	-	-	9	8	16	20 mA
	L	4	-	0.5	-	_	0.5		0.5		L_=_	-	-		-	-	2	3	-	9	8	16	20 mA
Switching Times	1								l		Pulse In	Pulse Out	C _L (pF)	ĺ							1		
Propagation Delay (50% to +1.5 Vdc)	t6+5- t6-5+ t2+4- t2-4+	5 5 4	1.0	6.0	1.0	4.5	6.0	1.0	6.0	ns	6 6 2	5 5 4	25	=	-	-	4	=	3,7,11,15	9	8	16	
Rise Time (+1.0 Vdc to 2.0 Vdc) Fall Time (+1.0 Vdc to 2.0 Vdc)	t4+ t4-		-	3.3 3.3	-	_	3.3 3.3	-	3.3					-	-	- '	-	-					-

① Individually test each input, apply VIH max to pin under test.

SWITCHING TIME TEST CIRCUIT





BUS DRIVER

The MC10128 is designed to provide outputs which are compatible with IBM-type bus levels; or, if desired, it will drive TTL type loads and/or provide TTL three-state outputs. The inputs accept MECL 10,000 levels. The MC10128 output levels can be accepted by the MC10129 Bus Receiver.

The operating mode IBM or TTL is selected by tying the external control pins to ground or leaving them open. Leaving a control pin open selects the TTL mode, and tying a control pin to ground selects the IBM mode.

The TTL mode will drive a 25-ohm load, terminated to +1.5 Vdc or a 50-ohm load, terminated to ground. The device has totem-pole type outputs, but it also has a disable input for three-state logic operation when the circuit is used in the TTL mode. When in the high state the disable input causes the output to exhibit a high impedance state when it would normally be a positive logic "1" state. When the strobe is in the high state it inhibits the output data in the low state.


Latches are provided on each data input for temporary storage. When the clock input is in the low logic state, information present at the data inputs D1 and D2 will be fed directly to the latch output. When the clock goes high, the input data is latched. The outputs are gated to allow full bus driving and strobing capability.


The MC10128 is useful in interfacing and bus applications in central processors, mini-computers, and peripheral equipment.

MECL 10K SERIES

BUS DRIVER







ELECTRICAL CHARACTERISTICS — TTL MODE

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

@ Test Temperature -30°C +25°C


TEST VOLTAGE/CURRENT VALUES TEST VOLTAGE VALUES mAdc µAdc mAdc Volts VIHMAX VILMIN VIHAMIN V_{IL Amax} VEE VCC OH2 OL IOH1 -0.890 -1.205 -5.2 **5.00** -100 -1.890 -1.500 -50 +56 -0.810 | -1.850 -1.105 -1.475 -5.2 **5.00** -50 -100 +56

									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	5.00	-50	-100	+56	
	T	Pin				128 Te			·		TE	ST VOLTA	GE APPLIE	тор	INS LIS	STED BEI	LOW:		
		Under		o°C		5°C		5°C											
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Vcc	10Н1	I _{OH2}	lor	Gnd
Negative Power Supply Drain Current	1E	8	-	100	_	91	_	[100]	mAdc	6,11	-	-		8	14	-		-	1, 9,16
Positive Power Supply Drain Current	¹cc	14	-	50	-	50	-	50.	mAdc	6,11	-	-	-	8	14	-	-	-	1, 9,16
Input Leakage Current	. linH	3 7 10 11 12	- - - -	490 560 425 425 775	-	620 350 265 265 485	- - - -	350 265 265 485	μAdc	3 7 10 11 12	- - - -	_ _ _ _ _	-	8	14	- - - -	-	-	1, 9,16
	lint	All	0.5	-	0.5	-	0.3	-	μAdc	-	•			8	14				1, ,9 ,16
Logic "1" Output Voltage	Voн	15 15	2.5 2.7	-	2.5 2.7	_	2.5 2.7	-	Vdc Vdc	11 11	_	_	_	8 8	14 14	2,15	2,15	-	1, ,9 ,16 1, ,9 ,16
Logic,"0" Output Voltage	VOL	15 2	_	0.5 0.5	_	0.5 0.5	_	0.5	Vdc Vdc	3 3	_	-	=	8	14 14	-	_	2,15 2,15	1, ,9 ,16 1, ,9 ,16
Logic "1" Threshold Voltage	VOHA	15 2	2.5	=	2.5 2.5	_	2.5 2.5	=	Vdc Vdc	11 6	7	= -	10 3 ³	8	14 14	2,15 2,15	-	-	1, ,9 ,16 1, ,9 ,16
Logic "0" Threshold Voltage	VOLA	15 2	=	0.5 0.5	-	0.5 0.5	=	0.5	Vdc Vdc	11 6	7,10 7,10	3	_	8 .	14 14	-		2,15 2,15	1, ,9 ,16 1, ,9 ,16
Output Short Circuit Current	Isc	15 2	-	260 260	_	260 260	=	260 260	mAdc mAdc	11 6	_	_	= -	8	14 14	-	/- - /	_	1,2, ,9 ,15, 1,2, ,9 ,15,
Switching Times † Propagation Delay					T	7				-0.890 V	-1.690 V	Pulse In	Pulse Out						
Data Input	t11+15+ t11-15-	15 15	1.0	17 17	1.0	18 18	1.0	24	ns	-	10 10	11	15 	8	14 	-	_		1, 9 ,16 I
Clock Input	t10-15+ t10-15-	15 ① 15 ②	1.0	20	1.0 1.0	20 20	1.0	25 25			_	10,11				-	-	-	
Reset Input	t7+15- t7+2-	15 ② 2 ②	1.0	20 20	1.0 1.0	20 20	1.0	25 25		11 6	_	7,10 7,10	2				-	_	
STROBE Input	t3+15- t3-15+ t3+2- t3-2+	15 15 2 2	1.0 1.0 1.0 1.0	17 17 17 17	1.0 1.0 1.0 1.0	18 18 18 18	1.0 1.0 1.0 1.0	24 24 24 24		11 - 6	10	3	15 15 2 2			-:	-		-
Setup Time	t _{setupH}	15 15	= :	=		0.9	=	-		_	-	10,11	15						
Hold Time	thoidH thoidL	. 15 15	=:	= !		1.1 0.8	_	-		3	-					-	-		
Rise Time (20% to 80%) Fall Time (20% to 80%)	t15+ t15-	15 15	1.0	9.0	1.0 1.0	8.0 8.0	1.0	9.0		-	10 10	11	1 1	1		-	-	-	
ran rine (20% to 60%)	1 '15-	15	12.0	(9.0)	1.0	0.0	1.0,	9.0			10	1 (1				L	L		

Apply V_{ILmin} individually to pin under test.

Output latched to logic High state prior to test.

† See waveforms




V_{ILA} V_{IH}

¹ Output latched to logic Low state prior to test.

ELECTRICAL CHARACTERISTICS - IBM MODE

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.




		TEST	VOLTAGE/	CURRE	NT VA	LUES		
	TEST V	OLTAGE V	ALUES			mAdc	μД	dc
		Volts						
VIHmax	VILmin	VIHAmin	VILAmax	VEE	vcc	I _{ОН1}	I _{OH2}	lor
-0.890	-1.890	-1.205	-1.500	~5.2	+6.00	-593	-30	-230
-0.810	-1.850	-1.105	-1.475	-5.2	+6.00	-59.3	-30	-230
-0.700	-1.825	-1.035	-1.440	-5.2	+6.00	-59.3	-30	-230

MC10128


									+85-C	-0.700	-1.825	-1.035	-1.440	0.2	+6.00	-59.3	-30	- 230	}
		Pin				128 Te					TE	ST VOLTA	GE APPLIE	тор	INS LIS	TED BEI	LOW:		
		Under	-30	o°C	+2	5°C	+8	5°C]
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Vcc	10Н1	OH2	IOL	Gnd
Negative Power Supply Drain Current	1E	8	-	107	-	97		107	mAdc	6,11	-	-		8	14	-		-	1,4,9,13,16
Positive Power Supply Drain Current	¹cc	14	-	73	-	73	-	73	mAdc	6,11	-	-	-	8	14	-	-		1,4,9,13,16
Input Leakage Current	[‡] inH	3 7 10 11 12	-	990 560 425 425 775	-	620 350 265 265 485		620 350 265 265 485	μAdc	3 7 10 11 12	-	-	-	8	14	-	-	-	1,4,9,13,16
	linL	All	0.5	-	0.5	-	0.3	-	μAdc	-	•	-	-	8	14	-			1,4,9,13,16
Logic "1" Output Voltage	VOH	15 15	3.11	5.85	3.11	- 5.85	3.11	5.85	Vdc Vdc	11 11	-	-	-	8 8	14 14	2,15	2,15		1,4,9,13,16 1,4,9,13,16
Logic "0" Output Voltage	VOL	15 2	-0.5 -0.5	0.15 0.15	-0.5 -0.5	0.15 0.15	-0.5 -0.5	0.15 0.15	Vdc Vdc	3 3	_	-	_	8	14 14	-		2,15 2,15	1,4,9,13,16 1,4,9,13,16
Logic "1" Threshold Voltage	VOHA	15 2	3.11	-	3.11	=	3.11	_	Vdc Vdc	11 6	7	_	10 10 ③	8	14 14	2,15 2,15	-		1,4,9,13,16 1,4,9,13,16
Logic "0" Threshold Voltage	VOLA	15 2	-0.5 -0.5	0.25 0.25	-0.5 -0.5	0.25 0.25	-0.5 -0.5	0.25 0.25	Vdc Vdc	11 6	7,10 7,10	3	_	8	14 14	_	-	2,15 2,15	1,4,9,13,16 1,4,9,13,16
Output Short Circuit Current	¹sc	15 2	_	320 320	_	320 320	-	320 320	mAdc mAdc	11 6	_	_	=	8	14 14	-	-	-	1,2,4,9,13,15,16 1,2,4,9 13,15,16
Switching Times † Propagation Delay					Min	Max				-0.890 V	-1.690 V	Pulse In	Pulse Out						
Data Input	t11+15+ t11-15-	15 15	1.0	21 21	1.0	23.0	1.0	33.0	ns	-	10 10	11 11	15	8	14	-	-	-	1,4,9,13,16
Clock Input	t10-15+ t10-15-	15 ① 15 ②		20 20						-	-	10,11 10,11				-		-	
Reset Input	t7+15- t7+2-	15 ② 2 ②		20 20						11 6	_	7,10 7,10	2			-	-		
STROBE Input	t3+15- t3-15+ t3+2- t3-2+	15 15 2 2		21 21 21 21						11 - 6	10	3	15 15 2 2			-			
Setup Time	t _{setup} H	15 15	-	-	.7 .7	-	_	-		-	-	10,11	15						
Hold Time	tholdH tholdL	15 15	-	-	.7	-	-	-		-	-					l			
Rise Time (20% to 80%)	t 15+	15	1.0	8.0	1.0	8.0	1.0	9.0		-	10	11				-			
Fall Time (20% to 80%)	t 15-	15	1.0	8.0	1.0	8.0	1.0	9.0	+	-	10	11	+	+	+				1 +

- Apply V_{I Lmin} individually to pin under test.
- ① Output latched to logic Low state prior to test.
- ② Output latched to logic High state prior to test.
 † See waveforms


3 A pulse is applied to pin 10.



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C - TTL MODE



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C - IBM MODE VCC Q+6.0 Vdc CONTROL Coa | 15 Input 56 Ω Pulse Generator Input Pulse t+ = t- = 2.0 + 0.2 ns (20 to 80%) C_L = 50 pF, including test fixture PRF = 1.0 MHz V_{IH} = -0.89 V V_{IL} = -1.69 V 2 **0**02 1,9,16 4 (Control 2) --0.89 V 50% 50% - -1.69 V 50-ohm termination to ground lothold cated in each scope channel input. -0.89 V All input and output cables to the 50% ni input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin. -1.69 V





QUAD BUS RECEIVER

The MC10129 bus receiver works in conjunction with the MC10128 to allow interfacing of MECL 10,000 to other forms of logic and logic buses. The data inputs are compatible with, and accept TTL logic levels as well as levels compatible with IBM-type buses. The clock, strobe, and reset inputs accept MECL 10,000 logic levels.

The data inputs accept the bus levels, and storage elements are provided to yield temporary latch storage of the information after receiving it from the bus. The outputs can be strobed to allow accurate synchronization of signals and/or connection to MECL 10,000 level buses. When the clock is low, the outputs will follow the D inputs, and the reset input is disabled. The latches will store the data on the rising edge of the clock. The outputs are enabled when the strobe input is high. Unused D inputs must be tied to VCC or Gnd. The clock, strobe, and reset inputs each have 50 k ohm pulldown resistors to VEE. They may be left floating, if not used.

The MC10129 will operate in either of two modes. The first mode is obtained by tying the hysteresis control input to V_{EE}. In this mode, the input threshold points of the D inputs are fixed. The second mode is obtained by tying the hysteresis control input to ground. In this mode, input hysteresis is achieved as shown in the test table. This hysteresis is desirable where extra noise margin is required on the D inputs. The outer input pins are unaffected by the mode of operation used.

The MC10129 is especially useful in interface applications for central processors, mini-computers, and peripheral equipment.

 $P_D = 750 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 10 \text{ ns typ}$

 V_{CC} Max = 7.0 Vdc


MC10129

MECL 10K SERIES

QUAD BUS RECEIVER



PIN ASSIGNMENT



TRUTH TABLE

D	С	STROBE	RESET	Q _{n + 1}
φ	φ	L	φ	L
φ	Н	φ	Н	L
L	L	н	φ	L
φ	Н	Н	L	a_n
Н	L	Н	φ	Н

 $\phi = Don't Care$

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are

shown for only one input/output combination. Other combinations are tested in the same manner.


TEST VOLTAGE VALUES

MC10129

(Volts)

ugh a 50-oh	m res	isto	rto-	to -2.0 volts. Test procedures are															(Volts)							4			
•							•				MEC	L 10,000	INPUT LE	VELS		• TTL IN	PUT LEV	ELS		*18M INF	UT LEVE	LS]	HYSTER	ESIS MOD	E .		1	1
									@ Te Temper		ViHmax	VILmin	VIHAmin	VILAmax	VIH	VIL	VIHA'	VILA	VIH	VIL	VIHA.	VILA	VIHA"	VILA"	VIHA	VILA"	v _{cc} ①	VEE	1
										30°C	-0.890	-1.890	-1.205	-1.500	3.000	0.400	2.000	0.800	3.11	0.150		-	2.90	2.00	2.20	1.30	+5.0	-5.2	
										25°C	-0.810	-1.850	-1.105	-1.475	3.000	0.400	2.000	0.800	3.11	0.150	1.700	0.70	2.600	1.700	1.900	1.000	+5.0	-5.2	
									+1	85°C	-0.700	-1.825	-1.035	-1 440	3.000	0.400	2.000	0.800	3.11	0.150	<u> </u>	-	2.30	1.400	1.60	0.70	+5.0	-5.2	
		Pin			MC	10129	Test Limit	ts							FST V	OI TAGE	APPLIED	TO PINS	LISTE	D BELOW						- 24			1
	1	Under		o°c		+25°C		+8	5°C								A			o occon									J
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	ViHmax	VILmin	VIHAmin	VILAmax	VIH	VIL	VIHA'	VILA.	VIH	VIL	VIHA'	VILA'	VIHA"	VILA"	VIHA"	VILA"	Vcc (I	VEE	G
gative Power																													T
pply Drain Current	¹E	8	_	167 189	1 -	1 -	152 172	-	167	mAdo	11	12	-	- 1	-	-	-	-	-	-		-	-	-	-	-	9	8 5,8	1,5
itive Power	¹cc	9		8.0	+ -	1 -	8.0	-	8.0	mAdo		- 12	-	-	-	4,6,7,13		-	-	4,6,7,13	-	<u> </u>	-	1	 -	- -	9	5,8	
pply Drain Current	1			0.0	1	ł	1 0.0		0.0	1			_			4,0,7,13	_	-	-	4,0,7,73	_	-	-	-	-	-	1 "	3,0	1 "
ut Current	linH	4	-	150	-	-	95	-	95	μAdc	-	~	-	-	4		-		4		_	-	_	-	-	-	9	8	1,
		7	-	150 150	-	-	95 95	-	95 95	11	-	-	-	-	6	-	-		6 7	-		- 1	1 =	-	-	-	11	1 1	1 1
		10		720	_	_	450	_	450	1	10.11		-	-	_	_	-	-		-	-	-	1 -	-		-	11		
		11	-	390	-	-	245	-	245	11	11	-	-	٠	- 1	-	-	-	-	- 1	_	-	-	_	-	-	1 1	1 - 1	1
	1	12	~	390	-	-	245	-	245	1 1	12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1 1	1	1
	<u> </u>	13		150	 	ļ	95	-	95		-		-		13		-		13	-		-	<u> </u>	-	<u> </u>				1
	1080 [©]		-	1.5	-	-	-10	-	1.0	μAdc	-	-	-	-	-	6	-	-	_	4	-	-	-	-	1 :	_	9	8	1
	1	7		+	1 -	1 -	1 +	1 -	1			-			- 1	. 7	1	1 -	1 =	1 %	Ι.	-	1 -	1 -	1 -	1 -	1 1	1 1	1
		13	_=_		-1.0	-		-			-		-	-	-	13	-	-	-	13		-	-	-	-	-	1 1		1
	linL	10	0.5	_	0.5	-	-	0.3	-	11	-	10	-	-	- 1	-		-	-	-		-	-		-	-	1 1	1 1	1
		11			1 +	1 -	1	1 .	-	1 +	-	12		2	-		-	-	-	-	-	-	_		-	-	1 + .	1	1 .
pic "1"	Voн	2	-1.060	-0.890	-0.960	1 -	-0.810	-0.890	-0.700	Vdc	12	10,11		-	4	_	-	-	4	-	-	-	_	-	-	_	9	5.8	1
utput Voltage	0	3	1	1	1	-	1	1	1	1	l ï		-	-	6		-	-	6		-		-	-	-	-	Ιĭ	5,8	1 1
	1	2 3	1 1	1	1 1	1 -	1 1	1 1	1 1	1 1	1 1	1 1	-	-	4	-] -	4	-	-	- 1	-	-		-	1 1	8	1.5
gic "0"				-1.675	-1.850	+-	 ' -	+							6				6	-			-	-	 -	-		8	1,5
utput Voltage	VOL	2	-1.89 I	-1.075	-1.650	1 -	-1.650	-1.825	-1.615	Vdc	12	10,11		-	- 1	6	-	-	-	4	-	-	-	-	1 7	-	9	5,8 5,8	1:
	1	2				-		11		11			- '	-	-	4	-	-	-	4	-	-	-	-	-	-		8	10
		3		_ ,		-	<u> </u>	<u>'</u>	1	-	-					6			-	6	-	-	-	-	~		_ '	8	1,5
gic "1" hreshold Voltage	VOHA	2 @	-1.08	-	-0.980	-	-	-0.910	-	Vdc	11,12		-	10	4	-	-		4	-	-	-	-	-	-	-	9	5,8	1.
nresnoid voitage	1	2 2		_		1 -	-	1 1	-	1 1	10.12	10,11	12	11	4	= '	-	-	4	- 1		1 -] =	1 -		-	l. I -	1 1	
		2		-		-	-		-	1 1	12	10.11	_	- "	- 1		4	-	-		4	0	_	_	-	_		1 1	
		2 3	1	-	l I	-	-	1 1		1 1	1 1	1	-	-		-	-	-	-i.	-	-	-	4	-	-	-	1 1	8	1,5
	-			-	<u>'</u>	-	-	<u></u>	<u> </u>	<u> </u>			-	-			-	<u> </u>				-		-	4		-	8	1,5
gic "0" hreshold Voltage	VOLA .	2,4	_	-1.655	1 -	-	-1.630	-	-1.595	Vdc	11,12		10	12	4	-	-	-	4	-	-	1.7	-	-	_	-	9	5,8	1.
meshold voltage	[20	-	1 1	1 -			1 -		1 1	10,12	10,11	11	12	4	_	1		4	- 1			-	-	1 -	· I.	! [1	1
		2	-		-	-		-		1 1	12	10,11	-	-	- 1	-	-	4	-	-	-	4	-	-	-	-	11	1 +	
	1	2 0	_	1 1	-	1 : -	1 4	-	1 1	1 1		↓	1 -	-	- [-	-	-	-	-		-		4	=1	- I	1 1	8	1,5
itching Times	 	1.0			 	+-	 	+		+	+1,11 V	+0.31 V	Pulse In	Pulse Out	4E 0.1/	+2.40 V	Fig		-E 0.1/	+2.40 V	Fin	ure	 	+	+		+7.0 V	32V	1,5
ropagation Delay		1 1			i .				1	1		10.517	ruige iii	ruise out	-0.0 0	*2.40 \$			-0.0 *	*2.40 V			1	1	1		17.00		+-2.
Data Input	17+14+	14	3.7	15	3.7	10.0		3.7	30	. ns	12	10,11	7	14	-	. —		1	-	-		1	-	-	-	-	S	5,8	1.
	17-14-	14	3.7 2.7	15 11	3.7 2.7	10.0	15 9.0	3.7 2.7	40	1 1	12	10,11	7	14	~	-		!	-	-		1 .	-	-	- '	-	1 1	1	1
Clock Input	t11-14+	14	2.7	1 11	2.7	5.0	9.0	2.7	111	1 1	12	10	7,11	14 14	-			:	_	-			1 -	-	1 -		1 1	1 1	
trobe Input		14	1.6	8.0	1.6	4.0	7.0	1.6	8.0		' '	10,11	7,11	14	7				7	- 1			-	1		_		11	1
	112+14+ 112-14-	14	1.6	8.0	1.6	4.0	7.0	1.6	8.0	11		10,11	12	14	7			2	7	1 1			1 -	-	1 -	_	1 1	1 1	1
leset Input	110+14-	14	2.0	8.0	2.0	5.0	6.5	2.0	8.0		12	-	10,11	14	7	7		3	7	- 1			-	_	_		1 1		
					-				1	1 1												•	1	1			1 1	١,	1
lysteresis Mode	t7+14+	14	6.6	30	6.7	18.0		6.6	30	1 1	12	10,11	7	14		-	,	1.5	- !	-	1	1	-	-	- 1	-	1 1	8	1,5
	17-14-	14	3.7	17	3.7	10.0	15	3.7	40	1	12	10,11	.7	14	- 1	-	1	1	-			1	-		-	-	1 1	8	1.5
Setup Time	tsetup	14	30	-	2.7	15.0	-	30	-		12	10	7,11	14	-	-	(•	5	- :	- 1		5	-	-	-	- 1	1 1	5,8	1.
Hold Time	thold	14	0	-	- 2.0	15.0	-	- 2.0			12	10	7,11	14	-			5	- 1	-		5	-	-			1 1	l l	
Rise Time Fall Time	t+	14 14	1.5 1.5	5.0 5.0	1.5 1.5	2.0	4.3 4.3	1.5	5.0 5.0	1 [12 12	10,11	7	14	-		1	1	~	- 1		1		-	-	-	1 1	11	

^{*}When testing choose either TTL or IBM Input Levels.



Operation and limits shown also apply for V_{CC} = +6.0 V.

² Input level on data input taken from +0.4 V up to voltage level given.


Input level on data input taken from +0.4 V dp to voltage level given.

Output latched to logic high state prior to test.


V_{IHA}", V_{ILA}" are stenderd logic "1" and logic "0" MTTL threshold voltages.
V_{IHA}", V_{ILA}" and V_{ILA}" and V_{ILA}" are logic "1" and logic "0" threshold voltages in the hysteresis mode as shown in diagram.

Pin 5 to VEE. VIL to Data input one at a time

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



NOTE: All power supplies and logic levels are shifted 2 volts positive.





DUAL LATCH

The MC10130 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{C}_E) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (\overline{C}) .

Any change at the D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.


The set and reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.

 $P_D = 155 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.5 \text{ ns typ}$

 t_r , $t_f = 2.7$ ns typ (20%–80%)

LOGIC DIAGRAM




 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$


IKUIH IABLE													
D	Ю	ĒΕ	Q _{n+1}										
L	L	L	L										
I	L	L	Н										
φ	L	Н	Q _n										
φ	Ι	٦	Q _n										
φ	Н	ı	Qn										

 $\phi = Don't Care$

MECL 10K SERIES

DUAL LATCH





Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one latch. The other latch is tested in the same manner.

	TEST VOLTAGE VALUES														
@ Test	(Volts)														
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE										
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2										
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2										
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2										

										T00 C	-0.700	-1.025	-1.035	-1.440	-5.2	i
					МС	10130	Test Lin		TEST VO	ELOW:						
Characteristic		Under	Min	O ^O C Max	Min	+25°C	Max	+8 Min	5°C Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	(V _{CC}) Gnd
	Symbol		With	Max	Min	Тур		IVIII	wax		THIMAX	VILMIN	THAMIN	TLAmax		
Power Supply Drain Current	1E	8		38		30	35	_	38	mAdc		_			8	1,16
Input Current	linH	6,11	-	350	-	-	220	_	220	μAdc	6,11		_	-	8	1,16
	1	9	-	425	-	-	265	-	265		9	-	-	~		1 1
	l	4,5,7	-	-	-	-	-	-	-		4,5	-	. –	-	↓	
		10,12,13		450			285		285	<u> </u>	7,10,12,13	9			_ <u> </u>	'
	linL	4*	0.5		0.5			0.3	-	μAdc	_	4	-	_	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	4	-	- -	-	8	1,16
Logic "1" Threshold Voltage	Vона	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	9	7	-	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	_	9	-	-	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
(See Figure 1) Propagation Delay		2	1.0	3.6	1.0	2.5	3.5	1.0	3.8	ns		_	١ ,	2	8	1,16
Propagation Delay	t7+2+ t5+2+	1	1.0	3.0	1.0	2.7	3.5	1	3.9	113	6	_	ś	1	î	1,16
	14+2-		1 I	1		2.7	1	[3.9		1 6	_	4			
	t6-2+	1 1		4.3	▼	_	4.0	₩	4.1		_	_	6			
Rise Time (20% to 80%)	t ₂₊			3.6	1.1	2.7	3.5	1.1	3.8		l _		7			1 1
Fall Time (20% to 80%)		1	₩	3.6	1.1	2.7	3.5	1.1	3.8	•	_	_	,	, ₹	\ ▼	♥
	t2-	<u> </u>	<u> </u>				 			<u> </u>						
Setup Time	t _{setup}	2	2.5		2.5			2.5		ns	0		6,7	2	8	1,16
Hold Time	^t hold	2	1.5	-	1.5	-	-	1.5	-	ns	0	-	6,7	2	8	1,16

^{*}All other inputs are tested in the same manner



DUAL TYPE D MASTER-SLAVE FLIP-FLOP

The MC10131 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable (C_E) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

P_D = 235 mW typ/pkg (No Load)

 $f_{Tog} = 160 \text{ MHz typ}$

 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5$ ns typ (20%–80%)

MECL 10K SERIES


DUAL TYPE D MASTER-SLAVE FLIP-FLOP



20111 1111

FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM



CLOCKED TRUTH TABLE

С	D	Q_{n+1}										
L	φ	Qn										
Н	L	L										
н	Н	н										

 $\phi = Don't Care$

 $C = C_E + C_C$


A clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

R	S	Q_{n+1}				
L	L	Qn				
L	Н	Н				
н	L	L				
Н	Н	N.D.				

N.D. = Not Defined

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

	TEST VOLTAGE VALUES												
			(Volts)										
@ Test Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pip			MC10		st Limits				VOLTAGE APPLIED TO PINS LISTED BELOW:					
		Under	-30			+25°C	,		5°C				Γ		· · · · ·	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	62	_	45	56	_	62	mAdc	-		_		8	1, 16
Input Current	linH	4	-	525	. –	-	330	_	330	μAdc	4	-		-	8	1, 16
	1	5	-	525	-	-	330	-	330	1	5 6	-	. –	-	1	
	1	6	_	350 390	_	_	220 245	-	220 245	l 1	7	_	_		1	
	1	9	_	425	_	_	265	_	265		ý 9		_	_		🔻
Input Leakage Current	link	4,5,*	0.5	-	0.5	_	_	0.3		μAdc	_		_	-	8	1, 16
	1	6,7,9*	0.5	_	0.5		-	0.3	_	μAdc				. –	8	. 1, 16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5		-	-	8	1, 16
Output Voltage	1	2†	-1.060	-0.890			-0.810		-0.700	Vdc	7	_	-		8	1, 16
Logic "0"	VOL	3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5	_	-	-	8	1, 16
Output Voltage	ļ	3t	-1.890	-1.675			-1.650	-1.825	-1.615	Vdc	7				8	1, 16
Logic "1" Threshold Voltage	VOHA	2 2t	-1.080 -1.080	-	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc		_	5 7	9	8	1, 16 1, 16
Logic "O"	VOLA	3	_	-1.655	_	-	-1.630	_	-1.595	Vdc	_		5		8	1, 16
Threshold Voltage	-OLA	3t	-	-1.655		_	-1.630	_	-1.595	Vdc	-	_	7	9	8	1, 16
	1												Pulse	Pulse		
Switching Times Clock Input	1			l							+1.11 Vdc		In	Out	-3.2 Vdc	+2.0 Vd
Propagation Delay	t9+2-	2	1.7	4.6	1.8	3.0	4.5	1.8	5.0	ns	1_1	_	9	2	8	1, 16
,	t9+2+	2		l ï	l ı	1 1	1	l ï	1	1 1	7	_	9	2	1 1	l i
	t6+2+	2						1 1	1 1		7	-	6	2		
	t6+2-	2	'	1 1	▼	▼			▼		_	-	6	2		
Rise Time (20 to 80%)	t ₂₊	2	1.0	1 1	1.1	2.5	1 1	1.1	4.9	1 1	7		9	2	1 1	1 1
Fall Time (20 to 80%)	t2-	2	1.0	. ▼	1.1	2.5	▼	1.1	4.9	▼	_ ·	. –	9	2	▼	▼
Set Input																
Propagation Delay	t5+2+	2	1.7	4.4	1.8	2.8	4.3	1.8	4.8	ns	_ 6	-	5	2 .	8	1, 16
	t12+15+ t5+3-	15 3							1 1		<u> </u>	_	12 5	15	1	1 1
	t12+14-	14	+		+					♦	9	_	12	3		\ \
Reset Input	 	<u> </u>	†		-	-		-							t	—
Propagation Delay	t4+2-	2	1.7	4.4	1.8	2.8	4.3	1.8	4.8	ns	_	-	4	2	8	1, 16
	t13+15-	15				1 1	1 1				6	- '	13	15	1 1	
	t4+3- t13+14+	3 14	1		♦		♦	. ♦	♦	♦	9	_	13	3 14	₩	♦
Setup Time	tsetup	7	2.5	i i	2.5	-	<u> </u>	2.5	⊢ <u>-</u> -	ns		_	6,7	2	8	1, 16
Hold Time	thold	7	1.5	-	1.5	_		1.5	-	ns	-	-	6,7	2	8	1, 16
Toggle Frequency (Max)	fTog	2	125	_	125	160		125	-	MHz			6	2	8	1, 16
oggic i requestoy (Max)	1 '100	1 2	1 .20	1	1 120	1 100	I	1 .20	i .	1	1	1			1 0	1 ', "

^{*}Individually test each input; apply VIL min to pin under test.

VIH max

 $^{^\}dagger$ Output level to be measured after a clock pulse has been applied to the \vec{c}_E input (pin 6)



DUAL MULTIPLEXER WITH LATCH AND COMMON RESET

The MC10132 is a dual multiplexer with clocked D type latches. It incorporates common data select and reset inputs. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for a clocking function. If the common clock is to be used to clock the latch, the clock enable $(\overline{\text{CE}})$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (C_{Γ}) .

The data select (A) input determines which data input is enabled. A high (H) level enables data inputs D12 and D22 and a low (L) level enables data inputs D11 and D21. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled when the clock is in the high state, and disabled when the clock is low.


 $P_D = 225 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 3.0 \text{ ns typ}$


 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

DUAL MULTIPLEXER WITH LATCH AND COMMON RESET







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one latch. The outer latches are tested in the same manner.

		TEST V	OLTAGE VA	LUES	
			(Volts)		
@ Test					
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

											+85°C	-0.700	-1.825	-1.035	~1.440	-5.2	ĺ
			Pin			MC10		st Limits				TEST VO	LTAGE APP	LIED TO PIN	S LISTED BE	LOW:	
			Under	-3	0°C		+25°C		+8	5°C				T			(Vcc)
Characteristi	ic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Current	-	1E	8	_	60	-	44	55	-	60	mAdc	-		_	-	8	1,16
Input Current		lin H	4	-	460	-	_	290	-	290	μAdc	4	_	-	_	8	1,16
			5	-	460	-		290	-	290		5	-	- 1	-		1 1
			6	-	620	-	-	390	-	390		6		-	-		1
			7	-	460	_	-	290	-	290		7	_	-	-	1	1 1
			10	-	425 425	-	_	265 265	-	265 265		10 11	_	_	-		
		Ŀ															-
		lin L	4*	0.5	_	0.5	_	_	0.3	-	μAdc	-	4	_	-	8	1,16
Logic "1"		VOH	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	4	7,9,10	-	-	8	1,16
Output Voltage			2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	5,11	7,9,10			8	1,16
Logic "0"		VOL	3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	4	7,9,10	- "	-	- 8	1,16
Output Voltage			3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5,11	7,9,10	-		8	1,16
Logic "1"		VOHA	2	-1.080	-	-0.980	-		-0.910	_	Vdc	_	7,9,10	4	-	8	1,16
Threshold Voltage		1	2	-1.080	-	-0.980		-	-0.910		Vdc	11	7,9,10	5	-	8	1,16
Logic "O"		VOLA	3	_	-1.655	_	- mari	-1.630		-1.595	Vdc	-	7,9,10	4	-	8	1,16
Threshold Voltage			3 .	-	-1.655	-	-	-1.630	-	-1.595	Vdc	11	7,9,10	5	-	8	1,16
Switching Times (50-ohm	load)											+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
							1										
Propagation Delay	Data	t4+2+	2	1.0	3.6	1.0	-	3.3	1.0	3.7	ns	-	7,9,10	4	2	8	1,16
	Reset	t6+2~	1 1		4.0	1.0	-	3.8		4.2		7	-	6			1 1
	Clock	t7-2+		l L	6.0	1.0	-	5.7	↓	6.3	↓	4	_	1 7.	↓		١ ل
	Select	t11+2+	T .	T	4.8	1.0	-	4.6	_ T	5.0		5	7	11	, , , , , , , , , , , , , , , , , , ,		
Setup Time	Data	tsetup	2	2.5	-	2.5	-	-	2.5		ns	-	11	4,10	2	8	1,16
	Select	t _{setup}	2	3.5	-	3.5		_	3.5	_	ns	5	7	10,11	2	8	1,16
Hold Time	Data	thold	2	1.5		1.5	_	-	1.5	-	ns	- :	11	4,10	2	- 8	1,16
	Select	thold	2	1.0	-	1.0	_	-	1.0	-	ns	5	7	10,11	2	8	1,16
Rise Time (20% to 80%)		t ₂₊	. 2	1.5	3.7	1.5	-	3.5	1.5	3.8	ns	_	7,9,10	4	2	8	1,16
Fall Time (20% to 80%)		t ₂₋	2	1.5	3.7	1.5	-	3.5	1.5	3.8	ns	_	7,9,10	4	2	8	1,16

^{*}All other inputs tested in the same manner.



QUAD LATCH

The MC10133 is a high speed, low power, quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs, allowing direct wiring to a bus. When the clock is high, outputs will follow D inputs. Information is latched on the negative going transition of the clock.

The outputs are gated when the output enable (\overline{G}) is low. All four latches may be clocked at one time with the common clock (C_C), or each half may be clocked separately with its clock enable


 $P_D = 310 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 4.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

QUAD LATCH






L Н L L

L H H

 $\phi = Don't Care$

C = CC + CE



Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

	TEST VOLTAGE VALUES										
			(Volts)								
@ Test Temperature	VIH max	V _{IL min}	VIHA min	VILA max	VEE						
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2						
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2						
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2						

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin			M	C10133	Test Limit	s			TEST	OI TAGE A	PPLIED TO P	INS LISTED I	BELOW:	1
		Under	-3	0°C		+25°C		+8	5°C							(Vcc
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH} max	VILimin	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	I E	8	_	82	-	-	75	-	82	mAdc	_	13		_	8	1,16
Input Current	linH	3 4 5	-	390 425 560	_ _ _		245 265 350	- - -	245 265 350	μAdc	3 4 5	-		-	8	1,16
		13		560			350		350	7	13					<u> </u>
	linL	3	0.5		0.5			0.3		μAdc		3			8	1,16
Logic "1" Output Voltage	VOH	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	3,4 3,13	-	_	_	8	1,16 1,16
Logic "0" Output Voltage	VOL	2 2 2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	13 3,5,13 4	3 - 3		. –	8	1,16
Logic ''1'' Threshold Voltage	Vона	2 2 2 2† 2†† 2†† 2	-1.080	- - - - - - - - -	-0.980 ▼	-	- - - - - -	-0.910	- - - - -	Vdc	3,4 4 3,4 3 - - 3 3	- - - - - -	- 3 - - - - 4 13	5 - - - - 4 - -	8	1,16
Logic "0" Threshold Voltage	VOLA	2 2 2 2† 2†† 2††		-1.655	- - - - -		-1.630	-	-1.595	Vdc	3,4 4 4 - 3 3		5	- 3 - - - 13	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t3+2+ t4+2+ t5-2+ tSetup tHold	2 2 2 3 3	1.0 2.5 1.5	5.6 5.4 3.2 —	1.0 ▼ 2.5 1.5	4.0 4.0 2.0 0.7 0.7	5.4 5.4 3.1 —	1.1 1.2 1.0 2.5 1.5	5.9 6.0 3.4 —	ns	4 3 * - - -		3 4 5 3 3	2 2 2 2 2 2	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t ₂₊	2	1.0 1.0	3.6 3.6	1.1 1.1	2.0 2.0	3.5 3.5	1.1 1.1	3.8 3.8	\	4	_	3 3	2 2		

^{**}Output level to be measured after a clock pulse has been applied to the clock input (Pin 4).

V_{IH} max

^{*}Latch set to zero state before test.

^{††}Data input at proper high/low level while clock pulse is high so that device latches at proper high/low level for test. Levels are measured after device has latched.



DUAL MULTIPLEXER WITH LATCH

The MC10134 is a dual multiplexer with clocked D type latches. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{CE}) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (C_C).

The data select inputs determine which data input is enabled. A high (H) level on the A0 input enables data input D12 and a low (L) level on the A0 input enables data input D11. A high (H) level on the A1 input enables data input D22 and a low (L) level on the A1 input enables data input D21.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.


 $P_D = 225 \text{ mW typ/pkg (No Load)}$


 $t_{nd} = 3.0 \text{ ns typ}$


 t_{f} , $t_{f} = 2.5 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

DUAL MULTIPLEXER WITH LATCH







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one latch. The other latches are tested in the same manner.

		TEST V	OLTAGE VA	LUES	
	1.5		(Volts)		
@ Test					
Temperature	VIH max	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.625	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.625	-1.035	-1.440	-5.2	1
			Pin		M	C10134	Test L	imits			TEST VO	TAGE APPI	LIED TO PINS	I ISTED REI	OW	1
			Under	-30	o°C	+29	5°C	+85	5°C		1201 10	I I I I I I I I I I I I I I I I I I I	1011110	7 210120 022		041
Characteristi	c	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	(V _{CC}) Gnd
Power Supply Drain Current		ΙE	8	-	60	-	55	-	60	mAdc	-		-		8	1,16
Input Current		lin H	4	T -	460	_	290		290	μAdc	4	-	-	- '	8	1,16
			5	-	460	-	290	-	290		- 5	-	-	-	1	1 1
		1	6	-	425	-	265	-	265	1 1	6	-	-	-		
		1	7		460		290	-	290		7 = -					1 1
			10		425	***	265		265	, ,	10					
		fin L	4*	0.5		0.5	-	0.3	-	μAdc						1,16
Logic "1"		VOH	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	4	6,7,10,	Marco .	-	8	1,16
Output Voltage		1	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	5,6	7,10	-	-	8	1,16
Logic "0"		VOL	2	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	_	4,6,7,10,		_	8	1,16
Output Voltage		-	2	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	6	5,7,10	-	_	8	1,16
Logic "1"		VOHA	2	-1.080	_	-0.980	T -	-0.910	-	Vdc	_	6,7,10	4	_	8	1,16
Threshold Voltage			2	-1.080	-	-0.980	-	-0.910	-	Vdc	6	7,10	5	-	8	1,16
Logic "0"		VOLA	2	-	-1.655	-	-1.630	-	-1.595	Vdc	_	6,7,10	-	4	8	1,16
Threshold Voltage			2	-	-1.655		-1.630		-1.595	Vdc	6	7,10	-	5	8	1,16
Switching Times (50-ohm load)											+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
					3.5	l	l		3.6							
Propagation Delay	Data	t4+2+	2	1.0		1.0	3.3	1.0		ns	- 1	6,7,10	4	2	8	1,16
	Clock	t10-2+	↓	1.0	6.0	1.0	5.7	1.0	6.3	1 4	4	7	10	. ↓	1	1
	Select	t ₆₊₂₊	. .	1.0	4.8	1.0	4.6	1.0	5.0		5	7,10	6	7		
Setup Time	Data	t _{setup}	2	2.5	-	2.5	-	2.5	-	ns .	-	6,7	4,10	2	8	1,16
	Select	t _{setup}	2	3.5	_	3.5	-	3.5	_	ns	5	7,11	6,10	2	8	1,16
Hold Time	Data	thold	2	1.5	-	1.5	-	1.5	-	ns	_	6,7	4,10	2	8	1,16
	Select	thold	2	1.0	-	1.0	-	1.0	-	ns	5	7,11	6,10	2	8	1,16
Rise Time (20% to 80%)		t ₂₊	2	1.5	3.7	1.5	3.5	1.5	3.8	ns	-	6,7,10	4	2	8	1,16
Fall Time (20% to 80%)		t2-	2	1.5	3.7	1.5	3.5	1.5	3.8	ns	- 1	6,7,10	4	2	8	1,16

^{*}All other inputs tested in the same manner.



DUAL J-K MASTER-SLAVE FLIP-FLOP

The MC10135 is a dual master-slave dc coupled J-K flip-flop. Asynchronous set (S) and reset (R) are provided. The set and reset inputs override the clock.

A common clock is provided with separate \overline{J} - \overline{K} inputs. When the clock is static, the \overline{J} - \overline{K} inputs do not effect the output.

The output states of the flip-flop change on the positive transition of the clock.


P_D = 280 mW typ/pkg (No Load)

f_{Tog} = 140 MHz typ

 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

R-S TRUTH TABLE

R	S	Q _{n+1}
L	L	Q _n H
L	H	H
H	L	L
н	н	N.D.

N.D. = Not Defined


CLOCK J-K TRUTH TABLE*


J	ĸ	0 _{n+1}
L	L	$\overline{\alpha_n}$
H	L	L
L	H	н
H	н	Qn

*Output states change on positive transition of clock for J-K input condition present.

MECL 10K SERIES

DUAL J-K MASTER-SLAVE FLIP-FLOP





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST V	OLTAGE VA	LUES	
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin		0°C	N	1C10139 +25°C			5°C	1	VOL.	TAGE APPLI	ED TO PINS L	ISTED BELO	OW:	
Characteristic	Symbol	Under	Min	Max	Min	Typ	Max	Min +8	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	(V _{CC})
Power Supply Drain Current	I _E	8		75		54	68		75	mAdc	- III IIIax		1,11,2,11,111	TEA IIIax	8	1.16
Input Current	lin H	6,7,9,10,11 4,5,12,13	_	425 620	_	-	265 390	_	265 390	μAdc μAdc	0		-		8	1,16 1,16
Input Leakage Current	lin L	4,5,6,7,9, 10,11,12,13	0.5 0.5		0.5 0.5	=	-	0.3	_	μAdc μAdc	-	0	=	_	8 8	1,16 1,16
Logic "1" Output Voltage	∨он .	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5 6	_	_	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	3 3 ③	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	5 6	-	_	-	8 8	1,16 1,16
Logic "1" Threshold Voltage	V _{OHA}	2 4	-1.080 -1.080	_	-0.980 -0.980	-	-	-0.910 -0.910	_	Vdc Vdc	6		5 -	_	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	3 3 ④	_	-1.655 -1.655	-	_	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	6		5 -	. =	8 8	1,16 1,16
Switching Times Clock Input Propagation Delay	tg+2+ tg+2-	2 2	1.8 1.8	5.0 5.0	1,8 1.8	3.0 3.0	4.5 l	1.8 1.8	4.6 4.6	ns I	 	= .	Pulse In 9 9	Pulse Out	-3.2 Vdc	1,16
Rise Time (20 to 80%)	t2+,t3+	2,3	1.1	4.8	1.1	2.0		1.1	4.7	1 1	-	-	. 9	2,3		
Fall Time (20 to 80%)	t2-,t3-	2,3	1.1	4.8	1.1	2.0		1.1	4.7	▼		-	9	2,3	. 7	▼
Set Input Propagation Delay	t5+2+ t12+15+ t5+3- t12+14-	2 15 3 14	1.8	5.6	1.8	3.0	5.0 	1.8	5.2	ns 		- - -	5 12 5 12	2 15 3 14	8	1,16
Reset Input Propagation Delay	t4+2- t4+3+ t13+15- t13+14+	2 3 15 14	1.8	5.6	1.8	3.0	5.0	1.8	5.2	ns 	-	- 	4 4 13 13	2 3 15 14	8	1,16
Setup Time	t _{setup}	7	2.5	_	2.5	1.0		2.5		ns	_	-	6,9 ⑤	2	8	1,16
Hold Time	thold	7	1.5		1.5	1.0		1.5	_	ns		-	6,9 ⑤	. 2	8	1,16
Toggle Frequency	f _{Tog}	2	125	-	125	140	-	125	-	MHz	-		9	2	9	1,16

NOTES:

- 1 Individually test each input; apply VIH max to pin under test.
- 2 Individually test each input; apply $V_{\mbox{\scriptsize IL}\mbox{\scriptsize min}}$ to pin under test.
- Individually test each input; apply V_{IL} min to pin under test.
 Output level to be measured after a clock pulse has been applied to the C input (pin 9)
- Output level to be measured after a clock pulse has been applied to the C input (pin 9)

 VIHA min
 VILA max
- See Figure 2 for timing test diagram.



UNIVERSAL HEXADECIMAL COUNTER

The MC10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature makes the MC10136 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count, or when the counter is being preset.

This device is not designed for use with gated clocks. Control is via S1 and S2.


$$\begin{split} P_D = 625 \text{ mW typ/pkg (No Load)} \\ f_{count} = 150 \text{ MHz typ} \\ t_{pd} = 3.3 \text{ ns typ (C-Q)} \\ 7.0 \text{ ns typ (C-Cout)} \\ 5.0 \text{ ns typ (Cin-Cout)} \end{split}$$

ELINCTION TABLE


TONCTION IABLE											
Cin	S1	S2	Operating Mode								
φ	L	L	Preset (Program)								
L	L	H	Increment (Count Up)								
Н	L	Н	Hold Count								
L	Н	L	Decrement (Count Down)								
Η	Η	L	Hold Count								
φ	Н	Н	Hold (Stop Count)								

MECL 10K SERIES


UNIVERSAL HEXADECIMAL COUNTER



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.



NOTE: Flip-flops will toggle when all $\overline{\mathsf{T}}$ inputs are low.

SEQUENTIAL TRUTH TABLE*

	INPUTS									OUTPUTS						
S1	S2	D0	D1	D2	D3	Carry In	Clock **	QO	Q1	Q2	Q3	Carry Out				
L L L	H H H	L φ φ	L φ φ	Η φ φ	Η φ φ	φ L L		LHLH	L H H	H H H	H H H	LHHL				
LHL	H	φ φ φ Η	φ φ φ Η	φ φ φ L	φ φ Φ L	Н Н ф	H H H	HHHH	HHHH	HHL	HHL	H H H				
H H H	L L L	ф ф ф	ф ф ф	φ φ φ	φ φ φ	L L L	1 1 1	H	HLLH	L L H	L L H	H H L H				

- ϕ = Don't care. * Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
- ** A clock H is defined as a clock input transition from a low to a high logic level.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one output. The other outputs are tested in the same manner.

	TEST VOLTAGE VALUES (Volts)													
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VIL A max	VEE									
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2									
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2									

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin				MC10136	Test Limits				75.57	VOLTACE *	PPLIED TO PI	NO LICTED D	ELOW.	1
	l	Under	-30	o°c		+25°C		+85	°C							(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH} max	V _{IL min}	V _{IHA} min	VIL A max	VEE	Gnd
Power Supply Drain Current	1E	8		138	-	100	125	-	138	mAdc	-	-	-	-	8	1,16
Input Current	l _{in H}	5,6,11,12		350	-	-	220	-	220	μAdc	5,6,11,12	-	_	-	8	1,16
		7	-	425	-		265		265		7	-	-	-	1	
		9,10 13	-	390	-		245 290		245	1 +	9,10 13	_	_	-	1	
	<u> </u>		0.5	460		 	+	1	290	⊢ '	13				<u> </u>	, ,
	Im L	All			0.5	<u> </u>	-	0.3		μAdc		0			8	1,16
Logic "1" Output Voltage	VOH	14 ②	-1 060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	12	7, 9	-	-	8	1, 16
Logic "0" 10136	VOL	14 ②	-1.890	-1.675	-1 850	-	-1.650	-1.825	-1.615	Vdc	-	7, 9		-	8	1,16
Output Voltage			-	-							1					
Logic "1" Threshold Voltage	VOHA	14 ②	-1.080		-0.980	-	-	-0.910		Vdc	-	7, 9	12	-	8	1, 16
Logic "0" Threshold Voltage	VOLA	14 ②		-1.655		-	-1.630	-	-1.595	Vdc	-	7, 9		12	8	1,16
Switching Times (50-ohm Load)											+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	1	1	1		ì						1			1	I	
Clock Input	113+14+	14	0.8	4.8	1.0	3.3	4.5	1.4	5.0	ns	12	-	13	14	8	1,16
	t13+14-	14	0.8	4.8	1.0	3.3	4.5	1.4	5.0	1	-	-	1 1	14	1 1	
	t13+4+	4	2.0	10.9	2.5	7.0	10.5	2.4	11.5		7	-	1 1	4		1 1
	[[] 13+4-	4	2.0	10.9	2.5	7.0	10.5	2.4	11.5		7	-	, ,	7		
Carry In To Carry Out	10-4- 10+4+	4 ③	1.6	7.4	1.6	5.0 5.0	6.9 6.9	1.9	7.5 7.5		7 7	13 13	10	4		
C. H. T.	110747	1		/	1	0.0	0.5				1 ′	13	,,,	4		
Set Up Time Data Inputs	1	1			3.5					1 1	_	7, 9	12.13	. 14	i l	1 1
Data Inputs	t12+13+ t12-13+	14 14	3.5 3.5		3.5			3.5 3.5			_	7.9	12, 13	1	1	
Select Inputs		4	6.0				i _	6.0			_	-	9, 13	1 1	1	
ociect hipots	[†] 9+13+	14	6.0		6.0		_	6.0				_	7, 13	† †		
Carry In Input	110-13+	14	2.5		2.5			3.0			7	9	10, 13	14	1 1	
corry in input	t ₁₀₊₁₃₊	14	1.5		1.5		-	1,5	-		7	9	10, 13	14		
Hold Time	1	1				1		1			1	1				
Data Inputs	t13+12+	14	0		0		-	0	- '	-		7,9	12, 13	1,4	1	
	113+12-	14	0		0	-		0			-	7,9	12, 13		1 1	
Select Inputs	t13+9+	14	-1		-1.0			-1			-	-	9,13			
	t13+7+	14	-1		-1.0	-	-	-1	-		-	-	7, 13			1 1
Carry In Input	t13+10-	14	0		0		-	0	-	1 1	7	9	10, 13			
	t13+10+	14	0		0	-	-	0	-	'	7	_	10, 13			
Counting Frequency	fcountup	14	125		125	150	-	125	-	MHz	7	-	13			
	fcountdown	14	125		125	150		125	-	MHz	9	-		1		
Rise Time	14+	4	0.9	3.3	1,1	2.0	3.3	1.1	3.5	ns	. 7	-		4	. 1 '	1 1
(20% to 80%)	t14+	14				2.0		1				-	1 1	14	. '	
Fall Time	t4-	4	1		1	2.0	1 1	↓	•	1] ∳	-	1 1	1 4 1		1 1
(20% to 80%)	t14-	14	1 1	1 7	1 T	2.0		1 1	, ,			1 -		14		· •


① Individually apply VIL min to pin under test.

② Measure output after clock pulse V_{IL} ✓ V_{IH} appears at clock input (pin 13)


To preserve reliable performance, the MC10136 (plastic-packaged device only) is to be operated in ambient temperatures above $70^{\circ}\mathrm{C}$ only when 500 lfpm blown air or equivalent heat sinking is provided.

³ Before test set all Q outputs to a logic high.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



CARRY IN SET UP AND HOLD TIMES



APPLICATIONS INFORMATION

To provide more than four bits of counting capability several MC10136 counters may be cascaded. The Carry in input overrides the clock when the counter is either in the increment mode or the decrement mode of operation. This input allows several devices to be cascaded in a fully synchronous multistage counter as illustrated in Figure 1. The carry is advanced between stages as shown with no external gating. The Carry In of the first device may be left open. The system clock is common to all devices.

The various operational modes of the counter make it useful for a wide variety of applications. If used with MECL III devices, prescalers with input toggle frequencies in excess of 300 MHz are possible. Figure 2 shows such a prescaler using the MC10136 and MC1670. Use of the MC10231 in place of the MC1670 permits 200 MHz operation.

The MC10136 may also be used as a programmable counter. The configuration of Figure 3 requires no additional gates, although maximum frequency is limited to about 50 MHz. The divider modulus is equal to the program input plus one (M=N+1), therefore, the counter will divide by a modulus varying from 1 to 16.

A second programmable configuration is also illustrated in Figure 4. A pulse swallowing technique is used to speed the counter operation up to 110 MHz typically. The divider modulus for this figure is equal to the program input (M = N). The minimum modulus is 2 because of the pulse swallowing technique, and the modulus may vary from 2 to 15. This programmable configuration requires an additional gate, such as $\frac{1}{2}MC10109$ and a flipflop such as $\frac{1}{2}MC10131$.

FIGURE 1 — 12 BIT SYNCHRONOUS COUNTER




FIGURE 2 - 300 MHz PRESCALER




FIGURE 3 — 50 MHz PROGRAMMABLE COUNTER





FIGURE 4 --- 100 MHz PROGRAMMABLE COUNTER






UNIVERSAL DECADE COUNTER

The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10137 suitable for either computers or instrumentation.


Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.


$$\begin{split} P_D &= 625 \text{ mW typ/pkg (No Load)} \\ f_{count} &= 150 \text{ MHz typ} \\ t_{pd} &= 3.3 \text{ ns typ (C-Q)} \\ &= 7.0 \text{ ns typ (C-\overline{C}_{out})} \\ &= 5.0 \text{ ns typ (\overline{C}_{in}-\overline{C}_{out})} \end{split}$$




MECL 10K SERIES

UNIVERSAL DECADE COUNTER







NOTE: Flip-flops will toggle when all $\overline{\mathsf{T}}$ inputs are low.

SEQUENTIAL TRUTH TABLE*

	OZGOZITINE TITO							· · · · · · · · · · · · · · · · · · ·							
			IN	PUTS					0	UTPL	JTS				
S1	S2	D0	D1	D2	D3	Carry In	Clock **	Q0	Q1	Q2	Q3	Carry			
L L L	H H H	Η φ φ	Η φ φ	Η φ φ	L φ φ	φ L L	H H H	H L H L	HLLL	HLLL	L H H L	H H L			
LLHL	H H H L	φ φ φ Η	φ φ φ Η	φ φ φ φ L	φ φ φ L	L H H ¢	H	1111	JJJJI		L L L	H H H H			
H	L L L	φ φ φ	φ φ φ	φ φ φ	φ φ φ	L L L	H H	L H L	H L L	L L L	L L L	H H L			

 $[\]phi=$ Don't care. *Truth table shows logic states assuming inputs vary in sequence shown from top to bottom. **A clock H is defined as a clock input transition from a low to a high logic level.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test Procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

- 1		TEST	OLTAGE VA	LUES	
			(Volts)		
@ Test Temperature	V _{IH} max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin					Test Limits				TEST	OLTACE A	PPLIED TO PI	NE LISTED B	ELOW.	
		Under	-30	°C		+25°C	,	+85	5°C							(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		165		120	150		165	mAdc	-	-		-	8.	1,16
Input Current	l _{in H}	5,6,11,12	_	350	-	-	220	-	220	μAdc	5,6,11,12	-	-	-	8	1,16
		7 9.10	_	425 390	-	_	265 245		265 245	1 1	7 9.10	_	_			1 1
	1	13	_	460	_	_	290	_	290	1 1	13		_	_	†	†
	lin L	All	0.5		0.5		 	0.3		μAdc		0			8	1,16
Logic "1"	VOH	14 ②	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	12	7,9			8	1,16
Output Voltage	I TOH	1.70	1.000	0.000	0.550	1	0.0.0	0.050	0.700	100	1 "	1		•		.,
Logic "0"	VOL	14 ②	-1.890	-1.675	-1.85C	-	-1.650	-1.825	-1.615	Vdc	-	7,9	-		8	1,16
Output Voltage	1															
Logic "1"	VOHA	14 ②	-1.080	-	-0.980	-		-0.910	- "	Vdc	-	7,9	12	-	8	1,16
Threshold Voltage	 ,,	14 ②		-1.655		-	-1.630		-1.595	Vdc	 	7.9	 	12	8	1, 16
Logic "0" Threshold Voltage	VOLA	140	-	-1.655	_		-1.630	-	-1.595	Vac	_	7,9	_	12	°	1,16
Switching Times	1				 		 	 			+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
(50-ohm Load)	l .	j]	j	j	}		 	+	 		
Propagation Delay	1	ļ				1	1	Ì	1 .	1						
. Clock Input	t13+14+	14	0.8	4.8 4.8	1.0	3.3	4.5 4.5	1.1	5.0	ns	12	_	13	14	8	1,16
	¹ 13+14-	4	2.0	10.9	2.5	3.3 7.0	10.5	1.1	5.0 11.5	1 1	7	-	1 1	4].]	
	t13+4+	4	2.0	10.9	2.5	7.0	10.5	2.4	11.5	1 1	7	_	1 1	4]]	l I.
	t10-4-	1	1.6	7.4	1.6	5.0	6.9	1.9	7.5	1 1	,		10	1 :	1	
Carry In To Carry Out	10-4-	4 3	1.6	7.4	1.6	5.0	6.9	1.9	7.5		1 7	13	10	4		
Set Up Time	1	1									1			,		
Data Inputs	t12+13+	14	3.5	-	3.5	-	_	3.5	_		-	7, 9	12, 13	14		
	t12-13+	14	3.5	'-	3.5	-	-	3.5	_		-	7,9	12, 13			1 1
Select Inputs	t9+13+	14	7.5	-	7.5	-	i -	7.5	_				9,13			
	t7+13+	14	7.5		7.5	-	[-	7.5	-		-	-	7,13	1 7		
Carry In Input	t10-13+	14	4.5	-	3.7	-	-	4.5	-		7	9	10, 13	14	1 1	
	t13+10+	14	- 1.0	-	-1.0	-	-	- 1.0	-		7	9	10, 13	14	1 1	
Hold Time	(ĺ			_	1						1	1	1	1 1
Data Inputs	t13+12+	14	0	-	0	_	-	0	-		-	7,9	12,13	1,4		
	t13+12-	14	0	-		_	- '	-	-	1 1	1 -	7, 9	12, 13	1 1	1 1	1 1
Select Inputs	t13+9+	14 14	-2.5 -2.5	-	-2.5 -2.5		-	-2.5 -2.5	-		_	-	9,13	1 1		1 1
	t13+7+				-1.6	_	-				ſ	-	7, 13	1 1	1	1 1
Carry In Input	t13+10- t10+13+	14 14	- 1.6 4.0	-	3.1	_	_	- 1.6 4.0		1 🕈	7 7	9	10, 13 10, 13			
Counting Frequency		14	125	_	125	150		125		MHz	7		13			
Counting Frequency	fcountup fcountdown	14	125	_	125	150		125	_	MHz	9	_	1 13	(
Rise Time	t ₄₊	4	0.9	3.3	1.1	2.0	3.3	1.1	3.5	ns	1 7				-	1
(20% to 80%)	114+	14	0.9	J.3	1 7	2.0	1 1		1 1	1 "	Lí	_	1 1	14		1 1
Fall Time	t4-	4				2.0	1 1		1 1	1. 1	1 1	_		4		1 1
(20% to 80%)	t14-	14			i 🛊	2.0	i 🛊	1 1		1 1	i Y	_	1 1	14		1

¹ Individually apply VIL min to pin under test.

Measure output after clock pulse V_{IL} - VIH appears at clock input (pin 1

³ Before test set Q1 and Q2 outputs to a logic low.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C (a) is the minimum time to wait after the (b) Carry In counter has been enabled to clock it. (b) is the minimum time before the counter has been disabled that it may be clocked. (c) is the minimum time before the counter is enabled that a clock pulse Clock may be applied with no effect on the state of the counter. (d) is the minimum time to wait after the counter is disabled that a clock pulse may be applied with no effect in the state of the counter. Carry In (b) and (c) may be negative numbers. Cłack V_{CC1} · V_{CC2} ÷ +2.0 Vdc Vout 0.1 µF Coax Coax NOTE: t_{setup} is the minimum time before the positive transition of the clock pulse (C) that information must 16 be present at the input D or S. thold is the minimum time after the positive tran-Cin QO sition of the clock pulse (C) that information must С remain unchanged at the input D or S. Q1 DO D 1 Input Pulse t+ = t- = 2.0 ± 0.2 ns (20 to 80%) Clock Input (0) Q2 D2 TPout D3 0.3 TPin S 1 +1.11 V Cout S2 Clock +0.31 V 8 tC+Q+ - tC+Q-80% Q Output 50% 20% V_{EE} = -3.2 Vdc - tat_O + 1.11 V 50% +0.31 V 50-ohm termination to ground lothold H ^thold L cated in each scope channel input. 50% All input and output cables to the D or S scope are equal lengths of 50-ohm coaxial cable. Wire length should - t_{setup} H t_{setup} L be 1/4 inch from TP in to input pin and TPout to output pin. Unused outputs are connected to a 50-ohm resistor to ground.



BI-QUINARY COUNTER

The MC10138 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse.

Set or reset input override the clock, allowing asynchronous "set" or "clear." Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits.

P_D = 370 mW typ/pkg (No Load)

 $f_{tog} = 150 \text{ MHz typ}$

 t_r , $t_f = 2.5$ ns typ (20%–80%)

•

LOGIC DIAGRAM Ω1 **S3** 03 SO 10 P 15 P 13 9 2 ♀ Dī. Q Q Q D1 $\overline{D}2$ C1 ď D2 Q 12 ā ā C2 ā Clock O Reset O 14 0 $V_{CC1} = Pin 1$ V_{CC2} = Pin 16 VEE = Pin 8

COUNTER TRUTH TABLES

BI-QUINARY (Clock connected to C2

and Q3 connected to C1)

and U3	connec	ted to C)
NT Q1	Q2	Q3	Q0
L	L	L	L
H	L	L	L
L	Н	L	L
н	. Н	L	· L
L	L	Н	L
L	L	L	Н
H	L	L	Н
L	Н	L.	Н
Н	Н	L	Н
L	L	Н	Н
	NT Q1 L H L H L H	NT Q1 Q2	L L L L L H L L L L L L L L L L L L L L


BCD


(Clock connected to C1 and $\overline{Q0}$ connected to C2)

COUNT	O0	Q1	Q2	Ω3
0	L	L	L	L
· 1	Η,	L	L	L
2 3	L	н	L	L
3	н	Н	L.	L
4	L	L	Н	L
4 5 6	Н	L	H	L
6	L	H	н	L
7	Н	н	Н	L
8	L	L	L	н
9	Н	L	L	н

MECL 10K SERIES

BI-QUINARY COUNTER





Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

		TEST	VOLTAGE	VALUES								
@ Test	(Volts)											
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2							

										+85°C		-1.825				4
		Pin			N		Test Limi						LTAGE A			
		Under		0°C		+25°C			5°C				LISTED			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit		VILmin	VIHAmin	VILAmax	VEE	(VCC) Gnd
Power Supply Drain Current	1E	8		97		70	88		97	mAdc	9			-	8	1,16
Input Current	I _{in} H	12		350	-		220		220	1 1	12	-	1 -	- 1	1 1	
	1	5,6,10,11		390	_	-	245	-	245 290		5,6,10,11	-	_	_	1 1	1 1
	1	7 9	l	460 650	_	_	290 410	_	250	♦	9	_			(₩	♦
		All	0.5	000	0,5		410	0.3		μAdc				_	8	110
Logic "1"	V _{OH}	3,14②		-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	9				8	1,16
Output Voltage	∨он	2,4,13,15	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	5,6,10,11	-	_		8	1,16
Carpor voltage	1	0	1.000	0.050	-0.500		0.010	-0.000		1	3,0,10,11	i			"	1,16
Logic "0"	VOL	3,14 (1)	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	5,6,10,11	_	_	_	8	1,16
Output Voltage	100	2,4,13,15	-1.890	-1.675	-1.850		~1.650	-1.825	-1.615	Vdc	9		-	-	8	1,16
		2									l				l	.,
Logic "1"	VOHA	2,4,13,15	-1.080	-	-0.980	-	-	-0.910	-	Vdc			5,6,10,11	-	8	1,16
Threshold Voltage		0		ļ					1		1	l			i i	1
	1	3,14 ②	₩ .	-	₩	-		₩	-	₩	-	-	9	-	. ₩	\ ₩
		13,15①		-			_		-	<u> </u>	-		7,12		<u> </u>	<u> </u>
Logic "0"	VOLA	2,4,13,15	l	-1.655		-	-1.630	-	-1.595	Vdc		-		5,6,10,11	8	1,16
Threshold Voltage		3,14①						_	1 1					9	1 1	1
	1	13,15②		₩			V	_	\ \	♥		-	_	7.12	♥	*
Switching Times	1												Pulse In	Pulse Out	-3.2 V	+2.0 V
(50-ohm Load)	1					1			1			ĺ				
Propagation Delay				l	İ						l	1	4		1	1
Clock Delays									1	1	1	i .	1	1		
	t12+15+	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns	-	-	12	15	8	1,16
50 Ω Loads	t12+14+	14	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns	-	-	12	14	8	1,16
50 12 Loads	t12+14+ t7+13+	14 13	1.4		1.5	3.5		1.5		ns	-	-		14 13	8	1,16
PO 11 Coads	t12+14+ t7+13+ t7+4+	14 13 4	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns	-	-	12	14 13 4	8	1,16
20 11 F090s	t12+14+ t7+13+ t7+4+ t7+2+	14 13 4 2	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns	-	-	12	14 13 4 2	8	1,16
50 17 Coads	†12+14+ †7+13+ †7+4+ †7+2+ †7+3+	14 13 4 2 3	1.4	5.0	1.5	3.5	4.8 5.0	1.5	5.3 5.5	ns	-	-	7	14 13 4 2 3	8	1,16
5U 12 Loads	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15-	14 13 4 2 3	1.4	5.0 5.2	1.5	3.5	4.8 5.0 V 4.8	1.5	5.3 5.5 V 5.3	ns	-	-	12	14 13 4 2	8	1,16
5U 12 Loads	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14-	14 13 4 2 3	1.4	5.0 5.2 V 5.0	1.5	3.5	4.8 5.0 4.8 4.8	1.5	5.3 5.5	ns	200 200 200 200 200 200 200		12 7 V	14 13 4 2 3	8	1,16
PO 15 FORGS	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14- t7+13-	14 13 4 2 3 15	1.4	5.0 5.2 \$ 5.0 5.0	1.5	3.5	4.8 5.0 V 4.8	1.5	5.3 5.5 V 5.3 5.3	ns		1 1 1 1 1	12 7 V	14 13 4 2 3 15	8	1,16
50 12 Loads	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14-	14 13 4 2 3 15 14 13 4	1.4	5.0 5.2 \$ 5.0 5.0	1.5	3.5	4.8 5.0 4.8 4.8	1.5	5.3 5.5 V 5.3 5.3	ns		1 1 1 1 1	12 7 V	14 13 4 2 3 15 14 13 4 2	8	1,16
50 12 Loads	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+4-	14 13 4 2 3 15 14 13 4 2 3	1.4	5.0 5.2 5.0 5.0 5.0 5.2	1.5	3.5	4.8 5.0 4.8 4.8	1.5	5.3 5.5 V 5.3 5.3	ns	200 200 200 200 200 200 200 200 200 200		12 7 12 12 12 7	14 13 4 2 3 15 14 13 4 2 3	8	1,16
Set Delay	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+4- t7+2-	14 13 4 2 3 15 14 13 4 2 3	1.4	5.0 5.2 5.0 5.0 5.2	1.5	3.5	4.8 5.0 4.8 4.8	1.5	5.3 5.5 V 5.3 5.3	ns	200 200 200 200 200 200 200 200 200 200		12 7 12 12 12 7	14 13 4 2 3 15 14 13 4 2 3	8	1,16
Set Delay	t12+14+ t7+13+ t7+44+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+4- t7+2- t7+3- t11+15+	14 13 4 2 3 15 14 13 4 2 3 15	1.4	5.0 5.2 5.0 5.0 5.0 5.2	1.5	3.5	4.8 5.0 4.8 4.8	1.5	5.3 5.5 V 5.3 5.3	ns			12 7 12 12 12 7 11 11	14 13 4 2 3 15 14 13 4 2 3 15	8	1,16
	t12+14+ t7+13+ t7+44+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+4- t7+2- t7+3- t11+15+ t11+14-	14 13 4 2 3 15 14 13 4 2 3 15	1.4	5.0 5.2 5.0 5.0 5.2	1.5	 	4.8 5.0 4.8 4.8	1.5	5.3 5.5 V 5.3 5.3	ns			12 7 12 12 12 7 11 11 11	14 13 4 2 3 15 14 13 4 2 3 15 14	8	1,16
Set Delay Reset Delay	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+4- t7+2- t7+3- t11+15+ t11+14- t9+14+	14 13 4 2 3 15 14 13 4 2 3 15 15 14 14 14		5.0 5.2 5.0 5.0 5.2 5.2 5.2		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4.8 5.0 4.8 4.8 5.0		5.3 5.5 5.3 5.3 5.5				12 7 12 12 12 7 11 11 9 9	14 13 4 2 3 15 14 13 4 2 3 15 14 14 14	8	1,16
Set Delay Reset Delay Rise Time	t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+4- t7+2- t7+3- t11+15+ t11+14- t9+15- t14+	14 13 4 2 3 15 14 13 4 2 3 15 14 14 15 14	1.1	5.0 5.2 5.0 6.0 5.2 5.2 5.2 4.7	1.1	 	4.8 5.0 4.8 4.8 5.0	1.1	5.3 5.5 5.3 5.3 5.5 5.5	ns			12 7 12 12 12 7 11 11 9 9	14 13 4 2 3 15 14 13 4 2 3 15 14 15 14	8	1,16
Set Delay Reset Delay Rise Time (20% to 80%)	112+14+ 17+13+ 17+4+ 17+2+ 17+3+ 112+15- 112+13- 17+13- 17+2- 17+3- 111+15+ 111+14- 19+14+ 19+15- 115+	14 13 4 2 3 15 14 13 4 2 3 15 14 14 14 15		5.0 5.2 5.0 5.0 5.2 5.2 5.2		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4.8 5.0 4.8 4.8 5.0		5.3 5.5 5.3 5.3 5.5				12 7 12 12 12 7 11 11 9 11 11	14 13 4 2 3 15 14 13 4 2 3 15 14 14 15 14 14 15	8	1,16
Set Delay Reset Delay Rise Time (20% to 80%) Fall Time	112+14+ 17+13+ 17+4+ 17+2+ 17+3+ 112+15- 17+13- 17+4- 17+2- 17+3- 11+15+ 19+14+ 19+15- 114+ 115+ 114- 114- 114- 114- 114- 114- 114- 114	14 13 4 2 3 15 14 13 4 2 3 15 14 15 14 15 14	1.1	5.0 5.2 5.0 6.0 5.2 5.2 5.2 4.7	1.1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4.8 5.0 4.8 4.8 5.0	1.1	5.3 5.5 5.3 5.3 5.5 5.5				12 7 12 12 12 12 11 11 9 9 11 11 11 9	14 13 4 2 3 15 14 13 4 2 3 15 14 15 14 15 14 15 14	8	1,16
Set Delay Reset Delay Rise Time (20% to 80%)	112+14+ 17+13+ 17+4+ 17+2+ 17+3+ 112+15- 112+13- 17+13- 17+2- 17+3- 111+15+ 111+14- 19+14+ 19+15- 115+	14 13 4 2 3 15 14 13 4 2 3 15 14 14 14 15	1.1	5.0 5.2 5.0 6.0 5.2 5.2 5.2 4.7	1.1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4.8 5.0 4.8 4.8 5.0	1.1	5.3 5.5 5.3 5.3 5.5 5.5				12 7 12 12 12 7 11 11 9 11 11	14 13 4 2 3 15 14 13 4 2 3 15 14 14 15 14 14 15	8	1,16


*Individually apply V_{ILmin} to pin under test.


① Set all four flip-flops by applying pulse

VIHmax to pins 5,6,10,11 prior to applying test voltage indicated.

VILmin to pin 9 prior to applying test voltage indicated. 2 Reset all four flip-flops by applying pulse

COUNTER STATE DIAGRAM — POSITIVE LOGIC







FOUR-BIT UNIVERSAL SHIFT REGISTER


The MC10141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

P_D = 425 mW typ/pkg (No Load)

f_{Shift} = 200 MHz typ

 $t_{r.} t_f = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM



V_{EE} = Pin 8

TRUTH TABLE

SEL	ECT		OUTPUTS								
S1	S2	OPERATING MODE	Q0 _{n+1}	Q1 _{n+1}	02 _{n+1}	Q3 _{n+1}					
L	L	Parallel Entry	D0	D1	D2	D3					
L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR					
Н	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n					
Н	Н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	Q3 _n					

*Outputs as exist after pulse appears at "C" input with input conditions as shown. (Pulse = Positive transition of clock input).

MECL 10K SERIES

FOUR-BIT UNIVERSAL SHIFT REGISTER



L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX PLASTIC PACKAGE CASE 648






FN SUFFIX PLCC CASE 775

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

SHIFT FREQUENCY TEST CIRCUIT



All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin.


Test Procedures:

- 1. Set D1, D2, D3 = +0.31 Vdc (Logic L)
 D0 = +1.11 Vdc (Logic H)
 2. Apply Clock pulse \(\int_{V1L}^{V1H} \) to set Q0 high.
- 3. Maintain Clock Low.
 Set S1 = +0.31 Vdc (Logic L)
 S2 = +1.11 Vdc (Logic H)
- 4. Test Shift Frequency

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST	VOLTAGE '	VALUES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2				
		Pin			М	10141					TEST VO	I TAGE A	PPI IED TO I	PINS LISTED	BELOW:				
	1	Under	-30	o°C		+25°C		+8	5°C		1231 00	1	T TELEBRON	THIS EISTED	DEEOW.			1	(Vcc
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	P1	P2	Р3	Gnd
Power Supply Drain Current	1E	8		112	-	82	102		112	mAdc	-	-	-	_	. 8	-	-	7-	1,16
Input Current	lin H	5	-	350	-		220	-	220	μAdc	5	-	_	-	8	-	-	-	1,16
		6	-	350	- '	-	220	-	220		6	-	-	-		-	-	-	1 1
	l	7	-	390	-	-	245	-	245		7	-	- 1	-	1 1	-	-	-	1
		4		425			265		265	_ ·						_		1	
	lin L	12	0.5	-	0.5	-		0.3	-	μAdc	4,5,6,7,9, 10,11,13	12	-	-	8	-	-	-	1,16
Logic "1"	Vон									Vdc				1	8				
Output Voltage		3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700		6	-				4	-	- 1	1,16
Logic "0"	VOL			-						Vdc									
Output Voltage	l	3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615				_	_	8	4	_	1	1,16
Logic "1"	VOHA	3	-1.080		-0.980	-	-	-0.910	-	Vdc	-	-	6	_	8	4	-	-	1,16
Threshold Voltage	0	1 1		-		-	-		-		6	4	-	7	1 1	4	-	1 -	1 1
		1	♦	_	•	_	_	\ \	_	+	6	(4)	_			_	4	4	♦
Logic "0"	VOLA	3	<u> </u>	-1.655	_	_	-1.630		-1.595	Vdc		-		6	8	4	-	-	1.16
Threshold Voltage	0	l i	-	1	-	-	1 1	-		1	-	6	-	7	11	4	-	-	1 1
	1 0	1 1	- 1	1 1	-	-	1 1	-	1 1		-	(5)	_	-			4	-	1 1
		V		▼	-	-	₹				6			_				4	
Switching Times (50 Ω Load)																			
Propagation Delay	t4+3+	3	1.7	3.9	1.8	2.9	3.8	2.0	4.2	ns	0	l _	-	_	-3.2 V	_	l _	_	+2.0 \
Setup Time (t _{setup})	t12+4+	14	2.5	_	2.5	-	-	2.5	_	1	-	- 1	_	_	8	-	_		1,16
ætup	t10+4+	14	5.5	_	5.0	_	1	5.5	_		_	- 1	_	-		-	_	-	1 1
Hold Time (thold)	t4+12+	14	1.5	_	1.5	-	-	1.5	_	1 1	-	_		_		-	-	- 1	1 1
Rise Time (20% to 80%)	t3+	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6)	2	-	-	-	11.	_	-	-	
Fall Time (20% to 80%)	t3-	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6	\ \	@ @ @			-		-	-	l –	1 1
Shift Frequency	fShift	i –	150	_	150	200	-	150	_	MHz	13	-	_	-	i 🛊 :	-	-	(-	1



- These tests to be performed in sequence as shown.
 See switching time test circuit for test procedures.
 See shift frequency test circuit for test procedures.
 Reset to zero before performing test.



QUAD LATCH

The MC10153 is a high speed, low power, MECL quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is low, outputs will follow D inputs. Information is latched on positive going transition of the clock. The MC10153 provides the same logic function as the MC10133, except for inversion of the clock.


 $P_D = 310 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 4.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES


QUAD LATCH





FN SUFFIX PLCC CASE 775






TRUTH TABLE

G	С	D	Q _{n+1}
Н	φ Η	φ	L
L	Н	φ φ	q_n
L	L	L	L
L	L	н	н

 $\phi = \text{Don't Care}$ $C = C_C + \overline{CE}$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VA	LUES									
		(Volts)											
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

MC10153

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin			M	C10153	Test Limit				TEST	OLTAGE A	PPI IED TO P	INS LISTED E	SELOW:	t
	1	Under	-30	o°C		+25°C		+85	oc.		123. (OLI AGE A			JEEU11.	(VCC
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	83	-	_	75		83	mAdc	_	13	_	_	8	1,16
Input Current	linH	3	_	390 390	_	_	245 245	_	245 245	μAdc	3	_			8	1,16
		5	_	560 460	_	_	350 290	-	350 290	₩	5 13	_	_	_		
	linL	3	0.5	_	0.5	_	-	0.3	_	μAdc	_	3	-	-	8	1,16
Logic "1" Output Voltage	VOH	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	3 3	4 13	_		8	1,16 1,16
Logic "0" Output Voltage	VOL	2 2 2	-1.890	-1.675	-1.850	- -	-1.650	-1.825	-1.615	Vdc	 3,5 	3,13 13		_	8	1,16
Logic "1" Threshold Voltage	Vона	2 2 2 2† 2†† 2†† 2†† 2	-1.080	- - - - - - - - -	-0.980	- - - - - -	- - - - - -	-0.910	-	Vdc	3 - 3 3 - - - 3 3	3,4 4 4 	3	5 - - - - - 4 13	8	1,16
Logic "O" Threshold Voltage	VOLA	2 2 2 2† 2†† 2††	- · 	-1.655 V	- - - - - -	- - - - -	-1.630	-	-1.595	Vdc	3 - - - 3 3	4 4 4 - -	5 - - - -	- 3 - - - 13	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 \
Propagation Delay	t3+2+ t4-2+ t5-2+ tSetup tHold	2 2 2 3 3	1.0 1.0 1.0 2.5 1.5	5.6 5.6 3.2 —	1.0 1.0 1.0 2.5 1.5	4.0 4.0 2.0 0.7 0.7	5.4 5.6 3.1 —	1.1 1.2 1.0 2.5 1.5	5.9 6.2 3.4 —	ns	- 3 * - - -	- - - -	3 4 5 3 3	2 2 2 2 2	8	1,16
Rise Time (20% to 80%)	t ₂₊	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8		-	-	3 .	2	1 1	
Fall Time (20% to 80%)	t2-	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	₹	-		3	2	▼	. ▼

[†]Output level to be measured after a clock pulse has been applied to the clock input (Pin 4).

VIH max

^{*}Latch set to zero state before test.

^{††}Data input at proper high/low level while clock pulse is low so that device latches at proper high/low level for test. Levels are measured after device has latched.



BINARY COUNTER

The MC10154 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

PD = 370 mW typ/pkg (No Load)

f_{toggle} = 150 m Hz (typ)


 t_{pd} = 3.5 ns typ (C to Q_0)


 t_{pd} = 11 ns typ (C to Q₃)

LOGIC DIAGRAM Q1 S2 Q2 S3 Q3 15 Q 13 Q Q, ā D 12 Clock 1O O C1 Clock 2O ō R Q' Q' 14 6 TRUTH TABLE OUTPUTS V_{CC1} = Pin 1 S₁ S₂ S₃ C₁ C₂ Q₀ Q₁ Q₂ Q₃ S₀ V_{CC2}=Pin 16 V_{EE}=Pin 8 LLL L HLL LHLL HLL L H No Count ф No Count HHHHHHLLLLLLL LLHHHHLLL LHLHL LHHLL Clock transitions from V_{IL} to V_{IH} may be applied to C_1 or C_2 or both for same effect.

MECL 10K SERIES

BINARY COUNTER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST V	OLTAGE \	/ALUES	
			(Volts)		
@ Test Temperature	VIHmax	VILmin	VIHAmin	V _{ILAmax}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	ĺ
		Pin			MC1	0154 Test	Limits					TEST VOI	TAGE AF	PLIED TO		İ
		Under	-30	o°c		+25°C		+8!	5°C	1		PINS	LISTED BE	ELOW:		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	v_{IHmax}	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	¹E	8	_	97	_	-	88		97	mAdc	9	-	-	-	8	1,16
Input Current	linH	12	-	390	-	_	245	- "	245	μAdc	12	_	-	-	8	1,16
	1	11	_	350	_	_	220 410	_	220 410	μAdc μAdc	11 9	_	_	_	8	1,16 1,16
	lint	*	0.5	650	0.5	- -	-	0.3	410	μAdc	-	· ·	-		8	1,16
Logic "1" Output Voltage	VOH	14	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	9		 		8	1,16
Logic 1 Output Voltage	1 .04	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	11	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	14	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	11	-	-	-	8	1,16
		15	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	9				8	1,16
Logic "1" Threshold Voltage	VOHA	3	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	5	-	8	1,16
	j	14 15	-1.080 -1.080	_	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	_	_	11 9	_	8	1,16 1,16
Logic "0" Threshold Voltage	1 1/	3	-1.000	-1.655	-0.500		-1.630	-	-1.595	Vdc	 		-	5	8	1,16
Logic O Threshold Voltage	VOLA	14	_	-1.655	_	-	-1.630	_	-1.595	Vdc ·	_	_	-	11	8	1,16
	1	15	_	-1.655	-	-	-1.630	-	-1.595	Vdc	-		-	9	8	1,16
Switching Times													Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vd
Clock Input	t12+15+	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns		-	12	15	8	1,16
Propagation Delay	t12-13-	13	1.9	9.4	2.0	6.0	9.2	2.0	9.8		-	-		13		1 1
	t12+4-	3	2.9 3.9	12.3 14.9	3.0 4.0	8.5 11	12 14.5	3.0 4.0	12.8 15.5		_	_		4 3		1 1
Rise Time (20 to 80%)	t12-3+	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0		_	_		15	i 1 .	1 1
Fall Time (20 to 80%)	t15+	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	\ ▼		_	▼	15		▼
	t15-	15	1.4	5.2	1.5	2.5	5.0	1.5	5.0	ns	 -	_	11	15	8	1,16
Set Input	t11-15+										- -		9	15	8	1,16
Reset Input	^t 9-15+	15	1.4	5.2	1.5		5.0	1.5	5.5	ns			9	15	8	
Counting Frequency	fcount	15	125	-	125	150	-	125	-	MHz	-	-	12	15	8	1,16

^{*}Individually test each input applying VIL to input under test.



QUAD 2-INPUT MULTIPLEXER (NON-INVERTING)

The MC10158 is a quad two channel multiplexer. A common select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, and D31.


P_D = 197 mW typ/pkg (No Load)

 $t_{pd} = 2.5 \text{ ns typ (Data to Q)}$

3.2 ns typ (Select to Q)

 t_{Γ} , $t_{f} = 2.5 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM




TRUTH TABLE

Select	D0	D1	Q
L	φ	L	L
L	φ	Н	Н
Н	L	φ	L
Н	Н	φ	Н

 $\phi = Don't care$


MECL 10K SERIES

QUAD 2-INPUT MULTIPLEXER (NON-INVERTING)



DIP PIN ASSIGNMENT

CASE 775



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

V_{CC} = Pin 16 V_{EE} = Pin 8

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VAI	LUES	
@ Test			(Volts)		
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										.00	0.700	1.025	-1.000	1.440	J.2	1
		Pin			MC	10158	TEST LIM	ITS			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					1
	1	Under	-3	0°C		+25°C		+8	5°C		I EST VI	ULTAGE APP	LIED TO PIN	19 FISTED BE	ELOW:	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	V _{ILA max}	VEE	Gnd
Power Supply Drain Current	1E	8	100	53	_	38	48	-	53	mAdc	-	-	_	-	8	16
Input Current	linH	9	_	360	_	-	225	-	225	μAdc	9	_	-	_	8	16
		5	-	400	-	-	250		250	μAdc	5	-	-		8	16
	linL	5	0.5		0.5		-	0.3	-	μAdc	_	5	-	_	8	16
Logic ''1'' Output Voltage	Voн	1	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-	_	-	8	16
Logic ''0'' Output Voltage	VOL	1	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc		-	_	-	8	16
Logic "1" Threshold Voltage	Vона	1	-1.080	-	-0.980	_	_	-0.910	-	Vdc	_	-	5	_	8	16
Logic "0" Threshold Voltage	VOLA	1	-	-1.655	-	-	-1.630	-	-1.595	Vdc	_	-	-	5	8	16
Switching Times											+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
(50 Ω Load)	1									ņs						
Propagation Delay	1			ľ		i	ľ		1			l			8	16
Data Input	t5-1-	1	1.3	3.1	1.2	2.5	3.0	1.3	3.2		-	-	5	1		
Select Input	t9+1+	1	2.5	4.8	2.4	3.2	4.5	2.5	4.8		6	-	9	1		
Rise Time (20% to 80%)	t ₁₊	1	1.6	3.4	1.5	2.5	3.3	1.6	3.4		-	-	5	1		
Fall Time (20% to 80%)	t ₁₋	1	1.6	3.4	1.5	2.5	3.3	1.6	3.4	•	-	-	5	. 1	↓	



QUAD 2-INPUT MULTIPLEXER (INVERTING)

The MC10159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30. A low (L) level enables data inputs D01, D11, D21, and D31. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.

 $P_D = 218 \text{ mW typ/pkg (No Load)}$


t_{pd} = 2.5 ns typ (Data to Q) 3.2 ns typ (Select to Q)


 t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM Select 9 -D01 5 D00 6 -D113-D10 4 -Enable 7 D21 12 -D20 13 -D31 10 -D30 11 -**TRUTH TABLE** Enable Select D0 D1 Q $V_{CC} = Pin 16$ VEE = Pin 8 L L. φ L Н L Н L φ н Н ı L φ L Н Н φ L Н φ φ L $\phi = Don't Care$

MECL 10K SERIES

QUAD 2-INPUT MULTIPLEXER (INVERTING)





Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

TEST VOLTAGE VALUES											
@ Test			(Volts)								
Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE						
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2						
+25 ⁰ C	-0.810	-1.850	-1.105	-1:475	-5.2						
+85°C	-0.700	-1.825	-1.035	-1 440	-5.2						

		Pin			М	C10159	Test Limi	ts			TEOT 1/	01 7405 405				1
		Under	-3	0°C		+25°C	***	+8	5°C		TEST V	OL TAGE APP	LIED TO PIN	IS LISTED BE	LOW:	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	. 58	-	42	53	-	58	mAdc	-	_	-	-	8	16
Input Current	linH	9 5	-	360 400	-	_	225 250	-	225 250	μAdc μAdc	9 5	-	_	_	8 8	16 16
	linL	5	0.5		0.5		-	0.3	_	μAdc	_	5	_	-	8	16
Logic "1" Output Voltage	Voн	1	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	-	-	=	-	8	16
Logic "0" Output Voltage	VOL	1	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5	-	_	· ·	8	16
Logic "1" Threshold Voltage	Vона	1	-1.080	_	-0.980	-	-	-0.910		Vdc	9		_	6	8	16
Logic "0" Threshold Voltage	VOLA	1	-	-1.655	_	-	-1.630	-	-1.595	Vdc	9	-	6	- '	8	16
Switching Times											+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
(50 Ω Load) Propagation Delay										ns					8	16
Data Input	t5 + 1-	1	1.1	3.8	1.2	2.5	3.3	1.1	3.8		-	-	5	1		
Select Input	tg + 1-	1	1.5	5.3	1.5	3.2	5.0	1.5	5.3		6	-	9	1	- 1	
Enable Input	t7+1-	1	1.4	5.3	1.5	2.5	5.0	1.4	5.3		3,12	-	7	1	i	
Rise Time (20% to 80%)	t ₁₊	1	1.0	3.7	1.1	2.5	3.5	1.0	3.7		9	-	5	1		
Fall Time (20% to 80%)	t1_	1	1.0	3.7	1.1	2.5	3.5	. 1.0	3.7	↓	9	-	5	1	↓	



12-BIT PARITY GENERATOR-CHECKER

The MC10160 consists of nine EXCLUSIVE-OR gates in a single package, internally connected to provide odd parity checking or generation. Output goes high when an odd number of inputs are high. Unconnected inputs are pulled to low logic levels allowing parity detection and generation for less than 12 bits.

P_D = 320 mW typ/pkg (No Load)

 $t_{pd} = 5.0 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

12-BIT PARITY GENERATOR-CHECKER








INPUT	OUTPUT
Sum of High Level Inputs	Pin 2
Even	Low
Odd	High

DIP PIN ASSIGNMENT

CASE 775



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for one set of conditions. Complete testing according to truth table.

Г					
		TEST VOI	LTAGE VALU	:S	
@ Test			(Volts)	-	
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105 ~	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			М		Test Li				TEST V	OLTAGE APPLIE	TO PINE I	ISTED BELO		
	1 1	Under	-3	80°C		+25°C	-	+8	5°C		1E31 V	OLIAGE AFFLI	ED TO FINS L	ISTED BELC		(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	lΕ	8		86	_	62	78	-	86	mAdc	4,5,9,10,13,14		_	_	8	1,16
Input Current	linH*	3 4	_	425 350	_	-	265 220	_	265 220	μAdc μAdc	3 4	_		_	8 8	1,16 1,16
	linL	3	0.5	_	0.5	-	_	0.3		μAdc	-	3		_	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3	4,5,6,7,9,10, 11,12,13,14,15	=	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	_	3,4,5,6,7,9,10, 11,12,13,14,15	_		8	1,16
Logic "1" Threshold Voltage	V _{OHA}	2	-1.080	-	-0.980		_	-0.910		Vdc	_	4,5,6,7,9,10,11, 12,13,14,15	3		8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	_	-1.595	Vdc	_	3,5,6,7,9,10,11 12,13,14,15	-	4	8	1,16
Switching Times (50 Ω Load)														A.1		
Propagation Delay	1 1	1 -			ĺ						+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Rise Time	t3+2+ t3+2- t3-2- t3-2+ t4+2+ t4+2- t4-2- t4-2+	2	1.8	8.1	2.0	5.0	7.5	2.0	8.0	ns	4 - 4 - 3 - 3	. 1	3	2	8	1,16
(20% to 80%) Fall Time	t ₂₊		1.1	3.5	1.1	2.0	3.3	1.0	3.5		-	-	3			
(20% to 80%)	t ₂₋	♦	1.1	3.5	1.1	2.0	3.3	1.0	3.5	•	-	-	3	*	†	*

^{*}Pins 3, 6, 7, 11, 12, 15 are similar Pins 4, 5, 9, 10, 13, 14 are similar



BINARY TO 1-8 DECODER (LOW)

The MC10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high.

The MC10161 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders. This design provides the identical 4 ns delay from any address or enable input to any output.


A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1. This system, using the MC10136 control counters, has the capability of incrementing, decrementing or holding data channels. When both S0 and S1 are low, the index counters reset, thus initializing both the mux and demux units. The four binary outputs of the counter are buffered by the MC10101s to send twisted-pair select data to the multiplexer/demultiplexer units.

P_D = 315 mW typ/pkg (No Load)

 $t_{pd} = 4.0 \text{ ns type}$

 $t_{r,t_f} = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM



TRUTH TABLE

	BLE UTS		NPUTS OUTPUTS											
Ē1	ΕO	С	В	Α	QO	Q1	Q2	СЗ	Q4	Q5	Q6	Ω7		
L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н		
L	L	L	L	н	Н	L	Н	Н	н	Н	н	Н		
L	L	L	н	L	Н	Н	L	Н	Н	н	н	н		
L	L	L	н	Н	н	Н	Н	L	H	н	н	Н		
L	L	Н	L	L	H	н	н	н	L	н	н	Н		
L	L	Н	L	Н	H	н	н	Н	н	L	н	Н		
L	L	Н	н	L	н	Н	н	Н	н	н	L	Н		
L	L	H	н	Н	н	н	н	Н	н	н	н	L		
н	φ	φ	φ	φ	н	H	н	н	н	н	н	н		
φ	Н	φ	φ	φ	Н	Н	Н	Н	Н	Н	Н	Н		


MC10161

MECL 10K SERIES

BINARY TO 1-8 DECODER (LOW)




DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31. Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input/output combination. Other combinations are tested according to the truth table.

	TEST VOLTAGE VALUES													
			(Volts)											
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE									
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2									
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2									

					M	10161	Test Limits	3			TEST V	N TAGE AD	PLIED TO PIN	S LISTED BEL	OW:	
		Pin Under	-30°C		+25°C			+85°C			1237 V	JETAGE AT		0 210120 022		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	84	-	61	76	-	84	mAdc	2,7,9,14,15	_	-	-	8	1,16
Input Current	linH	14	_	350	-	_	220	-	220	μAdc	14		_	-	8	1,16
	linL	14	0.5	-	0.5	-	-	0.3	-	μAdc	-	14	-	-	8	1,16
Logic "1" Output Voltage	VOH	13 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	2 15	-			8 8	1,16 1,16
Logic "0" Output Voltage	VOL	13	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	14		-		8	1,16
Logic "1" Threshold Voltage	Vона	13 13	-1.080 -1.080	_	-0.980 -0.980	_	-	-0.910 -0.910	-	Vdc Vdc	-	-	2 15	=	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	13	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-		14	-	8	1,16
Switching Times (50 Ω Load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t14+13- t14-13+	13 13	1.5 1.5	6.2 6.2	1.5 1.5	4.0 4.0	6.0 6.0	1.5 1.5	6.4 6.4	ns 	_	-	14	13	8	1,16
Rise Time (20% to 80%)	t13+	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5		-		1 1			1 1
Fall Time (20% to 80%)	t13-	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	\ \	-	-	▼	▼	1	▼





BINARY TO 1-8 DECODER (HIGH)

The MC10162 is designed to convert three lines of input data to a one-of-eight output. The selected output will be high while all other outputs are low. The enable inputs, when either or both are high, force all outputs low.

The MC10162 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders.

This device is ideally suited for demultiplexer applications. One of the two enable inputs is used as the data input, while the other is used as a data enable input.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1 of the MC10161 data sheet.

 $P_D = 315 \text{ ns typ/pkg (No Load)}$

 $t_{pd} = 4.0 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM FO 2-13 04 -12 Q5 -11 Q6 _10 Q7 $V_{CC1} = Pin 1$ VCC2 = Pin 16 VEE = Pin 8 **TRUTH TABLE** INPUTS OUTPUTS Ēο Ē1 С Α Q0 Q1 Q2 QЗ Q4 Q5 Q6 **Q**7 Н L L н Н L L L L L


L L L Н L L L н L L L L L L L L н L L L L L н L L L L L L L Н L Н L L L L Н L L L Н L L L Н L L L L н Н L L L L Н L L L L н Н φ φ φ L L L L L L L $\phi = Don't Care$

MECL 10K SERIES

BINARY TO 1-8 DECODER (HIGH)



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only input/output combination. Other combinations are tested according to the truth table.

	TEST VOLTAGE VALUES														
			(Volts)												
@Test Temperature	VIH max	VIL min	VIHA min	VILA max	V _{EE}										
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2										
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2										
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2										

										+65°C	-0.700	-1.625	-1.035	-1.440	-5.2	1
		Pin	MC10162 Test Limits							TEST VOLTAGE APPLIED TO PINS LISTED BELOW:]	
		Under	-30°C		+25°C		+85°C			TEST TOETHOE ATTENDED TO THIS EISTED BEEDW					(Vcc)	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	84	-	61	76	-	84	mAdc	-	-	_	-	8	1,16
Input Current	linH	14	-	350	_	-	220	-	220	μAdc	14	-	_	-	8	1,16
	linL	14	0.5	-	0.5	_	-	0.3	-	μAdc	-	14		_	8	1,16
Logic "1" Output Voltage	VOH	13	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	14	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	13 13	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	2 15	_	_		8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	13	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	14	-	8	1,16
Logic "0" Threshold Voltage	VOLA	13 13	-	-1.655 -1.655	-	_	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	_	_	2 15	_	8 8	1,16 1,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	^t 14+13+ ^t 14-13-	13 13	1.5 1.5	6.2 6.2	1.5 1.5	4.0 4.0	6.0 6.0	1.5 1.5	6.4 6.4	ns	_	-	14	13	8	1,16
Rise Time (20% to 80%)	, t+	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5		-	. –				
Fall Time (20% to 80%)	t-	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	•	-		•	•	•	•



MC10163 MC10193

ERROR DETECTION- CORRECTION CIRCUIT

The MC10163 and the MC10193 are error detection and correction circuits. They are building blocks designed for use with memory systems. They offer economy in the design of error detection/ correction subsystems for mainframe and add-on memory systems. For example, using eight MC10163s together with eight 12-bit parity checkers (MC10160), single-bit error detection/correction and double-bit error detection can be done on a word of 64-bit length. Only eight check bits (B0-B7) need be added to the word. A useful feature of this building block is that the MC10193 option generates the parity of all inputs to the block. Thus, if the MC10193 is applied in a byte sequence, individual byte parity is automatically available.

MECL 10K SERIES

ERROR DETECTION -**CORRECTION CIRCUIT**






CASE 620

CASE 648

MC10163 LOGIC DIAGRAM



IBM CODE

 $P0_A = B1, B2, B4, B7$ P0B = B0, B3, B5, B6

P1 = B1, B3, B5, B7

P2 = B2, B3 B6, B7


P3 = B4, B5, B6, B7

V_{CC1} = Pin 1

V_{CC2}=Pin 16 VEE = Pin 8

PD = 520 mW typ/pkg (No Load)

 $t_{pd} = 5.0$ ns typ



P1 = B1, B3, B5, B7

P2 = B2, B3, B6, B7

P3 = B4, B5, B6, B7

P4 = B1, B2, B4, B7

P5 = Byte (B0 1, 2, 3, 4, 5, 6, 7)

V_{CC1} = Pin 1

V_{CC2}=Pin 16

VEE = Pin 8

PD=520 mW typ/pkg (No Load)

t_{pd} = 7.5 ns typ (pin 7 to pin 2)

t_{pd} = 5.0 ns typ (pin 7 to pin 14)

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST VO	LTAGE V	ALUES	
			(Volts)		
@ Test emperature	VIHmax	VILmin	VIHAmin	V _{ILAmax}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	l
	Ì	Pin			M		Test Limit			r	TE		AGE APPI			1
		Under		0°C		+25°C		+8	o°C				STED BEL			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	137	_	_	125		137	mAdc	-	-	_	_	8	1,16
Input Current	linH	4,6,10 5,7,9,11,12	_	350 425	-	_	220 265	_	220 265	μAdc μAdc	4,6,10 5,7,9,11,12	_	-	-	8	1,16 1,16
	linL	•	0.5	-	0.5	_	-	0.3	-	μAdc	_		_	-	8	1,16
Logic ''1'' Output Voltage	Voн	2 3 13 14	-1.060	-0.890	-0.960	- - -	-0.810	-0.890 	-0.700	Vdc	4 4 11 11	_ _ _	-	_ _ _	8	1,16
Logic "0" Output Voltage	VOL	2 3 13 14	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	 - -	4 11 11 11	- - -	- - -	8	1,16
Logic "1" Threshold Voltage	Vона	2 3 13 14	-1.080	- - - -	-0.980	- - -	- - -	-0.910	- - -	Vdc	- - -	_ _ _	5 11 5 4	- - - -	8	1,16
Logic "0" Threshold Voltage	VOLA	2 3 13 14	- - -	-1.655	_ _ _	_ _ _	-1.630	- - -	-1.595	Vdc	- - -	_ _ _	-	5 11 5 4	8	1,16
Switching Times (50 Ω Load) Propagation Delay	t7+15+ t4+14+	15 14	1.3 1.3	6.8 6.8	1.5 1.5	5.0 5.0	6.5 6.5	1.5 1.5	7.1 7.1	ns	+1.11 V	_	Pulse In 7 4	Pulse Out 15 14	-3.2 V	+2.0 V
Rise Time (20% to 80%) Fall Time (20% to 80%)	^t 15+	15 15	1.1 1.1	4.2 4.2	1.1 1.1	2.0 2.0	3.9 3.9	1.1 1.1	4.4 4.4		-	- -	7 7	15 15		

^{*}Individually test each input, apply VILmin to pin under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

	TEST	VOLTAGE	VALUES	
		(Volts)	
VIHmax	VILmin	VIHAmin	V _{ILAmax}	VEE
-0.890	-1.890	-1.205	-1.500	-5.2
-0.810	-1.850	-1.105	-1.475	-5.2
-0.700	-1.825	-1.035	-1.440	-5.2
	-0.890 -0.810	V _{IHmax} V _{ILmin} -0.890 -1.890 -0.810 -1.850	VIHmax VILmin VIHAmin -0.890 -1.890 -1.850 -1.105	-0.890 -1.890 -1.205 -1.500 -0.810 -1.850 -1.105 -1.475

										+85°C	-0.700	-1.825	-1.035	-1.440	~5.2	
		Pin		0°C	M		Test Limit		-0-	· ·				PPLIED TO	כ	l
		Under				+25°C	T	 	5°C	1			LISTED			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	V _{EE}	Gnd
Power Supply Drain Current	ΙE	8		137	-		125	_	137	mAdc	_	-		_	8	1,16
Input Current	linH	4,6,10 5,7,9,11,12	_	350 425	-	_	220 265	_	220 265	μAdc μAdc	4,6,10 5,7,9,11,12	_	_	_	8 8	1,16 1,16
	linL	*	0.5	-	0.5	_	-	0.3	-	μAdc	-	•	-	-	8	1,16
Logic "1" Output Voltage	VOH	2 3 13 14	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	4 4 11	- + -	_ _ _	_ _ _	8	1,16
Logic ''0'' Output Voltage	VOL	2 3 13 14	-1.890	-1.675	-1.850	=	-1.650	-1.825	-1.615	Vdc	- - -	4 11 11			8	1,16
Logic "1" Threshold Voltage	VOHA	2 3 13 14	-1.080	-	-0.980		- - -	-0.910	- - -	Vdc	-	- - -	5 11 5 4	- - -	8	1,16
Logic "0" Threshold Voltage	VOLA	2 3 13 14	_ _ _	-1.655	= = =	-	-1.630	- - -	-1.595	Vdc		1 1 1 1	- - -	5 11 5 4	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse in	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	^t 7+15+ ^t 4+14+ ^t 7+2+ ^t 4+2+	15 14 2 2	1.3 1.3 1.8 1.8	6.8 6.8 8.9 8.9	1.5 1.5 2.0 2.0	5.0 5.0 7.5 7.5	6.5 6.5 8.5 8.5	1.5 1.5 2.0 2.0	7.1 7.1 9.2 9.2	ns	- - -	1 1 1	7 4 7 4	15 14 2 2	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t15+	15 15	1.1 1.1	4.2 4.2	1.1 1.1	2.5 2.5	3.9 3.9	1.1 1.1	4.4 4.4		-	-	7	15 15	V	

^{*}Individually test each input, apply VILmin to pin under test.

MC10163 • MC10193

MC10163 APPLICATIONS INFORMATION

The MC10163 is a building block for generating the modified Hamming single-error-correction, double-error-detection (SEC-DED) code used in the IBM 370/145 memory. While the MC10163 can also be used for generating other patterns, it is optimized for generating the pattern shown in the H matrix of Figure 1.

When writing into a memory, the MC10163 is used to generate the eight check bits (C0-C32, CT) which are stored with the 65 data bits (B0-B63). These check bits are generated by taking the parity of all data bits marked with an X in the appropriate row of the H matrix. (C0, C1, C32, CT, are even parity; C2, C4, C8, C17, are odd parity.) To generate these check bits with the building blocks, eight MC10163s and eight MC10160 parity checkers are used. One MC10163 is connected to each byte of data and the outputs of these building blocks are connected to the eight MC10160 parity checkers, one for each check bit. Figure 2 shows which connections are required (i.e., C0 is the even parity of output P0A of the MC10163 on the "zero" byte of data, output POB of the "zero" byte, POA of the "one" byte, -, POB of the "three" byte and data bit 32.)

During the memory read operation, the fetched check bits previously generated (as described) are exclusive-ORed with newly generated C0-C32 to generate syndrome bits S0-S32. Syndrome ST is a special case where ST is the even parity of all eight fetched check bits and all 64 fetched data bits. For determining the type and location of an error:

- If all syndromes (S0–S32 and ST) are false, there is no error.
- 2. If ST is true and S0-S32 are false, the CT is in error.
- 3. If ST is false and one or more of S0–S32 is true, an uncorrectable error has occurred.
- If ST is true and one or more of S0–S32 is true, simply add the S1–S32 bits to get the binary location of the error (S1 has weight, 1, S2 weight 2, S4 weight 4, etc.)

Data bits B0 and B32 are special cases of this location technique: B0 is in error if ST, S0, and S32 are true; B32 is in error if ST, S0, S1, and S32 are true.

FIGURE 1 - 370/145 PATTERN

	В	ΥŢ	EC					8	YŢ	E 1					В١	TE	2					8,	ŢΕ	3					вч	ŢΕ	4				Е	ΥŢ	E 5				-	вү	Έ (6				В	ΥŢ	E 7			
1	2	3	4	5	6 7	8	9	10	111	2 1	3 14	15	16	171	8 1	9 20	21	22	23	24	25 :	26 2	7 2	3 29	30	31	32:	33 3	4 3	5 36	37	38.3	9 4	41	42	43 4	4 4!	46	47	IR 49	50	51	52 5	3.5	4.5	5 56	57	58 F	-^ a e	0.6	62	63	R
×	×	×	×	×	× ×	×	×	×	х :	٠,													× ×																					- 0			- ' '		- 0	- 0			c
×		×		×	×		×		×	,		×		×	,		×		×		x		×	×		×	×	×	,		×		×	×		×	×		×	×		x			×		×		×	×			
	×	×			x x			×	×		×	×			· ×			×	×			x :	×		×	×		,	x >			x :	×		×	×		×	×		×	x		· ×	×			x :	ĸ		×	×	c
			×	×	x x					٠,	×	×				×	×	×	×				×	×	×	×				×	×	x :	×			,	×	×	×				x	× ×	×				*	×	×	×	ć
						×	×	x	× :	٠,	×	x								×	×	x :	x x	×	×	×							×	×	×	x >	×	×	×							×	×	x :	× ×	×	×	×	С
													×	x :	× ×	×	×	×	×	×	x	x :	ĸ x	×	x	×														x x	×	×	×	к х	. ×	×	×	x :	x x	×	×	×	С
																											×	×)	к х	×	×	× :	x x	×	×	x >	×	×	×	х х	×	×	×	к х	: x	×	×	x :	× ×	×	×	×	С
×			×			. ×			×				×					×					×										x x			×		×															C

FIGURE 2 — 370/145 PATTERN GENERATION

C0 = P0 _P		P0 _{A1} P12	P0 _{B1}	P0 _{A2} P14	P0 _{B2} P15	РО _{АЗ} Р16	P0 _{B3} P17	B(32 B(32
C2 = P20		P22	P23	P24	P25	P26	P27	D(32
C4 = P30	P31	P32	P33	P34	P35	P36	P37	
C8 = P0 _A	1 PO _{B1}	P0 _{A3}	P0 _{B3}	PO _{A5}	P0 _{B5}	P0 _{A7}	P0 _{B7}	
C16 = P0 _F	2 POA2	PO _{A3}	PO _{B3}	POA6	P0 _{B6}	P0 _{A7}	P0 _{B7}	
C32 = P0 _A		PO _{A5}	POB5	POA6	P0 _{B6}	P0 _{A7}	P0 _{B7}	B(0)
CT = POp	0 PO _{B1}	P0 _{B2}	$P0_{A3}$	POA4	P0 _{B5}	P0 _{B6}	P0 _{A7}	B(0)

IIGURE 3 — MOTOROLA PATTERN EXAMPLE

MC10193 APPLICATIONS INFORMATION

The MC10193 is a building block for generating modified Hamming SEC-DED codes. It can be used for any length data word and for a variety of codes. The MC10193 is optimized for codes organized on a byte repetitive basis and has the advantage of automatically supplying whole byte parity (P5 output). While it is possible to use a number of criteria for choosing a pattern, the pattern of Figure 3 was chosen on the basis of speed and ease of error location decode. As can be seen in the H matrix of Figure 3, the pattern is repetitive by byte with the various rows generated by only five combinations of bit parities within the bytes. For the 64 bit data word in the example of Figure 3, the eight check bits (B64 to B71) are generated by the odd parity of all data bits indicated by an -X in the appropriate row. The syndromes S1 to S8 are generated by including the fetched check bits in the same generator that originally generated the check bits.

The pattern of Figure 3 is easily generated by using eight MC10193 devices, one for each data byte and eight MC10160 parity checkers, one for each syndrome/check bit. The connections of building blocks and parity checkers are shown in tabular form in Figure 4 and in schematic form in Figure 6.

Once the syndrome bits (S1 to S8) have been formed from fetched data (B0 to B63) and fetched check bits (B64 to B71), the determination of type and location of error is simply done:

- 1. If all syndromes are false, there is no error.
- 2. If one syndrome is true, the corresponding check bit is in error
- If more than one syndrome is true, and the parity of all syndromes is even, a multiple (uncorrectable) error has occurred.
- 4. If more than one syndrome is true, and the parity of all syndromes is odd, a single error has occurred and is easily located by the circuit of Figure 5.

Figure 5 gives the error location circuit for the example pattern. The outputs EB0 to EB7 are a one-of-eight-high code giving the byte in error. Outputs EC0 to EC3 give the binary location of the bit in error within the located byte. Since this location process can occur simultaneously with the determination of error type described, the entire error correction sequence (using a toggling fetched data latch) takes less than 20 ns. This is because an error occurrence detector is a simple ORing of S1 to S8. The error locator has simultaneously located the error which is then corrected as though the error was a single (and therefore correctable) error. The parity of syndromes then determines if the error was indeed single, and interrupts the CPU if the error was an uncorrectable (multiple) error. Since uncorrectable data is unusable without special handling, the CPU would be interrupted anyway; therefore this automatic correction of any error as if it were single does not create any problems. This fast error correction technique allows single error correction on a noninterrupt basis with only a 20 ns memory system access time penalty.

These techniques can, of course, be extended to large or smaller data words.

MC10163 • MC10193

FIGURE 4 — M2 PATTERN BUILDING BLOCK

```
        S1 =
        P10
        P11
        P12
        P13
        P54
        P55
        P56
        B(64)

        S2 =
        P20
        P21
        P22
        P23
        P54
        P55
        P57
        B(65)

        S3 =
        P30
        P31
        P32
        P33
        P54
        P56
        P57
        B(66)

        S4 =
        P40
        P41
        P42
        P43
        P55
        P56
        P57
        B(67)

        S5 -
        P14
        P15
        P16
        P17
        P50
        P51
        P52
        B(68)


        S6 =
        P24
        P25
        P26
        P27
        P50
        P51
        P52
        B(69)


        S7 =
        P34
        P35
        P36
        P37
        P50
        P51
        P53
        B(70)

        S8 =
        P44
        P45
        P46
        P47
        P51
        P52
        P53
        B(71)
```

Where for P_{NM} : N = MC10193 Output M = Byte Number

FIGURE 5 - M2 PATTERN CORRECTION MATRIX







MECL 10K SERIES

8-LINE MULTIPLEXER

8-LINE MULTIPLEXER


The MC10164 is a high speed, low power eight-channel data selector which routes data present at one-of-eight inputs to the output. The data is routed according to the three bit code present on the address inputs. An enable input is provided for easy bit expansion.

 $P_D = 310 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 3.0 \text{ ns typ (Data to Output)}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)


L SUFFIX CERAMIC PACKAGE CASE 620 LOGIC DIAGRAM P SUFFIX PLASTIC PACKAGE CASE 648 **FN SUFFIX** PLCC



TRUTH TABLE

				_
	ADDF	RESS IN	PUTS	
ENABLE	С	В	Α	z
L	L	L	L	X0
L	L	L	Н	X1
L	L	н	L	X2
L	L	Н	Н	Х3
L	Н	L	L	X4 X5
L	н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	φ	φ	φ	L

 $\phi = Don't Care$



CASE 775

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST V	OLTAGE VAI	LUES	
			(Volts)		
@Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25 ⁰ C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

											0.700	-1.020	-1.000	-1,440	-J.2	i
		Pin			M		Test Limi				TEST V	I TAGE APP	I IED TO PIN	IS LISTED BE	ı ow	l
		Under	-30	o°C		+25°C		+8	5°C		7E31 VC	LIAGE AFF	LIED TO FIN	S LISTED BE	LOW	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	V _{IHA min}	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	83	_	60	75	-	83	mAdc	-	-	_	_	8	1,16
Input Current	lin H	2	-	425	-	-	265	_	265	μAdc	4	_	_		8	1,16
	lin L	4	0.5	_	0.5	-	-	0.3	-	μAdc	-	4	-	_	8	1,16
Logic "1" Output Voltage	∨он	15	-1.060	-0.890	-0.960	-	-0.810	-0,890	-0.700	Vdc	4,9	-	_		8	1,16
Logic "0" Output Voltage	VOL	15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	9		-	-	. 8	1,16
Logic "1" Threshold Voltage	Vона	15	-1.080	_	-0.980	-	-	-0.910		Vdc	4,9	-	_	2	8	1,16
Logic "0" Threshold Voltage	VOLA	15		-1.655	-	-	-1.630	-	-1.595	Vdc	9	-	-	2	8	1,16
Switching Times (50 Ω Load)	-								-		+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+15+ t4-15- t7+15+ t7-15- t2+15- t2-15+	15 15 15 15 15 15	1.5 1.5 1.9 1.9 0.9	4.9 4.9 6.5 6.5 3.5	1.5 1.5 2.0 2.0 1.0	3.0 3.0 4.0 4.0 2.0	4.7 4.7 6.2 6.2 3.1 3.1	1.6 1.6 2.2 2.2 1.0	5.0 5.0 6.7 6.7 3.3 3.3	ns 	9 5 5 7,5 7,5	- - - -	4 4 7 7 2 2	15	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t+ t-	15 15	↓	3,3	1.1	•	3.3	1.2	3.6	. 🛊	9	- - -	4	•	↓	


APPLICATION INFORMATION

The MC10164 can be used wherever data multiplexing or parallel to serial conversion is desirable. Full parallel gating permits equal delays through any data path. The output of the MC10164 incorporates a buffer gate with

eight data inputs and an enable. A high level on the enable forces the output low. The MC10164 can be connected directly to a data bus, due to its open emitter output and output enable.

Figure one illustrates how a 1-of-64 line multiplexer can be built with eight MC10164's wire ORed at their outputs and one MC10161 to drive the enables on each multiplexer, without speed degradation over a single MC10164 being experienced.

FIGURE 1 – 1-OF-64 LINE MULTIPLEXER





8-INPUT PRIORITY ENCODER

The MC10165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.


 $P_D = 545 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 4.5 \text{ ns typ (Data to Output)}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

8-INPUT PRIORITY ENCODER




TRUTH TABLE


		D	ATA I	NPU"	rs				OUT	PUTS	
D0	D1	D2	D3	D4	D5	D6	D7	QЗ	Q2	Q1	QΟ
Н	φ	φ	φ	φ	φ	φ	φ	I	L	L	L
L	Н	φ	φ	φ	φ	φ	φ	н	L	L	н
L	L	н	φ	φ	φ	φ	φ	н	L	Н	L
L	L	L	н	φ	φ	φ	φ	Н	L	H	н
L	L	L	L	Н	φ	φ	φ	Н	Н	L	L
L	L	L	L	L	H	φ	φ	Н	н	L	н
L	L	L	L	L	L	Н	φ	н	Н	Н	L
L	L	L	L	L	L	L	Н	н	Н	н	Н
L	L	L	L	L	L	L	L	L	L	L	L

 $\phi = Don't Care$

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST V	OLTAGE V	ALUES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	~1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	~1.035	-1.440	-5.2	
		Pin			M	C10165	Test Lin	nits			TEST VO	LTAGE AP	PLIED TO P	INS LISTED	BELOW:	1
		Under	-30	o _o c .		+25°C		+8	5°C	1	-				· · · · ·	(Vcc
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	144		105	131		144	mAdc				_	8	1,16
Input Current	lin H	4 5	-	390 350	_	_	245 220	_	245 220	μAdc μAdc	4 5 ①		-	_	8 8	1,16 1,16
	lin L	4 5	0.5 0.5	_	0.5 0.5	_	-	0.3 0.3	_	μAdc μAdc		4 5①	-	_	8 8	1,16 1,16
Logic ''1'' Output Voltage	∨он	2 3 14 15	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960	- - -	-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc	6	1	- - -	- - -	8	1,16
Logic "0" Output Voltage	V _{OL}	2 3 14 15	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850	- - -	-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc	_ _ _	1	- - -	_ _ _	8	1,16
Logic "1" Threshold Voltage	VOĤA	2 3 14 15	-1.080 -1.080 -1.080 -1.080	- - -	-0.980 -0.980 -0.980 -0.980	- - -	- - -	-0.910 -0.910 -0.910 -0.910		Vdc	_ _ _ _	1	6	- - -	8	1,16
Logic "0" Threshold Voltage	VOLA	2 3 14 15	-	-1.655 -1.655 -1.655 -1.655	_ _ _	- - -	-1.630 -1.630 -1.630 -1.630	-	-1.595 -1.595 -1.595 -1.595	Vdc	_ _ _ _	1	- - -	6	8	1,16
Switching Times (50-ohm Load)										Unit	+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay Data Input Clock Input	t5+14+ t5-14- t7+3+ t11+15+ t13+2+ t4-3+	14 14 3 15 2 3 ②	2.0	7.0 \ \ \ \ \ 4.5	3.0	- - - -	7.0	2.0	8.0 V 4.5	ns	- - - - - 7	4	5 5 7 11 13	14 14 3 15 2	8	1,16
	t4-3- t4-14+ t4-14-	3 3 142 143	} ↓			=		\			7 -			3 14 14		
Setup Time	t _{setup} H t _{setup} L	3	6.0 6.0	_	6.0 6.0	3.4 3.0	_	6.0 6.0	_		_	-	4,7	3		
Hold Time	t _{hold} H		1.0 1.0	_	1.0 1.0	-2.3 -2.7	-	1.0 1.0	-		-	_	♦			
Rise Time (20% to 80%) Fall Time (20% to 80%)	t3+ t3-		1.1	3.5 3.5	1.1 1.1	2.0 2.0	3.3 3.3	1.1 1.1	3.5 3.5		-	4 4	7		↓	

① The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.

Output latched to low state prior to test.
 Output latched to high state prior to test.


^{*} To preserve reliable performance, the MC10165P (plastic-packaged device only) is to be operated in ambient temperatures above 70°C only when 500 lfpm blown air or equivalent heat sinking is provided.

APPLICATION INFORMATION

A typical application of the MC10165 is the decoding of system status on a priority basis. A 64 line priority encoder is shown in the figure below. System status lines are con-

nected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one of 64 different system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER





5-BIT MAGNITUDE COMPARATOR

The MC10166 is a high speed expandable 5-bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. A = B can be obtained by NORing the two outputs with an additional gate. A high level on the enable function forces both outputs low. Multiple MC10166s may be used for larger word comparisons.


 $P_D = 440 \text{ mW typ/pkg (No Load)}$


t_{pd} = Data to output 6.0 ns typ E to output 2.5 ns typ


 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

5-BIT MAGNITUDE COMPARATOR







		INUIN IAB	LE	
	Input	s	Out	puts
Ē	Α	В	A < B	A > B
Н	Х	Х	L	L
L	Word A =	= Word B	L	L
L	Word A	> Word B	L	Н.
L	Word A	< Word B	н	L

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	DLTAGE V	ALUES								
	Volts											
@ Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2							

		_								+85°C	-0.700	-1.825	-1.035	-1.440	-5.2]
		Pin			M	C10166	Test Limi	ts								
		Under	-3	0°C		+25°C		+8	5°C		VOLTA	GE APPLIED	TO PINS	LISTED BE	LOW:	(V _{CC})
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	117		85	106	-	117	mAdc	-	4,7,10,11,14	_		8	1,16
Input Current	linH	5	_	350	_	-	220	_	220	μAdc	5	_	-		8	1,16
	finL	5	0.5	-	0.5	-	-	0.3	-	μAdc	-	5	_	-	8	1,16
Logic "1" Output Voltage	Vон	. 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5 4	-	_	_	8	1,16 1,16
Logic "0" Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	5,15 4,15	_	1 1	_	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2 3	-1.080 -1.080	-	-0.980 -0.980	-	_	-0.910 -0.910	_	Vdc Vdc	5 4	_	_	15 15	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2 3	-	-1.655 -1.655	-	-	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	5 4	_	15 15	-	8	1,16 1,16
Switching Times (50 Ω Load) Propagation Delay											+1.11 V			Pulse Cut	-3.2 V	+2.0 V
Data to Output	t9+2+ t9-2- t11-2+ t11+2- t7+3+ t7-3-	2 2 2 2 3 3	1.0	8.0	1.0	6.0	7.6	1.0	8.4	ns	- 12 12 6 6	- - - -	9 9 11 11 7 7	2 2 2 2 3 3	8	1,16
Rise Time (20% to 80%)	t15-3+ t15+3- t2+	3 3 2		3.8 3.8 3.6	1.1	2.5 2.5 2.0	3.6 3.6 3.5	1.1	4.0 4.0 3.8		10 10 —	-	15 15 9	3 3 2		
Fall Time (20% to 80%)	t2-	2	\ ₩	3.6	1.1	2.0	3.5	1.1	3.8	♦	-	_ '	9	2	♥	

APPLICATION INFORMATION FIGURE 1 — 9-BIT MAGNITUDE COMPARATOR A0B0A1B1A2B2A3B3A4B4 A5B5A6B6A7B7A8B8 B24 -B4 1 A2 A3 A B1 B2 B3 1 A2 A3 A4 B1 B2 B3 A24 -Α4 B23 вз A3 A<8 MC10166 MC10166 B22 в2 A22 -Δ2 A > B A < B A > B A < BB21 R1 A>R A21-A1 B20 RΩ A20 AO B19 В4 Δ19. B18 вз A18 A3 A<B A>B A<B A = B B17 -В2 For 9-Bit Word Α2 В16-B1 A>B Δ1 B15 -ΒO A15 lΑO B4 A14_ Α4 A4 B13 вз вз A13 -А3 A3A B12 -В2 R2 A12 -Α2 Α2 ъ В11-B1 A>B B1A>B -A > B В10во BO A10-A0 ΑO В9 A9 -B8 -**B**3 A8 A3 A<F The MC10166 compares the magnitude of two 5-bit В7. B2 Α7 words. Two outputs are provided which give a high level В6 B1 A>B for A > B and A < B. The A = B function can be obtained A6 by wire-ORing these outputs (a low level indicates A = B) В5 BO or by NORing the outputs (a high level indicates A = B). Α5 AΩ For longer word lengths, the MC10166 can be serially B4 lвд expanded or cascaded. Figure 1 shows two devices in a A4 serial expansion for a 9-bit word length. The A > B and вз В3 A < B outputs are fed to the A0 and B0 inputs respectively А3 A3 A< E в2 -В2 of the next device. The connection for an A = B output is Δ2-Δ2 also shown. The worst case delay time of serial expansion В1 B1 A>E Α1 is equal to the number of comparators times the data-to-Α1 во output delay. A0 -ΑO For shorter delay times than possible with serial expansion, devices can be cascaded. Figure 2 shows a 25-bit FIGURE 2 — 25-BIT MAGNITUDE COMPARATOR cascaded comparator whose worst case delay is two datato-output delays. The cascaded scheme can be extended to longer word lengths.



MECL 10K SERIES

QUAD LATCH

QUAD LATCH


The MC10168 is a Quad Latch with common clocking to all four latches. Separate output enabling gates are provided for each latch, allowing direct wiring to a bus. When the clock is high, outputs will follow the D inputs. Information is latched on the negative-going transition of the clock.


 $P_D = 310 \text{ mW typ/pkg (No Load)}$

t_{pd} = \overline{G} to Q = 2 ns typ D to Q = 3 ns typ C to Q = 4 ns typ

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

L SUFFIX CERAMIC PACKAGE **CASE 620** P SUFFIX PLASTIC PACKAGE **CASE 648** FN SUFFIX **PLCC CASE 775**





Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. The other inputs and outputs are tested in the same manner.

		TEST	VOLTAGI	VALUES							
	(Volts)										
@ Test Temperature	VIHmax	VILmin	VIHAmin	V _{IL Amax}	VEE						
-30°C	-1.890	-1.890	-1.205	-1.500	-5.2						
+25°C	-1.810	-1.850	-1.105	-1.475	-5.2						
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2						

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin			M		Test Limit			,	TES			IED TO PI	NS	
		Under	-30	o°c		+25°C		+8	5°C				TED BEL			(V _{CC}
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1 _E	8	-	82	-	60	75	-	82	mAdc	_	-	-	- '	8	1,16
Input Current	linH	3,7,9,14 4,5,10,12	_	390 425	_	_	245 265	_	245 265	μAdc ↓		-		-	8	1,16
		13		460			290		290	_ T	13			-	V	
	linL	•	0.5	-	0.5	_	-	0.3	-	μAdc		*			8	1,16
Logic "1" Output Voltage	Vон	2 6	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	= =	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	3,13 7,13		_		8 8	1,16 1,16
Logic "0" Output Voltage	VOL	2 6	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	3,5 4,7	=	_	_	8 8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2 6	-1.080 -1.080	_	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	13 13	-	3 7		8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2 6	_	-1.655 -1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	13 13	_	_	3 7	8 8	1,16 1,16
Switching Times											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
(50 Ω Load) Propagation Delay: Data Gate Clock	t3+2+ t5-2+ t13+2+	2 2 2	1.0	5.6 3.2 5.8	1.0	3.0 2.0 4.0	5.4 3.1 5.6	1.1 1.0 1.2	5.9 3.4 6.2	ns	_ _ _	- - -	3 5 13	2 2 2	8	1,16
Setup Time	t3+13+	2	2.5	-	2.5	-	-	2.5	-		-	-				
Hold Time	t13+3+	2	1,0	-	1.0	_	-	1.0	-		-	-	İ		1 1	
Rise Time (20% to 80%)	t2+	2	1 1	3.6	1.1	2.0	3.5	1.1	3.8		-	-	3	2	1 1	1 1
Fall Time (20% to 80%)	t2-	2	₩ .	3.6	1.1	2.0	3.5	1.1	3.8	♥	-	-	3	2	₩	♥

^{*}Individually test each input applying V_{IH} or V_{IL} to input under test.



9 + 2-BIT PARITY GENERATOR-CHECKER

The MC10170 is a 11-bit parity circuit, which is segmented into 9 data bits and 2 control bits.

Output A generates odd parity on 9 bits; that is, Output A goes high for an odd number of high logic levels on the bit inputs in only 2 gate delays.

The Control Inputs can be used to expand parity to larger numbers of bits with minimal delay or can be used to generate even parity. To expand parity to larger words, the MC10170 can be used with the MC10160 or other MC10170's. The MC10170 can generate both even and odd parity.

 $P_D = 300 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.5 \text{ ns typ (Control Inputs to B Output)}$


4.0 ns typ (Data Inputs to A Output)


6.0 ns typ (Data Inputs to B Output)

 $t_{r}, t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

9 + 2-BIT PARITY GENERATOR-CHECKER





Low


High

High

Low

Even

Odd



Each MECI 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST V	OLTAGE VA	ALUES	
@ Test			(Voits)		
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin			MC	10170 Te	st Limits				TEST VOL	TAGE APP	LIED TO PI	NS LISTED	BELOW:	1
		Under	-30	o°c		+25°C		+85	5°C	j				·		(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	78	-	57	71	-	78	mAdc		-		-	_	1,16
Input Current	linH	3	_	350	-		200	-	220	μAdc	3	-		-	8	1,16
		5	_	350			220	-	220	μAdc	5	_			8	1,16
	linL	3	0.5	-	0.5	-	_	0.3	-	μAdc	-	3	-		8	1,16
Logic "1" Output Voltage	V _{OH}	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3,4,5	_	-	_	8	1,16
		15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	14	-			8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	4,5	-	-	_	8	1,16
		15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	13,14	-	-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	_	-0.980	-	-	-0.910	-	Vdc	-	_	5	_	8	1,16
		15	-1.080	- 1	-0.980	l –	-	-0.910		Vdc	- 1	-	13	i –	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-		-	5	8	1,16
		15	-	-1.655		-	-1.630	-	-1.595	Vdc				13	8	1,16
Switching Times (50-ohm Load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay			1						1			1				
	t13+15+	15	1.5	4.2	1.5	2.5	4.0	1.5	4.4	ns	-	-	13	15	8	1,16
	t14-15-	15	1.5	4.2	1.5	2.5	4.0	1.5	4.4		-	-	14	15		
	t3+2-	2	2.0	6.6	2.0	4.0	6.0	2.0	6.6		-	-	3	2	1 1	l l
	t3-15+	15	4.0	9.5	4.0	6.0	8.8	4.0	9.5	1		_	3	15	1	<u> </u>
Rise Time																
(20% to 80%)	t2+	2	1.5	4.3	1.5	2.0	3.9	1.5	4.3	ns			3	2	8	1,16
Fall Time																1
(20% to 80%)	t2-	2	1.5	4.3	1.5	2.0	3.9	1.5	4.3	ns	-	-	3	2	8	1,16



DUAL BINARY TO 1-4-DECODER (LOW)


The MC10171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

P_D = 325 mW typ/pkg (No Load)

 $t_{pd} = 4.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM





TRUTH TABLE

ENA	BLE IN	PUTS	INP	JTS				OUT	PUTS			
Ē	Ē0	Ē1	Α	В	Q10	Q11	Q12	Q13	Ø00	Q01	Q02	Q03
L	L	L	L	L	L	Н	Н	Н	L	Н	Н	Н
L	L	L	L	Н	н	L	н	н	н	L	н	H
L	L	L	н	L	н	Н	L	Н	н	Н	L	H
L	L	L	Н	Н	н	н	н	L	н	H	н	L
L	L	н	L	L	н	н	н	н	L	н	н	н
L	н	L	L	L	L	н	н	н	н	H	н	н
Н	φ	φ	φ	φ	Н	Н	Н	Н	н	Н	Н	н
$\phi = D$	on't Ca	are										

MECL 10K SERIES

BINARY TO 1-4-DECODER (LOW)





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test Procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

77		TEST V	OLTAGE VAI	UES	
@ Test			(Volts)		
Temperature -30 ^o C	VIHmax	VILmin	VIHAmin	VILAmax	VEE
+25°C	-0.890	-1.890	-1.205	-1.500	-5.2
+85°C	-0.810	-1.850	-1.105	-1.475	-5.2
703 C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin			N	IC10171	Test L	mits			TEST VO	I TAGE APP	LIED TO PINS	E I ISTED BEI	OW:	
	1	Under	-30	o _C		+25°C		+8!	5°C		123. 70	LIAGE AII	LILD TOT IN	S CISTED BEI		(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	85	_	65	77		85	mAdc	2,7,9,14,15	-	_	-	8	1,16
Input Current	linH	14		350	-	-	220	-	220	μAdc	14			-	8	1,16
	linL	14	0.5	. —	0.5	-	-	0.3	-	μAdc	-	14	_		8	1,16
Logic "1" Output Voltage	Voн	6 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	15 15	_		-	.8 8	1,16 1,16
Logic "0" Output Voltage	VOL	13	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	_	2,7,9,14,15		_	8	1,16
Logic "1" Threshold Voltage	VOHA	6 13	-1.080 -1.080		-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	_	_	15 15		8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	6 13	_	-1.655 -1.655	-1 -1	_	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	-	2,9,14,15 2,7,14,15		7 9	8	1,16 1,16
Switching Times (50 Ω Load)												+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	[†] 7+6+ [†] 7-6- [†] 7+13+ [†] 7-13-	6 6 13 13	1.5	6.2	1.5	4.0	6.0	1.5	6.4	ns	- - -	2,9,14,15	7	6 6 13	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t6+ t ₁₃₊ t6- t ₁₃₋	6 13 6 13	1.0	3.3	1.1	2.0	3.3	1.1	3.4	V	- - - -	- - -		6 13 6 13	V	



DUAL BINARY TO 1-4-DECODER (HIGH)


The MC10172 is a binary-coded 2 line to dual 4 line decoder with selected outputs high. With either $\overline{E}0$ or $\overline{E}1$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

 $P_D = .325 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 4.0 \text{ ns typ}$

 t_{r} , $t_{f} = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE


Ē	Ē1	ĒΟ	Α	В	Q1 0	Q1 1	Q1 2	Q1 3	Q0 0	Q0 1	Q0 2	G0 3
L	Н	Н	L	L	Н	L	L	L	Н	L	L	L
L	Н	Н	L	Н	L	Н	L	L	L	н	L	L
L	Н	Н	н	L	L	L	Н	L	L	L	Н	L
L	н	Н	н	Н	L	L	L	н	L	L	L	н
L	L	Н	L	L	L	L	L	L	н	L	L	L
L	н	L	L	L	Н	L	L	L	L	L	L	L
Н	φ	φ	φ	φ	L	L	L	L	L	L	L	L

 $\phi = Don't Care$


MC10172

MECL 10K SERIES

DUAL BINARY TO 1-4-DECODER (HIGH)



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

	TEST V	OLTAGE VAI	UES	
		(Volts)		
VIHmax	VILmin	VIHAmin	VILAmax	VEE
-0.890	-1.890	-1.205	-1.500	-5.2
-0.810	-1.850	-1.105	-1.475	-5.2
-0.700	-1.825	-1.035	-1.440	-5.2
	-0.890 -0.810	VIHmax VILmin -0.890 -1.890 -0.810 -1.850	VIHmax VILmin VIHAmin -0.890 -1.890 -1.205 -0.810 -1.850 -1.105	VIHmax VILmin VIHAmin VILAmax -0.890 -1.890 -1.205 -1.500 -0.810 -1.850 -1.105 -1.475

		Pin			MC	10172	Test Limit	s			TEST VC	I TAGE APP	LIED TO PIN	S I ISTED REI	OW:	
		Under	-30	o°C		+25°C		+8	5°C		1201 40		LILD TO THE			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8		85		62	77	_	85	mAdc	-	-			8	1,16
Input Current	linH	14	-	350	-	_	220		220	μAdc	14	_	-	-	8	1,16
	linL	14	0.5	-	0.5	-	-	0.3	-	μAdc	-	14	-	-	8	1,16
Logic "1" Output Voltage	Voн	6 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	2 14	-	_	-	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	13	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	15	2,7,9,14	-	-	8	1,16
Logic "1" Threshold Voltage	Vона	6 13	-1.080 -1.080	_	-0.980 -0.980	-		-0.910 -0.910	_	Vdc Vdc	_	_ _	2 14	_	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	6 13	-	-1.655 -1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	_	2,9,14 2,7,14	= .	7 9	8 8	1,16 1,16
Switching Times (50 Ω Load)											+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t7+6- t7-6+ t7+13- t7-13+	6 6 13 13	1.5	6.2	1.5	4.0	6.0	1.5	6.4	ns	2 2 14 14	9,14 9,14 2,9 2,9	7	6 6 13 13	8	1,16
Rise Time (20% to 80%)	t6+ t13+ t6- t13-	6 13 6 13	1.0	3.3	1,1	2.0	3.3	1.1	3.4		2 14 2 14	9,14 2,9 9,14 2,9		13 6 13	•	



MECL 10K SERIES

QUAD 2-INPUT

MULTIPLEXER/LATCH

QUAD 2-INPUT MULTIPLEXER/LATCH

The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.


 $P_D = 275 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.5 \text{ ns typ}$

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM Select 9 1 Q0 D00 6 D01 5 2 Q1 D10 4 D113 15 Q2 D20 13 D21 12 14 Q3 D30 11 D31 10 Clock 7 $V_{CC} = Pin 16$ VEE = Pin 8 TRUTH TABLE **SELECT** CLOCK Q0_{n+1} L D00 L D01 Q0_n φ $\phi = Don't Care$



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

	TEST VOLTAGE VALUES												
			(Volts)										
@ Test													
Temperature	VIH max	V _{IL-min}	VIHA min	VILA max	VEE								
~30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

MC10173

										100 C	-0.700	-1.025	-1.035	-1.440	-5.2	1
		Pin					Test Lim				VOLT	AGE APPLI	ED TO PINS	LISTED BELO	ow:	1
		Under	-3	o°C		+25°C		+89	5°C			702 717 211				(VCC
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH} max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	73	_	-	66	_	73	mAdc	_	_	_		8	16
Input Current	linH	5	-	470	_		295	-	295	μAdc	5	_			8	16
		6	-	470	_	-	295	-	295	1	6		-	-		()
		9	_	400	_	_	250 250	_	250 250	↓	7 9		_			↓
Input Leakage Current	linL	All	0.5	400	0.5			0.3		μAdc	-		_	_	8	16
Logic "1"	V _{OH}	1	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	6,9	7			8	16
Output Voltage		2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	5	7		-	8	16
Logic "0"	VOL	1	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	9	7	-	-	8	16
Output Voltage		2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc		7	-	-	8	16
Logic "1" Threshold Voltage	VOHA	1 2	-1.080 -1.080	_	-0.980 -0.980		_	-0.910 -0.910	-	Vdc Vdc	9 -	7 7	6 5	-	8 8	16 16
Logic "0"	VOLA	1	-	-1.655	-	-	-1.630	-	-1.595	Vdc	9	7	_	6	8	16
Threshold Voltage		2		-1.655		_	-1.630	-	-1.595	Vdc		7	_	5	8	16
Switching Times Propagation Delay	1										+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 V
Data Input	t ₆₊₁₊	1	0.8	3.7	1.0	2.5	3.5	1,1	5.3	ns	9	7	6	1	8	16
	t6-1-	1 1	1	1 1	1 1	1	1 1			1 1	9	1	6	l i	1	1
	t5+1+		↓	↓	↓	↓	₩	₩	₩		-	-	5 5			
Clock Input	t5-1-	1 1	1	\		1.5	' '	l .'.		1 1	_	'	5,7	1		1 1
Clock Input	t7-1+		1.6 1.6	7.2	1.6 1.6	4.5 4.5	6.8 6.8	1.4	6.8 6.8			_	5,7			
Select Input	t9+1+	•	1.0	6.2	1.8	3.5	5.7	1.4	6.7		6	7	9			1 1
ocitet input	t9+1-		l ï'	l ii	l ï	1	J	i i	0.7	1 1	5	l i	Ĭ			
	t9-1+						1 1				5	']]]]
	t9-1-			1 1	1		1 J	1 1	1		6					1
Setup Time			▼	▼	▼	. ▼	▼	₹ 7	▼			*	*			
Data Input	t _{setup}		2.0	-	2.0	1.5	- '	2.0	-	1 1	-	-	5,7	1 1		1 1
Select Input	t _{setup}		3.0	-	3.0	2.5	-	3.0	_		6		7,9			1
Hold Time	1													1 1		1 1
Data Input	thold		2.5	-	2.5	0.0	-	2.5	-		_	_	5,7			
Select Input	thold		1.5	_	1.5	-0.5	-	1.5	-		6	-	7,9			
Rise Time (20 to 80%)	t+		1.2	4.0	1.5	2.0	3.5	1.4	4.0		5	-	7			
Fall Time (20 to 80%)	t-	*	1.2	4.0	1.5	2.0	3.5	1.4	4.0	*	_	-	7	, *	*	*

^{*}VILmin applied to each input pin, one at a time.



DUAL 4 TO 1 MULTIPLEXER


The MC10174 is a high speed dual channel multiplexer with output enable capability. The select inputs determine one of four active data inputs for each multiplexer. An output enable forces both outputs low when in the high state.

P_D = 305 mW typ/pkg (No Load)

 $t_{nd} = 3.5 \text{ ns typ (Data to output)}$

 $t_{r.} t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM



V_{CC2} = Pin 16 V_{EE} = Pin 8


TRUTH TABLE


ENABLE	ADDRESS	SINPUTS	OUT	PUTS
Ē	В	Α	Q0	Q1
Н	φ	φ	L	. L
L	L	L	D00	D10
L	L	Н	D01	D11
L	Н	L	D02	D12
L	Н	Н	D03	D13

 $\phi = Don't Care$

MECL 10K SERIES

DUAL 4 TO 1 MULTIPLEXER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST V	OLTAGE VAI	LUES	
			(Volts)		
@Test					
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+05°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			٨	AC10174	Test Lin	nits			TF07.46			0.110750.05		
	1	Under	-30	o°C		+25°C		+8	5°C		TEST VC	DLIAGE APP	LIED TO PIK	IS LISTED BE	LOW	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	- 80	-	58	73	80		mAdc	-	_	_	_	8	1,16
Input Current	lin H	4 14	_	350 525		_	220 330	-	220 330	μAdc	4 14	-	_		8 8	1,16 1,16
	lin L	4	0.5	-	0.5	-	-	0.3	-	μAdc		4	-	-	8	1,16
Logic "1" Output Voltage	Voн	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	13	-	-	<u>-</u>	8	1,16
Logic "0" Output Voltage	VOL	15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	14		-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	15	-1.080		-0.980	-	-	-0.910		Vdc	-	_	13	-	8	1,16
Logic "0" Threshold Voltage	VOLA	15	_	-1.655	-	-	-1.630	-	-1.595	Vdc		-	14		8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t13+15+ t13-15- t7+15- t7-15+ t14+15- t14-15+	15 15 15 15 15	1.4 1.4 1.9 1.9 1.0	5.0 5.0 6.6 6.6 3.3 3.3	1.5 1.5 2.0 2.0 1.0	3.5 3.5 5.0 5.0 2.0 2.0	4.7 4.7 6.2 6.2 3.1 3.1	1.4 1.4 2.1 2.1 0.9 0.9	5.0 5.0 6.6 6.6 3.4 3.4	ns	11 11 11 13	- - - - -	13 13 7 7 7 14 14	15	8	1,16
Rise Time (20% to 80%)	t+	15		3.4	1.1	2.0	3.3	1.1	3.6			-	14			
Fall Time (20% to 80%)	t-	15	•	3.4	1.1	2.0	3.3	1.1	3.6	•	•	-	14	•	•	•



QUINT LATCH

The MC10175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high state.

 $P_D = 400 \text{ mW typ/pkg (No Load)}$

tpd = 2.5 ns typ (Data to Output)


 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM - 14 Q0 D1 12 -- 15 Q1 D2 13 -Q D D3 03 D4 D Q4 CO C1 V_{CC1} = Pin 1 $V_{CC2} = Pin 16$ Reset VEE = Pin 8 TRUTH TABLE C0 C1 Reset \mathtt{Q}_{n+1} L L Н L н Qn φ Н φ φ φ H Qn н н φ L


 $\phi = Don't Care$

MECL 10K SERIES

QUINT LATCH







Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

	TEST VOLTAGE VALUES													
			(Volts)											
@ Test		ļ												
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE									
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2									
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2									

MC10175

																1
	T	Pin			1	MC10175L	Test Lim	its			VOLT	AGE APPLIE	D TO PINS I	ISTED BELC		
		Under	-30	o°C		+25°C		+8	5°C	1	102.					1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	107	-	78	97	-	107	mAdc	-	-	-	-	8	1,16
Input Current	linH	6	_	460	-	_	290	-	290	μAdc	6	-	_	_		
		7	-	460	-	-	290	- '	290	1	7	-		-	1	1 1
		10	-	460	-	-	290	-	290]	10	-	-	. –		1 1
		11	-	1000		-	650		650		11	_	-	-		T
Input Leakage Current	linL	All	0.5		0.5	-		0.3		μAdc		1			8	1,16
Logic "1"	VoH	14	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	10	6	-	-	8	1,16
Output Voltage		15	-1.060	-0.890	-0.960	-	-0.810	-0.890	~0.700	Vdc	12	6	-	-	8	1,16
Logic "0"	VOL	14	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	_	6,10	-	-	8	1,16
Output Voltage		15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	_	6,12	-	- '	8	1,16
Logic "1"	VOHA	14	-1.080	-	-0.980	_	. –	-0.910		Vdc	_	6	10		8	1,16
Threshold Voltage		. 15	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	6	12	-	8	1,16
Logic "0"	VOLA	14		-1.655	_		-1.630	_	-1.595	Vdc	-	6		10	8	1,16
Threshold Voltage		15	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	6	-	12	8	1,16
Switching Times											+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vd
Data Input	t10+14+	14	1.0	3.6	1.0	_	3.5	1.0	3.6	ns	-	6,7	10	14	8	1,16
	t10-14-	1 1	1	3.6		-	3.5		3.6	1 1	-	6,7	10	1		1 1
Clock Input	t6-14+	1 1	1 1	4.7		~	4.3	1 1	4.4	1 1		7	10,6	1 1		1 1
	t6-14-	'	7	4.7	, T		4.3	, T	4.4			7	10,6	1	'	
Reset Input	t11+4-	4	1.0	4.0	1.0	-	3.9	1.0	4.2	ns •	5	6	7,11	4 ② 14 ②	8	1,16
	^t 11+14-	14	1.0	4.0	1.0		3.9	1.0	4.2	Y	10	6	7,11	14 (2).	8	1,16
Setup Time	tsetup	14	2.5	-	2.5	-	-	2.5	-	ns	-	7 .	6,10	14	8	1,16
Hold Time	thold	14	1.5	-	1.5	-	-	1.5		1 1	-	7	6,10		1 1	1 1
Rise Time (20 to 80%)	t+	14	1.0	3.6	1.1	-	3.5	1,1	3.7			6,7	10	-		1
Fall Time (20 to 80%)	t-	14	1.0	3.6	1.1	-	3.5	1.1	3.7	+	-	6,7	10	† *	+	1 +

¹ Individually test each input; apply VIL min to pin under test.

²⁾ Output latched to high logic state prior to test.



HEX "D" MASTER-SLAVE FLIP-FLOP


The MC10176 contains six high-speed, master slave type "D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive-going Clock transition. Thus, outputs may change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device.

P_D = 460 mW typ/pkg (No Load)

 $f_{togale} = 150 \text{ MHz (typ)}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



CLOCKED TRUTH TABLE


С	D	Q _{n+1}
L	φ	Qn
Н*	L	L
H*	Н	Н


 $\phi = Don't Care$

*A clock H is a clock transition from a low to a high state.

MECL 10K SERIES

HEX "D" MASTER-SLAVE FLIP-FLOP





V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one data input, and the clock input, and for one output. Other inputs and outputs tested in the same manner.

		TEST V	(Volts)	LUES	
@Test Temperature	VIHmax	VILmin	VIHAmin	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

											L					4
		Pin			MC10176		nits				TEST VO	LTAGE APP	LIED TO PIN	S LISTED BE	LOW:	
Characteristic	Symbol	Under Test	-30 Min	O ^O C Max	Min	+25°C	Max	+8! Min	5°C Max	Unit	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1 _E	8		121	_	88	110	-	121	mAdc	-	-	-	_	8	1,16
Input Current	linH	5 9	-	350 495		-	220 310	-	220 310	μAdc	5 9	-	- -	- -	8	1,16 1,16
Input Leakage Current	r _{inL}	5 9	0.5 0.5	-	0.5 0.5	-	-	0.3 0.3	_	μAdc μAdc	_	5 9	_	-	8	1,16 1,16
Logic "1" Output Voltage	Voн	2† 15†	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5 12	-	-	_	8	1,16 1,16
Logic "0" Output Voltage	VOL	2† 15†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_	5 12	-	. <u>-</u>	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2† 15†	-1.080 -1.080	-	-0.980 -0.980	_	_	-0.910 -0.910	-	Vdc Vdc	_	-	5 12	- -	8 -	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2† 15†	-	-1.655 -1.655	_	_	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	-	_		5 12	8 8	1,16 1,16
Switching Times											+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Clock Input ** Progagation Delay Rise Time (20 to 80%) Fall Time (20 to 80%)	t9+2+ t9+2- t2+ t2-	2 2 2 2	1.6 1.6 1.0 1.0	4.6 4.6 4.1 4.1	1.6 1.6 1.1	- - -	4.5 4.5 4.0 4.0	1.6 1.6 1.1	5.0 5.0 4.4 4.4	ns		- - -	5,9	2	8	1,16
Setup Time	tsetup	2	2.5	-	2.5	-	-	2.5	-	ns	_	_	5.9	2	8	1,16
Hold Time	thold	2	1.5	-	1.5	-	-	1.5	_	ns			5,9	2	8	1,16
Toggle Frequency	ftog	2	125	-	125	150	_	125	-	MHz	_	_	_	-	8	1,16

[†] Output level to be measured after a clock pulse has been applied to C input (pin 9) VII mar



TRIPLE MECL TO **NMOS TRANSLATOR**

The MC10177 consists of three MECL to MOS translators which convert MECL 10,000 logic levels to NMOS levels. It is designed for use in N-channel memory systems as a Read/Write, Data/Address driver. It may also be used as a high fanout (30) MECL to TTL translator, or in other applications requiring the capability to drive high capacitive loads. A separate lead from each of the three translators is brought out of the package. These leads may be connected to VSS or to an external capacitor (0.01 to 0.05 μ F to ground), for waveform improvement, and short circuit protection. When connection is made to an external capacitor, VSS line fluctuations due to transient currents are also reduced.

Max Load: 350 pF

 $P_D = 1.0 \text{ W typ/pkg} @ 5.0 \text{ MHz}$ Operating rate: 5.0 MHz typ.

(all 3 translators in use simultaneously)

INPUT: MECL 10,000 (differential) OUTPUT: NMOS + 0.5 V V_{OLmax} + 3.0 V VOHmin*

 t_r , $t_f = 6.0$ ns typ (20%–80%)

*May be raised by increasing VSS.

LOGIC DIAGRAM

 $V_{CC} = Gnd = Pins 1, 16$ $V_{EE} = Pin 8 = -5.2 Vdc \pm 5\%$

V_{SS} = Pin 9 (+5.0 Vdc or +6.0 Vdc ± 10%)


MC10177

MECL 10K SERIES

TRIPLE MECL TO **NMOS TRANSLATOR**



PIN ASSIGNMENT



ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. In general test procedures are shown for only one input and one output. The other inputs and outputs are tested in a similar manner.


@ Test
Temperature
-30°C
+25°C

TEST VOLTAGE/CURRENT VALUES Volts mAdc ±1% μF ±5% V_{IHmax} VEE VSC VSS | IOL1 | IOL2 | IOH C# VILmin VIHAmin VILAmax -1.890 -1.205 -1.500 -0.890 -5.2 +5.0 +6.0 +1.0 +20 -15 0.05 -1.850 -5.2 +5.0 +6.0 +1.0 +20 -0.810 -1.105 -1.475 0.05

· · · · · · · · · · · · · · · · · · ·									+8	35°C	-0.700	-1.825	-1.035	-1.440	-5.2	+5.0	+6.0	+1.0	+20	-15	0.05	1
		Pin			MC1		Test L				TE	ST VOLT	AGE/CUR	RENT APP	LIED	TOPI	NS LIS	TED B	ELOW:			1
	l	Under		0°C	T	+25°C			5°C		V	V	11/	IV	11/	11/	1 1/				C#	(V _{CC})
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	V _{SC}	VSS	OL1	IOL2	ІОН	U#	Gna
Power Supply Drain	1E	8		106	-		96		106	mAdd				-	8		-		-	-	-	1,16
Negative	Isso	9	-	88	-	-	88	-	88	mAdd		_	-	-	8	9	-	-	-	-	-	1,16
Positive Output Low	ISSL	9	-	88	-	-	88	-	88	1		11,13,15		-	1 1	1 1	-	-	-	-	-	1 1
Output High	ISSH	9	<u> </u>	44		_	44	_	44			10,12,14			V	1	. –	-	-	-		1
Input Current	linH	10	-	1.6	-	-	1.0	-	1.0	mAdc	10	11		-	8	9	-	-	-	-	_	1,16
	1	11	-	11		-		-	1	1 1	11	10	-	-			-		-	-	-	
	1	12	-		- 1	-	1 1	-	11		12	13	-	-	11	11	-	-	-	-	-	
	1	13	-	11	-	-	1 1	-		1 1	13 14	12 15	-	-	11	11		-	-	-	_	1 1
	1	15	_	\ ▼	_	_	🔻	_	1	♦	-15	14		_	♦	₩	_	\ - <u>_</u>	_	- 1	_	1 🔻
Input Leakage Current	+	-	 	1.5	-		1.0	+-	1.0	μAdc	10		 		8,11	9		 		-		1.16
Input Leakage Current	СВО	11	-	1 15	_	_	l 'i	_	1.0	μAde	12	_	_	_	8,13	1 1	_	-	_	- 1	_	1,16
		15	1 _	♥	_	_	₩			♦	14	_	-	_	8,15	V	_	_	_	_	_	▼
Logic "1" Output Voltage	VOH	2	3.0	+	3.0	-	-	3.0	├-	Vdc	15	14		-	8	9				2		1,16
Logic i Output Voltage	VOH	2	4.0	-	4.0	_		4.0		Vdc	15	14	_	_	8	1 _	9	_	_	2		1,16
Logic "0" Output Voltage	VOL	2	-	0.5			0.5	-	0.5	Vdc	14	15			8	9	<u> </u>	2	-	-		1,16
Logic o Cutput Voltage	VOL	2	_	0.6	_	_	0.6	-	0.6	Vdc	14	15	_	_	8	9	_	_	2	_	_	1,16
Logic "1" Threshold Voltage	VOHA	2	3.0	1_	3.0	-		3.0	<u>†</u>	Vdc	_	14	15		8	9	-	-	7_	2		1.16
	1 Ollia	2	4.0	-	4.0	-	-	4.0	-	Vdc	l. –	14	15	-	8	-	9	-	-	2	-	1,16
Logic "0" Threshold Voltage	VOLA	2	-	0.5	-	-	0.5	-	0.5	Vdc	14	-	-	15	8	9	-	2	_			1,16
	1	2	-	0.6	-	-	0.6	-	0.6	Vdc	14	-	-	: 15	8	9	-	-	2	-		1,16
Output Short-Circuit Current	¹ sc	2	-50	-90	-50	-	-90	-50	-90	mAdo	15	14	-	-	8	9	-	-	-	-		1,2,16
											-1.29 V	-1.69 V	Pulse In	Pulse Out	-5.2 V							
Switching Times	t15+2+	2	2.0	12.5	2.0	6.0	12.5	2.0	12.5	ns	14	11,13	15	2	8	9	-	·-	-	-	3,5,7	1,16
(350 pF Load)	t15-2-	2		11	11				11		14	1 1	15				. –		-	-	1	1 1
Propagation Delay	t14+2-	2		11						1 1	15	1 1	14			1		-	· -	-	1	1 1
	t14-2+	2	♥	♥	♥		*	₩	🔻	1 1	15		14		1 1	1 1	-		-	-	}	1 1
Rise Time (10% to 90%)	t ₂₊	2	3.0	12	3.0		11	3.0	11		14		15			H	-	-	-	-		
Fall Time (10% to 90%)	t ₂₋	2	3.0	12	3.0	+	11	3.0	11	\	14	₩	15	\	\	1		-	-	-	\downarrow	
Supply Source Current (@ 5.0 MHz) (350 pF Load)	¹ss	9	-	110	-	83	110	-	110	mA	10,12,14	-	11,13,15	=	8	-	9	-	-		3,5,7	1,16


#See test circuit.

SWITCHING TIME TEST CIRCUIT



SWITCHING WAVEFORMS @ 25°C

Switching times are measured after the device under test reaches a stabilized temperature (air flow $\geqslant 500~(\text{fpm})$





BINARY COUNTER


The MC10178 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

P_D = 370 mW typ/pkg (No Load)


f_{toggle} = 150 MHz (typ)


 t_r , $t_f = 2.7$ ns typ (20%–80%)



MECL 10K SERIES

BINARY COUNTER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST V	OLTAGE	/ALUES	
			(Volts)		
@ Test Femperature	VIHmax	V _{ILmin}	VIHAmin	VI⊩Amax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	l
		Pin			М		Test Limit							PLIED TO)	1
		Under		0°C		+25°C			5°C	ļ			ISTED B			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	-	97	-	_	88		97	mAdc	9	-	-	-	8	1,16
Input Current	linH	12	-	390	_	-	245	-	245	μAdc	12	-	-	-	8	1,16 1,16
		11	_	350 650	_	_	220 410	_	220 410	μAdc μAdc	11 9	_	_	_	8	1,16
	linL		0.5	-	0.5	_	-	0.3	-	μAdc	_		-	-	8	1,16
Logic "1" Output Voltage	VOH	14	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	9	_			8	1,16
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	11				8	1,16
Logic "0" Output Voltage	VoL	14 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	11	_	_	_	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	3	-1.080	_	-0.980	-		-0.910		Vdc			5	_	8	1,16
•	0,,,,	14	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	11		8	1,16
		15	-1.080		-0.980		-	-0.910		Vdc			9		8	1,16
Logic "0" Threshold Voltage	VOLA	3	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	5	8	1,16 1,16
	1	14 15	_	-1.655 -1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	_	_	_	11 9	8	1,16
Switching Times		<u> </u>			 	 	1	-			 		Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Clock Input	t12+15:	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns	_	_	12	15	8	1,16
Propagation Delay	t12-13-	13	1.9	9.4	2.0	6.0	9.2	2.0	9.8	1 1	l –	-	1	13	1 1	1 1
	t12+4-	4	2.9	12.3	3.0	8.5	12	3.0	12.8	1 1	-	-		4		1 1
	t12-3+	3	3.9	14.9	4.0	11	14.5	4.0	15.5	1 1	-	_	1 1	3		
Rise Time (20 to 80%)	t15+	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	₩	-	-	₩	15	♥	\ ▼
Fall Time (20 to 80%)	t 15-	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0				'	15		
Set Input	t11-15+	15	1.4	5.2	1.5	_	5.0	1.5	5.5	ns		-	11	15	8	1,16
Reset Input	t9-15+	15	1.4	5.2	1.5	_	5.0	1.5	5.5	ns		-	9	15	8	1,16
Counting Frequency	fcount	15	125	-	125	150	-	125	-	MHz	_		12	15	8	1,16

^{*}Individually test each input applying V_{IL} to input under test.



LOOK-AHEAD CARRY BLOCK

The MC10179 is a high speed, low power, standard MECL complex function that is designed to perform the look-ahead carry function. This device can be used with the MC10181 4-bit ALU directly, or with the MC10180 dual arithmetic unit in any computer, instrumentation or digital communication application requiring high speed arithmetic operation on long words.

When used with the MC10181, the MC10179 performs a second order or higher look-ahead. Figure 2 shows a 16-bit look-ahead carry arithmetic unit. Second order carry is valuable for longer binary words. As an example, addition of two 32-bit words is improved from 30 nanoseconds with ripple-carry techniques. A block diagram of a 32-bit ALU is shown in Figure 1. The MC10179 may also be used in many other applications. It can, for example, reduce system package count when used to generate functions of several variables.

 $P_D = 300 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 3.0 \text{ ns typ (Carry, Propogate)}$


4.0 ns typ (Generate)


 t_r , $t_f = 2.3$ ns typ (20%–80%)

MECL 10K SERIES

LOOK-AHEAD CARRY BLOCK








ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series device has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VA	LUES	
			(Volts)		
@ Test Femperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin					Test Limi			,	TEST VO	LTAGE APP	LIED TO PIN	IS LISTED BE	LOW:	
		Under	-30	o°C		+25°C		+8	5°C	l	L					(V _{CC})
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		79	-	58	72	_	79	mAdc	_	_	_	_	8	1,16
Input Current	linH	4,7,11	-	430	_	_	270	-	270	μAdc	4,7,11	-	-		8	1,16
		5,9	-	360	-	-	225	-	225	1 1	5,9	i -		-		
	1	10,13	-	700	-	-	440	-	440	1 1	10,13	-	-	-		1
		12	-	630	-	-	395	-	395	1	12	-	-	-		1
		14		565			355		355		14					
	linL	4	0.5		0.5			0.3		μAdc		4			8	1,16
Logic "1" Output Voltage	∨он	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	4,5,7,9	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc					8	1,16
Logic "1"	VOHA	2	-1.080		-0.980	_	-	-0.910	_	Vdc	13	-	5	_	8	1,16
Threshold Voltage		2	1	-		-	-	1 1	-	1 1	5,12	-	9	-		1
		2	1 1	-	1	-	-	1 1	-	1 1	5,9	-	12	-		1
		2	V		7	_			-	٧.	5		13		7	
Logic "0"	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	13	-	-	5	8	1,16
Threshold Voltage		2	-	1	-	-		-	1		5	-	-	13		
		2	-	1 1	-	-	1 4	-		1	5	-	-	9	1	4
		2									5,9			12		
	1		İ			1		1	İ	1	+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Switching Times	t10+15+	15	1.0	3.7	1.0	2.5	3.5	1.0	3.9	ns	4.7	-	10	15	8	1,16
(50 Ω Load)	t10-15-	15		3.7		2.5	3.5	1 1	3.9	1 1	4.7	-	10	15		1
Propagation Delay	t11+6+	6		5.8	1 1	3.0	5.5		6.1	1 1	4,7	-	11	6		l l
	t11-6-	6				3.0	5.5,				4,7	-	11	6		1
	t5+2+	2			1 1	4.0	5.5	1 1			4,7,9] -	5	2		1
	t5-2-	2	\ ♦	₩	▼	4.0	5.5	₩	\ \		4,7,9	-	5	2		1
Rise Time (20% to 80%)	16+	6	1.1	3.7	1.1	2.5	3.5	1.1	3.9	1 1	4,7] -	11	6		- 1
Fall Time (20% to 80%)	t6-	6	1.1	3.7	1.1	2.5	3.5	1.1	3.9	1	4,7	_	11	6	▼	*





DUAL 2-BIT ADDER/SUBTRACTOR

The MC10180 is a high speed, low power general-purpose adder/subtractor. It is designed to be used in special purpose adders/subtractors or in high speed multiplier arrays. The MC10180 can be used in any piece of equipment where these operations are necessary.

Inputs for each <u>adder</u> are Carry-in, operand A, and operand B; outputs are Sum, Sum, and Carry-out. The common Select inputs serve as a control line to invert A for subtract, and a control line to invert B.

 $P_D = 360 \text{ mW typ/pkg (No Load)}$

 C_{in} to $C_{out} = 2.2 \text{ ns}$

A0 to S0 = 4.5 ns

A0 to $C_{out} = 4.5 \text{ ns}$

 $t_{r,} t_{f} = 2.4 \text{ ns typ } (20\%-80\%)$

	SelA	SelB	Function
	Ξ	H	S = A plus B
	Н	L	S = A minus B
	٦	Н	S = B minus A
ĺ	L	L	S = 0 minus A minus B

$$B' = \overline{B \oplus Sel_B} = B \odot Sel_B$$

$$S = \overline{C}_{in} (\overline{A'} B' + A' \overline{B'}) +$$

$$C_{in}(A' B' + \overline{A'} \overline{B'})$$

$$C_{out} = C_{in}A' + C_{in} B' + A' B'$$

TRUTH TABLE


F11110T1011		INI	PUTS					
FUNCTION	SelA	SelB	A0	ВО	Cin	SO	S0	Cout
ADD	н	Н	L	L	L	L	Н	L
	н	н	L	L	н	н	L	L
1	н	н	L	н	L	н	L	L
	н	н	L	н	н	L	н	н
1	Н	н	н	L	L	Н	L	L
	н	н	н	L	н	L	н	н
1	н	н	н	н	L	L	Н	н
	н	н	Н	н	н	н	L	н
SUBTRACT	Н	L	L	L	L	н	L	L
	н	L	L	L	н	L.	н	н
	н	L	L	н	L	L	н	L
1	н	L	L	н	н	н	L	L
	н	L	н	L	L	L	н	н
1	H	L	н	L	н	н	L	н
1	н	L,	н	н	L	н	L	L
	н	L	н	Н	Н	L	н	н


		INI	PUTS					
FUNCTION	SelA	SelB	A0	В0	Cin	S0	SO	Cout
REVERSE	L	н	L	L	L	Н	L	L
SUBTRACT	L	н	L	L	н	L	н	н
	L	н	L	н	L	L	н	н
	L	н	L	н	н	н	L	н
	L	н	н	L	L	L	н	L
	L	н	н	L	Н	Н	L	L
	L	н	н	н	L	н	L	L
	L	н	Н	Н	Н	L	н	н
	L	L	L	L	L	L	н	н
	L	L	L	L	н	н,	L	н
	L	L	L	н	L	н	L	L
	L	L	L	н	н	L	н	н
	L	L	н	L	L	н	L	L
	L	L	н	L	н	L	н	Н
	L	L	н	н	L	L	н	L
	L	L	н	н	н	н	L	L

MC10180

MECL 10K SERIES

DUAL 2-BIT ADDER/SUBTRACTOR





Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

		TEST V	OLTAGE VA	LUES	
			Volts		
@ Test					
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			М		Test Limit				TEST VC	LTAGE APP	LIED TO PIN	IS LISTED BE	LOW:	
		Under	-30	o°C	1	+25°C		+8!	5°C			,	,	·		(V _{CC})
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	95	-	70	86	-	95	mAdc	_	-	_	_	8	16
Input Current	linH	4		590	-		370		370	μAdc	4	_		_	8	16
		5	-	350	-	-	220	-	220		5	1 -	-] -		1
		6	-	350	-	-	220	-	220		6		-			
		7	_	460		-	290	_	290		7		_			
		9		460	- 1	-	290		290		9	_		_		
		10 11	_	350	_	_	220 220	_	220		10 11		_	_		
		12	_	350 590	_	_	370	_	220 370	♦	12] _	_	_	, ,	\
										'		- -			8	10
	linL	All	0.5		0.5			0.3	-	μAdc		<u> </u>				16
Logic "1"	, Vон	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	7,9	-	-	-	8	16
Output Voltage		3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	↓	4,5,7,9	_	_ ,.			1
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700		4,7,9					
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5,7,9	-		-	8	16
Output Voltage		3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615		7,9	_		-		
		15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	1	7,9	-	_	_	1	1
Logic "1"	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	7,9	-	_	4	8	16
Threshold Voltage		3	-1.080	-	-0.980	-	-	-0.910	-		4,7,9	_	5	-		-
		15	-1.080		-0.980			-0.910		1	7,9		4	_	1	
Logic "0"	VOLA	2	-	-1.655	_	-	-1.630	-	-1.595	Vdc	7,9	-	4	-	8	16
Threshold Voltage		3	-	-1.655	- 1	-	-1.630	-	-1.595	1 1	7,9	-	-	4	1 1	1
		15		-1.655	-	_	-1.630		-1.595	1	4,7,9	_	5	-	1	1
Switching Times											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay		4.5		5.8				1	5.8		1		_	15	8	16
Operand Input	^t 5+15+	15 15	1.3	5.8	1.3	_ '	5.4 5.4	1.1	5.8	ns I	7,9 7,9	_	5 6	15	8	16
	^t 6+15+	1		1		l	1		1			1		1		
Carry-in Input	^t 4+15+	15	1.0	3.4	1.0	-	3.3	0.9	3.6		7,9		4	15		
	t4+3+	. 3	1.0	3.4	1.0	-	3.3	0.9	3.6		5,7,9	-	4	. 3		
Select Input	t7+15+	15	1.3	5.8	1.3	-	5.4	1.1	5.8		4,9	· –	7	15		
	t9+15+	15	1.3	5.8	1.3	-	5.4	1.1	5.8		7,4	-	9			
Rise Time	t ₁₅₊	15	1.0	3.8	1.1	_	3.7	1.1	3.9		7,9	-	5	L 1		1 1
(20 to 80%)	l]	1					l			J]]
Fall Time	t15-	15	1.0	3.8	1.1	_	3.7	1.1	3.9		7,9	_	5	1	 	†
	-10-		1	1	1	l .	1	1	1	1 ' 1	,~	ı		, ,	. ' !	,

^{*}Individually apply VIL min to pin under test.



4-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

The MC10181 is a high-speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four-bit words. Full internal carry is incorporated for ripple through operation.


Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).


When used with the MC10179, full-carry look-ahead, as a second order look ahead block, the MC10181 provides high speed arithmetic operations on very long words.


 $\begin{array}{ll} P_D = 600 \text{ mW typ/pkg (No Load)} \\ t_{pd} \text{ (typ): A1 to F} = 6.5 \text{ ns} \\ C_n \text{ to } C_{n.4} = 3.1 \text{ ns} \\ \text{A1 to P}_G = 5.0 \text{ ns} \\ \text{A1 to G}_G = 4.5 \text{ ns} \\ \text{A1 to } C_{n.4} = 5.0 \end{array}$


MECL 10K SERIES

4-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR









Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

[TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	- 0 890	- 1.890	-1 205	- 1 500	-52
+25°C	-0.810	-1 850	- 1 105	- 1 475	-52
+85°C	-0 700	-1.825	- 1 035	1 440	-5 2

	T	·	Τ			AC 1019	1 Test Lim	its							-	
	i	Pin	20	o°C		+25°C			5°C		Τ!	EST VOLTAG	E APPLIED TO P	INS BELOW:		
Characteristic	Symbol	Under Test	Min	Max	Min	Typ	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1 _E	12	_	159		-	145	-	159	mAdc		-			12	1,24
Input Current	InH	9	T -	390	_	_	245	-	245	μAdc	9	_	_		12	1,24
	1	10	-	350	-	-	220	-	220	,	10	_	_	_	i i	1
	1	11	-	390	-	-	245	-	245		11	-	-	-		
	1	13	-	320	-	-	200		200		13	-	-			
	1	14	-	425	-	-	265	-	265		14	-	-	-		
	1	15	-	425	-	-	265	-	265		15	-	-	-	1 1	
		16	-	350	-	-	220	-	220		16	-	-	-		
	1	17	-	425	-	-	265 220	-	265		17	-	-	-	1 1 1	
		18 19	-	350 390	_	_	245	_	220 245		18 19	_	_	_		
	1	20	_	390	_	_	245	-	245		20			1 -		
		21	1 -	350	_	_	220	_	220		21	_	-	1 -	1 1 1	
		22	_	460	_	_	290	_	290		22	_	_	_		
		23	- 1	320	-	-	200	-	200	*	23	_	-	-	₹	•
Input Leakage Current	lint	9	0.5	-	0.5	-	_	0.3	_	μAdc	_	9	_	_	12	1,24
	1	10	1 1	-		-	-	1	-		-	10	-	_	1 1 1	
		11		~		-	-		-		-	11	-	_		
		13	1 1	-		-	-		_		_	13	-	_		
	1	14 15	1 1	_		_	-		_			14 15	_	_		
		16		_		_	_		_		_	16	_	_		
	1	17		_		_	_	1 1	_		_	17	_	_		
		18	1 1	-		-	-		-		_	18	_	_		
	İ	19	1	_		-	_		-			19	_	-		
	1	20	1 1	-		-	-	1 1	-		_	20	-	_		
	1	21		-		-	-		-		_	21	-	-		
	1	22		-		-	-	1	-	\	-	22	-	-	1 1	
		23	7					V				23		<u> </u>		
High Output Voltage	∨он		- 1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc			-		12	1,24
Low Output Voltage	VOL		-2.000	- 1.675	-1.990	-	- 1.650	-1.920		. ac			-		12	1,24
High Threshold Voltage	VOHA	•	- 1.080	_	-0.980	-	_	-0.910	_	Vac	-	_			12	1,24
Low Threshold Voltage	VOLA	•	-	- 1.655	_	-	-1.630	_	-1 595	Vide	_	_	•••		12	1,24

Test all input-output combinations according to Function Table.

^{**} For threshold level test, apply threshold input level to only one input pin at a time

							AC Sv	vitchin	g Chara	cteristi	cs	
			1		-3	0°C *		+25°C		+89	5°C *	
Characteristic	Symbol	Input	Output	Conditions [†]	Min	Max	Min	Тур	Max	Min	Max	Unit
Propagation Delay	t++, t	Cn	Cn+4	A0,A1,A2,A3	1.0	5.1	1.1	3.1	5.0	1.1	5.4	ns
Rise Time, Fall Time	t+,t-	Cn	Cn+4	A0,A1,A2,A3	1.0	3.2	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++, t+-	Cn	F1	A0	1.7	7.2	2.0	4.5	7.0	2.0	7.5	ns
	t-+, t				1.7	7.2	2.0	4.5	7.0	2.0	7.5	
Rise Time, Fall Time	t+, t-	1	1	1	1.3	5.3	1.5	3.0	5.0	1.5	5.3	
Propagation Delay	t++, t+-	A1	F1		2.6	10.4	3.0	6.5	10	3.0	10.8	ns
	t-+, t				2.6	10.4	3.0	6.5	10	3.0	10.8	
Rise Time, Fall Time	t+, t-	1	1		1.3	5.4	1.5	3.0	5.0	1.5	5.3	-
Propagation Delay	t++, t	A1	P_{G}	S0,S3	1.6	7.0	2.0	5.0	6.5	2.0	7.0	ns
Rise Time, Fall Time	t+, t-	A1	PG	\$0,\$3	0.8	3.7	1.1	2.0	3.5	1.1	3.8	ns
Propagation Delay	t++, t	A1	GG	A0,A2,A3,C _n	1.1	7.4	2.0	4.5	7.0	1.3	7.7	ns
Rise Time, Fall Time	t+, t-	A1	GG	A0,A2,A3,C _n	1.2	5.1	1.5	4.0	5.0	1.2	5.3	ns
Propagation Delay	t+-, t-+	A1	C _{n+4}	A0,A2,A3,C _n	1.7	7.3	2.0	5.0	7.0	2.0	7.8	ns
Rise Time, Fall Time	t+, t-	A1	C _{n+4}	A0,A2,A3,C _n	1.0	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++, t-+	B1	F1	S3, C _n	2.7	11.3	3.0	8.0	11	3.0	11.9	ns
Rise Time, Fall Time	t+, t-	B1	F 1	S3,C _n	1.2	5.3	1.5	3.5	5.0	1.5	5.3	ns
Propagation Delay	t++, t	B1	PG	S0, A1	1.6	7.7	2.0	6.0	7.5	2.0	8.0	ns
Rise Time, Fall Time	t+, t-	B1	PG	S0, A1	1.0	3.6	1.1	2.0	3.5	1.1	3.9	ns
Propagation Delay	t++, t	В1	GG	S3, Cn	1.7	8.2	2.0	6.0	8.0	2.0	8.6	ns
Rise Time, Fall Time	t+, t-	B 1	GĞ	S3.C _n	1.4	5.2	1.5	3.0	5.0	1.2	5.4	ns
Propagation Delay	t+-, t-+	B1	C _{n+4}	S3, C _n	1.8	8.2	2.0	6.0	8.0	2.0	8.7	ns
Rise Time, Fall Time	t+, t-	B1	Cn+4	sa,c _n	0.9	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++, t+-	М	F1	_	2.4	10.3	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+, t-	M	F 1	_	1.1	5.1	1.5	4.0	5.0	1.5	5.3	ns
Propagation Delay	t+-, t-+	S1	F1	A1, B1	2.5	10.7	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+, t-	S1	F 1	A1, B1	1.0	5.4	1.5	3.0	5.0	1.5	5.4	ns
Propagation Delay	t-+, t+-	S1	PG	A3, B3	1.7	8.3	2.0	6.0	8.0	2.0	8.4	ns
Rise Time, Fall Time	t+, t-	S1	PG	A3, B3	0.8	5.1	1.1	3.0	5.0	1.1	5.2	ns
Propagation Delay	t+-, t-+	S1	Cn+4	A3, B3	1.6	9.3	2.0	6.0	9.0	2.0	9.9	ns
Rise Time, Fall Time	t+, t-	S1	C _{n+4}	A3, B3	0.9	5.3	1.1	3.0	5.0	1.0	5.2	ns
Propagation Delay	t+-, t-+	S1	GG	A3, B3	1.5	9.6	2.0	6.0	9.0	1.9	9.7	ns
Rise Time, Fall Time	t+, t-	S1	GG	A3, B3	0.8	6.2	0.8	3.0	6.0	0.8	6.5	ns

[†]Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc. $V_{CC1} = V_{CC2} = +2.0 \ Vdc, \ V_{EE} = -3.2 \ Vdc$

^{*}L Suffix Only



2-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

The MC10182 is a high-speed arithmetic logic unit capable of performing 4 logic operations and 4 arithmetic operations on two 2-bit words. Full internal carry is incorporated for arithmetic operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 and S1) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided for a second order look ahead carry using the MC10179. The internal carry is enabled by applying a low level voltage to the mode control input (M).

The MC10182 provides an alternate to the MC10181 four-bit ALU for applications not requiring the extended functions of the MC10181 or for applications requiring a 16-pin package. The MC10182 also differs from the MC10181 in that Word A and Word B are treated equally for addition and subtraction (A plus B, A minus B, B minus A).

> $P_D = 575 \text{ mW typ/pkg (No Load)}$ t_{pd} (typ): A1 to F = 7.5 ns C_{n} to $C_{n+2} = 2.7$ ns A1 to $P_{G} = 6.5$ ns A1 to $G_{G} = 5.5$ ns A1 to $C_{n+2} = 7.0$ ns

 $t_{r.} t_{f} = 2.5 \text{ ns typ } (20\%-80\%)$


LOGIC DIAGRAM S0 c_n F0 A0 Bo P_{G} G_{G} C_{n+2} В1 м $V_{CC1} = Pin 1$ V_{CC2} = Pin 16 V_{EE} = Pin 8


			PC	SITIVE LOGIC
	Function	n Select	Logic Function M is High	Arithmetic Operation M is Low
l	S1	S0	F	F
	L	L		F = A plus B plus Carry
1	L	н		F = A plus B plus Carry
1	Н	L	F = A ● B	F = A plus B plus Carry
	Н	Н	F = A + B	F = A times 2


MC10182

MECL 10K SERIES

2-BIT ARITHMETIC LOGIC **UNIT/FUNCTION GENERATOR**







TRUTH TABLE

					INUITIABLE				
	М	L	L	L	L	н	Н	н	Н
Input	S1	L	L	Н	н	L	L	н	н
	S0	L	н	L	н	L	н	L	Н
A1 B1 A	40 B0 C _n	F1 F0 PG GG Cn+2	F1 F0 PG GG Cn+2	F1 F0 PG GG Cn+2	F1 F0 PG GG Cn+2	F1 F0 PG GG Cn+2	F1 F0 PG GG Cn+2	F1 F0 PG GG Cn+2	F1 F0 PG GG Cn+2
L L		LLHL	HHLH L	HHLH L	LLHLL	нннь г	LLLHL	LLLH L	LLLL
LL		LHHLL	LLLH H	LLLH H	LHHLL	нннь г	L L L H H	ссен н	LLLLL
LL	LHL	L H H L L	ь в н н	HLHLL	LLHLL	HLHLL	сини н		LHHLL
	HLL	H L H L L	L H H H H H L L	H H H L L	LHHLL	H L H L L	ьнн н		LHHLL
		HLHLL	H H H L L	L L H H H	H L H L L	_	L H H L L	L L L H L	LHHLL
		HLHLL	H H L H L		H L H L L	H L H L L			
		нннь ь			HHHLL	H H H L L			L H H L L
									
L H		H L H L L	сннн н	LHHLL	LLHLL	LHHLL	ньнь ь	LLLL	нгнг г
L H		нннь г	нгнн н	H L H L L	LHHLL	LHHLL	нгнг г	LLLL	H L H L L
		ннін і	ньнн н	LLHLL	LLHLL	LLLHL	нннгг		нннь г
		LLLH H	нннн н	LHHLL	LHHLL	L L L H H	нннгг		нннь г
LH		ннін і	ь н н н	H L H L L	H L H L L	LLLHL	ннне с		HHHLL
LH		L L L H H	L H H H H	нннь ь	нннь ь	LLLH H	ннне с		HHHLL
		1	L H H H H H H H	L	H L H L L	ьннн н	H L H L L I	LHHL L	H H H L L
					HHHLL	сннн н	HLHLL	LHHLL	нннь ь
		нгнг г	LHHLL	сннн н	сенн н	LHHLL	H L H L L	LLLHL	нгнн н
H L		нннь с	H L H L L	нгнн н	сннн н	гннг г	H L H L L	LLLH H	нгнн н
H L		ннгн г	нгнг г	сенн н	L L H H . H	LLLHL	нннь г		нннн н
		L L L H H	нннь г	сннн н	сннн н	ссен н	нннь г		нннн н
		нньн ь	LLHLL	нснн н	нгнн н	LLLHL	нннг г	LLLHL	ннн н
H L		LLLHH	LHHLL	нннн н	ннн н	ссен н	нннь г	сесн н	ннн н
	HHL		LHHLL	ьнин н	н ц н н	сннн н	H L H L L	снин н	ннн н
н ц	н н н	сини н	HLHĽL	н L н н	нннн н	гннн н	H L H L L	<u> гнин н</u>	нннн н
	LLL		ннін і	ннін і	сенн н	нннн н	LLLHL	нснн н	ньн н
		сннн н	ьььн н	L L L H H	сннн н	нннн н	ссен н	нгнн н	нгнн н
н н		сннн н	сснн н	ньнь ь	сснн н	нгнн н	сннн н	нснн н	ннн н
нн		ньнн н	гннн н	нннь г	снин н	нгнн н	сннн н	ненн н	ннн н
н н		сннн н	H L H L L	LLHH H	нгнн н	нгнн н	LHHLL	нгнн н	ннн н
нн		нгнн н	нннь ь	сннн н	нннн н	нгнн н	LHHLL	ньнн н	ннн н
нн		нгнн н	ннгн г	ннгн г	нгнн н	нннн н	LLLHL	нннн н	ннн н
н н	ннн	нннн н	LLLH H	L L L H H	нннн н	нннн н	L L L H H	нннн н	ннн н

These outputs are not normally used during logic operation.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

*	_									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	ĺ
		Pin			N		Test Limi	ts					GE APPLI			1
	1	Under	-3	ooc		+25°C		+8	5°C				ISTED BE			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmir	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	152	-	110	138	_	152	mAdc		-	-		8	1,16
Input Current	†inH	7	-	350	-	-	220	-	220	μAdc	7	-	-	-	. 8	1,16
		5	-	620	-	-	390	-	390	1 1	5	-	-	-		
	l	6	-	460	-	-	290	-	290	↓	6		-	-	J	↓
		13		560		-	350	-	350		13	-	-			7
	l in L	5	0.5		0.5		ļ	0.3		μAdc		5	-		. 8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5,6,11	-		-	8	1,16
		3				-					12,13	-		-		
		4				_		1				-	-	-		
		14 15	₩	♦	♦	_	₩		₩	₩	↓	~	_	-	♦	♦
	-				1 000	-	1 000								-	'
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	7,9,10	-	-	-	8	1,16
		4										_	-	_	ΙΙ.	
		14			1.1	_						_				1
		15	♦	₩	₩	_	₩	\ \	\ \ \	\ ₩	₩	_	_	_	₩	♦
Logic "1" Threshold Voltage	VOHA	2	-1.080	<u> </u>	-0.980	-	-	-0.910	<u> </u>	Vdc	6,7,9		5		8	1,15
Logic i inresnoid voitage	VOHA	3	-1.080	_	-0.980	_	_	-0.910	_	l vac	5,10,13		6	_	l °	1,13
		4		_		_	_			1	7,9,10		5	_		
		14		_		_	-		_		9,10		- 5	_		
		15		_	\ \	-	_	\ \	-	♥	6,7,9	_	5	_		▼
Logic "0" Threshold Voltage	VOLA	2	_	-1.655	_		-1.630	_	-1.595	Vdc	6,7,9	_		5	8	1.16
203.0 0 100.0.0 10.1030	- OLA	3	_	1	-	-	1	_	1	1 1	5,10,13	_	-	6	Ιĭ	1 1
		4			-	-		-			7,9,10	-	-	5		
		14	-		-	-		-		1 1	9,10	-	-	5	L	
		15	-	V			T	-	Y	\ \ \	6,7,9	-	_	5		▼
Switching Times												+1.11 V		Pulse Out	-3.2V	+2.0 V
(50 Ω Load)	t13+2+	2	1.5	5.9	1.5	2.7	5.6	1.6	6.2	ns	-	10	13	2	8	1,16
Propagation Delay	t13+4-	4	1.5	5.9	1.5	2.7	5.6	1.6	6.2		-	5	13	4		
	t5+4-	4	2.3	10.5	2.3	7.0	10	2.4	11		-	7	5	4		
	t6-4-	4		1 1	1 1	7.0	l t	1 1			_	9,10	6 12	14		
	t12-14+	14 14			1 7	7.0	1 1	1			_	_	11	14		
	^t 11-14- ^t 5+2+	2				7.0	1 1	1			_	9	5	2	1	
	t12-2-	- 2				7.0		1			_	9,10	12	2		
	t6-2-	2	♦	♥	♥	7.0	١ ٧.	\ \	₩		-	10	6	2		
	t11+2+	2	2.8	12.6	2.8	7.0	12	2.9	13.2		-	12	11	2		
	t5-15-	15	2.3	10.5	2.3	6.5	10	2.4	11		-	10	5	15		
	t6+15+	15		1 1		6.5			1 +		-	10	6	15		
	t5+3-	3		Ι±	1 1	5.5		ΙŁ	1 1		- "	10	5	3		
	t6-3+	3	₩		▼	5.5	*	¥	1		-	9	6	3		
	t7-4+	4	2.3	10.5	2.3	4.0	10	2.4	11	↓	-	9,10	7	- 4	l ↓	↓
	t10-4-	4	2.3	10.5	2.3	6.0	10	2.4	11	7		6,11,13	10	4	V	7
Rise Time	1			l	l	l		1	١			1	_			
(20% to 80%)	t4+	4	1.5	4.7	1.5	2.5	4.5	1.6	5.0	ns	-	-	5	4	8	1,16
Fall Time	I	1	1							1	1		_			1
(20% to 80%)	t4_	4	1.5	4.7	1.5	2.5	4.5	1.6	5.0	ns	_	-	5	4	8	1,16



HEX "D" MASTER-SLAVE FLIP-FLOP/WITH RESET

The MC10186 contains six high-speed, master slave type "D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive-going Clock transition. Thus, outputs may change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device. A common Reset is included in this circuit. Reset only functions when clock is low.

 $P_D = 460 \text{ mW typ/pkg (No Load)}$


f_{toggle} = 150 MHz (typ)


 $t_{r.} t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM D0 5 -2 00 3 Q1 D2 7 -Q2 D3 10 13 Q3 D4 11 14 Q4 15 Q5 Clock 9 **CLOCKED TRUTH TABLE** Reset 1 С Q Q_{n+1} L Q_n н L L L V_{CC} = Pin 16 L н н Н VEE = Pin 8 н L φ $\phi = Don't Care$ *A clock H is a clock transition from a low to a high state.

MECL 10K series

HEX "D" MASTER-SLAVE FLIP-FLOP/WITH RESET





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one data input, the clock input, and the reset input, and for one output. Other inputs and outputs tested in the same manner.

,		TEST	VOLTAGE V	ALUES	
@ Test			(Volts)		
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-1.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+00°C	-0.700	-1.625	-1.035	-1.440	-5.2	1
		Pin			М		Test Limi				TEST VO	I TAGE AS	PLIED TO P	NC LISTED	BEL OW]
		Under	-30	0°C		+25°C		+8!	5°C]	1231 VO	LIAGE A	FEIED IOF	NO LISTED	BELOW:	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax		Gnd
Power Supply Drain Current	¹Ε	8	_	121	_	88	110	-	121	mAdc	_		_	. –	8	16
Input Current	linH	5	_	350	_	-	220	_	220	μAdc	5	_	-	_	8	16
		9	-	495	-	-	310	-	310	1	9	-	-		8	16
		1		920			575		575		11				8	16
Input Leakage Current	linL	5	0.5		0.5	_		0.3		μAdc		5 -	-	_	8	16
Logic "1"	Voн	2†	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-			8 .	16
Output Voltage		15†	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	- 12	-	- '	_	8	16
Logic "0"	VOL	2†	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	.Vdc	-	5		-	8	16
Output Voltage		15†	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc		12	_	_	8	16
Logic "1"	VOHA	2†	-1.080	-	-0.980	-	-	-0.910		Vdc	-		5		, 8	16
Threshold Voltage	L	15†	-1.080	_	-0.980	_	_	-0.910	<u> </u>	Vdc			12	-	8	16
Logic "0"	VOLA	2†	-	-1.655	. –	-	-1.630	-	-1.595	Vdc	-	-	- 11	5	8	16
Threshold Voltage		15†	-	-1.655	-	-	-1.630		-1.595	Vdc				12	8	16
Switching Times			1						İ		+1.11	+0.31			-3.2	+2.0
Propagation Delay				l	ł		l			ĺ	Vdc	Vdc	Pulse In	Pulse Out	Vdc	Vdc
(50 Ω Load)	t1+3-	3	1.6	4.6	1,6	2.5	4.5	1.6	5.0	ns	6	-	1,9	3	8	16
	t1+4-	4	1 1			2.5			11.		7		1,9	4		1 1
	t9+2+	2	1 1		1	3.5				1 1	-	-	5,9	. 2		
Rise Time (20 to 80%)	t9+2-	2	*	Y	*	3.5 1.8	\ \\	V	\ \	1 1	-	-			1.1	11
Fall Time (20 to 80%)	t ₂₊	2 2	1.0	4.1	1.1	1.8	4.0 4.0	1.1	4.4		_		\ \	· •	▼	🛊
	t ₂₋														<u> </u>	1
Setup Time	t _{setup}	2	2.5		2.5	2.5		2.5		ns			5,9	2	8	16
Hold Time	thold	2	1.5		1.5	-1.5		1.5		ns		-	5,9	. 2	8	16
Toggle Frequency	f _{tog}	2	125	_	125	150	-	125	-	MHz	_	-	-		8	16

†Output level to be measured after a clock pulse.

VIL appears at clock input (pin 9).




HEX BUFFER WITH ENABLE

The MC10188 is a high-speed hex buffer with a common Enable input. When Enable is in the high state, all outputs are in the low state. When Enable is in the low state, the outputs take the same state as the inputs.

Power Dissipation = 180 mW typ/pkg (No Load) Propagation Delay = 2.0 ns typ (B - Q)

2.5 ns typ (A - Q)

LOGIC DIAGRAM



TRUTH TABLE

Inp	uts	Output
Х	Υ	OUT
L	L	L
L	Ξ	н
Н	L	L
Н	Н	L

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

MECL 10K SERVER

HEX BUFFER WITH ENABLE



L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX PLASTIC PACKAGE **CASE 648**





FN SUFFIX PLCC **CASE 775**

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for one set of conditions. Complete testing according to truth table.

		TE:	ST VOLTAGE	VALUES	
@ Test			(Volts)		
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin			Test L					TEATWO					
		Under	-30)°C	+2	5°C	+8	5°C		TEST VO	LIAGE APP	LIED TO PIN	IS LISTED B	FLOW	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	_	46	_	42	_	46	mAdc	_	_		_	8	1,16
Input Current	linH	5	_	425	_	265		265	μAdc	5	_		_	8	1,16
	linH	9	_	460	l –	290	_	290	μAdc	9	_		_	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	5		_		8	1,16
Logic "0" Output Voltage	V _{OL}	2	1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	_	9	_	_	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	_	-0.910		Vdc	_	-	5 .		8	1,16
Logic "0" Threshold Voltage	V _{OLA}	2	_	-1.655	-	-1.630	_ :	-1.595	Vdc	_	_	_	5	8	1,16
Switching Times									ns			Pulse In	Pulse Out	-3.2 V	+ 2.0 V
(50 Ω Load) Propagation Delay	t _{PHL}			-											
Enable Data		2 2	1.1 1.0	3.9 3.3	1.1	3.5 2.9	1.1 1.0	3.9 3.3		=	=	9 5 I	2	8	1, 16
Rise Time, Fall Time (20% to 80%)	t _{TLH} , t _{THL}	2	1.1	3.7	1.1	3.3	1.1	3.7	🔻	_	_	₩.	₩	♦	•



HEX INVERTER WITH ENABLE


The MC10189 provides a high-speed Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low state. When Enable is in the high state all outputs are low.

P_D = 200 mW typ/pkg (No Load)

 $t_{pd} = 2.0 \text{ ns typ (B - Q)}$

2.5 ns typ (A - Q)

LOGIC DIAGRAM




TRUTH TABLE

Inp	uts	Output
Х	Υ	OUT
L	L	Н
L	Н	L
Н	L	L
H	Ι	L


 $\begin{array}{ll} V_{CC1} = & Pin \ 1 \\ V_{CC2} = & Pin \ 16 \\ V_{EE} = & Pin \ 8 \end{array}$

MECL 10K SERIES

HEX INVERTER WITH ENABLE







Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for one set of conditions. Complete testing according to truth table.

		TES	ST VOLTAGE	VALUES	
@ Test			(Volts)		
Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

									+85°C	-0.700	~1.825	-1.035	-1.440	-5.2	İ
		Pin			Test L	imits									1
		Under	-30	o.c	+2	5°C	+8	5°C		TEST VO	LTAGE APP	LIED TO PIN	IS LISTED B	ELOW	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IHmax}	V _{ILmin}	VIHAmin	V _{ILAmax}	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	44	=	40	-	44	mAdc	-	-	_	_	8	1,16
Input Current	linH	5	_	425	l –	265	_	265	μAdc	5	-	_	_	8	1,16
	linH	9		890	_	555	_	555	μAdc	9		_	_	8	1,16
Logic "1" Output Voltage	VOH	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	_	5	_		. 8	1,16
Logic "0" Output Voltage	VOL	2	1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	9	_	_		8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080		-0.980	_	-0.910	_	Vdc	_	_	- ,	5	8	1,16
Logic "0" Threshold Voltage	VOLA	2	_	-1.655	_	-1.630		-1.595	Vdc		_	5	-	8	1,16
Switching Times			-						ns		-	Pulse In	Pulse Out	-3.2 V	+ 2.0 V
(50 Ω Load) Propagation Delay	tPHL, tPLH														
Enable Data		2 2	1.1 1.0	3.9 3.3	1.1 1.0	3.5 2.9	1.1 1.0	3.9 3.3		<u> </u>	_ _	9 5 	2	8	1, 16
Rise Time, Fall Time (20% to 80%)	tTLH,	2	1.1	3.7	1.1	3.3	1.1	3.7	♦	_	-	\	+	+	♦



QUAD MST TO MECL 10,000 **TRANSLATOR**

The MC101090 is a quad translator for interfacing from IBM MST-type logic signals to standard MECL 10,000 logic levels. This circuit features differential inputs for high noise environments or may be used with single ended lines by tieing one of the inputs to ground. Since the MC10190 is designed to accept signals centered around ground, it is a useful interface element for many communication systems. When pin 9 is connected to VCC the circuit becomes a line receiver for MECL signals. The outputs go to a low level whenever the inputs are left floating.


 $P_D = 215 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.5 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

MECL 10K SERIES

QUAD MST TO MECL 10.000 TRANSLATOR



LOGIC DIAGRAM




 $V_{CC1} = Pin1$

V_{CC2} = Pin 16

VEE = Pin 8

V_{SS} = Pin 9 Translator V_{CC} = Pin 9 Receiver

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

TEST VOLTAGE VALUES (Volts) @ Test VIHMAX VILMIN VILAMIN VILAMAX VIHMA VILMA VIHHA VILH* VIHL* VILL* Vss* Temperature -30°C -0.890 -1.890 -1.205 -1.500 +0.374 -0.523 +0.186 -0.850 -1.486 -2.53 +1.25 -5.2 -0.810 -1.850 -1.105 -1.475 +0.440 -0.490 +0.186 -0.850 -1.486 +1.25

									+8	35°C	-0.700	-1.825	-1.035	-1.440	+0.548	-0.454	+0.186	-0.850	-1.486	-2.53	+1.25	~5.2	1
		Pin			MC1		Test Limi		_				TEST	VOLTAG	E APPLIE	D TO PIN	S LISTED	BELOW:	•				
	l	Under	_	0°C		+25°C			5°C		V	V	V	V	VIHM*	VILM*	VIHH*	VILH*	VIHL*	l v	V _{SS*}	VEE	(V _{CC}) Gnd
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax			VILAmax	A IHM.	AILW.	VIHH*	VILH	VIHL*	V _{ILL} *	VSS*	AEE	
Power Supply Drain Current	ΙE	8	-	57	_	41	52	-	57		4,6,10,12				_	_	-	-	-	-	9	8	1,16
	1cc	9	-	27	-	22	27	-	27	mAdo	4,6,10,12	5,7,11,13	-	-	-		-	-	-	-	9	8	1,16
Input Current	linH	4 5		70 70	_	_	45 45		45 45	μAdc μAdc	4 5	5 4	_	_		_	_		T -	_	9	8	1,16
Reverse Leakage Current	¹сво	4	-	1.5		-	1.0	_	1.0	μAdc	-	_	-	-	-	-	_	-	-	-	9	4,8	1,16
Logic "1" Output Voltage	Voн	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5	4	-	_	- 5	4	-	-	_	_	9	8	1,9,16 1,16
Logic "0" Output Voltage	VOL	2 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	4	5 –	_	_	_ 4	- 5	_	-	_	_	9	8	1,9,16 1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	5	4	-	-	-	-	-	-	-	8	1,9,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	_	-	-1.630	-	-1.595	Vdc	-	-	4	5	-	_	-	-	-	-	-	8	1,9,16
Common Mode Rejection Test	Voн	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	_	_	_	-		_	5	4	- 5	4	_	8	1,9,16 1,9,16
	VOL	2 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	-	_	_			_	4 ·	5	4	5	-	8	1,9,16 1,9,16
Switching Times	1					t —							Pulse In	Pulse Out							+3.25 V	-3.2 V	+2.0 V
(50 ohm load) Propagation Delay	t4-2+ t4+2-	2 2	1.0 1.0	3.9 3.9	1.0 1.0	2.5 2.5	3.7 3.7	1.0 1.0	4.1 4.1	ns ns	-	_	4	2 2	-	-	-	-	-	=	9	8	1,5,6,11,12 1,5,6,11,12
Rise Time (20% to 80%)	t ₂₊	2	1.1	4.5	1.5	2.0	4.3	1.1	4.7	ns	-	-	4	2	-	-	-	-	-	-	9	8	1,5,6,11,12
Fall Time	t ₂ -	2	1.1	4.5	1.5	2.0	4.3	1.1	4.7	ns	-	-	4	2	-	-	-	-	-	-	9	8	1,5,6,11,12

^{*}V_{SS} = IBM Supply Voltage.

V_{1HM} = Input Logic "1" for IBM levels.

VILM = Input Logic "0" for IBM levels.


V_{IHH} = Input logic "1" level shifted positive for common mode rejection tests.

V_{ILH} = Input logic "0" level shifted positive for common mode rejection tests.

V_{IHL} = Input logic "1" level shifted negative for common mode rejection tests.

V_{ILL} = Input logic "0" level shifted negative for common mode rejection tests.

SWITCHING TIME TEST CIRCUIT



All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be <1/4 inch from TP $_{\rm in}$ to input pin and TP $_{\rm out}$ to output pin.



HEX MECL 10,000 TO MST TRANSLATOR

The MC10191 is a hex MECL to IBM MST type logic translator. A common enable (active low) is provided for gating. Open emitter outputs are provided for gating. Open emitter outputs are provided to permit direct transmission line driving.

The MC10191 is useful for interfacing to both MST-II and MST-IV systems.


 $P_D = 170 \text{ mW typ/pkg (No Load)}$

t_{pd} = 2.2 ns typ Input to Output


3.3 ns typ Enable to Output

MECL 10K SERIES

HEX MECL 10,000 TO MST TRANSLATOR








Data	Common	Output
L	L	L
L	н	L
н	L	н
Н	Н	L

 $\begin{array}{lll} V_{CC1} = Pin \ 1 & = +1.25 \ Vdc \\ V_{CC2} = Pin \ 16 & = Gnd \\ V_{EE} = Pin \ 8 & = -5.2 \ Vdc \end{array}$

PIN ASSIGNMENT




Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one translator. The other translators are tested in the same manner.

		TES	ST VOLTA	GE VALU	ES							
		Volts										
@ Test Temperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE	V _{CC1}						
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	+1.25						
+25°C	-0.810	~1.850	-1.105	-1.475	-5.2	+1.25						
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	+1.25						

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	+1.25	
		Pin				MC1019	1 Test Li				VO.	TACE AD	DI IED TO	PINS LIS	TED BEI	01/4	
		Under	-30	o°C		+25°C		+8	o°C		VOL	TAGE AF	TELED IC	TINSLIS	ED BEL		(V _{CC2}
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	V _{CC1}	Gnd
Power Supply Drain Current	ΙĘ	8	-	39	-	28	35	-	39	mAdc	9	-	-	-	8	1	16
	1 _{CC}	1	-	23	-	-	23	_	23	mAdc	9	-	-	-	8	1	16
Input Current	linH	5	-	390	-	_	245	-	245	μAdc	5	_	-	_	8	1	16
		9	_	425		-	265		265	μAdc	9		-	_	8	1	16
	linL	7	0.5	-	0.5	-	-	0.3		μAdc	-	7	_	-	8	11	16
Logic "1" Output Voltage	Voн	2	+0.156	+0.374	+0.255	-	+0.440	+0.327	+0.548	Vdc	7	9	-	_	8	1	16
Logic "0" Output Voltage	VOL	2	-0.523	-0.323	-0.490	-	-0.290	-0.454	-0.254	Vdc	-	9			8	1	16
Logic "1" Threshold Voltage	VOHA	2	+0.136	_	+0.235	_	-	+0.307	_	Vdc	-	9	7	-	8	1	16
Logic "0" Threshold Voltage	VOLA	2	-	-0.303	-	_	-0.270	-	-0.234	Vdc	-	9	_	7	8	1	16
Switching Times (50 Ω Load)											-0.890 V	-1.690 V	Pulse In	Pulse Out	-5.2 V	+1.25 V	+2.0 V
Propagation Delay	t ₇₊₂₊	2	1.0	3.6	1.0	2.2	3.4	1.0	3.7	ns	5,6,10, 11,12	9	7	2	8	1	16
	t7-2-	2	1.0	3.6	1.0	2.2	3.4	1.0	3.7		5,6,10, 11,12	9	7	2			
	t9-2+	2	1.0	4.7	1.0	3.3	4.5	1.0	5.0		7	5,6,10, 11,12	9	2			
	t9+2-	2	1.0	4.7	1.0	3.3	4.5	1.0	5.0		7	5,6,10, 11,12	9	2			
Rise Time (20% to 80%)	t ₂₊	2	1.1	4.5	1.1	2.5	4.3	1.1	4.7		5,6,10, 11,12	9	7	2			
Fall Time (20% to 80%)	t ₂₋	2	1.1	4.5	1.1	2.5	4.3	1.1	4.7	†	5,6,10, 11,12	9	7	2	†	+	+

SWITCHING TIME TEST CIRCUIT



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be <1/4 inch from TP $_{\rm in}$ to input pin and TP $_{\rm out}$ to output pin.



QUAD BUS DRIVER

The MC10192 contains four line drivers with complementary outputs. Each driver has a Data (D) input and shares an Enable (Ē) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K MECL input signals and provides a nominal signal swing of 800 mV across a 50 Ω load at each output collector. Outputs can drive higher values of load resistance, provided that the combination of I_R drop and load return voltage V_{LR} does not cause an output collector to go more negative than -2.4 V with respect to V_{CC} . To avoid output transistor breakdown, the load return voltage should not be more positive than +5.5 V with respect to V_{CC} . When the \overline{E} input is high, both output transistors of a driver are nonconducting. When not used, the \overline{E} inputs, as well as the D inputs, may be left open.

Open Collector Outputs Drive Terminated Lines or Transformers


50 k Ω Input Pulldown Resistors on All Inputs (Unused Inputs May Be Left Open)

Power Dissipation = 575 mW typ/pkg (No Load) Propagation Delay = 3.5 ns typ (E — Output)


3.0 ns typ (D — Output)

MECL 10K SERIES

QUAD BUS DRIVER



LOGIC DIAGRAM




TRUTH TABLE

Inp	uts	Output					
Ē	D	Z	Z				
Н	Х	Н	Н				
L	Н	Н	L				
L	L	L	Н				

H=HIGH Voltage Level L=LOW Voltage Level X=Don't Care

> V_{CC}=Pin 16 V_{EE}=Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to ground volts. Test procedures are shown for one set of conditions. Complete testing according to truth table.

		TES	T VOLTAGE VAL	UES	
@ Test			(Volts)		
Temperature	VIHmax	VILmin	ViHAmin	VILAmax	VEE
-30°C	-0.890	- 1.890	- 1.205	- 1.500	5.2
+25°C	-0.810	- 1.85 0	- 1.105	- 1.475	- 5.2
+85°C	-0.700	- 1.825	- 1.035	- 1.440	-52

									+85°C	-0.700	- 1.825	- 1.035	- 1.440	-5.2	
					Test	Limits					,				
	l	Pin Under	-3	30°C	+2	!5°C	+8	35°C		TE	ST VOLTAGE	APPLIED TO PIN	S LISTED BELOV	N	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	ViHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ŀΕ	8	_	154	_	140	_	154	mAdc		_	_	_	8	16
Input Current	linH	5	_	350	_	220		220	μAdc	5		_	_	8	16
	linL	5	0.5	_	0.5	_	0.3	_	μAdc	_	5	_	-	8	16
Logic "1" Output Current High	ЮН	2		_	_	2.0	_	_	mAdc		5,6,10,11	_	_	8	16
Logic "0" Output Current Low	lOL	2	13.5	+18	14	18	14	19	mAdc	5,6,10,11	_	_	_	8	16
Logic "1" Output Current High	Іонс	2		2.0	_	2.0	_	2.0	mAdc	_	5,7,9,10,11	_	6	8	16
Logic "0" Output Current Low	lorc	2	13.5	_	14	_	14	_	mAdc	5,10,11	7,9	6	_	8	16
Logic "0" Output Sink Current Low	los	2	13.3	_	13.9	_	13.3	_	mAdc	5,6,10,11	_	_	_	8	16
Load Return Voltage Absolute Max Rating (Note 1)	VLR			5.5		5.6		5.5	Volts	_	-	_	_	8	16
Output Voltage Low (Note 2)	Vols				-2.4				Volts	_	_	_	_	8	16
Switching Times (50 Ω Load) Propagation Delay E to Output D to Output	tPHL tPLH		<u>-</u>		2.0 1.5	6.0 4.5		— —	ns :				-		
Rise Time, Fall Time (20% to 80%)	tTLH tTHL	-	_	-	-	3.3	-	-							

NOTE 1 The 5.5 V value is a maximum rating, do not exceed. A 270 OHM resistor will prevent output transistor breakdown.

NOTE 2 Limitations of load resistor and load return voltage combinations. Refer to page 1 description.



HEX INVERTER/BUFFER

The MC10195 is a Hex Buffer Inverter which is built using six EXCLUSIVE NOR gates. There is a common input to these gates which when placed low or left open allows them to act as inverters. With the common input connected to a high logic level the MC10195 is a hex buffer, useful for high fanout clock driving and reducing stub lengths on long bus lines.

 $P_D = 200 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.8 \text{ ns typ (B-Q)}$


 $t_{pd} = 3.8 \text{ ns typ (A-Q)}$


 t_{r} , $t_{f} = 2.5 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

HEX INVERTER/BUFFER







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST V	OLTAGE \	/ALUES	
			Volts		
@ Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin	MC10195 Test Limits					VOLTAGE APPLIED TO PINS LISTED BELOW:				1				
		Under	-30	o°C		+25°C		+85	5°C		VOLTAC			IS EISTED	BLLOW.	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1 _E	- 8	-	54		39	49	-	54	mAdc	-	-	_	-	8	1,16
Input Current	linH	5	_	425	-	-	265	-	265	μAdc	5	-			8	1,16
		9		460			290	-	290	μAdc	9	-	_		8	1,16
	linL	5	0.5	_	0.5	-	-	0.3	-	μAdc	-	5		-	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc			-	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	~1.850	_	-1.650	-1.825	-1.615	Vdc	9	-	. –	-	-8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	_	-	-0.910	-	Vdc		-		- 5	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	_	5		8	1,16
Switching Time (50 ohm load)													Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Propagation Delay	t5+2-	2	- 1.1	4.2	1.1	2.8	4.0	1.1	4.4	ns	-	_	5	2	8	1,16
	t7-4+	4			1	1		1 1			-	-	7	4	1	
	t10+13+	13							1 1				10	13		
	t11-14-	14	. ▼	₩ .	▼	▼	▼	▼	▼		-	-	11	14		
	t ₉ - 14 -	14	1.1	5.2	1.1	3.8	5.0	1.1	5.4	1. 1			9	14		1 1
Rise Time (20% to 80%)	t ₂₊	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0		-	-	5	2		
Fall Time (20% to 80%)	t2-	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0	\	-		5	2	+	+



HEX "AND" GATE

The MC10197 provides a high speed hex AND function with strobe capability.

 $P_D = 200 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.8 \text{ ns typ (B-Q)}$


 $t_{pd} = 3.8 \text{ ns typ (A-Q)}$


 t_r , $t_f = 2.5$ ns typ (20%–80%)

MECL 10K SERIES

HEX "AND" GATE







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST V	OLTAGE \	/ALUES							
	Volts										
@ Test	V	V	V	V	VEE						
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE.						
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2						
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2						
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2						

	1				N	1C10197	Test Limi	ts			VOLTAGE APPLIED TO PINS LISTED BELOW:					
		Pin Under	-30	o°C		+25°C	_	+85	5°C		VOLIAC			0 210120	DECO11.	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	-	54	-	39	49	-	54	mAdc	_	-	_	-	8	1,16
Input Current	linH	5 9	_	425 460	_	_	265 290	_	265 290	μAdc μAdc	5 9	-	-	-	8	1,16 1,16
	linL	5	0.5	-	0.5	-	0.3	-	_	μAdc	_	5	_	-	8	1,16
Logic "1" Output Voltage	VOH	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5,9	-	_	_	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	1	1		-:	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	_	-	-0.910	-	Vdc	9	-	5	_	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655			-1.630	-	-1.595	Vdc	9		_	5	8	1,16
Switching Time (50 ohm load)												+1.11Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Propagation Delay	t5+2+	2	1.1	4.2	1.1	2.8	4.0	1.1	4.4	ns	-	9	5	2	8	1,16
*	t9+2+	2	1.1	5.3	1.1	3.5	5.0	1.1	5.5		-	5	9			
Rise Time (20% to 80%)	t ₂₊	2	1.1	[4.7]	1.1	2.5	4.5	1.1	5.0		-	9	5			
Fall Time (20% to 80%)	t2-	2	1,1	4.7	1.1	2.5	4.5	1.1	5.0		-	9	5	+	ŧ	



MONOSTABLE MULTIVIBRATOR

The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).

For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are standard MECL 10,000. Test conditions are per Table 2. Each "Precondition" referred to in Table 2 is per the sequence of Table 1.

> $P_D = 415 \text{ mW typ/pkg (No Load)}$ t_{pd} = 4.0 ns typ Trigger Input to Q 2.0 ns typ Hi-Speed Input to Q

Min Timing Pulse Width Max Timing Pulse Width Min Trigger Pulse Width Min Hi-Speed

Trigger Pulse Width


Enable Setup Time **Enable Hold Time**

PW_{Qmin} **PW**Qmax

10 ns typ¹ $>10 \text{ ns typ}^2$ PWT 2.0 ns typ **PWHS** 3.0 ns typ

tset 1.0 ns typ thold 1.0 ns typ


 1 C_{Ext} = 0 (Pin 4 open), R_{Ext} = 0 (Pin 6 to V_{EE}) 2 C_{Ext} = 10 μ F, R_{Ext} = 2.7 k Ω




V_{CC1} = Pin 1 V_{CC2} = Pin 16 VEE = Pin 8

MECL 10K SERIES

MONOSTABLE MULTIVIBRATOR






TRUTH TABLE

INP	PUT	OUTPUT
E Pos	ĒNeg	
L	L	Triggers on both positive & negative input slopes
L	Н	Triggers on positive input slope
Н	L	Triggers on negative input slope
н	Н	Trigger is disabled


TABLE 1 — PRECONDITION SEQUENCE



- 1. At t = 0 a.) Apply V_{IHmax} to Pin 5 and 10.
 - b.) Apply V_{ILmin} to Pin 15. c.) Ground Pin 4.
- 2. At t ≥10 ns a.) Open Pin 1.
 - b.) Apply -3.0 Vdc to Pin 4.
 Hold these conditions for ≥10 ns.
- 3. Return Pin 4 to Ground and perform test as indicated in Table 2.

TABLE 2 — CONDITIONS FOR TESTING OUTPUT LEVELS

(See Table 1 for Precondition Sequence)



Pins 1, 16 = V_{CC} = Ground Pins 6, 8 = V_{EE} = 5.2 Vdc Outputs loaded 50 Ω to -2.0 Vdc

		Pin Conditions									
Test P	U.T.	5	10	13	15						
Precondi	ition										
Vон	2			V _{IL min}							
Voн	3			P1							
Precondi	ition										
VOL	3			V _{IL min}							
VOL	2 .			P1							
Precondi	ition										
VOHA	2				VILA max						
VOHA	3				VIHA min						
Precondi	ition										
VOHA	2			V _{IL min}							
VOHA	3			P3							
Precondi	ition										
VOHA	2			P2							
VOHA	3			P3							
Precondi	ition										
VOHA	2		V _{IH} max	P2							
VOHA	3		VIH max	P3							
Precondi	ition										
VOHA	2		VIH max	P1							
VOHA	3		V _{IH max}	P1							

Test	P.U.T.	5	10	13	15
Precor	dition				
VOHA	2		VIHA min	P1	
VOHA	3		VILA max	P1	
Precondition					
VOLA	3	1			VILA max
VOLA	2				VIHA min
Precor	dition				
VOLA	2			VIL min	
VOLA	3			V _{IL} min	
Precor	dition				
VOLA	3			P2	
VOLA	2			Р3	
Precondition		}	ļ .		
VOLA	3		V _{IH} max	P2	
VOLA	2		VIH max	P3	
Precor	dition	1			
VOLA	3	VIHA min	V _{IH} max	P1	
VOLA	2	VILA max	V _{IH} max	P1	
Precor	dition				
VOLA	3	V _{IH} max	VIHA min	P1	
VOLA	2	V _{IH} max	VILA max	P1	

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST	VOLTAGE	VALUES						
@Test	Volts									
Temperature	VIHmax	V_{ILmin}	VIHAmin	VILAmax	VEE					
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2					

MC10198


										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2]
	Symbol	Pin Under Test	MC 10198 TEST LIMITS													1
			-30°C			+25°C		+85°C			VOLTAGE APPLIED TO PINS LISTED BELOW:					(VCC)
Characteristic			Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain																
Current	1E	8		110	-	80	100	_	110	mAdc	-	-	-		6,8	1,4,16
Input Current	linH	5.10	_	415	_	_	260	_	260	μAdc	5,10				6.8	1,4,16
	1	13	-	350	-		220	-	220	1	13	-	-		l ï	1
		١	1									-	-		l l	1 1
	1	15 5	0.5	560	0.5	_	350	0.3	350	1.	15	- 5	_	-	1	1
Logic "1"	linL					├	-			μAdc						
Output Voltage	VOH	2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc	13 4	13	_	_	6,8 6.8	1,4,16
										Vdc						1,4,16
Logic "0" Output Voltage	VOL	2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825	-1.615	Vdc	13 - 4	13		-	6,8 6,8	1,4,16
	 							-1.825	-1.615	Vdc		13				1,4,16
Logic "1"	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-		_	15	6,8	1,16,4
Threshold Voltage	ļ	3	-1.080		-0.980		-	-0.910		Vdc			15	-	€,8	1,16,4
Logic "0"	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	15	-	€,,8	1,16,4
Threshold Voltage		3		-1.655	_		-1.630	-	-1.595	Vdc	-	-		15	€.,8	1,16,4
Switching Times	}										1.11 Vdc		Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Trigger Input	tT+Q+	3	2.5	6.5	2.5	4.0	5.5	2.5	6.5	ns	10	-	13	3	6,8	1,16,4
	tT-Q+	3	2.5	6.5	2.5	4.0	5.5	2.5	6.5		5	-	13	3		l ı
Hi-Speed Trigger Input	tHS+Q+	3	1.5	3.2	1.5	2.0	2.8	1.5	3.2		-	-	15	3		
Minimum Timing Pulse Width	PWQmin	3		-		10.0	-	-	-		_	-	-	2		}
Maximum Timing Pulse Width	PWQmax	3	-	-	-	>10	-		-	nis	***		-	3		
Minimum Trigger Pulse Width	PWT	3	-		-	2.0	-	-	-	ns 1	-	-	13	3		
Minimum Hi-Speed Trigger Pulse Width	PWHS	3	-	-	-	3.0	-	-	-		-	-	15	3		
Rise Time (20% to 80%)	1	3	1.5	4.0	1.5		3.5	1.5	4.0		1		·			
Fall Time (20% to 80%)	1	3	1.5	4.0	1.5	-	3.5	1.5	4.0	11	1					1 1
Enable Setup Time	t _{setup} (E)	3		-	-	1.0	-	-	-		-	-	5	3	1	1
Enable Hold Time	thold(E)	3	-	-	- :	1.0	~		-	l 7	l -	- 1	5	3	1	1 1


Notes: (1) The monostable is in the timing mode at the time of this test.

© C_{EXT} = 0 (Pin 4 open) R_{EXT} = 0 (Pin 6 tied to V_{EE})

3 C_{EXT} = 10 μF (Pin 4) R_{EXT} = 2.7 k (Pin 6)


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C






 v_{out}

Unused outputs are tied to a 50-ohm resistor to ground.





APPLICATIONS INFORMATION

CIRCUIT OPERATION:

1. PULSE WIDTH TIMING - The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with RExt. Pin 7, the external pulse width control, is a constant voltage node (-3.60 V nominally). A resistance connected in series from this node to VEE sets a constant timing current IT. This current determines the discharge rate of the capacitor:

$$I_T = C_{Ext} \frac{\Delta V}{\Delta T}$$

where

 ΔT = pulse width $\Delta V = 1.9 V$ change in capacitor voltage

Then:

$$\Delta T = C_{Ext} \, \frac{1.9 \, V}{I_T}$$

If RExt + Rint are in series to VEE:

$$I_T = [(-3.60 \text{ V}) - (-5.2 \text{ V})] \div [R_{Ext} + 284 \Omega]$$

 $I_T = 1.6 \text{ V}/(R_{Ext} + 284)$

The timing equation becomes:

$$\Delta T = [(C_{Ext})(1.9 \text{ V})] \div [1.6 \text{ V/(R}_{Ext} + 284)]$$

$$\Delta T = C_{Ext} (R_{Ext} + 284) 1.19$$

where $\Delta T = Sec$

 $R_{Fxt} = Ohms$

CFxt = Farads

FIGURE 1 ---




Figure 2 shows typical curves for pulse width versus CFxt and RFxt (total resistance includes RInt). Any low leakage capacitor can be used and RExt can vary from 0 to 16 k-ohms.

2. TRIGGERING — The \overline{E}_{POS} and \overline{E}_{Neg} inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is shown on the first page of the data sheet.

The device is totally retriggerable. However, as duty cycle approaches 100%, pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance CExt. Figure 3 shows typical recovery time versus capacitance at IT = 5 mA.

FIGURE 2 — TIMING PULSE WIDTH versus CExt and Rext





FIGURE 3 — RECOVERY TIME versus C_{Ext} @ I_T = 5 mA



3

3. HI-SPEED INPUT — This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high-speed input. The MC10198 triggers on the rising edge, using this input, and input pulse width should narrow, typically less than 10 nanoseconds.

USAGE RULES:

- Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times.
- The E inputs should <u>not</u> be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a -0.7 to -0.9 voltage level.
- For optimum temperature stability; 0.5 mA is the best timing current I_T. The device is designed to have a constant voltage at the EXTERNAL PULSE WIDTH CONTROL over temperature at this current value.
- 4. Pulse Width modulation can be attained with the EXTERNAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
 - (a) The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 4. A graph of pulse width versus timing current (C_{Ext} = 13 pF) is shown in Figure 5.

FIGURE 5 — PULSE WIDTH versus I_T @ C_{Ext} = 13 pF

(b) A control voltage can also be used to vary the pulse width using an additional resistor (Figure 6). The current (I_T + I_C) is set by the voltage drop across R_{Int} + R_{Ext}. The control current IC modifies I_T and alters the pulse width. Current I_C should never force I_T to zero. R_C typically 1 k Ω .

FIGURE 4 —






FIGURE 6 -



5. The MC10198 can be made non-retriggerable. The Q output is fed back to disable the trigger input during the triggered state (Logic Diagram). Figure 7 shows a positive triggered configuration; a similar configuration can be made for negative triggering.

FIGURE 7 —





DUAL 3-INPUT 3-OUTPUT "OR" GATE

The MC10210 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR" -ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10210 particularly useful in clock distribution applications where minimum clock skew is desired.

P_D = 160 mW typ/pkg (No Loads)

tpd = 1.5 ns typ (All Output Loaded)

 t_r , $t_f = 1.5 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

DUAL 3-INPUT 3-OUTPUT "OR" GATE



L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX PLASTIC PACKAGE CASE 648






FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM



V_{CC1} = Pin 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.

		TEST	OLTAGE VA	LUES	
			(Volts)		
est erature	VIH max	VIL min	VIHA min	VILA max	VEE
30°C	-0.890	-1.890	-1.205	-1.500	-5.2
25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			٨	1C10210	Test Lim				TEST VO	OLTAGE API	PLIED TO PIN	IS LISTED BEL	OW:	
		Under	-30	o°C	+25°C		+85°C		L		TELEB TOTTIN			(Vcc)		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		42	_	-	38	-	42	mAdc	-	_	_	_	8	1,15,16
Input Current	linH	5,6,7	_	650	-	_	410	_	410	μAdc	•	_	_		8	1,15,16
	linL	5,6,7	0.5	-	0.5	-	_	0.3	-	μAdc	_	•	_	_	8	1,15,16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	5	-	_	_	8	1,15,16
Output Voltage		3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	6	-	-	_	8	1,15,16
		4	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	7	-	-	_	8	1,15,16
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	_	_	_	8	1,15,16
Output Voltage		3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	-	-	-	8	1,15,16
	l	4	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	1	L = _	1	L	8	1,15,10
Logic "1"	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	_	-	5		8	1,15,1
Threshold Voltage		3	-1.080	-	-0.980	-	-	-0.910	- 1	Vdc	-	- 1	6	-	8	1,15,1
		4	-1.080		-0.980		_	-0.910	-	Vdc	_	_	7		8	1,15,16
Logic "0"	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	5	8	1,15,10
Threshold Voltage	1	3	-	-1.655	-		-1.630	-	-1.595	Vdc	-	-	-	6	8	1,15,16
		4		-1.655		_	-1.630		-1.595	Vdc		_		7	8	1,15,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 \
Propagation Delay	t5+2+	2	1.0	2.6	1.0	1.5	2.5	1.0	2.8	ns	_	_	5	2	8	1,15,16
	t5-2-	2	1			l ï	1	1	1		l –		1 1	2	1 1	1 1
	t5+3+	3		1		1 1		1 1	1 1		-	-	1 1	3		
	t5-3-	3		1 1	1 1	1 1	1 1	1 1	1 1	1 1	-	-	1 1	3	1 1	1 1
	t5+4+	4	1 1	1 1			1 1	1 1	1 1	1 1	-	-	1	4		
	t5-4-	4	1 1	1 1	1 1	1 1	1 1	1 1	1 1	1 1	1 -	-	1 1	4		1 1
Rise Time	t ₂₊	2	1 1						1		-	-		2		
(20 to 80%)	t3+	3	1 1	1 1	1 1	1 1		1 1	1 -		1 -	1 -	1 1	3		1 1
	t4+	4		1 1				1 +	1 +		-			4		
Fall Time	t2-	2		1.	1 1	1 1	1 1	1 +	1 1		-		1	2	1 1	1 1
(20 to 80%)	t3_	3	1	l L	1 1	1 L	1	1	±	1 1	-	-	1 1	3	1 1	1 I
	t4-	4	₩	₩	₩	₩	\ ▼	\ ▼	} ♥	\ \	_	_	1	4	I ▼	

^{*}Individually test each input using the pin connections shown.



DUAL 3-INPUT 3-OUTPUT "NOR" GATE

The MC10211 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10211 particularly useful in clock distribution applications where minimum clock skew is desired.

P_D = 160 mW typ/pkg (No Loads)

t_{nd} = 1.5 ns typ (All Output Loaded)

 t_r , $t_f = 1.5 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

DUAL 3-INPUT 3-OUTPUT "NOR" GATE



L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX PLASTIC PACKAGE CASE 648






FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM



V_{CC1} = Pin 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8

PIN ASSIGNMENT VCC1 1 16 V



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.

	TEST VOLTAGE VALUES												
	(Volts)												
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	Ì	Pin				1C10211	Test Lim				TEST V	OLTAGE API	PLIED TO PIN	IS LISTED BEL	OW:	
		Under	-30	o°c		+25°C		+85	°C	j	_					(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		42	-	30	38		42	mAdc		-		-	8	1,15,16
Input Current	linH	5,6,7	-	650	-	-	410	-	410	μAdc		-		-	8	1,15,16
	linL	5,6,7	0.5	-	0.5	-	-	0.3		μAdc	-	•	-	_	8	1,15,16
Logic "1" Output Voltage	Vон	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	=	-	-	_	8 8	1,15,16
		4	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	_	-	~	8	1,15,16
Logic ''0'' Output Voltage	VOL	2 3 4	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850	-	-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc Vdc Vdc	5 6 7		- - -	- - -	8 8 8	1,15,16 1,15,16 1,15,16
Logic ''1'' Threshold Voltage	V _{OHA}	2 3 4	-1.080 -1.080 -1.080	 - -	-0.980 -0.980 -0.980	-	- - -	-0.910 -0.910 -0.910	- - -	Vdc Vdc Vdc	_	=	- - -	5 6 7	8 8 8	1,15,16 1,15,16 1,15,16
Logic ''0'' Threshold Voltage	VOLA	2 3 4	_	-1.655 -1.655 -1.655	-	-	-1.630 -1.630 -1.630	-	-1.595 -1.595 -1.595	Vdc Vdc Vdc	_	_	5 6 7	-	8 8 8	1,15,16 1,15,16 1,15,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4	1.0	2.6	1.0	1.5	2.5	1.0	2.8	ns			5	2 2 3 3 4 4	8	1,15,1
Rise Time (20 to 80%)	t ₂₊ t ₃₊ t ₄₊	2 3 4		t								_ _ _		2 3 4		
Fall Time (20 to 80%)	t ₂₌ t3- t4-	2 3 4									-	_ _ _		2 3 4		

^{*}Individually test each input using the pin connections shown.



HIGH SPEED DUAL 3-INPUT 3-OUTPUT OR/NOR GATE


The MC10212 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10212 particularly useful in clock distribution applications where minimum clock skew is desired.


 $P_D = 160 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 1.5 \text{ ns typ (All Outputs Loaded)}$ t_{r} , $t_f = 1.5 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES


HIGH SPEED DUAL 3-INPUT 3-OUTPUT OR/NOR GATE



LOGIC DIAGRAM



V_{CC1} = Pins 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8



ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specification shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.

		TEST \	OLTAGE VA	LUES									
	(Volts)												
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin				MC10212	? Test Limi	ts			TECT	N TAGE AN	DI JED TO DIN	S LISTED BEL	014	
		Under	-30	o°C		+25°C		+85	o°C		1651 V	JE I AGE API	PLIED TO PIN	2 FISTED BEL	.Ovv:	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	¹E	8	-	. 42	-	30	38	-	42	mAdc	-	-	_	_	8	1,15,16
Input Current	linH	5,6,7	-	650	-	-	410	-	410	μAdc	5,6,7*	-	_	-	8	1,15,16
	linL	5,6,7	0.5	-	0.5	_	_	0.3	-	μAdc	-	5,6,7*	_	-	8	1,15,16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-		-	8	1,15,16
Output Voltage	1	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	-	-	-	-	8	1,15,16
	L	4	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc		-			8	1,15,16
Logic "0"	VOL	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	-	-	~	-	8	1,15,16
Output Voltage		3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5	-	-	-	8	1,15,16
	L	4	-1.890	~1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5		_		8	1,15,16
Logic "1"	VOHA	2	-1.080	-	-0.980	-	i –	-0.910		Vdc	-	-	5	-	8	1,15,16
Threshold Voltage		3	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	-	5	8	1,15,16
		4	-1.080		-0.980	-		-0.910	-	Vdc				5	8	1,15,16
Logic "0"	VOLA	2	-	-1.655	_	-	-1.630	-	-1.595	Vdc	-	_		5	8	1,15,16
Threshold Voltage	1	3	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	5	-	8	1,15,16
		4		-1.655	_		-1.630		-1.595	Vdc		_	5		8	1,15,16
Switching Times (50-ohm load)											1		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t5+2+	2	1.0	2.6	1.0	1.5	2.5	1.0	2.8	ns	-	_	5	2	8	1,15,16
, , , , , , , , , , , , , , , , , , , ,	t5-2-	2	1	1	1	l ï	1	1	1 1	1 1		-	1 1	2	1 1	1
	t5+3-	3	1 1	1 1	1	1 1	1	1	1	1	-	-	1 1	3	1 1	1 1
	t5-3+	3	1	1 1							-	-		3		
	¹ 5+4-	4	1 1	1 1	1 1	1 1	1 1	1 i	1 1	1 1	-	-	1 1	4	1 1	1 1
	t5-4+	4							1 1		-	-		4		
Rise Time	t ₂₊	2							1 1		-	-		2		
(20 to 80%)	t3+	3								1 1	-	-	1 1	3	1 1	
	t4+	4									-	-		4		
Fall Time	t2-	2		1 1		1 1	1 1		1 1		-	-	1 1	2	1	1 1
(20 to 80%)	t3-	3		1 1	1 I	1 1	1 L	1 1	1 1			-	1	3	1 1	1
	t4-	4	i V	▼	▼	1	. ▼	▼	1 ▼	▼	l –	-	1	4	₹	1

^{*}Individually test each input using the pin connections shown.



HIGH SPEED TRIPLE LINE RECEIVER

The MC10216 is a high speed triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10216 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 11) to prevent upsetting the current source bias network.

Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.

P_D = 100 mW typ/pkg (No Load)

t_{pd} = 1.8 ns typ (Single ended)

1.5 ns typ (Differential)

 t_r , $t_f = 1.5 \text{ ns typ} (20\%-80\%)$

MECL 10K SERIES

HIGH SPEED TRIPLE LINE RECEIVER



L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX
PLASTIC PACKAGE
CASE 648





FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM




V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

*VBB to be used to supply bias to the MC10216 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor.

When the input pin with bubble goes positive, it's respective output pin with bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

1		TE	ST VOLTAGE	VALUES												
			(Volts)													
@ Test																
Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	V _{BB}	VEE										
-30°C	-0.890	-1.890	-1.205	- 1.500	From	-5.2										
+25 ⁰ C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2										
+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2										

										+85°C	-0.700	- 1.825	-1.035	-1.440	11	-5.2	J
		Pin		-0-	, N		Test Limi					TEST VOLTA	AGE APPLIED	TO PINS BE	LOW:	į	1
Characteristic	Symbol	Under Test	Min	0°C Max	Min	+25°C	Max	+8! Min	5°C Max	Unit			V		V	VEE	(V _{CC}) Gnd
								IVIII			V _{IH max}	V _{IL min}	VIHA min	VILA max	V _{BB}		
Power Supply Drain Current	ΙE	8		27	-	20	25	_	27	mAdc	4,9,12	-		_	5,10,13	8	1,16
Input Current	linH -	4	-	180	-	-	115	-	115	μAdc	4	9,12	-	-	5,10,13	8	1,16
	ГСВО	4 9	_	1.5 1.5	_	-	1.0 1.0	-	1.0 1.0	μAdc μAdc		9,12 4,12	_	_	5,10,13 5,10,13	8,4 8,9	1,16 1,16
High Output Voltage	∨он	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 9,12	9,12 4	=	-	5,10,13 5,10,13	8 8	1,16 1,16
Low Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	9,12 4	4 9,12	=		5,10,13 5,10,13	8 8	1,16 1,16
High Threshold Voltage	VOHA	2 3	-1.080 -1.080	-	-0.980 -0.980	-	-	-0.910 -0.910	-	Vdc Vdc	9,12	9,12	4 -	4	5,10,13 5,10,13	8 8	1,16 1,16
Low Threshold Voltage	VOLA	2 3	_	-1.655 -1.655	_	-	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	9,12	9,12	4	4 -	5,10,13 5,10,13	8	1,16 1,16
Reference Voltage	VBB	11	-1.420	-1.280	-1.350	-	-1.230	-1.295	-1.150	Vdc	_	-	-	_	5,10,13	8	1,16
Switching Times (50-ohm Load)													Pulse in	Pulse Out		-3.2 Vdc	+2.0 Vdc
Propagation Delay Rise Time	t4+2+ t4-2- t4+3- t4-3+	2 2 3 3 2	1.0	2.6	1.0	1.8*	2.5	1.0	2.8	ns	- - -		4	2 2 3 3	5,10,13	8	1,16
(20% to 80%) Fall Time (20% to 80%)	t ₂₊ t ₃₊ t ₂₋ t ₃₋	3 2 3	\ \tilde{\psi}											3 2 3			

^{*}Delay is 1.5 ns when inputs are driven differentially Delay is 1.8 ns when inputs are driven single ended



HIGH SPEED DUAL TYPE D MASTER-SLAVE FLIP-FLOP

The MC10231 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable ($\overline{\text{Ce}}$) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master-slave construction.

 $P_D = 270 \text{ mW typ/pkg (No Load)}$


 $t_{nd} = 2 \text{ ns typ}$

 $t_{Tog} = 225 \text{ MHz typ}$


 $t_{r.} t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

MECL 10K SERIES

HIGH SPEED DUAL TYPE D MASTER-SLAVE FLIP-FLOP



LOGIC DIAGRAM



CLOCK TRUTH TABLE

С	D	Q _{n+1}
L	φ	Qn
Η	L	L
Н	Н	Н

 $\phi = \underline{\underline{D}}$ on't Care

 $C = \overline{C}_E + C_C.$


A clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

R	S	Q_{n+1}	
L	L	Qn	
L	H	H	
Н	L	L	
Н	Н	N.D.	

N.D. = Not Defined

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table after the thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST	VOLTAGE VAL	JES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	J
		Pin			MC102	31 Tes	t Limits				vo	OLTAGE APPL	IED TO PINS LIS	STED BELOW:		
) '	Under	-30			+25°C		+8!	5°C				r		T	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	72	-	52	65		72	mAdc	-	_	_	-	8	1, 16
Input Current	linH	4	-	650	-	-	410		410	μAdc	4	-	_		8	1, 16
	1 '	5 6		650	- 1	-	410	-	410		5 6	-	-	-	1 1	
	'	7	_	350 350	_	_	220 220	_	220 220		5 7	_		_		
	1	9	-	460		_	290	_	290	🕴	9	_	-	-		
Input Leakage Current	linL	4,5,*	T-	-	0.5		_		-	μAdc	-	•	-		8	1, 16
		6,7,9*		-	0.5	_	-		-	μAdc		•			8	1, 16
Logic "1"	Voн	2	-1.060	-0.890		-	-0.810	-0.890	-0.700	Vdc	5	-	-	-	8	1, 16
Output Voltage		2†	-1.060	-0.890		-	-0.810	-0.890	-0.700	Vdc	7				8	1, 16
Output Voltage	VOL	3 3†	- 1.890 - 1.890			-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	5 7	_	_	_	8	1, 16 1, 16
Logic "1"	VOHA	2	-1.080		-0.980		-1.030	-0.910	-1.013	Vdc			5	 	8	1, 16
Threshold Voltage	VOHA	2†	- 1.080		-0.980	_	_	-0.910	-	Vdc	_	_	7	9	8	1, 16
Logic "0"	VOLA	3		- 1.655		-	-1.630	_	-1.595	Vdc	_		5		8	1, 16
Threshold Voltage		3†		- 1.655			-1.630		-1.595	Vdc	_	-	7	9	8	1, 16
													Pulse	Pulse		T
Switching Times Clock Input	1	1	1	1 '	1		1	1			+1.11 Vdc		In	Out	-3.2 Vdc	+2.0 Vdc
Propagation Delay	t9+2-	2	1.5	3.4	1.5	2.0	3.3	1.6	3.7	ns			9	2	8	1, 16
1 Topugation 2 3.2,	t6+2+	2	1.5	3.4	1.5	2.0	3.3	1.6	3.7	l ï l	7	-	6	2	1	1
Rise Time (20 to 80%)	t ₂₊	2	0.9	3.3	1.0	1.3	3.1	1.0	3.6		7	-	9	2		
Fall Time (20 to 80%)	t2-	2	0.9	3.3	1.0	1.3	3.1	1.0	3.6	🔰		_	9	2	♦	♦
Set Input	+	<u> </u>	+	-		1.2			-					 	 	+
Propagation Delay	t5+2+	2	1.1	3.4	1.1	2.0	3.3	1.2	3.7	ns	-	. –	5	2	8	1, 16
	t12+15+	15	11'	111		1	1		1 1		6	-	12	15	1 1	1 1
	t5+3+	3	↓ '		🔰	↓	↓	↓	↓		9	-	5	3		
Reset Input	t12+14-	14	-	1		<u> </u>	Y	Y	1		Э		12	14	'	<u> </u>
Propagation Delay	t4+2-	2	1.1	3.4	1.1	2.0	3.3	1.2	3.7	ns	_	_	4	2	8	1, 16
, , , , , , , , , , , , , , , , , , , ,	t13+15-	15	1 "	17 '	1 1	1	1	l ï	"	1 i 1	6	-	13	15	Ĭ	1 7
	t4+3-	3	↓	1		J	J	J	1		-		4	3	1	1 1
	t13+14+	14	V .	1				7	T	V	9		13	14		V
Setup Time	^t Setup	7	1.5	-	1.0		_	1.5	_	ns			6,7	2	8	1, 16
Hold Time	^t Hold	7	0.9	-	0.75		-	0.9		ns	-	-	6,7	2	8	1, 16
Toggle Frequency (Max)	fTog	2	200	-	200	225		200	-	MHz		note:	6	2	8	1, 16

^{*}Individually test each input; apply VIL min to pin under test.

• VIII max

 $^{^\}dagger$ Output level to be measured after a clock pulse has been applied to the \overline{C}_E input (pin 6)



MC10804 MC10805

BIDIRECTIONAL TRANSCEIVER WITH LATCH


The MC10804 and MC10805 are inverting bidirectional transceivers that interface MECL logic levels with TTL logic levels. Data can be transferred directly in either direction (MECL \rightarrow TTL or TTL \rightarrow MECL), and an optional gated latch is also provided. Logic levels are inverted during transfers. The MC10804 is a 4-bit version in the 16-pin package, and the MC10805 is a 5-bit version in the 20-pin package.


They make it possible to easily interface to MOS memories, TTL compatible peripherals, or existing TTL subsystems.

- Bidirectional Translation
- Power Supplies: +5.0 Volts and −5.2 Volts
- TTL Three-State Outputs Sink 50 mA Source 5.0 mA
- Standard MECL 50 Ohm Drive Outputs
- Latch Can Be Bypassed for High Speed

BLOCK DIAGRAM ECL In/Out In/Out Mux Mux Q Latch TTI ECL n CIk Bypass Bypass Select ECL TTL ECL Disable TTL Disable Typical Each Bit Decode MC10804 4 Bits MC10805 5 Bits ECL/TTL Output Clock Latch Select Disable Bypass

MECL — LSI ECL/TTL INVERTING BIDIRECTIONAL TRANSCEIVERS WITH LATCH





FUNCTIONAL DESCRIPTION

The MC10804 consists of a function decode section, a clock buffer, and four identical bit channels which perform the ECL-TTL translation. Each bit consists of a bidirectional ECL port, a bidirectional TTL port, and a latch. The MC10805 contains the same circuit blocks, but has five instead of four bits translation.

Three logic pins control the function selection. These pins, along with the clock, all operate at standard MECL levels. The block diagram and truth table define the functions. The individual pin descriptions are as follows:

Output Disable

The Output Disable, when at V_{IL} , disables both the ECL and TTL output buffers. That is, both are forced to high-impedance states. When the Output Disable is at V_{IH} the ECL/TTL translation takes place normally, and the appropriate output ports enabled by the ECL/TTL select are active. Regardless of the state of the Output Disable pin, clocked data can be loaded into the latch from the selected input port.

ECL/TTL Select

The ECL/TTL Select pin controls the direction of data

transfers. When at V_{IL} , the TTL-to-ECL direction is selected. In this case, the TTL output drivers are disabled, data is input to the latch from the TTL port, and data is output onto the ECL port. When the select pin is at V_{IH} , the ECL-to-TTL direction is selected and the function is the reverse of that just described.


Latch Bypass

The Latch Bypass select line bypasses the latch circuitry for the fast data transfer. When the select line is at V_{IL}, the data is directed to both the latch input and the output buffer simultaneously. This feature enhances the speed of translation because the delay through the latch is bypassed. When the Latch Bypass pin is at V_{IH}, the data must first go into the latch then be sent to the output ports.

Clock

The Clock input is common to all latches and controls the storage of data. When the Clock is at V_{IL} the latch is open and data ripples through from the D input to the Q output. Data is stored or latched on the V_{IL} -to- V_{IH} transition of the Clock input.

NEGATIVE LOGIC DIAGRAM



TRUTH TABLE

(ECL LI	Disable Select Bypass (2 H H H H H H H H H H H L H H L H H L H L H L L H H L L L L H H H		.7 V)		FUNCTION	ION					
Output Disable			Clock (2)	Latch (1)	TTL I/O (H = 2.4 V, L = 0.5 V)	ECL I/O (H = -0.9 V, L = -1.7 V)					
Н	Н	н	Н	* Q=H * Q=L	Output = Q = L = H	Off Off					
Н	Н	Н	L	Q = ECL Input = H L	Output = 	Input = H = L					
Н	Н	L	Н	*	Output = ECL = L = H	Input = H = L					
Н	Н	٦	L	Q = ECL Input = H = L	Output = ECL = L = H	Input = H = L					
Н	L	н	H	* Q=L	Off Off	Output = Q = L = H					
Н .	L	Н	L	Q = TTL Input = H = L	Input = H = L	Output = Q = L = H					
Н	L.	L	Н	*	Input = H = L	Output = TTL = L = H					
н	L	L	L	Q = TTL Input = H = L	Input = H = L	Output = TTL = L = H					
L	н	Н	Н	*	Off	Off					
L	н	Н	L	Q = ECL Input = H = L	Off Off	Input = H = L					
L	н	L	н	*	Off	Off					
L	н	_	L	Q = ECL Input = H = L	Off Off	Input = H = L					
L	L	Н	Н	*	Off	Off					
L	L	H	Ŀ	Q = TTL Input = H = L	Input = H = L	Off					
L	L	L	Н	*	Off	Off					
L	L	L	L	Q = TTL Input = H L	Input = H = L	Off					

NOTES: (1) * Denotes "NO CHANGE" (2) Latch transfers data when clock is "L" and stores data when clock is "H".

MC10804 SETUP AND HOLD TIMES (NANOSECONDS AT 25°C)

	Setup (Min)	Hold (Min)				
1. ECL 1-4 to Clock	3.0	5.0				
2. TTL 1-4 to Clock	4.0	4.0				
3. ECL/TTL Select to Clock	6.0	3.0				

MC10804 PROPAGATION DELAY TIMES (NANOSECONDS AT 25°C)

	Mode	Load	Max
1. ECL 1-4 → TTL 1-4	Latch Bypassed	TTL	8.5
2. TTL 1-4 → ECL 1-4	Latch Bypassed		8.5
3. ECL 1-4 → TTL 1-4	Via Latch	TTL	12
4. TTL 1-4 → ECL 1-4	Via Latch		14
5. Latch Bypass → TTL 1-4		TTL	14
6. Latch Bypass → ECL 1-4			10.5
7. Output Disable → TTL 1-4		TTL	24
8. Output Disable → ECL 1-4			11.5
9. ECL/TTL Select → TTL 1-4		TTL	24
10. ECL/TTL Select → ECL 1-4			11
11. Clock → TTL 1-4 12. Clock → ECL 1-4		TTL	14 14

MC10805 SETUP AND HOLD TIMES (NANOSECONDS AT 25°C)

	Setup (Min)	Hold (Min)
1. ECL 1-5 to Clock	3.0	5.0
2. TTL 1-5 to Clock	4.0	4.0
3. ECL/TTL Select to Clock	6.0	3.0

MC10805 PROPAGATION DELAYS (NANOSECONDS AT 25°C)

	Mode	Load	Max
1. ECL 1-5 → TTL 1-5	Latch Bypassed	TTL	8.5
2. TTL 1-5 → ECL 1-5	Latch Bypassed		8.5
3. ECL 1-5 → TTL 1-5	Via Latch	TTL	12
4. TTL 1-5 → ECL 1-5	Via Latch		14
5. Latch Bypass - TTL 1-5		TTL	14
6. Latch Bypass → ECL 1-5			10.5
7. Output Disable → TTL 1-5		TTL	24
8. Output Disable → ECL 1-5			11.5
9. ECL/TTL Select → TTL 1-5		TTL	24
10. ECL/TTL Select → ECL 1-5			11
11. Clock → TTL 1-5 12. Clock → ECL 1-5		TTL	14 14

MC10804 RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit	
Supply Voltage	V _{CC} V _{EE}	+ 5.0 - 5.2	Vdc Vdc	
Operating Temperature (Functional)	TA	0 to +75	°C	
Max Output Drive — ECL — TTL	=	50 Ω to -2.0 Vdc V _{CC} = 0.6 V @ 50 mA		
Maximum Clock Input Rise and Fall Time (20% to 80%)	t _r , t _f	10	ns	
Minimum Clock Pulse Width	PW	5	ns	

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

	TEST VOLTAGE VALUES															
@ Test		Volts														
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VIHT	VILT	Vcc	VEE								
0°C	-0.845	-1.870	-1.150	-1.485	+2.0	+0.8	+5.00	-5.20								
+25°C	-0.810	-1.850	-1.105	-1.475	+2.0	+0.8	+5.00	-5.20								
+75°C	-0.720	-1.830	-1.045	-1.445	+2.0	+0.7	+5.00	-5.20								

LECTRICAL CHARACTER	RISTICS								+75°C	-0.720	-1.830	-1.045	-1.445	+2.0	+0.7	+5.00	-5.	20		
					MC108	04 TEST	LIMITS													
		Pin Under	0	°C	+2	5°C	+7!	5°C			VOLTAG	GE APPLIE	TO PINS	LISTE	BELO	W:				Output
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	lax Unit	V _{IHmax}	VILmin	VIHAmin	VILAmax	VIHT	VILT	Vcc	٧E	E	Gnd	Condition
Negative Power Supply Drain Current	lEE	8	-	-125	_	-125	_	-125	mAdc	_	_	_		-	_	9	8 -		1, 16	_
Positive Power Supply Drain Current	Іссн	9	_	+ 95	_	+95	-	+95	mAdc	7, 10	2, 3, 4, 5, 6	_	_	_	_					*
	^I CCL	9	_	+60	_	+60	-	+60	mAdc		. 7	_	· –	_	_					
Input Current	linH	15 6 2			_ _ _	45 350 485	_	_	μAdc μAdc μAdc	15 6 2	-	_		_ 	=					=
	linL	6	_	_	0.5	_	_		μAdc	_	6	_	_	_	_			1		_
ECL High Output Voltage	VOH	2	-1.005	-0.845	-0.960	-0.810	-0.900	-0.720	Vdc	7, 11	6, 10	_		_	15			\neg		
ECL Low Output Voltage	VOL	2	-1.950	-1.660	-1.950	-1.650	-1.950	-1.620	Vdc	7, 11	6, 10	_	_	15	_					_
ECL High Threshold Voltage***	Vона	2	-1.025	_	-0.980	_	-0.920	_	Vdc	7, 11	6	_	10	-	15					-
ECL Low Threshold Voltage	V _{OLA}	2	-	-1.640	_	-1.630	-	-1.600	Vdc	7, 11**	10	6	_	_	15					-
ECL Cutoff Voltage	V _{OLZ}	2	_	-1.960		-1.960		-1.960	Vdc	<u> </u>	7		_	_	_					-
TTL High Output Voltage	V _{OHT}	15	+2.400		+2.400		+2.400		Vdc	7, 10, 11	2, 6	_								-24 mA
TTL Low Output Voltage	V _{OLT1}	15		+0.500	-	+0.500		+0.500	Vdc	2, 7, 10,	6	-	_	-	-					25 mA
	V _{OLT2}	15	-	+0.600	-	+0.600	-	+0.600	Vdc	2, 7, 10, 11	6	_		_	-		-		Ì	50 mA
TTL High Threshold Voltage***	VOHAT	15	+2.400	-	+2.400	-	+2.400		Vdc	7, 10	6, 11	_	2	-	_					-24 mA
TTL Low Threshold Voltage	VOLAT	15	_	+0.500	_	+0.500	_	+0.500	Vdc	7, 10	6, 11	2	_	-	_					25 mA
TTL Cutoff Leakage Current .	I _{OHZ} I _{OLZ}	15 15		+100 -50	_	+100 -50	_	+100 -50	μAdc μAdc	2 2	6, 7 6, 7	_	_	15 —	_ 15				•	=
TTL Short Circuit Current	Isc	15	_	-	_	260	_	-	mAdc	7, 10, 11	2, 6	_	_	-	-	V		,	1, 15, 16	-

^{*-5.0} mA sourced at output Pins 12, 13, 14, 15

^{**}Requires the following preset: V_{IH} at Pin 7; V_{IL} at Pins 6, 10; V_{IHT} at Pin 15; then clock once (Lf) ***TTL threshold inputs are the same as V_{IHT} and V_{ILT}

MC10805 RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC} V _{EE}	+5.0 -5.2	Vdc Vdc
Operating Temperature (Functional)	TA	0 to +75	°C
Max Output Drive — ECL — TTL	=	50 Ω to -2.0 Vdc V _{CC} = 0.6 V @ 50 mA	_
Maximum Clock Input Rise and Fall Time (20% to 80%)	t _r , t _f	10	ns
Minimum Clock Pulse Width	PW	5	ns

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

MC10804 • MC10805

	TEST VOLTAGE VALUES Volts														
@ Test															
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VIHT	VILT	Vcc	VEE							
0°C	-0.845	-1.870	- 1.150	-1.485	+2.0	+0.8	+5.00	-5.20							
+25°C	-0.810	-1.850	-1.105	-1.475	+2.0	+0.8	+5.00	-5.20							
+75°C	-0.720	-1.830	-1.045	-1.445	+2.0	+0.7	+5.00	-5.20							

LECTRICAL CHARACTER	RISTICS								+75°C	-0.720	-1.830	-1.045	-1.445	+2.0	+0.7	+5.00	-5.20	1	
					MC1080	5 TEST	LIMITS												
		Pin Under	0	°C	+25	5°C	+75	5°C			VOLTAG	SE APPLIE	TO PINS	LISTEC	BELC)W:			Output
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VIHT	VILT	Vcc	VEE	Gnd	Condition
Negative Power Supply Drain Current	lEE.	10	_	_	-	-145	_	_	mAdc	_	_	_	_	-	-	11, 17	10	1, 14 20	_
Positive Power Supply Drain Current	Іссн	11, 17	_	-	-	+100	_	_	mAdc	9, 12	2, 3, 4, 5, 6, 8	_		_	-				*
	ICCL	11, 17	_	_		+70		_	mAdc	_	9	_	_	_	-				_
Input Current	linH	19 8 2	_ _	_	_	45 350 485	_	_	μAdc μAdc μAdc	19 8 2	_	_	_	_	_				=
	linL	8		_	0.5	_			μAdc		8				-	\vdash	-	++	
ECL High Output Voltage	VOH	2	-1.005	-0.845	-0.960	-0.810	-0.900	-0.720	Vdc	7, 9	8, 12			_	19	-	+	\vdash	
ECL Low Output Voltage	VOL	2	-1.950	-1,660	-1.950	-1.650	-1.950	-1.620	Vdc	7. 9	8. 12			19		-	+	++	
ECL High Threshold Voltage***	V _{OHA}	2	-1.025	-	-0.980	_	-0.920	_	Vdc	7, 9	8	-	12	-	19				
ECL Low Threshold Voltage	V _{OLA}	2	-	-1.640	-	-1.630	-	-1.600	Vdc	7, 9**	12	8		-	19				
ECL Cutoff Voltage	V _{OLZ}	2	_	-1.960	_	-1.960	_	-1.960	Vdc	_	9			_	T-				
TTL High Output Voltage	V _{OHT}	19	+2.400	_	+2.400	_	+2.400	_	Vdc	7, 9, 12	2, 8	_		_	_			П	-24 mA
TTL Low Output Voltage	V _{OLT1}	19	-	+0.500		+0.500	-	+0.500	Vdc	2, 7, 9,	8			_	i -				25 mA
	V _{OLT2}	19	-	+0.600	-	+0.600	-	+0.600	Vdc	12 2, 7, 9, 12	8	_	_	-	-				50 mA
TTL High Threshold Voltage***	VOHAT	19	+ 2.400		+ 2.400	-	+ 2.400	-	Vdc	9, 12	7, 8	-	2	-	-			П	-24 mA
TTL Low Threshold Voltage	VOLAT	19	_	+0.500	_	+0.500	_	+0.500	Vdc	9, 12	7, 8	2	_	_	-				25 mA
TTL Cutoff Leakage Current	l _{OHZ} l _{OLZ}	19 19	_	+100 -50	_	+100 -50	_	+100 -50	μAdc μAdc	2 2	8, 9 8, 9	_	_	19	_ 19			₩	=
TTL Short Circuit Current	Isc	19	-	-	_	170	-	-	mAdc	7, 9, 12	2, 8	_	-	-	-		V	1, 14, 19, 20	_

^{*-5.0} mA sourced at output Pins 13, 15, 16, 18, 19

^{**}Requires the following preset: VIH at Pin 9; VIL at Pins 8, 12; VIHT at Pin 19; then clock once (LI)

^{***}TTL threshold inputs are the same as VIHT and VILT

FIGURE 1 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25° C FOR PROPAGATION DELAY FROM MECL INPUT TO TTL OUTPUT WITH TTL LOAD




FIGURE 2 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C FOR PROPAGATION DELAY FROM TTL INPUT TO ECL OUTPUT





FIGURE 3 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25° C FOR PROPAGATION DELAY FROM ECL SELECT INPUT TO ECL OUTPUT



50-ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be \leq 1/4 inch from TP $_{\rm in}$ to input pin and TP $_{\rm out}$ to output pin.

FIGURE 4 — SETUP AND HOLD TIME WAVEFORMS.





FIGURE 5 — MC10805 ECL - TTL DELAY (Latch Bypassed) versus CAPACITIVE LOAD (TA = +25°C, V_{CC} = 5.0 V)









FIGURE 6 — MC10805 ECL — TTL DELAY (Latch Bypassed) versus CAPACITIVE LOAD (TA = +25°C, V_{CC} = 5.0 V)









MECL III

Selector Guide Data Sheets

MECL III INTEGRATED CIRCUITS

MC1600 Series

(-30 to +85°C)

Function Selection - (-30 to +85°C)

Function	Device	Case	
Gates			
Dual 4-Input OR/NOR	MC1660	620	
Dual 4-5-Input OR/NOR	MC1688(1)	620	
Quad 2-Input NOR	MC1662	620	
Triple 2-Input Exclusive NOR	MC1674*	620	
Quad 2-Input OR	MC1664*	620	
Triple 2-Input Exclusive OR	MC1672	620	
Flip-Flops			
Dual Clocked Latch	MC1668*	620	
Master-Slave Type D	MC1670	620	
UHF Prescaler Type D	MC1690(2)	620	
Counters			
Binary	MC1654*	620	
Bi-Quinary	MC1678*	620	
1.0 GHz Divide-by-Four	MC1699*	620, 648	

Function	Device	Case							
Shift Register									
4-Bit Shift	MC1694*	620							
Multivibrator									
Voltage-Controlled	MC1658	620, 648							
Oscillator									
Emitter Coupled	MC1648	632, 646							
Comparator									
Dual A/D	MC1650/ MC1651	620							
Receiver		<u> </u>							
Quad-Line	MC1692	620							
Prescaler									
1.0 GHz Divide-by-Four	MC1697(3)*	626, 693							

^{(3) 0°}C to 75°C

⁽¹⁾ Obsolete use MC10H209
(2) Obsolete use MC12090
* Being discontinued. Lifetime buy until 6-14-89.



VOLTAGE-CONTROLLED OSCILLATOR

The MC1648 requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C).


A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). The MC1648 was designed for use in the Motorola Phase-Locked Loop shown in Figure 9. This device may also be used in many other applications requiring a fixed or variable frequency clock source of high spectral purity. (See Figure 2.)


The MC1648 may be operated from a +5.0 Vdc supply or a -5.2 Vdc supply, depending upon system requirements.


Supply Voltage	Gnd Pins	Supply Pins		
+5.0 Vdc	7, 8	1, 14		
-5.2 Vdc	1, 14	7, 8		

FIGURE 1 - CIRCUIT SCHEMATIC V_{CC2} V_{CC1} l Q9 ľ∕Q1 Q3 Q2 °Output Q4 (0706)-Q11 _ Q10 D1 Qξ 08 **⊉** D2 10 12 V_{EE1} Bias Pt. Tank VEE2 AGC

VOLTAGE-CONTROLLED OSCILLATOR







	TEST VOLTAGE/CURRENT VALUES										
@ Test	5 .	mAdc									
Temperature	V _{IHmax}	V _{ILmin}	V _{CC}	l <u>L</u>							
	MC1648										
−30°C	+ 2.0	+ 1.5	5.0	-5.0							
+ 25°C	+ 1.85	+ 1.35	5.0	- 5.0							
+ 85°C	+ 1.7	+1.2	5.0	-5.0							


ELECTRICAL CHARACTERISTICS

Supply Voltage = +5.0 Volts


ja sa ja si	,		- 30°	С		+ 25°	C	+85°C		+85°C		+85°C		+85°C		·
Characteristic	Symbol	Min	1	Max	Mir	1	Max	Mir	1	Max .	Unit	Conditions				
Power Supply Drain Current	ΙE	_		_	_		41	_			mAdc	Inputs and outputs open.				
Logic "1" Output Voltage	Voн	3.95	5 4	.185	4.0	4	4.25	4.1	1	4.36	Vdc	VILmin to Pin 12, IL @ Pin 3.				
Logic "0" Output Voltage	· V _{OL}	3.1	6	3.4	3.2		3.43	3.22	2	3.475	Vdc	VIHmax to Pin 12, IL @ Pin 3.				
Bias Voltage	V _{Bias} *	1.6		1.9	1.4	5	1.75	1.3		1.6	Vdc	V _{ILmin} to Pin 12.				
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max						
Peak-to-Peak Tank Voltage	V _{P-P}	-	_	_	_	400	-	_	_	T-	mV					
Output Duty Cycle	Vdc	_	_	_	_	50	1-	_	_	_	%	See Figure 3.				
Oscillation Frequency	fmax**	I —	225	_	200	225	1	_	225	T-	MHz					

^{*}This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor turning diode at this point.
**Frequency variation over temperature is a direct function of the $\Delta C/\Delta$ Temperature and $\Delta U/\Delta$ Temperature.

FIGURE 2 — SPECTRAL PURITY OF SIGNAL OUTPUT FOR 200 MHz TESTING



B.W. = 10 kHzCenter Frequency = 100 MHz Scan Width = 50 kHz/div Vertical Scale = 10 dB/div



*The 1200 ohm resistor and the scope termination imped-ance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

Γ		TEST VOLTAGE/C	URRENT VALUES	
@ Test			mAdc	
Temperature	V _{IHmax}	V _{ILmin}	V _{CC}	iL
	MC1648			
−30°C	-3.2	-3.7	- 5.2	-5.0
+ 25°C	- 3.35	- 3.85	- 5.2	-5.0
+ 85°C	- 3.5	-4.0	- 5.2	-5.0


ELECTRICAL CHARACTERISTICS

Supply Voltage = +5.0 Volts

			−30°C		+ 25°C			+ 85°C				٠
Characteristic	Symbol	Mir	1	Max	Mir	1	Max	Mir	1	Max	Unit	Conditions
Power Supply Drain Current	ΙE	_		_	_		41	_		_	mAdc	Inputs and outputs open.
Logic "1" Output Voltage	VOH	- 1.0	45 –	0.815	- 0.9	96	- 0.75	- 0.8	39	- 0.64	Vdc	VILmin to Pin 12, IL @ Pin 3.
Logic "0" Output Voltage	VOL	- 1.8	39 -	1.65	- 1.8	35	- 1.62	- 1.8	33 -	1.575	Vdc	V _{IHmax} to Pin 12, I _L @ Pin 3.
Bias Voltage	V _{Bias} *	- 3.	6	-3.3	- 3.7	75	- 3.45	-3.	9	-3.6	Vdc	V _{ILmin} to Pin 12.
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
Peak-to-Peak Tank Voltage	V _{P-P}	_	_		_	400	_	_	_	_	mV	
Output Duty Cycle	Vdc	_	_	_		50	_	_	_	_	%	See Figure 3.
Oscillation Frequency	fmax**	_	225	T	200	225	-		225	-	MHz	· · ·

^{*}This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor turning diode at this point. **Frequency variation over temperature is a direct function of the $\Delta C/\Delta$ Temperature and $\Delta L/\Delta$ Temperature.

FIGURE 3 — TEST CIRCUIT AND WAVEFORMS



OPERATING CHARACTERISTICS


Figure 1 illustrates the circuit schematic for the MC1648. The oscillator incorporates positive feedback by coupling the base of transistor Q6 to the collector of Q7. An automatic gain control (AGC) is incorporated to limit the current through the emitter-coupled pair of transistors (Q7 and Q6) and allow optimum frequency response of the oscillator.

In order to maintain the high Q of the oscillator, and provide high spectral purity at the output, transistor Q4 is used to translate the oscillator signal to the output differential pair Q2 and Q3. Q2 and Q3, in conjunction with output transistor Q1, provides a highly buffered output which produces a square wave. Transistors Q9 and Q11 provide the bias drive for the oscillator and output buffer. Figure 2 indicates the high spectral purity of the oscillator output (pin 3).

When operating the oscillator in the voltage controlled mode (Figure 4), it should be noted that the cathode of the varactor diode (D) should be biased at least "2" V_{BE} above V_{FF} ($\approx 1.4 \text{ V}$ for positive supply operation).


When the MC1648 is used with a constant dc voltage

FIGURE 4 — THE MC1648 OPERATING IN THE VOLTAGE CONTROLLED MODE



to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Figure 5.

FIGURE 5 — NOISE DEVIATION TEST CIRCUIT AND WAVEFORM





NOTE: Any frequency deviation caused by the signal generator and MC1648 power supply should be determined and minimized prior to testing.

MC1648

TRANSFER CHARACTERISTICS IN THE VOLTAGE CONTROLLED MODE USING EXTERNAL VARACTOR DIODE AND COIL. Ta = 25° C


FIGURE 6






*The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

FIGURE 7




L: Micro Metal Toroidal Core #T44-10, 20 turns of No. 22 copper wire.




*The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

FIGURE 8



L: Micro Metal Torodial Core #T30-12, 5 turns of No. 20 copper wire.



*The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figures 6, 7, and 8. Figures 6 and 8 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6.0 pF typical). Figure 7 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The 1.0 k Ω resistor in Figures 6 and 7 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased. The larger-valued resistor (51 k Ω) in Figure 8 is required to provide isolation for the high-impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:

$$\frac{f_{max}}{f_{min}} = \frac{\sqrt{C_D(max) \, + \, C_S}}{\sqrt{C_D(min) \, + \, C_S}}$$

where
$$f_{min} = \frac{1}{2\pi \sqrt{L(C_D(max) + C_S)}}$$

C_S = shunt capacitance (input plus external capacitance).

 ${\sf C}_{\sf D}={\sf varactor}$ capacitance as a function of bias voltage.

Good RF and low-frequency bypassing is necessary on the power supply pins. (See Figure 2.)

Capacitors (C1 and C2 of Figure 4) should be used to bypass the AGC point and the VCO input (varactor diode), guaranteeing only dc levels at these points.

For output frequency operation between 1.0 MHz and 50 MHz a 0.1 µF capacitor is sufficient for C1 and C2. At higher frequencies, smaller values of capacitance should be used; at lower frequencies, larger values of capacitance. At high frequencies the value of bypass capacitors depends directly upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimize unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the MC1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0 volt supply is used, -5.2 volts if a negative supply is used) as shown in Figure 10.

At frequencies above 100 MHz typ, it may be desirable to increase the tank circuit peak-to-peak voltage in order to shape the signal at the output of the MC1648. This is accomplished by tying a series resistor (1.0 k Ω minimum) from the AGC to the most positive power potential (+5.0 volts if a +5.0 volt supply is used, ground if a -5.2 volt supply is used). Figure 11 illustrates this principle.

APPLICATIONS INFORMATION

The phase locked loop shown in Figure 9 illustrates the use of the MC1648 as a voltage controlled oscillator. The figure illustrates a frequency synthesizer useful in tuners for FM broadcast, general aviation, maritime and landmobile communications, amateur and CB receivers. The system operates from a single +5.0 Vdc supply, and requires no internal translations, since all components are compatible.

Frequency generation of this type offers the advantages of single crystal operation, simple channel selection, and elimination of special circuitry to prevent harmonic lockup. Additional features include dc digital switching (preferable over RF switching with a multiple crystal system), and a broad range of tuning (up to 150 MHz, the range being set by the varactor diode).


The output frequency of the synthesizer loop is determined by the reference frequency and the number programmed at the programmable counter; $f_{out} = Nf_{ref}$. The channel spacing is equal to frequency (f_{ref}).

For additional information on applications and designs for phase locked-loops and digital frequency synthesizers, see Motorola Brochure BR504/D, Electronic Tuning Address Systems, (ETAS).

Figure 10 shows the MC1648 in the variable frequency mode operating from a $\pm 5.0\,\mathrm{Vdc}$ supply. To obtain a sine wave at the output, a resistor is added from the AGC circuit (pin 5) to VEE.

Figure 11 shows the MC1648 in the variable frequency mode operating from a +5.0 Vdc supply. To extend the useful range of the device (maintain a square wave output

FIGURE 9 — TYPICAL FREQUENCY SYNTHESIZER APPLICATION



above 175 MHz), a resistor is added to the AGC circuit at pin 5 (1.0 k-ohm minimum).

Figure 12 shows the MC1648 operating from ± 5.0 Vdc and ± 9.0 Vdc power supplies. This permits a higher voltage swing and higher output power than is possible from the MECL output (pin 3). Plots of output power versus

total collector load resistance at pin 1 are given in Figures 13 and 14 for 100 MHz and 10 MHz operation. The total collector load includes R in parallel with Rp of L1 and C1 at resonance. The optimum value for R at 100 MHz is approximately 850 ohms.

FIGURE 10 — METHOD OF OBTAINING A SINE-WAVE OUTPUT




FIGURE 11 — METHOD OF EXTENDING THE USEFUL RANGE OF THE MC1648 (SQUARE WAVE OUTPUT)




FIGURE 12 — CIRCUIT USED FOR COLLECTOR OUTPUT OPERATION




FIGURE 13 — POWER OUTPUT versus COLLECTOR LOAD





FIGURE 14 — POWER OUTPUT versus COLLECTOR LOAD





MC1650 MC1651

DUAL A/D

CONVERTER

DUAL A/D CONVERTER

The MC1650 and the MC1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The MC1650 provides high impedance Darlington inputs, while the MC1651 is a lower impedance option, with higher input slew rate and higher speed capability.

The clock inputs $(\overline{C}_a \text{ and } \overline{C}_b)$ operate from MECL III or MECL 10,000 digital levels. When \overline{C}_a is at a logic high level, Q0 will be at a logic high level provided that $V_1 > V_2$ (V_1 is more positive than V_2). $\overline{Q}0$ is the logic complement of Q0. When the clock input goes to a low logic level, the outputs are latched in their present state.

Assessment of the performance differences between the MC1650 and the MC1651 may be based upon the relative behaviors shown in Figures 4 and 7.

$H V_1 > V_2$


Ē	V ₁ , V ₂	Q0 _{n+1}	$\overline{Q0}_{n+1}$
Н	$V_1 > V_2$	Н	L
Н	$v_1 < v_2$	L	Н
L	φ φ	Q0 _n	₫0 _n

TRUTH TABLE


LSHEELY

CERAMIC PACKAGE CASE 620

 $\phi = Don't Care$



LOGIC DIAGRAM



- PD = 330 mW typ/pkg (No Load)
- $t_{pd} = 3.5 \text{ ns typ (MC1650)}$
- 3.0 ns typ (MC1651)
- Input Slew Rate = 350 V/µs (MC1650)
 - $= 500 \text{ V/}\mu\text{s} \text{ (MC1651)}$
- \bullet Differential Input Voltage: 5.0 V (-30°C to $+85^{\circ}\text{C}$)
- Common Mode Range:
 - $-3.0 \text{ V to } +2.5 \text{ V (}-30^{\circ}\text{C to } +85^{\circ}\text{C)} \text{ (MC1651)}$
 - $-2.5 \text{ V to } +3.0 \text{ V (} -30^{\circ}\text{C to } +85^{\circ}\text{C)}$ (MC1650)
- Resolution: ≤ 20 mV (-30°C to +85°C)
- Drives 50 Ω lines

Number at end of terminal denotes pin number for L package (Case 620).

		TEST VOLTAGE VALUES													
@ Test															
Temperature	VIHmax	V _{ILmin}	VIHAmin	VILAmax	V _{A1}	V _{A2}	V _{A3}	V _{A4}	V _{A6}	V _{CC} ³	VEE3				
−30°C	- 0.875	- 1.89	-1.18	- 1.515	+ 0.02	- 0.02					+ 5.0	-5.2			
+ 25°C	- 0.81	- 1.85	- 1.095	- 1.485	+.0.02	-0.02	See Note 4			+5.0	- 5.2				
+ 85°C	-0.7	- 1.83	- 1.025	- 1.44	+ 0.02	-0.02					+ 5.0	- 5.2			

		- 3	0°C	+2	5°C	+8	5°C				TEST VO	OLTAGE A	PLIED	TO PI	NS LIS	TED BI	ELOW		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	V _{A1}	V _{A2}	V _{A3}	V _{A4}	V _{A5}	V _{A6}	Gnd
Power Supply Drain Current Positive Negative	ICC IE	_	_	_	25* 55*	_	_	mAdc	_ 4,13	4,13 —	_	<u>-</u>	6,12 6,12	_	_	_	_	_	1,5,11,16 1,5,11,16
Input Current MC1650 MC1651	lin	_	_	_	10 40	_	_	μAdc	4	13	_	_	12	_	6 —	_	_	_	1,5,11,16
Input Leakage Current MC1650 MC1651	IR	_		_	7.0 10	_	_ _	μAdc	4	13 —	_ _	_	12	_	_	_	6	_	1,5,11,16
Clock Input Current	linH	I –	_	_	350	_	_	μAdc	4	13		_	6,12	_	_	_	_	_	1,5,11,16
Logic "1" Output Voltage Logic "0" Output Voltage	V _{OL}	- 1.045 - 1.89	- 0.875 - 1.65	- 0.96 - 1.85	- 0.81 - 1.62	-0.89 -1.83	- 0.7 - 1.575	Vdc	4,13				6,12 	5,11 		5,11 	5,11 		1,5,11,16 1,6,12,16 1,16 1,5,11,16 1,5,11,16 1,6,12,16 1,16 1,5,11,16 1,5,11,16 1,5,11,16 1,5,11,16 1,5,11,16 1,5,11,16
Logic "1" Threshold Voltage ²	Vона	- 1.065		- 0.98	*	-0.91	_	Vdc	_ _ _	13	4 4	4 4	6	6 6	_ _ _			_ _ _	1,5,16
Logic "0" Threshold Voltage ²	VOLA		- 1.63		- 1.6		- 1.555	Vdc		13	4 - 4 -	- 4 - 4	6 — — 6	6 6	_ _ _ _		_	_ _ _	1,5,16


NOTES: 1. All data is for 1/2 MC1650 or MC1651, except data marked
(*) which refers to the entire package.
2. These tests done in order indicated. See Figure 5.


3. Maximum Power Supply Voltages (beyond which device life may be impaired):
|VEE| + |VCC| ≥ 12 Vdc


All Temperatures	V _{A3}	V _{A4}	V _{A5}	V _{A6}
MC1650	+ 3.0	+ 2.98	- 2.5	- 2.48
MC1651	+ 2.5	+ 2.48	-3.0	- 2.98

CIRCUIT SCHEMATIC

1/2 of Device Shown







		SWITCHING TEST VOLTAGE VALUES												
@ Test		(Volts)												
Temperature	V _{R1}	V _{R2}	V _{R3}	VX	V _{XX}	V _{CC} ¹	V _{EE} 1							
− 30°C	+ 2.0			+ 1.04	+ 2.0	+ 7.0	- 3.2							
+ 25°C	+ 2.0	See N	lote 4	+ 1.11	+ 2.0	+7.0	-3.2							
+85°C	+ 2.0			+1.19	+ 2.0	+7.0	-3.2							


		- 3	0°C	+ 2	5°C	+ 8	85°C		Conditions
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	(See Figures 1–3)
Switching Times Propagation Delay (50% to 50%) V-Input	t _{pd}	2.0	5.0	2.0	5.0	2.0	5.7	ns	V_{R1} to V_2 , V_X to Clock, P_1 to V_1 , or, V_{R2} to V_2 , V_X to Clock, P_2 to V_1 , or, V_{R3} to V_2 , V_X to Clock, P_3 to V_1 .
Clock ²		2.0	4.7	2.0	4.7	2.0	5.2		V_{R1} to V_2 , P_1 to V_1 and P_4 to Clock, or, V_{R1} to V_1 , P_1 to V_2 and P_4 to Clock.
Clock Enable ³	t _{setup}		_	2.5	_	_	_	ns	V _{R1} to V ₂ , P ₁ to V ₁ , P ₄ to Clock
Clock Aperture ³	tap	_	_	1.5	_		_	ns	1111 127 - 1 17 - 4
Rise Time (10% to 90%)	t+	1.0	3.5	1.0	3.5	1.0	3.8	ns	V _R to V ₂ , V _X to Clock, P ₁ to V ₁ .
Fall Time (10% to 90%)	t-	1.0	3.0	1.0	3.0	1.0	3.3	ns	- 17. 17. 17. 12. 13. 14. 14. 14. 14. 14. 14. 14. 14. 14. 14

NOTES: 1. Maximum Power Supply Voltages (beyond which device life may be impaired:

|VCC| + |VEE| ≥ 12 Vdc.
2. Unused clock inputs may be tied to ground.
3. See Figure 3.

4.	All Temperatures	V _{R2}	V _{R3}
Г	MC1650	+ 4.9	-0.4
ı	MC1651	+ 4.4	- 0.9


FIGURE 1 — SWITCHING TIME TEST CIRCUIT @ 25°C




Note: All power supply and logic levels are shown shifted 2.0 volts positive. 50 ohm termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50 ohm coaxial cable.

FIGURE 2 — SWITCHING AND PROPAGATION WAVEFORMS @ 25°C

The pulse levels shown are used to check ac parameters over the full common-mode range.




es: t₊, t₋ = 1.5 ± 0.2 ns (10% to 90% f = 5.0 MHz 50% Duty Cycle



TEST PULSE LEVELS

	P	1	P	2	P3			
	MC1650	MC1651	MC1650	MC1651	MC1650	MC1651		
v_{IH}	+ 2.1 V	+ 2.1 V	+5.0 V	+4.5 V	-0.3 V	-0.8 V		
٧R	+2.0 V	+ 2.0 V	+4.9 V	+4.4 V	-0.4 V	-0.9 V		
VIL	+ 1.9 V	+ 1.9 V	+ 4.8 V	+4.3 V	-0.5 V	-1.0 V		


FIGURE 3 — CLOCK ENABLE AND APERTURE TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



50 ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50 ohm coaxial cable.

ANALOG SIGNAL POSITIVE AND NEGATIVE SLEW CASE




Clock enable time = minimum time between analog and clock signal such that output switches, and t_{pd} (analog to Q) is not degraded by more than 200 ps.

 Clock aperture time – time difference between clock enable time and time that output does not switch and V is less than 150 mV.

Note: All power supply and logic levels are shown shifted 2.0 volts positive.


FIGURE 4 — PROPAGATION DELAY (tpd) versus INPUT PULSE AMPLITUDE AND CONSTANT OVERDRIVE

TEST CIRCUIT




POSITIVE PULSE DIAGRAM

NEGATIVE PULSE DIAGRAM



Input Switching time is constant at 1.5 ns (10% to 90%).

PROPAGATION DELAY versus PULSE AMPLITUDE



PROPAGATION DELAY versus OVERDRIVE




FIGURE 5 — LOGIC THRESHOLD TESTS (WAVEFORM SEQUENCE DIAGRAM)





FIGURE 6 — TRANSFER CHARACTERISTICS (Q versus Vin)







FIGURE 7 — OUTPUT VOLTAGE SWING versus FREQUENCY

(B) TYPICAL OUTPUT LOGIC SWING versus FREQUENCY








FIGURE 8 — INPUT CURRENT versus INPUT VOLTAGE

TEST CIRCUIT







BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)

BINARY COUNTER

The MC1654 is a 4-bit counter capable of divide-by-two, divide-by-four, divide-by-eight, or divide-by-16 functions. When used independently, the divide-by-16 section will toggle at 325 MHz typically. Clock inputs trigger on the positive-going edge of the Clock pulse.

Set and Reset inputs override the Clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.


Power Dissipation = 750 mW typ

 $f_{Tog} = 325 \text{ MHz typ}$

ELECTRICAL CHARACTERISTICS

		- 3	0°C	+2	+ 25°C		5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	_	200			mAdc
Input Current Reset	linH	_		_	1.0	_	_	mAdc
Set, Clock		_			0.6	_	_	
Switching Times Propagation Delay Clock (Pin 2 or 15 to pins 4, 5) Set, Reset	^t pd	1.0	2.9	1.0	2.7	1.0	3.1 4.1	ns
Rise Time (10% to 90%)	t+	1.0	2.9	1.0	2.7	1.0	3.1	ns
Fall Time (10% to 90%)	t-	1.0	2.8	1.0	2.6	1.0	3.0	ns
Maximum Toggle Frequency	ftog	260	_	300	_	260	_	MHz

Note 1. For V_{OH/}V_{OL} testing reset all four flip-flops by applying R_{A1} to Reset and apply V_{ILmin} to Set inputs, or set all four flip-flops by applying R_{A1} simultaneously to all Set inputs and apply V_{ILmin} to Reset. For V_{OHA}/V_{OLA} testing follow the same procedure using P_{A2} and V_{ILA}max.



BINARY COUNTER




TRUTH TABLE

			Outputs							
R	S0	S1	S2	S3	C1	C2	Q0	Q1	Q2	Q3
1	0	0	0	0	φ	φ	0	0	0	0
0	1	1	1	1	φ	φ	1	1	1	1
0	0	0	0	0	1	φ		No C		
0	0	0	0	0	φ	1		No C	ount	
0	0	0	0	0	*	*	0	0	0	0
0	0	0	0	0	*	*	1	0	0	0
0	0	0	0	0		*	0	1	0	0
0	0	0	0	0	*	**		1	0	0
0	0	0	0	0	*	**		0	1	0
0	0	0	0	0		*	1	0	1	0
0	0	0	0	0		*	0	1	1	0
0	0	0	0	0	*	*	1	1	1	0
0	0	0	0	0		*	0	0	0	1 :
0	0	0	0	0	*	*	1	0	0	1
0	0	0	0	0	*	*	0	1	0	1
0	0	0	0	0	*	*	1	1	0	1
0	0	0	0	0	*	*	0	0	1	1
0	0	0	0	0	*	*	1	0	1	1
0	0	0	0	0	**		0	1	1	1
0	0	0	0	0	*	*	1	1	1	1_

 $\phi = \text{Don't Care}$

- VILA

** VIH Clock transition from VIL to VIH
VIL may be applied to C1 or C2 or both for same effect.






VOLTAGE-CONTROLLED MULTIVIBRATOR


The MC1658 is a voltage-controlled multivibrator which provides appropriate level shifting to produce an output compatible with MECL III and MECL 10,000 logic levels. Frequency control is accomplished through the use of voltage-variable current sources which control the slew rate of a single external capacitor.


The bias filter may be used to help eliminate ripple on the output voltage levels at high frequencies and the input filter may be used to decouple noise from the analog input signal.

FIGURE 1 — CIRCUIT SCHEMATIC V_{CC2} V_{CC1} 100 ₹ 100 \overline{Q} Ω 4 0 **0**6 V_{CX} 1 k Bias 1000 € 20-00 Filter **-**012 C_{X1} C_{X2} 110 -014 80 80 1 k 1 k Filter 250 130-125 ₹₁₂₅ 500 ₹ 62 500 **∮** 500 250 98 VEE

VOLTAGE-CONTROLLED MULTIVIBRATOR







		TEST VOLTAGE VALUES											
@ Test		Vdc ±1%											
Temperature	V _{IH}	VIL	V ₃	VIHA	VEE								
-30°C	0	-2.0	- 1.0	+ 2.0	-5.2								
+ 25°C	0	- 2.0	- 1.0	+ 2.0	- 5.2								
+85°C	0	-2.0	- 1.0	+ 2.0	- 5.2								

ELECTRICAL CHARACTERISTICS ($V_{EF} = -5.2 \text{ V V}_{CC} = 0 \text{ V (GND)}$

		-30°C		+2	5°C	+8	5°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	ΙE	-	_	_	32	_	_	mAdc	V _{IH} to V _{CX} Limit applies for 1 or 2
Input Current	linH	_	_	_	350	_	-	μAdc	VIH to VCX1
"Q" High Output Voltage	VOH	- 1.045	-0.875	- 0.96	- 0.81	-0.89	-0.7	Vdc	V ₃ to V _{CX} . Limits apply
"Q" Low Output Voltage	VOL	- 1.89	- 1.65	- 1.85	- 1.62	- 1.83	- 1.575	Vdc	for 1 or 2

AC CHARACTERISTICS ($V_{EE} = -3.2 \text{ V V}_{CC} = +2.0 \text{ V}$)

	Symbol	Min	Max	Min	Тур	Max	Min	Max	Unit	Conditions (See Figure 2)
Rise Time (10% to 90%)	t+	_	2.7	_	1.6	2.7		3.0	ns	
Fall Time (10% to 90%)	t	_	2.7	_	1.4	2.7	_	3.0	ns	VIHA to VCX, CX15 from
Oscillator Frequency	fosc1	130		130	155	175	110	_	MHz	pin 11 to pin 14.
	f _{osc2}	_		78	100	120		_	MHz	V _{IHA} to V _{CX} , CX2 ⁴ from pin 11 to pin 14.
Tuning Ratio Test	TR3	anauer .	_	3.1	4.5	_	_		-	CX2 ⁴ from pin 11 to pin 14.

- NOTES: 1. Germanium diode (0.4 drop) forward biased from 11 to 14 (11—2. Germanium diode (0.4 drop) forward biased from 14 to 11 (11—3. TR = $\frac{\text{Output frequency at V}_{CX} = \text{GM}}{\text{Output frequency at V}_{CX} = -2.0 \text{ V}}$

 - 4. C_{X1} = 5.0 pF connected from pin 11 to pin 14. 5. C_{X2} = 10 pF connected from pin 11 to pin 14.

FIGURE 2 — AC TEST CIRCUIT AND WAVEFORMS




FIGURE 3 — OUTPUT FREQUENCY versus CAPACITANCE FOR VARIOUS VALUES OF INPUT VOLTAGE




FIGURE 4 — RMS NOISE DEVIATION versus OPERATING FREQUENCY





FIGURE 5 — FREQUENCY CAPACITANCE PRODUCT versus CONTROL VOLTAGE (VCX)



V_{CX}, INPUT VOLTAGE (Vdc)





ELECTRICAL CHARACTERISTICS

		-3	0°C	+2	5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IE -	_	_		28	_	_	mAdc
Input Current	linH	_	_	_	350	_		μAdc
Switching Times Propagation Delay	t+- t-+	0.6 0.6	1.8 1.6	0.6 0.6	1.7 1.5	0.6 0.6	1.9	ns
Rise Time, Fall Time (10% to 90%)	t+,t-	0.6	2.2	0.6	2.1	0.6	2.3	ns

DUAL 4-INPUT OR/NOR GATE










ELECTRICAL CHARACTERISTICS


		- 3	0°C	+ 2	5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	İΕ	-	_	_	56		_	mAdc
Input Current	linH	_	_	_	350	_	_	μAdc
Switching Times								ns
Propagation Delay	t-+	0.6	1.6	0.6	1.5	0.6	1.7	1
	t+-	0.6	1.8	0.6	1.7	0.6	1.9	
Rise Time, Fall Time (10% to 90%)	't+, t-	0.6	2.2	0.6	2.1	0.6	2.3	ns



MC1662

QUAD 2-INPUT NOR GATE








BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)


ELECTRICAL CHARACTERISTICS

		-3	0°C	+2	:5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_			56	_	_	mAdc
Input Current	linH	_		_	350	_	_	μAdc
Switching Times								ns
Propagation Delay	t++ t	0.6 0.6	1.6 1.8	0.6	1.5 1.7	0.6 0.6	1.7 1.9	
Rise Time, Fall Time (10% to 90%)	t+, t-	0.6	2.2	0.6	2.1	0.6	2.3	ns

QUAD 2-INPUT OR GATE









ELECTRICAL CHARACTERISTICS

		-30°C +25°		5°C	C +85°C			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	I _E	_	_		55	_	_	mAdc
Input Current Data, Set, Reset Clock	linH	_	_	_	370 225	_	_	μAdc
Switching Times Propagation Delay Clock Set, Reset	t _{pd}	1.0 1.0	2.7 2.5	1.0 1.0	2.5 2.3	1.1 1.1	2.8 2.7	ns
Rise Time (10% to 90%)	t+	0.8	2.8	0.9	2.5	0.9	2.9	ns
Fall Time (10% to 90%)	t-	0.5	2.4	0.5	2.2	0.5	2.6	ns

LOGIC DIAGRAM 5 6 D_1 S_1 D_1 D_2 D_1 D_2

MC1668

BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)

DUAL CLOCKED LATCH




TRUTH TABLE

S	R	D	С	Q _{n+1}
. 0	0	φ	0	Qn
1	0	φ	0	1
0	1	φ	0	0
1	1	φ	0	**
φ	φ	0	1	0
φ	φ	1	1	1

**Output state not defined

φ = Don't Care





MASTER-SLAVE FLIP-FLOP

Master slave construction renders the MC1670 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the "Master" portion of the flip-flop. The data present in the "Master" is transferred to the "Slave" when clock inputs (C1 "OR" C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.

While either C1 "OR" C2 is in the high state, the "Master" (and data input) is disabled.

Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.

Power Dissipation = 220 mW typ (No Load)

 $f_{Tog} = 350 \text{ MHz typ}$

TRUTH TABLE


R	S	D	С	Q_{n+1}
L	. н	φ	φ	Н
Н	L	φ	φ	L
Н	Н .	φ	φ	N.D.
L	L	L	L	Qn
L	L	L		L
· L	L	L	Н	Օր Օր
L	L	Н	L	Qn
L	L	н		Н
L	L	Н	Н	Q _n


 ϕ = Don't Care ND = Not Defined C = C1 + C2

ELECTRICAL CHARACTERISTICS

		−30°C		+2	5°C	+ 8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	_	48	_	_	mAdc
Input Current	linH							μAdc
Set, Reset	}	—	-		550	l —	 -	1 1
Clock	1	_			250	<u> </u>	i —	
Data	}	_	l —	_	270	-	-	1 1
Switching Times								ns
Propagation Delay	t _{pd}	1.0	2.7	1.1	2.5	1.1	2.9	
Rise Time (10% to 90%)	t+	0.9	2.7	1.0	2.5	1.0	2.9	ns
Fall Time (10% to 90%)	t -	0.5	2.1	0.6	1.9	0.6	2.3	ns
Setup Time	ts"1"	_	_	0.4	_	_	_	ns
1	ts"0"	<u> </u>	_	0.5			_	
Hold Time	tH"1"	_	_	0.3	_	-	_	ns
	tH"0"		_	0.5		_	_	
Toggle Frequency	f _{Tog}	270		300	_	270		MHz

MASTER-SLAVE FLIP-FLOP









FIGURE 1 — TOGGLE FREQUENCY WAVEFORMS



The maximum toggle frequency of the MC1670 has been exceeded when either:

- when either:

 1. The output peak-to-peak voltage swing falls below 600 millivolts.

 OR
 - The device ceases to toggle (divide by two).

FIGURE 2 — MAXIMUM TOGGLE FREQUENCY (TYPICAL)





Figure 2 illustrates the variation in toggle frequency with the dc offset voltage (VBias) of the input clock signal.

Figures 4 and 5 illustrate minimum clock pulse width recommended for reliable operation of the MC1670.

FIGURE 3 — TYPICAL MAXIMUM TOGGLE FREQUENCY versus TEMPERATURE



 Temperature
 − 30°C
 + 25°C
 + 85°C

 V_{Bias}
 + 0.66 Vdc
 + 0.71 Vdc
 + 0.765 Vdc

Note: All power supply and logic levels are shown shifted 2.0 volts positive.

FIGURE 4 — MINIMUM "DOWN TIME" TO CLOCK OUTPUT LOAD = 50 Ω





FIGURE 5 — MINIMUM "UP TIME" TO CLOCK OUTPUT LOAD = 50 Ω







ELECTRICAL CHARACTERISTICS

			-3	0°C	+2	5°C	+8	5°C	
Characteristic		Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain C	Current	ΙĘ	_	_	_	55	_	_	mAdc
Input Current									μAdc
	A Inputs	linH	-	-	-	350	-	-	
	B Inputs	linH	-	-		270	_	-	
Switching Times	1.								ns
Propagation Delay	A Inputs	t++,t-+	_	2.0	-	1.8	_	2.3	
	Alliputs	t+-,t	-	2.1	-	1.9	 —	2.4	
	B Inputs	t++,t-+	-	2.5	—	2.3		2.8	
		t+-,t	-	2.5	-	2.3	<u> </u>	2.8	
Rise Time (10% to 90%)		t+	_	2.7	_	2.5	_	2.9	ns
Fall Time (10% to 9	J%)	t-	_	2.4	_	2.2	_	2.6	ns

TRIPLE 2-INPUT EXCLUSIVE-OR GATE








 $\begin{array}{l} V_{CC1} = Pin~1 \\ V_{CC2} = Pin~16 \\ V_{EE} = Pin~8 \end{array}$

 $t_{pd} = 1.1$ ns typ (510 ohm load) 1.3 ns typ (50 ohm load) $P_D = 220$ mW typ/pkg

Full Load Current, $I_L = -25$ mAdc max Number at end of terminal denotes pin number for L package.





BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)


ELECTRICAL CHARACTERISTICS

			-3	0°C	+2	5°C	+8	5°C	
Characteristic		Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain C	urrent	l _E	_	_	_	55	_	_	mAdc
Input Current									μAdc
	A Inputs	linH	_	-	_	350	-	-	
	B Inputs	linH		-		270	—	-	
Switching Times									ns
Propagation Delay	A Inputs	t++,t-+	_	2.0		1.8		2.3	
\	A inputs,	t+-,t		2.1		1.9	-	2.4	i
	B Inputs	t++,t-+	-	2.5	-	2.3	-	2.8	
D. T. (100-1)		t+-,t	-	2.5	_	2.3		2.8	
Rise Time (10% to 90%)		t+	_	2.7	_	2.5	_	2.9	ns
Fall Time (10% to 90)%)	t-	_	2.4	_	2.2		2.6	ns

TRIPLE 2-INPUT EXCLUSIVE-NOR GATE







 $\begin{array}{c} t_{pd} = 1.1 \text{ ns typ (510 ohm load)} \\ \qquad \qquad 1.3 \text{ ns typ (50 ohm load)} \\ P_D = 220 \text{ mW typ/pkg} \\ \text{Full Load Current, } I_L = -25 \text{ mAdc max} \end{array}$

PIN ASSIGNMENT VCC1 1 16 VCC2 15 Cout A_{out} \square 2 14 🗀 Bout Ain1 🗆 3 NC 4 13 Bin1 Ain2 🔲 5 12 NC 11 Cin1 Bin2 C_{in2} 7 10 \ \ NC VEE [9 NC



BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)

BI-QUINARY COUNTER

The MC1678 is a 4-bit counter capable of divide-by-two, divide-by-five, or divide-by-10 functions. When used independently, the divide-by-two section will toggle at 350 MHz typically, while the divide-by-five section will toggle at 325 MHz typically. Clock inputs trigger on the positive going edge of the clock pulse.

Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

DC Input Loading Factor

R 2.40 C1 0.77

C2 1.23


S 1.00

DC Output Loading Factor = 70 Power Dissipation = 750 mW typ


 $f_{Tog} = 350 \text{ MHz typ}$


ELECTRICAL CHARACTERISTICS

ſ	T	-30°C +25°C						
	ļ	-30 C		725 C		+ 85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	_	200	_	_	mAdc
Input Current	linH							mAdc
Reset		_	—	—	1.0	-	—	
C2		—	l —	—	0.7	_	l —	
Set, Clock	1	—	-	—	0.45	-	-	
Switching Times								ns
Propagation Delay	tpd]	Ì	ĺ			1	
Clock to Q0, Q0		1.0	2.9	1.0	2.7	1.0	3.1	1 1
C2 to Q1, Q2, Q3, Q3		1.0	3.2	1.0	3.0	1.0	3.4	
Set, Reset		2.0	3.9	2.0	3.7	2.0	4.1	
Rise Time (10% to 90%)	t+	1.0	2.9	1.0	2.7	1.0	3.1	ns
Fall Time (10% to 90%)	t	1.0	2.8	1.0	2.6	1.0	3.0	ns
Toggle Frequency	f _{Tog}							MHz
Ω0		260	l —	300	—	260		
Q3		250	_	275	_	250		



BI-QUINARY COUNTER





COUNTER TRUTH TABLES

BCD (Clock connected to C1

	and Q0 connected to C2)										
COUNT	Q0	: Q1	Q2	O3							
0	L	L	L	L							
1	н	L	L	L							
2	L	н	L	L							
3	Н	Н	L	L							
4	L	L	Н	L							
5	н	- L	н	L							
6	L	Н 1	H	L							
7	Н	H	Н	L							
8	L	L	L	Н							
9	Н	L	L	Н							

BI-QUINARY
(Clock connected to C2 and $\overline{\Omega}$ 3 connected to C1)


una de comiceta to on										
COUNT	Q1	Q2	Q3	Q0						
0	L	L	L	L						
1	н	L	L -	- L						
2	L	Н	L	L						
3	н	Н	L	L						
4	L	· L	н	L						
5	L	L	L.	H						
6	н	L	L L	H i						
7	L	н	L.	Н						
8	Н	н	L	Н						
9	L	L	Н	н						

	R-S									
С	R	S	0 _{n+1}							
φ	L	L	Q _n							
φ	н	L	L							
φ	L.	н	н							
φ	Н	Н	ND							


φ = Don't Care ND = Not Defined

COUNTER STATE DIAGRAM — POSITIVE LOGIC

Clock connected to C2




$\overline{\mbox{Q0}}$ connected to C2



APPLICATIONS INFORMATION

With the addition of a single gate package, the MC1678 will count in a fully synchronous mode, as shown below.

LOGIC DIAGRAM






MC1688 OBSOLETE USE MC10H209


ELECTRICAL CHARACTERISTICS

		-3	30°C	+ 25°C		+85°C			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Power Supply Drain Current	ΙE	_	_	_	28	_	_	mAdc	
Input Current	linH	_	_	_	350	_	_	μAdc	
Switching Times Propagation Delay	tpd	0.5	1.5	0.5	1.3	0.5	1.5	ns	
Rise Time, Fall Time (20% to 80%)	t+,t-	0.5	1.6	0.5	1.4	0.5	1.6	ns	



DUAL 4-5-INPUT OR/NOR GATE







MC1690 OBSOLETE USE MC12090


ELECTRICAL CHARACTERISTICS

		−30°C		+ 25°C			+ 85°C		
Characteristic	Symbol	Min	Max	Mi	n /	Vlax	Min	Max	Unit
Power Supply Drain Current	ΙE		_	_		59	_	_	mAdc
Input Current Pins 7, 9 Pins 11, 12	l _{inH}	_	_	_		250 270	_	_	μAdc
Switching Times				Min	Тур	Max			ns
Propagation Delay	tpd	_		_	1.5		_		
Rise Time, Fall Time (10% to 90%)	t+,t-	-	-	-	1.3	_	-	-	ns
Setup Time	t _{setup}	_	_		0.3	_	_	_	ns
Hold Time	thold	_	_	_	0.3	_	_	_	
Toggle Frequency	f _{Tog}	500	_	500	540	_	500		MHz

UHF PRESCALER TYPE D FLIP-FLOP



LOGIC DIAGRAM



TRUTH TABLE

С	D	Q _{n+1}
L	φ	Ωn
н	φ	Ωn
	L	L
	Н	Н

C = C1 + C2 D = D1 + D2 φ = Don't Care

PIN ASSIGNMENT




FIGURE 1 - TOGGLE FREQUENCY TEST CIRCUIT





FIGURE 2 — TOGGLE FREQUENCY WAVEFORMS



The maximum toggle frequency of the MC1690 has been

- exceeded when either:

 1. The output peak-to-peak voltage swing falls below 600 millivolts,
- OR
 2. The device ceases to toggle (divide-by-two).


Note: All power supply and logic levels are shown shifted 2.0 volts positive.





ELECTRICAL CHARACTERISTICS

		−30°C,		+2	5°C	+ 85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	_		_	50	_	_	mAdc
Input Current	lin	_	_	_	250	_	_	μAdc
Input Leakage Current	IR	_	_	_	100	_		μAdc
Reference Voltage	V _{BB}	- 1.375	- 1.275	- 1.35	- 1.25	- 1.3	- 1.2	Vdc
Switching Times Propagation Delay	t-+ t+-	0.6 0.6	1.6 1.8	0.6 0.6	1.5 1.7	0.6 0.6	1.7 1.9	ns
Rise Time, Fall Time (10% to 90%)	t+,t-	0.6	2.2	0.6	2.1	0.6	2.3	ns

QUAD LINE RECEIVER







APPLICATION INFORMATION

The MC1692 quad line receiver is used primarily to receive data from balanced twisted pair lines, as indicated in Figure 1. The line is driven with a MC1660 OR/NOR gate. The MC1660 is terminated with 50 ohm resistors to -2.0 volts. At the end of the twisted pair a 100 ohm termination resistor is placed across the differential line receiver inputs of the MC1692. Illustrated in Figure 2 is the sending and receiving waveforms at a data rate of 400 megabits per second over an 18 foot twisted pair

cable. The waveform picture of Figure 3 shows a 5.0 nanosecond pulse being propagated down the 18 foot line. The delay time for the line is 1.68 ns/foot.

The MC1692 may also be applied as a high frequency schmitt trigger as illustrated in Figure 4. This circuit has been used in excess of 200 MHz. The MC1692 when loaded into 50 ohms will produce an output rising edge of about 1.5 nanoseconds.

FIGURE 1 - LINE DRIVER/RECEIVER




FIGURE 2 - 400 MBS WAVEFORMS




FIGURE 3 — PULSE PROPAGATION WAVEFORMS





FIGURE 4 - 200 MHz SCHMITT TRIGGER





BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)

4-BIT SHIFT REGISTER

The MC1694 is a 4-bit register capable of shift rates up to 325 MHz (typical) in the shift-right mode, accepting serial data at either data input D1 or D2. A master reset and individual set inputs override the clock allowing asynchronous entry of information.

DC Input Loading Factors

Reset = 2.5 Set = 1.0

Clock = 1.6 Data = 0.9 DC Output Loading Factor = 70

Total Power Dissipation = 750 mW typ/pkg

Shift Frequency = 325 MHz typ

ELECTRICAL CHARACTERISTICS

		-30°C		+ 25°C		+ 85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	_	200	_	_	mAdc
Input Current	linH							mAdc
Pin 9		-	-	_	1.0	_	-	
Pin 7		-	_		0.75	_		
Pins 2, 3, 6, 10	4	-	-	-	0.6		_	İ
Pins 14, 15	. 100				0.5			
Switching Times Propagation Delay	tpd							ns
Clock	Pu	1.0	3.2	1.0	3.0	1.0	3.4	1
Set, Reset		2.0	3.9	2.0	3.7	2.0	4.1	
Rise Time (10% to 90%)	t+	1.0	2.9	1.0	2.7	1.0	3.1	ns
Fall Time (10% to 90%)	t-	1.0	2.8	1.0	2.6	1.0	3.0	ns
Shift Rate		240	-	275	_	250	_	MHz

LOGIC DIAGRAM Q1 S0 Q0 S2 **S3** QЗ 10 12 2 13 ŝ ŝα sα sα D1 14 o Q' Q' Q' D2 15 o-С R Clock 7 o Reset 9 $V_{CC1} = Pin 1$ V_{CC2} = Pin 16 VEE = Pin 8


4-BIT SHIFT REGISTER



FLIP-FLOP TRUTH TABLE

	Output			
D	С	R	S	Q _n
0	0	0	0	Q _{n-1}
0	0	0	1	1
0	. 0	1	0	0
0	0	1	1	*
0	1	0	0	0
. 0	1	. 0	1	1
0 .	1	1	0	0
0	1	1	1	*
1	0	0	0	Q _{n-1}
1	0	0	1	1
. 1	0	1	0	0
1	0	1	1	*
1	1	0	0	1
1	1	0	1	1
1	1	1	0	0
1	1	1	1	*

*Output State Undefined





BEING DISCONTINUED
(LIFETIME BUY UNTIL JUNE 14, 1989)

1.0 GHz DIVIDE-BY-FOUR PRESCALER


The MC1697 is a divide-by-four gigahertz prescaler in an 8 pin package. The clock input requires an ac coupled driving signal of 800 mV amplitude (typical). The clock toggles two divide-by-two stages, and the complementary outputs (50% duty cycle) are taken from the second stage.

The complementary outputs are capable of driving 50 ohm lines.

Pin 6 is available for connection of a decoupling capacitor to ground. This capacitor stabilizes the reference point which is internally coupled to the clock input.

ELECTRICAL CHARACTERISTICS

		0°C		+ 25°C		+ 75°C] !	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Power Supply Drain Current	ΙE	_	_		57	-	_	mAdc	
Toggle Frequency (high frequency operation)	f _{Tog}	1.0	_	1.0	-	1.0	_	GHz	
Toggle Frequency (low frequency sine wave input)	fTog	_	_	<u> </u>	100	_		MHz	




1.0 GHz DIVIDE-BY-FOUR PRESCALER






P SUFFIX
PLASTIC PACKAGE
CASE 626

L SUFFIX CERAMIC PACKAGE CASE 693




COUNT FREQUENCY TEST CIRCUIT



Note: All power supply and logic levels are shown shifted 2.0 volts positive.


TIMING DIAGRAM



APPLICATION INFORMATION

The MC1697 is a very high speed divide-by-four prescaler designed to operate on a nominal supply voltage of -7.0 volt. In some applications it may be necessary to interface the output of the MC1697 with other MECL circuits requiring a supply voltage of -5.2 volts. One method of interfacing the circuits is shown below. This configuration is adequate for frequencies up to 1.0 GHz over the temperature range of 0° to $+75^{\circ}\mathrm{C}$. For best performance it is recommended that separate regulated supplies be used.

METHOD OF INTERFACING MC1697 WITH STANDARD MECL CIRCUITS





BEING DISCONTINUED (LIFETIME BUY UNTIL JUNE 14, 1989)

DIVIDE-BY-FOUR

GIGAHERTZ COUNTER

DIVIDE-BY-FOUR GIGAHERTZ COUNTER

The MC1699 is a divide-by-four gigahertz counter. The clock input requires an ac coupled driving signal of 800 mV amplitude (typical). The clock toggles two divide-by-two stages, and the complementary outputs (50% duty cycle) are taken from the second stage.


The MC1699 includes clock enable and reset. The reset is compatible with MECL III voltage levels. The enable input requires a V_{IL} of -2.0 V max. Reset operates only when either the clock or the enable is high.


Pin 11 (13) is available for connection of a decoupling capacitor to ground. This capacitor stabilizes the reference point which is internally coupled to the clock input.

L SUFFIX CERAMIC PACKAGE CASE 620 P SHEERY

PLASTIC PACKAGE CASE 648







ELECTRICAL CHARACTERISTICS


		-3	0°C	+ 2	25°C	+8	5°C				
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions		
Power Supply Drain Current	ΙE	_	_	_	57	_	_	mAdc	All inputs and outputs open except Clock = V _{IHC} ≅ −4.0 Vdc		
Input Current Reset Enable	linH			_	500 265		_	μAdc	V _{IHmax} to Reset, V _{IL} to Enable, V _{EE} to Clock. V _{ILmin} to Reset, V _{IHmax} to Enable, V _{EE} to Clock.		
Logic "1" Output Voltage	VOH	- 1.085	- 0.875	- 1.0	- 0.81	- 0.93	-0.7	Vdc	See Note 2. Or, apply P1 to Reset		
Logic "0" Output Voltage	VOL	_	- 1.63	_	- 1.6		- 1.555	Vdc	and V _{IHmax} to Enable (See Test Conditions below).		
Toggle Frequency (high frequency operation)	fTog	1.0	_	1.0		1.0		GHz	V _{IL} ¹ to Enable.		
Toggle Frequency (low frequency sine wave input)	fTog	_	_		100		_	MHz	See Test Circuit and Application Information.		

V_{IHmax} V_{ILmin} - V_{IHmax} √IHmax V_{IL} = -2.0 V1 Test Conditions: V_{CC1} = V_{CC2} = 0, V_{EE} = 7.0 Vdc


Enable input requires V_{IL} = -2.0 V max.
 Reset counter by applying pulse P1 to pin 14, then toggle outputs by applying pulse P2 to pin 4 for 2 cycles. Hold power during pulse sequence. Hold clock input @ VEE.

4

TIMING DIAGRAM



TOGGLE FREQUENCY TEST CIRCUIT



APPLICATION INFORMATION


The MC1699 is a very high speed divide-by-four counter intended for prescaler applications. The reset provides increased flexibility for counter and time measuring requirements.

The clock input is designed to accept a capacitorcoupled sine wave signal for frequencies above 100 MHz. Below 100 MHz waveshaping is recommended to obtain good MECL III or MECL 10,000 edge speeds.

With a continuous input signal the clock can be capac-

itor-coupled with no problems. However, if the clock is interrupted and the clock input floats to the bias point reference voltage, the counter may oscillate. To prevent this oscillation, an external resistor can be added as shown in Figure 1. This resistor is recommended only when the clock is interrupted and serves no useful function with a continuous signal. Also, this external resistor is not required when the enable input is used to gate the clock signal.

FIGURE 1







MECL Memories

Selector Guide

Data Sheets

MECL Memories INTEGRATED CIRCUITS

Device	Organization (Word x Bit)	Access Time	Pins	Case
ECL 10K, 10KH				
MC10H145	16 x 4	6	16	620
MCM10143	8 x 2	15.3	24	623
MCM10144	256 x 1	26	16	620
MCM10145	16 x 4	15	16	620
MCM10146	1024 x 1	29	16	620
MCM10147	128 x 1	15	16	620
MCM10148	64 x 1	15	16	620
MCM10152	256 x 1	15	16	620

Device	Organization (Word x Bit)	Access Time	Pins	Case	
PROMS					
MCM10139	32 + 8	20	16	620, 650	
MCM10149* 25	256 + 4	25	16	620, 650	
MCM10149* 10	256 + 4	10	16	620	



256-BIT PROGRAMMABLE READ ONLY MEMORY (PROM)

The MCM10139 is a 256-bit programmable read only memory (PROM). The circuit is organized as 32 words of 8 bits. Prior to programming, all stored bits are at logic 0 (low) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The MCM10139 has a single negative logic chip enable. When the chip is disabled $(\overline{CS} = \text{high})$, all outputs are forced to a logic 0 (low).


The MCM10139 is fully compatible with the MECL 10,000 logic family. It is designed for use in microprogramming, code conversion, logic simulation, and look-up table storage.


 P_D = 520 mW typ/pkg (No Load) t_{Access} = 15 ns typ (Address Inputs)

LOGIC DIAGRAM A0 10 A1 11 A2 12 Decoder A3 13 A4 14 V_{CC} = Gnd V_{EE} = -5.2 Vdc Sense Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier Amplifier B 2 D7 D6 D5 D4 D3 D2 D1 D0

MECL

32 X 8 BIT PROGRAMMABLE READ-ONLY MEMORY





ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	ю	<50 <100	mAdc
Junction Operating Temperature	Tj	<165	°c
Storage Temperature Range	T _{stg}	-55 to +150	°c

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

ELECTRICAL CHARACTERISTICS

	'alues				
Test Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
0°C	-0.840	-1.870	-1.145	-1.490	-5.2
+25 ⁰ C	-0.810	-1.850	-1.105	-1.475	-5.2
+75 ⁰ C	-0.720	-1.830	-1.045	-1.450	-5.2

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			MC	M10139	Test Lin	nits			
		O ^c	°C	+2	5°C	+7!	5°C		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE	-	150	-	145	-	140	mAdc	Typ IEE @ 25°C = 100 mA. All outputs and inputs open. Measure pin 8.
Input Current High	I _{in} H	-	265	-	265	-	265	μAdc	Test one input at a time, all other inputs are open. V _{in} = V _{IH} .
Input Current Low	l _{in} L	0.5	_	0.5	-	0.3	-	μAdc	Test one input at a time, all other inputs are open. V _{in} = V _{IL} .
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to –2.0 V.
Logic "0" Output Voltage	V _{OL}	-2.010	-1.665	-1.990	-1.650	-1.970	-1.625	Vdc	
Logic "1" Threshold Voltage	VOHA	-1.020	_	-0.980	-	-0.920	_	Vdc	Threshold testing is performed and guaranteed on one input at a time.
Logic "0" Threshold Voltage	VOLA	-	-1.645	_	-1.630	-	-1.605	Vdc	V _{in} = V _{ILH} or V _{ILA} . Load 50 Ω to -2.0 V.


SWITCHING CHARACTERISTICS (TA = 0° to +75°C, VEE = -5.2 Vdc ±5%; Output Load—See Figure 1 and Note 1)


		Test Limits			·	
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Chip Select Access Time	†ACS	_	10	15	ns	See Figures 2 and 3.
Chip Select Recovery Time	tRCS	-	10	15	ns	Measured from 50% of input to 50%
Address Access Time	t _{AA}	_	15	20	ns	of output. See Note 2.
Output Rise and Fall Time	t _r , t _f	_	3.0	_	ns	Measured between 20% and 80% points
Input Capacitance	Cin		4.0	5.0	pF	
Output Capacitance	Cout	\ –	7.0	8.0	pF	

Notes: 1. Contact your Motorola Sales Representative for details if extended temperature operation is desired.

2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the memory.

FIGURE 1 -- SWITCHING TIME TEST CIRCUIT





All timing measurements referenced to 50% of input levels. All outputs loaded 50 ohms to $-2.0\ Vdc.$

FIGURE 2 - CHIP SELECT ACCESS TIME





FIGURE 3 - ADDRESS ACCESS TIME



RECOMMENDED PROGRAMMING PROCEDURE*

The MCM10139 is shipped with all bits at logical "0" (low). To write logical "1s", proceed as follows.

MANUAL (See Figure 4)

- Step 1 Connect VEE (Pin 8) to -5.2 V and VCC (Pin 16) to 0.0 V. Address the word to be programmed by applying -1.2 to -0.6 volts for a logic "1" and -5.2 to -4.2 volts for a logic "0" to the appropriate address inputs.
- Step 2 Raise V_{CC} (Pin 16) to +6.8 volts.
- Step 3 After VCC has stabilized at +6.8 volts (including any ringing which may be present on the VCC line), apply a current pulse of 2.5 mA to the output pin corresponding to the bit to be programmed to a logic "1".
- Step 4 Return V_{CC} to 0.0 Volts.

CAUTION

To prevent excessive chip temperature rise, V_{CC} should not be allowed to remain at +6.8 volts for more than 1 second.

- Step 5 Verify that the selected bit has programmed by connecting a 460 Ω resistor to -5.2 volts and measuring the voltage at the output pin. If a logic "1" is not detected at the output, the procedure should be repeated once. During verification V $_{IH}$ should be -1.0 to -0.6 volts.
- Step 6 If verification is positive, proceed to the next bit to be programmed.


AUTOMATIC (See Figure 5)


- Step 1 Connect VEE (Pin 8) to -5.2 volts and VCC (Pin 16) to 0.0 volts. Apply the proper address data and raise VCC (Pin 16) to +6.8 volts.
- Step 2 After a minimum delay of 100 μ s and a maximum delay of 1.0 ms, apply a 2.5 mA current pulse to the first bit to be programmed (0.1 \leq PW \leq 1 ms).
- Step 3 Repeat Step 2 for each bit of the selected word specified as a logic "1". (Program only one bit at a time. The delay between output programming pulses should be equal to or less than 1.0 ms.)
- Step 4 After all the desired bits of the selected word have been programmed, change address data and repeat Steps 2 and 3.
- **NOTE:** If all the maximum times listed above are maintained, the entire memory will program in less than 1 second. Therefore, it would be permissible for V_{CC} to remain at +6.8 volts during the entire programming time.
- $\begin{array}{ll} \textbf{Step 5} & \textbf{After stepping through all address words, return V_{CC} to} \\ & 0.0 \text{ volts and verify that each bit has programmed. If one} \\ \textbf{or more bits have not programmed, repeat the entire procedure} \\ \textbf{once. During verification V_{IH} should be -1.0 to -0.6 volts.} \\ \end{array}$
- *NOTE: For devices that program incorrectly—return serialized units with individual truth tables. Noncompliance voids warranty.


PROGRAMMING SPECIFICATIONS

			Limits			
Characteristic	Symbol	Min	Тур	Max	Units	Conditions
Power Supply Voltage	VEE	-5.46	-5.2	-4.94	Vdc	
To Program	VCCP	+6.04	+6.8	+ 7.56	Vdc	
To Verify	Vccv	0	0	0	Vdc	
Programming Supply Current	ICCP	_	200	600	mA	V _{CC} = +6.8 Vdc
Address Voltage	V _{IH} Program	-1.2		-0.6	Vdc	
Logical "1"	VIH Verify	-1.0	_	-0.6	Vdc	
Logical "0"	VIL	-5.2	-	-4.2	Vdc	
Maximum Time at V _{CC} = V _{CCP}	_	_	_	1.0	sec	
Output Programming Current	IOP	2.0	2.5	3.0	mAdc	
Output Program Pulse Width	t _p	0.5	-	1.0	ms	
Output Pulse Rise Time	_	_	_	10	μs	
Programming Pulse Delay (1)						
Following V _{CC} change	t _d	0.1	_	1.0	ms	
Between Output Pulses	t _d 1	0.01	-	1.0	ms	

NOTE 1. Maximum is specified to minimize the amount of time V_{CC} is at +6.8 volts.









8 x 2 MULTIPORT REGISTER FILE (RAM)

The MC10143 is an 8 word by 2 bit multiport register file (RAM) capable of reading two locations and writing one location simultaneously. Two sets of eight latches are used for data storage in this LSI circuit.

WRITE

A write occurs on the positive to negative transition of the clock. Data is enabled by having the write enable (of each bit to be written) low when the clock transition is made. The written information is seen at the output on the negative to positive clock transition provided the read enable (of each bit) is at a low level. To inhibit a bit from being written, the write enable of that bit must be at a high level when the clock goes to a low state and must remain high until clock goes high. The operation of the clock and write enables can be reversed. While the clock is low, a positive to negative transition of the write enable will write into the bit addressed by $A_0\!-\!A_2$. The data is seen at the output on the negative to positive transition of the clock, provided the read enable is low.

READ

When the clock is high any two words may be read out simultaneously, as selected by addresses $B_0 - B_2$ and $C_0 - C_2$, including the word written during the preceding half clock cycle. When the clock goes low the addressed data is stored in the slaves. Level changes on the read address lines have no effect on the output until the clock again goes high. Read out is accomplished at any time by enabling output gates $(B_0 - B_1),\,(C_0 - C_1).$

tpd:
CLock to Data out = 5 ns (typ)
(Read Selected)
Address to Data out = 10 ns (typ)
(Clock High)
Read Enable to Data out = 2.8 ns (typ)
(Clock high, Addresses present)
PD = 610 mW/pkg (typ no load)

	TRUTH TABLE										
*MODE		INPUT								PUT	
	**Clock	**Clock WEO WE1 DO D1 REB REC								αc ₀	QC ₁
Write	L→H	L	L.	н	Н	н	н	L	L	L	L
Read	н	φ	Φ	φ	φ	L	L	н	н	н	H
Read	H→L	φ	φ	φ	φ	L	L	н	н	н	Н
Read	L→H→L	н	н	φ	φ	L	L	н	н	н	н
Write	L→H	L	L	L	н	н	н	L	L	L	L
Read	н	φ	φ	φ	φ	L	L	L	н	L	н

**Note: Clock occurs sequentially through Truth Table

*Note: A0-A2, B0-B2, and C0-C2 are all set to same address location

throughout Table.

φ = Don't Care

MECL


8 x 2 MULTIPORT REGISTER FILE (RAM)



L SUFFIX CERAMIC PACKAGE CASE 623

PIN ASSIGNMENT 24 🔲 VCC vcco [QB₁ 23 VCC1 22 QC1 **ΩB**₀ □ RER C 20 REC ВΣГ 19 Clock В0 □ 18 C2 B₁ WE₁ □ 8 $\Box c_0$ 17 □C₁ WE₀ 16 D0 ___ 10 15 A1 D1 🗆 11 14 □A₀ VEE ☐ 12 13 $\Box A_2$

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	mAdc
Junction Operating Temperature	TJ	< 165	°С
Storage Temperature Range	T _{stg}	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

ELECTRICAL CHARACTERISTICS

	DC TEST VOLTAGE VALUES (Volts)								
Test Temperature	ViHmax	VILmin	VILAmax	VEE					
0°C	-0.840	-1.870	-1.145	-1.490	-5.2				
+25 ⁰ C	-0.810	-1.850	-1.105	-1.475	-5.2				
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2				


ELECTRICAL CHARACTERISTICS

Each MECL Memory circuit has been designed to meet the dc and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

SWITCHING CHARACTERISTICS ($T_A = 0^{\circ}$ to $+75^{\circ}$ C, $V_{EE} = -5.2$ Vdc \pm 5%)

		04	°c		+25 ^Q C		+7!	5°C	
Characteristics	Symbol	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	lΕ	_	150	_	118	150	_	150	mAdc
Input Current	linH								μAdc
Pins 10, 11, 19		-	245	-	-	245	-	245	
All other pins		_	200	_	_	200	-	200	
Switching Times ①									ns
Read Mode									
Address Input	[†] B ± QB ±	4.0	15.3	4.5	10	14.5	4.5	15.5	
Read Enable	tRE-QB+	1.1	5.3	1.2	3.5	5.0	1.2	5.5	
Data	^t Clock+QB-	1.7	7.3	2.0	5.0	7.0	2.0	7.6	
Setup									
Address	tsetup (B - Clock -)	_		8.5	5.5	-	-	-	
Hold									
Address	thold(Clock - B+)	_		-1.5	-4.5	_	_	_	
Write Mode									
Setup			l						
Write Enable	tsetup (WE -Clock +)	_	- .	7.0	4.0	-	-	-	
Write Disable	tsetup(WE+Clock-)	-	l —	1.0	-2.0	-	-	-	
Address	tsetup(A-Clock+)	-	-	8.0	5.0	-	-		
Data	tsetup(D-Clock+)			5.0	2.0		<u> </u>	_	
Hold			ł			l		i	
Write Enable	thold(Clock-WE+)	-	-	5.5	2.5	-	-	-	
Write Disable	thold(Clock+WE-)	_	-	1.0	-2.0	_	-	-	
Address	thold(Clock+A+)	-	-	1.0	-3.0	_	-	-	
Data	thold(Clock+D+)			1.0	-2.0		_		
Write Pulse Width	PWWE	_		8.0	5.0		_		
Rise Time, Fall Time (20% to 80%)	t _r , t _f	1.1	4.2	1.1	2.5	4.0	1.1	4.5	

¹⁾ AC timing figures do not show all the necessary presetting conditions.





256 x 1-BIT RANDOM ACCESS MEMORY

The MCM10144 is a 256 word x 1-bit Read/Write Random Access Memory. Data is accessed or stored by means of an 8-bit address decoded on chip. It has a non-inverting data out, a separate data in line and 3 active-low chip select lines. It has a typical access time of 17 ns and is designed for high-speed scratch pad, control, cache, and buffer storage applications.

- Typical Address Access Time = 17 ns
- Typical Chip Select Access Time = 4.0 ns
- Operating Temperature Range = 0° to +75°C
- Open Emitter Output Permits Wired-OR for Easy Memory Expansion
- 50 kΩ Input Pulldown Resistors on Chip Select
- Power Dissipation Decreases with Increasing Temperature
- Fully Compatible with MECL 10,000 Logic Family
- Pin-for-Pin Replacement for F10410


BLOCK DIAGRAM Dout CS1 CS2 CS3 Chip Data Out Select Sense Amplifier d Address Buffer/ 1/32 Decoder And Buffer 32 x 8 Memory Cell Write A Data In E Array Bit Address Buffer/ 1/8 Decoder VCC = Pin 16 VEE = Pin 8 A6 Α7 A5

MECL

256 X 1-BIT RANDOM ACCESS MEMORY



L SUFFIX CERAMIC PACKAGE CASE 620



	TRUTH TABLE									
MODE		INPUT								
	cs ∙	CS* WE Din								
Write "0"	L	L	L	L						
Write "1"	L	L	н	L						
Read	L	н	φ	۵						
Disabled	н	φ	φ	L						

• $\overline{CS} = \overline{CS1} + \overline{CS2} + \overline{CS3} \phi = Don't Care.$

FUNCTIONAL DESCRIPTION:

The MCM10144 is a 256 word x 1-bit RAM. Bit selection is achieved by means of an 8-bit address A0 thru A7.

The active-low chip select allows memory expansion up to 2048 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM (\overline{CS}) inputs low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_{in} is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at D_{OUT} .

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	mAdc
Junction Operating Temperature	TJ	< 165	°c
Storage Temperature Range	T _{stg}	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

	DC TEST VOLTAGE VALUES (Volts)								
Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE				
0°C	-0.840	-1.870	-1.145	-1.490	-5.2				
+25 ^o C	-0.810	-1.850	-1.105	-1.475	-5.2				
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2				

ELECTRICAL CHARACTERISTICS

Each MECL Memory circuit has been designed to meet the de and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

			N	ACM10144	Test Lim	its			
		0'	°С	+2!	5°C	+75	o _C		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE	_	130		125	-	120	mAdc	Typ I _{EE} @ 25°C = 90 mA All outputs and inputs open. Measure pin 8.
Input Current High	I _{in} H	_	220	-	220	_	220	μAdc	Test one input at a time, all other inputs are open. Vin = VIH.
Input Current Low	linL	0.5	, mana	0.5	-	0.3		μAdc	Test one input at a time, all other inputs are open. Vin = VIL.
Logic "1" Output Voltage	Vон	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic ''1'' Threshold Voltage	Vона	-1.020		-0.980	100	-0.920		Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA	_	-1.645	_	-1.630	_	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or V_{ILA} . Load 50 Ω to -2.0 V .


SWITCHING CHARACTERISTICS ($T_A = 0^{\circ}$ to +75°C, $V_{EE} = -5.2$ Vdc \pm 5%; Output Load see Figure 1; see Note 1 & 3.)


		1	rest Limit	ts		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3,
Chip Select Access Time	t A'CS	2.0	4.0	10	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	tRCS	2.0	4.0	10	ns	output. See Note 2.
Address Access Time	^t AA	7.0	17	26	ns	
Write Mode						
Write Pulse Width	tw	25	6.0		ns	tWSA = 8.0 ns
Data Setup Time Prior to Write	twsp	2.0	-3.0	-	ns	Measured at 50% of input to 50% of
Data Hold Time After Write	tWHD	2.0	-3.0	-	ns	output.
Address Setup Time Prior to Write	tWSA	8.0	0		ns	tw = 25 ns. See Figure 4.
Address Hold Time After Write	tWHA	0.0	-4.0	_	ns	
Chip Select Setup Time Prior to Write	twscs	2.0	-3.0	_	ns	
Chip Select Hold Time After Write	twHCS	2.0	-3.0	_	ns	8
Write Disable Time	tws	2.5	5.0	10	ns	1 .
Write Recovery Time	tWR	2.5	5.0	10	ns	
Rise and Fall Time						Measured between 20% and 80% points.
Output Rise and Fall Time	t _r , t _f	1.5	3.0	7.0	ns	When driven from Address inputs.
Output Rise and Fall Time	t _r , t _f	1.5	3.0	5.0	ns	When driven from CS or WE inputs.
Capacitance						·
Input Capacitance	Cin	_	4.0	5.0	pF	l'
Output Capacitance	Cout	_	7.0	8.0	pF	

Notes: (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.

- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

FIGURE 1 — SWITCHING TIME TEST CIRCUIT







64-BIT REGISTER FILE (RAM)

The MCM10145 is a 64-Bit RAM organized as a 16 x 4 array. This organization and the high speed make the MCM10145 particularly useful in register file or small scratch pad applications. Fully decoded inputs, together with a chip enable, provide expansion of memory capacity. The Write Enable input, when low, allows data to be entered; when high, disables the data inputs. The Chip Select input when low, allows full functional operation of the device; when high, all outputs go to a low logic state. The Chip Select, together with open emitter outputs allow full wire-ORing and data bussing capability. On-chip input pulldown resistors allow unused inputs to remain open.


- Typical Address Access Time = 10 ns
- Typical Chip Select Access Time = 4.5 ns
- Operating Temperature Range = 0° to +75°C
- 50 kΩ Pulldown Resistors on All Inputs
- Fully Compatible with MECL 10,000
- Pin-for-Pin Compatible with the F10145


MECL

64-BIT REGISTER FILE (RAM)



L SUFFIX CERAMIC PACKAGE CASE 620





TRUTH TABLE											
MODE	INPUT OUTPUT										
	cs	WE	Dn	a_n							
Write "0"	L	· L	L	L							
Write "1"	L	L	н	L							
Read	L	н	φ	Q							
Disabled	н	φ	φ	L							
φ = Don't Car	re.										

FUNCTIONAL DESCRIPTION:

The MCM10145 is a 16 word x 4-bit RAM. Bit selection is achieved by means of a 4-bit address A0 thru A3.

The active-low chip select allows memory expansion up to 32 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM $(\overline{CS} \text{ input low})$ is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_n is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at Q_n.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous - Surge	10	< 50 < 100	m Adc
Junction Operating Temperature	Tj	< 165	°С
Storage Temperature Range	T _{stg}	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

		DC TES	ST VOLTAGE (Volts)	VALUES	
Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
0°C	-0.840	-1.870	-1.145	-1.490	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+75 ⁰ C	-0.720	-1.830	-1.045	-1.450	-5.2

ELECTRICAL CHARACTERISTICS


Each MECL Memory circuit has been designed to meet the de and as specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


			١	лСМ10145	Test Lim	its			
		0,	°C	+25	5°C	+75	oc.		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE		130		125	-	120	mAdc	Typ I _{EE} @ 25 ^o C = 90 mA All outputs and inputs open. Measure pin 8.
Input Current High	l _{in} H		220	*****	220	_	220	μAdc	Test one input at a time, all other inputs are open. Vin ** VIH.
Input Current Low	linL	0.5		0.5	-	0.3	=	μAdc	Test one input at a time, all other inputs are open. Vin - VIL.
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic ''1'' Threshold Voltage	Vона	-1,020		-0.980	-	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA	-	-1.645	-	-1.630	_	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or V_{ILA} . Load 50 Ω to -2.0 V .

			Test Limit	S		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	TACS	2.0	4.5	8.0	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	tRCS	2.0	5.0	8.0	ns	output. See Note 1.
Address Access Time	tAA	4.0	10	15	. ns	
Write Mode						
Write Pulse Width	tw	8.0		_	ns	tWSA = 5 ns
Data Setup Time Prior to Write	twsp	0	-6.0		ns	Measured at 50% of input to 50% of
Data Hold Time After Write	twhD	3.0	0	_	ns	output,
Address Setup Time Prior to Write	tWSA	5.0	1.0	_	ns	tw = 8 ns. See Figure 4.
Address Hold Time After Write	tWHA	1.0	-3.0		ns	
Chip Select Setup Time Prior to Write	twscs	0	-5.0	_	ns	*
Chip Select Hold Time After Write	twhcs	0	-6.0	-	ns	
Write Disable Time	tws	2.0	5.0	8.0	ns	•
Write Recovery Time	twR	2.0	5.0	8.0	ns	
Chip Enable Strobe Mode						
Data Setup Prior to Chip Select	tCSD	0	-6.0		ns	Guaranteed but not tested on standard
Write Enable Setup Prior to Chip	tcsw	0	-3.0		ns	product. See Figure 5.
Select						
Address Setup Prior to Chip Select	tCSA	0	-3.0		ns	
Data Hold Time After Chip Select	tCHD	2.0	-1.0	-	ns	
Write Enable Hold Time After Chip	tCHW	0	-6.0	_	ns	
Select						
Address Hold Time After Chip Select	tCHA	4.0	-1.0	_	ns	
Chip Select Minimum Pulse Width	tcs	18	12	_	ns	,
Rise and Fall Time						Measured between 20% and 80% points
Address to Output	tr, tf	1.5	3.0	7.0	ns	·
CS to Output	t _r , t _f	1.5	3.0	5.0	ns	
Capacitance						
Input Capacitance	Cin		4.0	6.0	pF	
Output Capacitance	Cout	-	5.0	8.0	pF	

Notes:

- 1. The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.
- 2. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.







1024 x 1-BIT RANDOM ACCESS MEMORY

The MCM10146 is a 1024-bit Read/Write Random Access Memory organized 1024 words by 1 bit. Data is selected or stored by means of a 10-bit address (A0 through A9) decoded on the chip. The chip is designed with a separate data in line, a non-inverting data output, and an active-low chip select.

This device is designed for use in high-speed scratch pad, control, cache and buffer storage applications.

- Fully Compatible with MECL 10,000
- Temperature Range of 0° to 75°C (see note 1)
- Emitter-Follower Output Permits Full Wire-ORing (see note 3)
- Power Dissipation Decreases with Increasing Temperature
- Typical Address Access of 24 ns
- Typical Chip Select Access of 4.0 ns

PIN DESIGNATION

CS Chip Select Input
A0 to A9 Address Inputs
Din Data Inputs
Dout Data Output
WE Write Enable Input

MECL

1024 X 1-BIT RANDOM ACCESS MEMORY




L SUFFIX CERAMIC PACKAGE CASE 620


ORDERING INFORMATION

Suffix Denotes

MCM10146 - L Ceramic Dual-in-Line Package

F Ceramic Flat Package





TRUTH TABLE

MODE		OUTPUT		
	CS	WE	Din	Dout
Write "0"	L	L	L	L
Write "1"	L	L	н	L
Read	L	н	φ	Q
Disabled	н	φ	φ	L

 $\phi = Don't Care.$

FUNCTIONAL DESCRIPTION:

This device is a 1024 x 1-bit RAM. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The active-low chip select is provided for memory expansion up to $2048 \ \text{words}$.

The operating mode of the RAM (CS input low) is controlled by the \overline{WE} input. With \overline{WE} low, the chip is in the write mode, the output, $D_{out},$ is low and the data state present at D_{in} is stored at the selected address. With \overline{WE} high, the chip is in the read mode and the data stored at the selected memory location will be presented non-inverted at $D_{out}.$ (See Truth Table)

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	V _{in}	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	m Adc
Junction Operating Temperature	TJ	< 165	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C


		VALUES			
Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
0°C	-0.840	-1.870	~1.145	-1.490	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+75 ⁰ C	-0.720	-1.830	-1.045	-1.450	-5.2

ELECTRICAL CHARACTERISTICS

Each MECL Memory circuit has been designed to meet the de and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.

			N	/CM10146	Test Limi	ts			
		09	°C	+2!	5°C	+75	5°C	1	
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE	_	150	_	145	_	125	mAdc	Typ I _{EE} @ 25 ^o C = 100 mA All outputs and inputs open. Measure pin 8.
Input Current High	I _{in} H		220	_	220	-	220	μAdc	Test one input at a time, all other inputs are open. Vin = VIH.
Input Current Low	linL	0.5	-	0,5		0.3	-	μAdc	Test one input at a time, all other inputs are open. Vin = VIL.
Logic "1" Output Voltage	∨он	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic "0" Output Voltage	VOL	-1.920	-1.665	-1.900	-1.650	-1.880	-1.625	Vdc	
Logic "1" Threshold Voltage	Vона	-1.020	_	-0.980	_	-0.920	_	Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA	-	-1.645	-	-1.630	_	-1.605	Vdc	a time. V_{in} = V_{IHA} or V_{ILA} . Load 50 Ω to -2.0 V .

FIGURE 1 - SWITCHING TEST CIRCUIT AND WAVEFORMS



Guaranteed with V_{EE} = -5.2 Vdc \pm 5.0%, T_A = 0°C to 75°C (see Note 1). Output Load see Figure 1.

		MCM1	0146 Test	Limits		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	†ACS	2.0	4.0	7.0	ns	Measured at 50% of input to 50% of output.
Chip Select Recovery Time	tRCS	2.0	4.0	7.0	ns	See Note 2.
Address Access Time	^t AA	8.0	24	29	ns	
Write Mode						See Figure 4.
Write Pulse Width (To guarantee writing)	tW	25	20	-	ns	tWSA = 8.0 ns. Measured at 50% of input to 50% of output.
Data Setup Time Prior to Write	twsp	5.0	0	-	ns	
Data Hold Time After Write	tWHD	5.0	0	_	ns	
Address Setup Time Prior to Write	tWSA	8.0	0	-	. ns	t _W = 25 ns
Address Hold Time After Write	tWHA	2.0	0	-	ns	
Chip Select Setup Time Prior to Write	twscs	5.0	0	-	ns	
Chip Select Hold Time After Write	twncs	5.0	0	_	ns	
Write Disable Time	tws	2.8	5.0	7.0	ns	
Write Recovery Time	twR	2.8	5.0	7.0	ns	
Rise and Fall Time						Measured between 20% and 80% points.
Output Rise and Fall Time	t _r , t _f	1.5	2.5	4.0	ns	When driven from CS or WE inputs.
Output Rise and Fall Time	t _r , t _f	1.5	4.0	8.0	ns	When driven from Address inputs.
Capacitance						Measured with a pulse technique.
Input Lead Capacitance	Cin	' -	4.0	5.0	ρF	
Output Lead Capacitance	Cout	. –	7.0	8.0	ρF	

Notes:

- (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.
- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."
- (4) Typical limits are at V_{EE} = -5.2 Vdc, T_A = 25°C and standard loading.




FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE STROBE MODE





128 x 1-BIT RANDOM ACCESS MEMORY

The MCM10147 is a 128-word x 1-bit Read/Write Random Access Memory. Data is accessed or stored by means of a 7-bit address decoded on chip. It has a non-inverting data out, a separate data in line and 2 active-low chip select lines. It has a typical access time of 10 ns and is designed for high-speed scratch pads, control, cache, and buffer storage applications.

- Typical Address Access Time = 10 ns
- Typical Chip Select Access Time = 5.0 ns
- Operating Temperature Range = 0° to +75°C
- Open Emitter Output Permits Wired-OR for Easy Memory Expansion
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation Decreases with Increasing Temperature
- Fully Compatible with MECL 10,000 Logic Family
- Similar to F10405.


BLOCK DIAGRAM Dout CS1 CS2 Chip Data Out Buffer Select Sense Amplifier Write And Date In Buffer 1/16 Decoder 12 16 × 8 Nord Address Memory Cell Array . D_{in} Bit Address Buffer/ 1/8 Decoder V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8 A4 Α5 Α6

MECL

128-BIT RANDOM ACCESS MEMORY



L SUFFIX CERAMIC PACKAGE **CASE 620**



A0 thru A6 Address Inputs

D_{in} Data Input Dout WE Data Output

TRUTH TABLE

MODE		INPUT						
	cs ∙	WE	Din	D _{out}				
Write "0"	L	L	L	L				
Write "1"	L	L	Н	L				
Read	L	н	φ	a				
Disabled	н	φ	φ	L				

 ${}^{\bullet}\overline{CS} = \overline{CS1} + \overline{CS2}$

 $\phi = Don't Care.$

Write Enable Input

FUNCTIONAL DESCRIPTION:

The MCM 10147 is a 128 word x 1-bit RAM. Bit selection is achieved by means of a 7-bit address A0 thru A6.

The active-low chip select allows memory expansion up to 512 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM (\overline{CS}) inputs low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_{in} is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at D_{out} .

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	mAdc
Junction Operating Temperature	TJ	< 165	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

		DC TEST VOLTAGE VALUES (Volts)								
Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE					
0°C	-0.840	-1.870	-1.145	-1.490	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+75 ^o C	-0.720	-1.830	-1.045	1.450	-5.2					

ELECTRICAL CHARACTERISTICS

Each MECL Memory circuit has been designed to meet the de and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

	1			VCM10144	Test Lim	its			
		0	°C	+2	5°C	+75	5°C]	,
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE	-	105	-	100		95	mAdc	Typ I _{EE} @ 25°C = 80 mA All outputs and inputs open. Measure pin 8.
Input Current High	l _{in} H	_	220	-	220	_	220	μAdc	Test one input at a time, all other inputs are open. Vin = VIH.
Input Current Low	l _{in} L	0.5		0.5	-	0.3	-	μAdc	Test one input at a time, all other inputs are open. Vin = VIL.
Logic "1" Output Voltage	∨он	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic ''1'' Threshold Voltage	Vона	-1.020	-	-0.980	-	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA	_	-1.645	-	-1.630	-	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or V_{ILA} . Load 50 Ω to -2.0 V .


SWITCHING CHARACTERISTICS ($T_A = 0^{\circ}$ to +75°C, $V_{EE} = -5.2$ Vdc \pm 5%; Output Load see Figure 1; see Note 1 & 3.)


	·		Test Limit	s		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	t ACS	2.0	5.0	8.0	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	t RCS	2.0	5.0	8.0	ns	output. See Note 2.
Address Access Time	^t AA	5.0	10	15	ns	
Write Mode						
Write Pulse Width	tw	8.0	6.0	_	ns	tWSA = 4.0 ns
Data Setup Time Prior to Write	twsp	1.0	-5.0	_	ns	,
Data Hold Time After Write	twHD	3.0	-2.0	_	ns	
Address Setup Time Prior to Write	tWSA	4.0	0		ns	t _W = 8.0 ns. See Figure 4.
Address Hold Time After Write	tWHA	3.0	0		ns	
Chip Select Setup Time Prior to Write	twscs	1.0	-5.0	"	ns	
Chip Select Hold Time After Write	twics	1.0	-5.0	-	ns	
Write Disable Time	tws	2.0	5.0	8.0	ns	Measured at 50% of input to 50%
Write Recovery Time	twR	2.0	5.0	8.0	ns	of output.
Rise and Fall Time						Measured between 20% and 80% points.
Output Rise and Fall Time	t _r , t _f	1.5	3.0	5.0	ns	*
					<u> </u>	
Capacitance						
Input Capacitance	Cin		4.0	5.0	pF	
Output Capacitance	Cout	_	7.0	0.8	pF	

Notes: (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.

- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."

FIGURE 1 -- SWITCHING TIME TEST CIRCUIT






All timing measurements referenced to 50% of input levels.

 $R_T = 50 \Omega$

 $C_L \le 5.0 \text{ pF}$ (including jig and stray capacitance)

Delay should be derated 30 ps/pF for capacitive load up to 50 pF





64 X 1 BIT RANDOM ACCESS MEMORY

The MCM10148 is a fast 64-word X 1-bit RAM. Bit selection is achieved by means of a 6-bit address, A0 through A5.

The active-low chip selects and fast chip select access time allow easy memory expansion up to 256 words without affecting system performance. The operating mode (CS inputs low) is controlled by the WE input. With WE low the chip is in the write mode—the output is low and the data present at D_{in} is stored at the selected address. With WE high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at D_{out} .

- Typical Address Access Time of 10 ns
- Typical Chip Select Access Time of 4.0 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (420 mW typ @ 25°C) Decreases with Increasing Temperature
- 50 kΩ Input Pulldown Resistors (420 mW typ) on All Inputs

MECL

64 X 1-BIT RANDOM ACCESS MEMORY



L SUFFIX CERAMIC PACKAGE CASE 620

BLOCK DIAGRAM Dout CS1 CS2 15 Data Out Chin Enable Buffer Sense 3 Bit WF Write and Address 8 x 8 Buffer/ Memory Cell Data In Array Buffer Decoder - D_{in} 13 Bit Address Buffer/ 1/8 Decoder A3 Α4 A5

PIN ASSIGNMENT VCC1 [16 VCC2 A0 🗆 2 15 Dout A1 🔲 3 14 N.C. CS1 [13 🔲 D_{in} 12 WE CS2 11 N.C. A2 [A3 [10 A5 VEE [PIN NOTATION Chip Select Input cs A0 thru A6 Address Inputs D_{in} Data Input Data Output Write Enable Input

TRUTH TABLE

MODE		OUTPUT		
	CS ∗	D _{out}		
Write "0"	L	L	L	L
Write "1"	L	L	н	L
Read	L	Н	×	х
Disabled	н	х	×	L

*CS = CS1 + CS2 X = Don't Care

ELECTRICAL CHARACTERISTICS

		0°C		+25°C		+75°C		
Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IEE	_	105	_	100		95	mAdc
Input Current High	linH	_	220	_	220	_	220	μAdc

^{-55°}C and +125°C test values apply to MC105xx devices only.

SWITCHING CHARACTERISTICS (Note 1)

		MCM	MCM10148			
Characteristics	Symbol		o +75°C, 2 Vdc ±5%	Unit	Conditions	
		Min	Min Max			
Read Mode		1		ns	Measured from 50% of	
Chip Select Access Time	tACS	_	7.5	1	input to 50% of output.	
Chip Select Recovery Time	tRCS	_	7.5		See Note 2.	
Address Access time	tAA	-	15			
Write Mode				ns	tWSA = 5.0 ns	
Write Pulse Width	tw	8.0	_	ĺ	Measured at 50% of input	
Data Setup Time Prior to Write	tWSD	3.0	_	ì	to 50% of output.	
Data Hold Time After Write	tWHD	2.0		ł	t _W = 8.0 ns.	
Address Setup Time Prior to Write	tWSA	5.0	_	ļ		
Address Hold Time After Write	tWHA	3.0	-			
Chip Select Setup Time Prior to Write	twscs	3.0	_	· ·		
Chip Select Hold Time After Write	twncs	0	_	İ		
Write Disable Time	tws	2.0	7.5			
Write Recovery Time	twr	2.0	7.5			
Rise and Fall Time	t _r , t _f	1.5	5.0	ns	Measured between 20% and 80% points.	
Capacitance				pF	Measured with a pulse	
Input Capacitance	C _{in}	i –	5.0		technique.	
Output Capacitance	C _{out}	_	8.0			

NOTES: 1. Test circuit characteristics: $R_T = 50\Omega$, MCM10148.

 $C_L \leqslant 5.0$ pF (including jig and stray capacitance)

Delay should be derated 30 ps/pF for capacitive load up to 50 pF.

- 2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- 3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

 $^{{}^{*}\}text{To be determined; contact your Motorola representative for up-to-date information.}$



256 x 4-BIT PROGRAMMABLE READ-ONLY MEMORY

This device is a 256-word x 4-bit field programmable read only memory (PROM). Prior to programming, all stored bits are at logic 1 (high) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The memory has a single negative logic chip enable. When the chip is disabled ($\overline{\text{CS}}$ = high), all outputs are forced to a logic 0 (low).


- Typical Address Access Time of 7.0 ns
- Typical Chip Select Access Time of 2.5 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (740 mW typ @ 25°C)
 Decreases with Increasing Temperature


MECL

1024-BIT PROGRAMMABLE READ-ONLY MEMORY



L SUFFIX CERAMIC PACKAGE CASE 620





ELECTRICAL CHARACTERISTICS(1)

		0°C		+25°C		+75°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IEE	-	175	_	170	-	165	mAdc
Input Current High	linH.	-	265		265	_	265	μAdc

Forcing Function	Parameter	0°C	25°C ^②	75°C ^②
V _{IHmax} =	VOHmax	-0.840 -1.000	-0.810 -0.960	-0.720 -0.900
	VOHAmin	-1.020	-0.980	0.920
V _{IHAmin}		-1.130	-1.105	-1.045
VILAmax		-1.490	-1.475	-1.450
	V _{OLAmax}	-1.645	-1.630	-1.605
	V _{OLmax}	-1.665	-1.650	-1.625
V _{ILmin}	VOLmin	-1.870	-1.850	-1.830
VILmin	^I NLmin	0.5	0.5	0.3

NOTES: ① The MCM10149*10 is designed to meet the dc specifications in the electrical characteristics tables after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear FPM is maintained. Outputs are terminated through a 50 Ω resistor to -2.0 V.

@ 0–75°C temperature range, 50 Ω to -2.0 V.

SWITCHING CHARACTERISTICS (Note 1)

	Symbol	T _A = 0 to 75°C, V _{EE} = -5.2 Vdc ±5%					
Characteristics		Min	Тур	Max	Unit	Conditions	
Read Mode Chip Select Access Time Chip Select Recovery Time Address Access Time	tACS tRCS tAA	1.0 1.0 3.0	3.0 3.0 7.0	5.0 5.0 10	ns	Measured from 50% of input to 50% of output. See Note 1.	
Rise and Fall Time	t _r , t _f	1.0	2.0	5.0	ns	Measured between 20% and 80% points.	
Capacitance Input Capacitance Output Capacitance	C _{in} C _{out}	_	_	5.0 8.0	pF	Measured with a pulse technique.	

NOTES: 1. Test circuit characteristics: R $_{T}\,=\,50~\Omega$

C_L ≤ 5.0 pF (including jig and stray capacitance)

- Delay should be derated 30 ps/pF for capacitive load up to 50 pF

 The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.

 For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.

4. VCP = VCC = Gnd for normal operation.

PROGRAMMING THE MCM10149*10

During programming of the MCM10149*10, input Pins 7, 9, and 10 are addressed with standard MECL 10K logic levels. However, during programming input Pins 2, 3, 4, 5, and 6 are addressed with 0 V \leq V_{IH} \leq $+\,0.25$ V and VEE \leq V_{IL} \leq $-\,3.0$ V. It should be stressed that this deviation from standard input levels is required only during the programming mode. During normal operation, standard MECL 10,000 input levels must be used.

With these requirements met, and with $V_{CP} = V_{CC}$ = 0 V and V_{EE} = -5.2 V \pm 5%, the address is set up. After a minimum of 100 ns delay, V_{CP} (pin 1) is ramped up to $+10 \text{ V} \pm 0.5 \text{ V}$ (total voltage V_{CP} to V_{EE} is now 15.2 V, +10 V - [-5.2 V]). The rise time of this V_{CP} voltage pulse should be in the 1 - 10 μ s range, while its pulse width (tW1) should be greater than 100 μ s but less than 1 ms. The VCP supply current at +10 V will be approximately 525 mA while current drain from VCC will be approximately 175 mA. A current limit should therefore be set on both of these supplies. The current limit on the VCP supply should be set at 700 mA while the V_{CC} supply should be limited to 250 mA. It should be noted that the VFF supply must be capable of sinking the combined current of the VCC and VCP supplies while maintaining a voltage of $-5.2 \text{ V } \pm 5\%$.

Coincident with, or at some delay after the V_{CP} pulse has reached its 100% level, the desired bit to be fused can be selected. This is done by taking the corresponding output pin to a voltage of $\pm 2.85 \ V \pm 5\%$. It is to be noted that only one bit is to be fused at a time. The other three unselected outputs should remain terminated through their 50 ohm load resistor to $\pm 2.0 \ V$. Current into the selected output is 5 mA maximum.

After the bit select pulse has been applied to the appropriate output, the fusing current is sourced out of the chip select pin 13. The 0% to 100% rise time of


this current pulse should be 250 ns max. It pulse width should be greater than 100 $\mu s.$ Pulse magnitude is 50 mA ± 5.0 mA. The voltage clamp on this current source is to be -6.0 V.

After the fusing current source has returned to 0 mA, the bit select pulse is returned to its initial level, i.e., the output is returned through its load to -2.0 V. Thereafter, VCP is returned to 0 V. Strobing of the outputs to determine success in programming should occur no sooner than 100 ns after VCP has returned to 0 V. The remaining bits are programmed in a similar fashion.

† NOTE: For devices that program incorrectly, return serialized units with individual truth tables. Non compliance voids warranty.

PROGRAMMING SPECIFICATIONS

The following timing diagrams and fusing information represent programming specifications for the MCM10149*10.




The timing diagram is shown for programming one bit. Note that only one bit is blown at a time. All addressing must be done 100 ns prior to the beginning of the V_{CP} pulse, i.e., V_{CP} = 0 V. Likewise, strobing of the outputs to determine success in programming should occur no sooner than 100 ns after V_{CP} returns to 0 V.

Note that the fusing current is defined as a positive current out of the chip select, pin 13. A programming duty cycle of \leqslant 15% is to be observed.

Definitions and values of timing symbols are as follows.

Symbol	Definition	Value
t _{r1}	Rise Time, Programming Voltage	. ≥ 1 μs
tw1	Pulse Width, Programming Voltage	\geqslant 100 μs $<$ 1 ms
^t D1	Delay Time, Programming Voltage Pulse to Bit Select Pulse	≥ 0
tw2	Pulse Width, Bit Select	≥ 100 μs
^t D2	Delay Time, Bit Select Pulse to Programming Voltage Pulse	≥ 0
^t D3	Delay Time, Bit Select Pulse to Programming Current Pulse	≥ 1 μs
t _{r3}	Rise Time, Programming Current Pulse	250 ns max
t _{w3} .	Pulse Width, Programming Current Pulse	≥ 100 μs
^t D4	Delay Time, Programming Current Pulse to Bit Select Pulse	≥ 1 μs






256 x 4-BIT PROGRAMMABLE READ-ONLY MEMORY


This device is a 256-word x 4-bit field programmable read only memory (PROM). Prior to programming, all stored bits are at logic 1 (high) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The memory has a single negative logic chip enable. When the chip is disabled $\overline{(CS)}$ = high), all outputs are forced to a logic 0 (low).


- Typical Address Access Time of 20 ns
- Typical Chip Select Access Time of 8.0 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (540 mW typ @ 25°C)
 Decreases with Increasing Temperature

MECL

1024-BIT PROGRAMMABLE READ-ONLY MEMORY







ELECTRICAL CHARACTERISTICS

		0°C		+25°C		+75°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	IEE		155	-	150	-	145	mAdc
Input Current High	linH	_	265		265	_	265	μAdc

-55°C and +125°C test values apply to MC105xx devices only.

Forcing Function	Parameter	o°c	25°C①	75°C ^①
V _{IHmax} =	VOHmax VOHmin	-0.840 -1.000	-0.810 -0.960	-0.720 -0.900
	V _{OHAmin}	-1.020	-0.980	-0.920
VIHAmin		-1.130	-1.105	-1.045
V _{ILAmax}		-1.490	-1.475	-1.450
	V_{OLAmax}	-1.645	-1.630	-1.605
	V_{OLmax}	-1.665	-1.650	-1.625
V _{ILmin}	· V _{OLmin}	-1.870	-1.850	-1.830
VILmin	NLmin	0.5	0.5	0.3

NOTES: (1) 0-75°C temperature range, 50Ω to -2.0V.

SWITCHING CHARACTERISTICS (Note 1)

		MCM10	149*25			
		T _A = 0 to +75°C, V _{EE} = -5.2 Vdc ±5%			Conditions	
Characteristics	Symbol	Min Max		Unit		
Read Mode				ns	Measured from 50% of input	
Chip Select Access Time	tACS	2.0	10		to 50% of output. See Note 1.	
Chip Select Recovery Time	tRCS	2.0	10		·	
Address Access Time	tAA	7.0	25			
Rise and Fall Time	t _r , t _f	1.5	7.0	ns	Measured between 20% and 80% points.	
Capacitance	T			pF	Measured with a pulse	
Input Capacitance	Cin	_	5.0		technique.	
Output Capacitance	Cout	-	8.0			

NOTES: 1. Test circuit characteristics: $R_T = 50 \Omega$, MCM10149;

C_L ≤ 5.0 pF (including jig and stray capacitance)

Delay should be derated 30 ps/pF for capacitive load up to 50 pF

- The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
 For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
- 4. V_{CP} = V_{CC} = Gnd for normal operation.

*To be determined; contact your Motorola representative for up-to-date information.

PROGRAMMING THE MCM10149 †

During programming of the MCM 10149, input pins 7, 9, and 10 are addressed with standard MECL 10K logic levels. However, during programming input pins 2, 3, 4, 5, and 6 are addressed with 0 V \leq V $_{IH}$ \leq + 0.25 V and V $_{EE}$ \leq V $_{IL}$ \leq - 3.0 V. It should be stressed that this deviation from standard input levels is required only during the programming mode. During normal operation, standard MECL 10,000 input levels must be used.

With these requirements met, and with $V_{CP} = V_{CC} =$

0 V and V $_{EE}$ = -5.2 V $\pm5\%$, the address is set up. After a minimum of 100 ns delay, V $_{CP}$ (pin 1) is ramped up to +12 V \pm 0.5 V (total voltage V $_{CP}$ to V $_{EE}$ is now 17.2 V, +12 V -[-5.2 V]). The rise time of this V $_{CP}$ voltage pulse should be in the 1-10 μs range, while its pulse width (t_{W1}) should be greater than 100 μs but less than 1 ms. The V $_{CP}$ supply current at +12 V will be approximately 525 mA while current drain from V $_{CC}$ will be approximately 175 mA. A current limit should therefore be

set on both of these supplies. The current limit on the $\rm V_{CP}$ supply should be set at 700 mA while the $\rm V_{CC}$ supply should be limited to 250 mA. It should be noted that the $\rm V_{EE}$ supply must be capable of sinking the combined current of the $\rm V_{CC}$ and $\rm V_{CP}$ supplies while maintaining a voltage of - 5.2 V \pm 5%.

Coincident with, or at some delay after the V_{CP} pulse has reached its 100% level, the desired bit to be fused can be selected. This is done by taking the corresponding output pin to a voltage of \pm 2.85 V \pm 5%. It is to be noted that only one bit is to be fused at a time. The other three unselected outputs should remain terminated through their 50 ohm load resistor to \pm 2.0


After the bit select pulse has been applied to the appropriate output, the fusing current is sourced out of the chip select pin 13. The 0% to 100% rise time of this current pulse should be 250 ns max. It pulse width should be greater than 100 μ s. Pulse magnitude is 50 mA \pm 5.0 mA. The voltage clamp on this current source is to be - 6.0 V.

After the fusing current source has returned 0 mA, the bit select pulse is returned to it initial level, i.e., the output is returned through its load to $-2.0\,\mathrm{V}$. Thereafter, $\mathrm{V_{CP}}$ is returned to 0 V. Strobing of the outputs to determine success in programming should occur no sooner than 100 ns after $\mathrm{V_{CP}}$ has returned to 0 V. The remaining bits are programmed in a similar fashion.

† NOTE: For devices that program incorrectly, return serialized units with individual truth tables. Non compliance voids warranty.

PROGRAMMING SPECIFICATIONS

The following timing diagrams and fusing information represent programming specifications for the MCM10149.




The timing diagram is shown for programming one bit. Note that only one bit is blown at a time. All addressing must be done 100 ns prior to the beginning of the V_{CP} pulse, i.e., $V_{CP} = 0$ V. Likewise, strobing of the outputs to determine success in programming should occur no sooner than 100 ns after V_{CP} returns to 0 V.

Note that the fusing current is defined as a positive current out of the chip select, pin 13. A programming duty cycle of \leq 15% is to be observed.

Definitions and values of timing symbols are as follows.

Symbol	Definition	Value
t _{r1}	Rise Time, Programming Voltage	≥ 1 μs
^t w1	Pulse Width, Programming Voltage	\geqslant 100 μ s $<$ 1 ms
^t D1	Delay Time, Programming Voltage Pulse to Bit Select Pulse	≥ 0
tw2	Pulse Width, Bit Select	\geqslant 100 μ s
^t D2	Delay Time, Bit Select Pulse to Programming Voltage Pulse	≥ 0
^t D3	Delay Time, Bit Select Pulse to Programming Current Pulse	≥ 1 μs
t _{r3}	Rise Time, Programming Current Pulse	250 ns max
t _{w3}	Pulse Width, Programming Current Pulse	≥ 100 μs
^t D4	Delay Time, Programming Current Pulse to Bit Select Pulse	≥ 1 μs





256 x 1-BIT RANDOM ACCESS MEMORY

The MCM10152 is a 256 word x 1-bit Read/Write Random Access Memory. Data is accessed or stored by means of an 8-bit address decoded on chip. It has a non-inverting data out, a separate data in line and 3 active-low chip select lines. It has a typical access time of 11 ns and is designed for high-speed scratch pad, control, cache, and buffer storage applications.

- Typical Address Access Time = 11 ns
- Typical Chip Select Access Time = 4.0 ns
- Operating Temperature Range = 0° to +75°C
- Open Emitter Output Permits Wired-OR for Easy Memory Expansion
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation Decreases with Increasing Temperature
- Fully Compatible with MECL 10,000 Logic Family


BLOCK DIAGRAM Dout CS1 CS2 CS3 Data Out Chip Buffer Select Sense Amplifier ΑO d Address Buff 1/32 Decoder Write And Data In Buffer 14 WE 32 x 8 Α2 Memory Cell Array **A3** - D_{in} Bit Address Buffer/ 1/8 Decoder V_{CC} = Pin 16 V_{EE} = Pin 8 Α6 Α7

MECL

256 X 1-BIT RANDOM ACCESS MEMORY



L SUFFIX CERAMIC PACKAGE CASE 620



TRUTH TABLE

MODE		INPUT		OUTPUT
	cs ∙	WE	Din	Dout
Write "0"	L	L	L	L
Write "1"	L	L	н	L
Read	L	н	φ	a
Disabled	Н	φ	φ	L

• $\overline{\text{CS}} = \overline{\text{CS1}} + \overline{\text{CS2}} + \overline{\text{CS3}}$ $\phi = \text{Don't Care}$.

FUNCTIONAL DESCRIPTION:

The MCM10152 is a 256 word x 1-bit RAM. Bit selection is achieved by means of an 8-bit address A0 thru A7.

The active-low chip select allows memory expansion up to 2048 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM $(\overline{CS}$ inputs low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_{in} is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at D_{out} .

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	V _{in}	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	m Adc
Junction Operating Temperature	TJ	< 165	°c
Storage Temperature Range	T _{stg}	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

		DC TES	T VOLTAGE (Volts)	VALUES	
Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
0°C	-0.840	-1.870	-1.145	-1.490	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2

ELECTRICAL CHARACTERISTICS

Each MECL Memory circuit has been designed to meet the de and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

	!		N	ICM10152	Test Limi	ts			
		0	°C	+2!	5°C	+75	5°C		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	IEE		135	_	130	-	125	mAdc	Typ I _{EE} @ 25°C = 110 mA All outputs and inputs open. Measure pin 8.
Input Current High	l _{in} H	_	220	-	220	_	220	μAdc	Test one input at a time, all other inputs are open. Vin = VIH.
Input Current Low	l _{in} L	0.5	-	0.5	-	0.3	-	μAdc	Test one input at a time, all other inputs are open. Vin = VIL.
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic ''0'' Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic "1" Threshold Voltage	Vона	-1.020	-	-0.980	-	-0.920		Vdc	Threshold testing is performed and guaranteed on one input at
Logic ''0'' Threshold Voltage	VOLA		-1.645	_	-1,630	_	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or V_{ILA} . Load 50 Ω to -2.0 V .


SWITCHING CHARACTERISTICS (T_A = 0° to +75°C, V_{EE} = -5.2 Vdc ± 5%; Output Load see Figure 1; see Note 1 & 3.)

*		1.0	Test Limi	ts		,
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	tACS	2.0	4.0	7.5	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	†RCS	2.0	4.0	7.5	ns	output. See Note 2.
Address Access Time	tAA	7.0	11	15	ns	
Write Mode	•					
Write Pulse Width	tw	10	6.0		ns	twsA = 5.0 ns
Data Setup Time Prior to Write	twsp	2.0	-3.0		ns	Measured at 50% of input to 50% of
Data Hold Time After Write	twHD	2.0	-2.0	_	ns	output.
Address Setup Time Prior to Write	tWSA	5.0	3.0	-	ns	tw = 10 ns. See Figure 4.
Address Hold Time After Write	tWHA	3.0	0	_	ns	· ·
Chip Select Setup Time Prior to Write	twscs	2.0	-3.0		ns	
Chip Select Hold Time After Write	twhcs	2.0	-3.0		ns	
Write Disable Time	tws	2.5	5.0	7.5	ns	'
Write Recovery Time	twR	2.5	5.0	7.5	ns	
Rise and Fall Time						Measured between 20% and 80% points
Output Rise and Fall Time	t _r , t _f	1.5	3.0	5.0	ns	
Capacitance	,		1			,
Input Capacitance	Cin	_	4.0	5.0	pF	
Output Capacitance	Cout		7.0	8.0	pF	

Notes: (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.

- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment; consult: "MECL System Design Handbook."

FIGURE 1 — SWITCHING TIME TEST CIRCUIT






FIGURE 3 - ADDRESS ACCESS TIME





FIGURE 4 - WRITE MODE



5-42





Phase-Locked Loop

Selector Guide

Data Sheets

PHASE-LOCKED LOOP **INTEGRATED CIRCUITS**

Motorola offers the designer an array of devices to perform phase-locked loop functions, such as phase detectors, dividers, and oscillators. These devices include MECL, linear, TTL and CMOS technologies covered both

		Devi	ces	
		-55 to	0 to	
Function	Family	+ 125°C	+ 75°C	Case
Combination Functions			····	
Frequency Synthesizer	CMOS ²	_	MC145104	620, 648
Frequency Synthesizer	CMOS	_	MC145106	680, 70
Frequency Synthesizer	CMOS	_	MC145107	620, 64
Frequency Synthesizer	CMOS	_	MC145109	620, 64
Frequency Synthesizer	CMOS	_	MC145112	680, 70
Frequency Synthesizer	CMOS	_	MC145143	620, 64
Frequency Synthesizer	CMOS	_	MC145144	680, 70
Frequency Synthesizer	CMOS	_	MC145145	680, 70
Frequency Synthesizer	CMOS	_	MC145146	729, 73
Frequency Synthesizer	CMOS		MC145151	719, 71
Frequency Synthesizer	CMOS	_	MC145152	733, 71
Frequency Synthesizer	CMOS		MC145155	680, 70
Frequency Synthesizer	смоѕ	_	MC145156	729, 73
Frequency Synthesizer	CMOS	_	MC145157	_
Frequency Synthesizer	смоѕ	_	MC145158	_
Frequency Synthesizer	CMOS		MC145159	_
Phase Comp/Prog.				
Counter	смоѕ	MC14568BA	MC14568BC	620, 64
Phase Comp/VCO	CMOS	MC14046BA	MC14046BC	620, 64
Phase-Locked Loop	Linear	_	NE565N	646
Oscillators				
Crystal Oscillator	MECL		MC12061	620, 64
Voltage-Controlled	WIECE	_	WIC 12001	020, 04
Oscillator Oscillator	MECL		MC1648#	632, 64
Voltage-Controlled	WILCE		10101040#	032, 04
Multivibrator	MECL		MC1658#	620, 64
Dual Voltage-Controlled	WILCE		10000#	632, 64
Multivibrator	TTL	MC4324	MC4024	607
Voltage-Controlled				
Oscillator	TTL/LS	_	SN74LS724	626
Phase Detectors	1		0.17.120721	
Digital			Γ	
Digital Mixer	MECL		MC12000	632, 64
Phase-Frequency	IVILUL	_	101012000	032, 04
Detector	MECL		MC12040	632, 64
Phase-Frequency	IVIECE		101012040	632, 64
Detector	TIL	MC4344	MC4044	607
·	HIL	WIC4344	10104044	007
Analog	-			İ
Analog Mixer —	1450:		MC10000 "	
Double Balanced	MECL	MC1504	MC12002#	632, 64
Modulator/Demodulator	Linear	MC1594	MC1494	632, 64
Modulator/Demodulator	Linear	MC1595	MC1495	632, 64
Modulator/Demodulator	Linear	MC1596	MC1496	632, 64
Control Functions		1		
Counter-Control Logic	MECL		MC12014	620, 64

in this data book and in other Motorola literature. Detailed specification of these devices may be obtained from Motorola sales offices or authorized distributors.

		Devi	ices	
Function	Family	−55 to +125°C	0 to	
	ramity	+ 125 C	+ 75°C	Case
Prescalers/Counters		· · · · · · · · · · · · · · · · · · ·		
UHF Prescaler (÷2)	MECL	<u> </u>	MC12090	626, 693
÷4 Counter, 1.0 GHz	MECL	-	MC1697	620
÷4 Counter, 1.0 GHz	MECL		MC1699#	620, 648
Two-Modulus ÷ 5/ ÷ 6,				
600 MHz Typ	MECL	· -	MC12009#	620, 648
Two-Modulus ÷ 8/ ÷ 9,				1. 1
600 MHz Typ	MECL		MC12011#	620, 648
Two-Modulus ÷ 10/÷ 11,		1		
600 MHz Typ	MECL	_	MC12013#	620, 648
Two-Modulus ÷ 32/ ÷ 33,				
225 MHz	MECL	l –	MC12015##	626
Two-Modulus ÷ 40/ ÷ 41,				
225 MHz	MECL	l –	MC12016##	626
Two-Modulus + 64/ + 65,		l		
225 MHz	MECL	_	MC12017##	626
Low-Power Two-				
Modulus ÷ 128/ ÷ 129,				
520 MHz	MECL		MC12018##	626
Low-Power Two-				
Modulus ÷ 20/ ÷ 21,				
225 MHz	MECL	_	MC12019##	626
Low-Power Two-				
Modulus ÷ 64/ ÷ 65,				
128/129 Pos. Edge		İ	İ	1 1
1.1 GHz	MECL	MC12022A##	_	626
Low-Power Two-				
Modulus ÷ 64/ ÷ 65,		ł		1
128/129 Neg. Edge				
1.1 GHz	MECL	MC12022B##		626
Low-Power Two-				
Modulus ÷ 64/ ÷ 65,				
520 MHz	MECL	MC12025	_	626
Low-Power ÷ 64		ļ		
Prescaler, 225 MHz,				
3.2 to 5.5 V _{CC}	MECL		MC12023	626
VHF/UHF ÷ 64/ ÷ 256	MECL	_	MC12071	626
Low-Power ÷64				
Prescaler, 1.1 GHz	MECL	_	MC12073	626
Low-Power ÷ 256]]
Prescaler, 1.1 GHz	MECL	-	MC12074	626
UHF Prescaler (÷2),				
750 MHz	MECL	-	MC12090	626
Programmable ÷ N				
Decade	TTL	MC4316	MC4016	620, 648
Programmable ÷ N				[, . ,0
Hexadecimal	TTL	_	MC4018	620, 648
		L		525, 040

Notes:

**To be introduced.

**Temperature to be determined.

#TA = -30°C to +85°C.

##TA = -40°C to +85°C.

A = Announced.

*Plastic package available for commercial temperature range only.

2AI CMOS devices are -40°C to +85°C.

tPLL = Phase-Locked Loop indicates that no external synthesizer would be required to implement Electronic Tuning Systems.

TBD = To be determined.



MC4316 MC4016 MC4018

PROGRAMMABLE MODULO-N COUNTERS

The monolithic devices are programmable, cascadable, modulo-N-counters. The MC4316/4016 can be programmed to divide by any number (N) from 0 thru 9, the MC4018 from 0 thru 15.

The parallel enable (\overline{PE}) input enables the parallel data inputs D0 thru D3. All zeros are entered into the counter by applying a logic "0" level to the master reset (\overline{MR}) and \overline{PE} inputs. This causes the counter to stop counting (count = 0). All data inputs are independent of the logic level of the Clock.

Modulo-N counters are useful in frequency synthesizers, in phase-locked loops, and in other applications where a simple method for frequency division is needed.

All Types:

Input Loading Factor: Clock, $\overline{PE}=2$ D0, D1, D2, D3, Gate = 1 $\overline{MR}=4$ Output Loading Factor = 8

250 mW typ/pkg Propagation Delay Time: Clock to Q3 = 50 ns typ Clock to Bus = 35 ns typ

Total Power Dissipation =

PROGRAMMABLE MODULO-N COUNTERS



L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX
PLASTIC PACKAGE
CASE 648


PIN ASSIGNMENT

MC4316/4016

COUNT		OUT	PUT	
COONT	Q3	Q2	Q1	Q0
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1
7 6 5 4 3	0	1	1	0
5	0	1	0	1
4	0	1	0	0
3	0	0	1	1
2	0	0	1	0
1	0	0	0	1
0	0	0	0	0

MC4316/4016 MC4018

V_{CC} = Pin 16 Gnd = Pin 8




MC4018

	COUNT		OUT	PUT	
	COONT	Q3	Q2	Q1	Q0
	15	1	1	1	1
	14	1	1	1	0
	13	1	1	1 0 0	1
	12	1	1	0	0
	11	1	0	1	1
	10	1	0 0 0	1	0 1
	9	1	0	0	1
	8	1	0	0	0
	7	0	1	1	1
	6	0	1	1	0
	6 5	0	1	1 0 0	1
	4	0		0	0
	3	0	0	1	1
i	2	0 0 0 0 0 0	1 0 0 0		0 1 0 1
Į	1	0	0	1 0 0	1 0
ĺ	0	0	0	0	0


c

LOGIC DIAGRAMS

MC4316/4016



MC4018



MC4316/4016 MC4018

0 4	Gate	00	7_0
	Clock	Q1	9 0
0 11	D0 D1	Q2	15
0 14	D2	03	
-30	D3 PE	R	13
-10	MR	Bus	12


TEST CURRENT/VOLTAGE VALUES @ Test VIH VIHH VILT VIHT VCC VCCL VCCH OLT OLZ OLS OH IC -55°C 12.8 13.8 9.6 -1.6 0.4 2.4 5.0 4.5 5.5 5.5 0.8 +25°C 12.8 13.8 9.6 -1.6 -10 2.0 5.0 4.5 5.5 MC4316 2.4 +125°C 12.8 13.8 9.6 -1.6 -2.0 5.0 4.5 5.5 0.4 2.4 0.8 5.5 0°C 12.8 13.8 9.6 -1.6 -0.4 2.5 5.5 2.0 5.0 4.75 5.25 0.8 MC4016/4018 2.0 5.0 4.75 5.25 2.0 5.0 4.75 5.25 +25°C 12.8 13.8 9.6 -1.6 -10 +75°C 12.8 13.8 9.6 -1.6 -0.4 2.5 5.5 0.8

															+75°C	12.8	13.8	9.6	-1.6		0.4	2.5	5.5	0,8	2.0	5.0	4.75	5.25	i
	1	Pin				C4316						6/4018								TES	ST CURREN	IT/VOLTAG	E APPLIE	TO PINS L	ISTED BEL	OW:			
	١	Under		55°C		5°C		25°C		°c		5°C		5°C		<u>. </u>			?		VIL	VIH	VIHH	VILT	VIHT	vcc	VCCL	VCCH	
Characteristic	Symbol	Test	Mir	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	OL1	IOL2	1OL3	ЮН	¹IC	VIL.	*IH	VIHH	*ILI	THI	*CC	*CCT	VCCH	Gnd
Input Forward Current	IIL1	2	-	-1.6		-1.6	-	-1.6	~	-1.6	-	-1.6	-	-1.6	mAdc	-	_	-	-	-	2	10	-	-	-		-	16	3,8
	1	3	-	-3.2	-	-3.2 -1.6	Ξ.	-3.2 -1.6	_	-3.2 -1.6	_	-3.2 -1.6	-	-3.2 -1.6	1	-	-	_	-	_	3	4 3	_	-	_	-	-		8,12 8
	1	5	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6		-	-	_	-	-	5	10	_	-	-	-	-		3,8
	1	6 10	-	-3.2 -6.4	_	-3.2 -6.4	_	-3.2 -6.4	=	-3.2 -6.4	_	-3.2 -6.4	-	-3.2 -6.4		_			_	_	6 10	2,5,11,14	_	1 -	1 -	-	-		3,8
	1	11	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	1	- '	- 1	-	-	-	11	10	-	-	-	-	-	1	
	<u>-</u>	14	+=	-1.6	-	-1.6	-	-1.6	-	-1.6		-1.6 -1.4	<u> </u>	-1.6	mAdc	-	-		-	-	14	10			-	-	16	<u> </u>	3,8
	11L2	3	-	-2.8	-	-2.8	_	-2.8	_	-2.8	-	-2.8	_	-2.8	I I	_	_	_	_	_	3	4	_	-	_	-	ľ		8,12
	1	5	_	-1.4	-	-1.4	1 =	-1.4 -1.4	-	-1.4 -1.4	_	-1.4 -1.4	-	-1.4 -1.4		- 1	-	_	-	-	5	3 10	_	1 :	-	-			8 3,8
	1	6*	-	-2.8	-	-2.8	-	-2.8	_	-2.8	_	-2.8	-	-2.8		- 1	_	-	_	-	6	-	_	-	-	-		1	8
	1	10	-	-5.6 -1.4	- '	-5.6 -1.4	-	-5.6 -1.4	-	-5.6 -1.4	_	-5.6 -1.4	-	-5.6 -1.4		-	=	_	-	_	10	2,5,11,14	-	-	_			l	3,8
	1	14	-	-1.4	l	-1.4	-	-1.4	-	-1.4	-	-1.4	-	-1.4		-	-	-	-	-	14	10	_				1		
Leakage Current	ЧН	2	-	40	-	40	-	40	-	40	-	40	-	40	μAdc	-	-	-	+	-	-	2	-	-				16	8,10
	1	3	-	80 40	-	80 40	_	80 40	_	80 40	_	80 40	_	80 40		_	_	_	_	_	_	3 4	_			_			4,8 3,8
	ì	5	-	40	-	40	-	40	-	40	-	40	-	40		-	- 1	-	-	-	-	5	-	-	-	-			8,10
	1	10	_	80 160	_	80 160	-	80 160	-	80 160	_	80 160	_	80 160		_		_	-	_	_	10	_		-	1	-		2,5,8,11,
	1	11	-	40 40	-	40 40	-	40 40	-	40 40	-	40 40	-	40 40		- 1	-	_	-	-	_	11 14	_	-	-	-		↓	8,10
t	ТІНН	2	1.0		1.0	-	1.0	40	1.0		1.0	-	1.0		mAdc	-		- -				14	2	 - -		+-	-	16	8,10 8,10
	11111	3	l ï	-	Ιï	-	Ιï	-	lï	- 1	.1	-	l i		1	-	-	_	_ [-	-	3	-	-	-	-	Ιĭ	4,8
	l	5	11	1 =	Ш	_	Ш		H	Ξ.	П	_		_		- 1	-	-	-	-	_	-	4	-		1 -			3,8 8,10
	1	6	11	-		-		-	П	-	Ш		П	-		-	-	-	-	-	-	-	6	-	-	-	-		8
	1	10		1 -	Ш	-	П	_		-		-	Ш	_		-	-	_	_	_	-	_	10 11	-	-	-	-		2,5,8,11, 8,10
		14	1	-				-		_	7	-	V	-		-	-			-	_	-	14		-	-		_ T	8,10
Clamp Voltage	Vic	2**	<u> </u>		-	-1.5	-	-	-	-	_	-1.5	-	_	Vdc		-		-	2	_		_	-	-	-	16	-	8
Output Output Voltage	T	1		0.4	_	0.4	_	0.4		0.4	_	0.4		0.4	Vdc	Ι.				_	_	_	_	2,3,5,11,14	_	1	16	1	8
Output Voltage	VOL	1	-	0.4	-	0.4	-	0.4] [0.4	-	0.4	_	0.4	1 Vac	-	1	_	-	-	_	_	-	2,3,5,11,14	-	1		16	lů
	L	12	<u> </u>	0.5	ᆣ	0.5	-	0.5		0.5	-	0.5		0.5	1	<u> </u>		12	-	-				3	2,5,11,14		16	ـــــ	_ <u> </u>
Ct C: ' C	Voн	1	2.4	-	2.4		-20	-	2.5 -20	-65	2.5 -20	-65	2.5 -20	-65	Vdc mAdc	-	-		1		3	2,5,11,14		3	2,5,11,14		16	<u> </u>	1,8
Short-Circuit Current	los	13#	-20	-65 3 -3.8	-20 -1.8	-65 -3.8	-20	-65 -3.8	-1.8		-1.8	-3.8	-1.8	-3.8	mAdc	-	:	_	-	-	-	2,5,11,14			_	16 16	-	-	1,8 8,13
ower Requirements					Г																								
(Total Device) Power Supply Drain	lcc	16	l _	_	l _	65	_	_	_	-	_	65	_	-	mAdc	l _	_	_	-	_	-	_	_	-	_	16	-	-	8
Orter Supply Drain	1.00	L	1_		1				L							L												1	

^{**}Test all inputs in the same manner.


[#]Test applies only to the MC4316/4016 and MC4018.

SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 9950-ohm resistor and the scope termination impedance constitute a 2001 attenuator probe. Coax shall be CT-070-50 or equivalent.

 C_{T} = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitance.



SWITCHING TIME TEST PROCEDURES (T_A = 25°C) (Letters shown in test columns refer to waveforms.)

			4	INPUT		OUTPU	JT .			
TEST	SYMBOL	Clock Pin 6	Gate Pin 4	D0, D1, D2 Pins 5,11,14	D3,PE, MR Pins 2,3,10	Bus Pin 12	Q3 Pin 1	LIMITS Min Max		Unit
Toggle Frequency (Check before measuring propagation delay.)	ftog	τ	т.	Gnd	2.5 V	- 1	U	8.0	· -	мн
Propagation Delay Clock to Bus	^t PLH	>	>	Gnd	2.5 V	w	-	-	65	ns
Propagation Delay Gate to Q3	tрLН	Y	Υ	Gnd	2.5 V	_	z		35	ns
Propagation Delay Clock 1 to Q3 MC4316/4016 MC4018	[‡] PHL	V	٧	Gnd	2.5 V	-	×	-	45 78	ns ns

OPERATING CHARACTERISTICS

MC4316/4016, MC4018

Operation of both counters is essentially the same. The MC4316/4016 has a maximum modulus of ten while the MC4018 is capable of dividing by up to sixteen Minor differences in the programming procedure will be covered in the discussion of cascaded stages.

Suitable connections for operating a single stage are shown in Figure 1, as well as appropriate waveforms. The desired modulus is applied to the data inputs D0, D1. D2, and D3 in binary (MC4018) or binary coded decimal (MC4016) positive logic format. If a number greater than nine (BCD 1001) is applied to the MC4016, it treats the most significant bit position as a zero; if for example, binary fourteen (1110) were applied to an MC4016, the counter would divide by six. BCD eight is programmed in Figure 1. As $\overline{\text{PE}}$ is taken low the states on the parallel inputs are transferred to their respective outputs. Subsequent positive transitions of the input clock will decrement the counter until the all zero state is detected by the bus gate. The resulting positive transition of the bus line is internally inverted and fed back to the preset gating circuitry but does not yet preset the counter since the gateclock input is still high. As the clock returns to the low state the counter is set to the programmed state, taking the bus line low. The net result is one positive pulse on the bus line for every N clock pulses. The output pulse width is approximately equal to one clock pulse high time.


Operation will continue in this fashion until the data on the programmable inputs is changed. Since the preset circuitry is inhibited except when the counter is in the zero state, preset data may be changed while clocking is occurring. If it is necessary to enter a new number before the counter has reached zero this can be done by momentarily taking $\overline{\text{PE}}$ low. Countdown will continue from the new number on the next positive clock transition.

The counters can be made to divide by 10 (MC4016) or 16 (MC4018) by inhibiting the preset logic. This may be done by either holding the gate input high or by holding the bus line low.

The normal connections for cascading stages are indicated in Figure 2, with the appropriate waveforms. Note that the gate input of each stage is connected to the clock; all bus outputs are tied to one of the internal pullup resistors, R. The total modulus for cascaded MC4016s is determined from $N_T=N_0+10N_1+100N_2+\ldots$; N_T for MC4018s is given by $N_T=N_0+16N_1+256N_2+\ldots$ Stated another way, the BCD equivalent of each decimal digit is applied to respective MC4016 stages while the data inputs of the MC4018 stages are treated as part of one long binary number. The difference in programming is illustrated in Figure 2 where $N_T=245$ is coded for both counter types.

Cascaded operation can be further clarified by referring to the timing diagram of Figure 2. For the MC4016, counting begins with the first positive clock transition after the data has been set in. After the five clock pulses, the least-significant stage has been counted down to zero. The bus line does not go high at this time since the three bus terminals are wire-ORed and the other two stages are not in the zero state. Since no reset occurs, the next positive

FIGURE 1 - SINGLE-STAGE OPERATION




OPERATING CHARACTERISTICS: MC4316/4016, MC4018

clock edge advances the least significant stage to the nine (1001) state, causing the second stage to be decremented. The process continues in this manner with the least significant stage now dividing by ten. The second stage eventually counts down to zero and also reverts to di-

viding by ten. Each pulse out of the second stage decrements the third until it reaches zero. At this time the bus line goes high; it remains high until the clock goes low, causing all three stages to be reset to the programmed count again.

FIGURE 2 — CASCADED OPERATION



APPLICATIONS INFORMATION

A typical system application for programmable counters is illustrated in the frequency synthesizer shown in Figure 4. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output, f_{VCO} , of a voltage controlled oscillator to a reference frequency, f_{ref} . Circuit operation is such that $f_{VCO}=Nf_{ref}$, where N is the divider ratio of the feedback counter.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divide-by-M ECL circuit as shown in Figure 5. For this configuration, $f_{VCO} = NMf_{ref}$, where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where

FIGURE 4 — MTTL PHASE-LOCKED LOOP






FIGURE 5 --- MTTL-MECL PHASE-LOCKED LOOP



¹ See Motorola Application Note AN-535 and the MC4344/4044 Data Sheet for detailed explanation of overall circuit operation.



the upper limit is established by the required channel spacing. Since $f_{VCO}=Nf_{ref}$ in the non-prescaled case, if N is changed by one, the VCO output changes by f_{ref} , or the synthesizer channel spacing is just equal to f_{ref} . When the prescaler is used as in Figure 5, $f_{VCO}=NMf_{ref}$, and a change of one in N results in the VCO changing by Mf_{ref} , i.e., if f_{ref} is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set $f_{ref}=$ channel spacing/M but this leads to more stringent loop filter requirements.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 6.2 It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M + 1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M + 1), the modulus control

counter for division by N_{mc} , and the programmable counter for division by N_{pc} . The prescaler will divide by (M+1) until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle. For this configuration,


$$f_{out} = \frac{f_{in}}{MN_{pc} + N_{mc}}$$

In terms of the synthesizer application, $f_{VCO} = (MN_{pc} + N_{mc}) f_{ref}$ and channels can be selected every f_{ref} by letting N_{pc} and N_{mc} take on suitable integer values, including zero.

A simplified example of this technique is shown in Figure 7. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 when connected as shown in Figure 7. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain.

A specific example of this technique is shown in Figure 8. There the feedback divider circuitry required for generating frequencies between 144 MHz and 178 MHz with 30 kHz channel spacing is shown.²

FIGURE 7 — FREQUENCY DIVISION: $f_0 = f_{in}/MN_{pc} + N_{mc}$



2. This application is discussed in greater detail in the MC12014 Counter Control Logic data sheet.

6




Figure 9 shows a frequency synthesizer system for the aircraft band of 108 to 136 MHz with a channel spacing of 50 kHz. For a system of this type it is desirable to use direct-reading thumbwheel switches for channel selection. To implement this system with these constraints, it is necessary to calculate the required reference frequency (fref). Figure 9 requires a reference frequency of 10 kHz and N4 must be programmed to only 0 and 5.

For any phase-locked loop system it is desirable to maintain as high a reference frequency as possible while meeting the system requirements. The higher the reference frequency, the higher the number of sampling pulses received by the phase detector per unit time. This results in (1) easier filtering of the control voltage,

(2) faster lock-up time, and (3) less noise in the output spectrum. The higher reference frequency is also desirable because the reference frequency appears as sidebands on the output frequency and the farther the sidebands are away from the output the better the system. Another advantage of the higher reference frequency is the smaller divide ratio required in the programmable counter chain. This is advantageous when calculating realizable resistors for the filter.

Figure 10 shows the implementation of the aircraft band synthesizer with 25 kHz channel spacing (the 25 kHz spacing has been proposed to the FCC). Figure 10 shows the system using an MC4018 as the first counter, and has a reference frequency of 6.25 kHz to obtain the direct programming.

FIGURE 9 — 108 TO 136 MHz FREQUENCY SYNTHESIZER WITH 50 kHz CHANNEL SPACING





FIGURE 10 - 108 TO 136 MHz FREQUENCY SYNTHESIZER WITH 25 kHz CHANNEL SPACING



 $N = 1600N_1 + 160N_2 + 16N_3 + N_4$


MC4316 ● MC4016 ● MC4018

Figure 11 shows the FM band implemented with the MC4016 and has a 100 kHz reference frequency.

The MC4316/4016 covers phase-locked loop applica-

tions where the channel spacing is 1 x $10^{\rm h}$ Hz. The MC4018 is used when the most significant digit is between 9 and 15.

FIGURE 11 — 88 TO 108 MHz FREQUENCY SYNTHESIZER WITH 200 kHz CHANNEL SPACING





MC4324 MC4024

DUAL VOLTAGE-CONTROLLED MULTIVIBRATOR

The MC4324/4024 consists of two independent voltage-controlled miltivibrators with output buffers. Variation of the output frequency over a 3.5-to-1 range is guaranteed with an input dc control voltage of 1.0 to 5.0 voltage.

Operating frequency is specified at 25 MHz at 25°C. Operation to 15 MHz is possible over the specified temperature range. For higher frequency requirements, see the MC1648 (200 MHz) or the MC1658 (125 MHz) data sheet.

This device was designed specifically for use in phase-locked loops for digital frequency control. It can also be used in other applications requiring a voltage-controlled frequency, or as a stable fixed frequency oscillator (3.0 MHz to 15 MHz) by replacing the external control capacitor with a series mode crystal.


 $\begin{array}{ll} \textbf{Maximum Operating Frequency} &= \textbf{25 MHz Guaranteed} \\ @ \textbf{25°C} \end{array}$

Power Dissipation = 150 mW typ/pkg Output Loading Factor = 7

TYPICAL APPLICATIONS

FIGURE 1 — ASTABLE MULTIVIBRATOR

FIGURE 2 — CRYSTAL CONTROLLED MULTIVIBRATOR







FIGURE 3 — VOLTAGE-CONTROLLED MULTIVIBRATOR



 $V_{in} = 2.5 \text{ V to } 5.5 \text{ V}$ $f_{out} = 1.0 \text{ MHz min, } 5.0 \text{ MHz max}$

DUAL VOLTAGE-CONTROLLED MULTIVIBRATOR





L SUFFIX CERAMIC PACKAGE CASE 632 (TO-116)




P SUFFIX
PLASTIC PACKAGE
CASE 646
(MC4024 only)


PIN ASSIGNMENT







MC4324 • MC4024



NOTE: Frequency deviation values of either the signal generator or power supply should be determined prior to testing.

APPLICATIONS INFORMATION

Suggested Design Practices

Three power supply and three ground connections are provided in this circuit (each multivibrator has separate power supply and ground connections, and the output buffers have common power supply and ground pins). This provides isolation between VCM's and minimizes the effect of output buffer transients on the multivibrators in critical applications. The separation of power supply and ground lines also provides the capability of disabling one VCM by disconnecting its V_{CC} pin. However, all ground lines must always be connected to insure substrate grounding and proper isolation.

General design rules are:

- Ground pins 5, 7, and 9 for all applications, including those where only one VCM is used.
- Use capacitors with less than 50 nA leakage at plus and minus 3.0 volts. Capacitance values of 15 pF or greater are acceptable.
- When operated in the free running mode, the minimum voltage applied to the DC Control input should be 60% of V_{CC} for good stability. The maximum voltage at this input should be V_{CC} + 0.5 volt.
- 4. When used in a phase-locked loop, the filter design should have a minimum DC Control input voltage of 1.0 volt and a maximum voltage of V_{CC} + 0.5 volt. The maximum restriction may be waived if the output impedance of the driving device is such that it will not source more than 10 mA at a voltage of V_{CC} + 0.5 volt.
- The power supply for this device should be bypassed with a good quality RF-type capacitor of 500 to 1000 pF. Bypass capacitor lead lengths should be kept as short as possible. For best results, power

supply voltage should be maintained as close to $+5.0 \, \text{V}$ as possible. Under no conditions should the design require operation with a power supply voltage outside the range of 5.0 volts \pm 10%.

External Control Capacitor (C_X) Determination (See Table 1)

The operating frequency range of this multivibrator is controlled by the value of an external capacitor that is connected between X1 and X2. A tuning ratio of 3.5-to-1 and a maximum frequency of 25 MHz are guaranteed under ideal conditions (VCC = 5.0 volts. $T_{\rm A} = 25^{\circ}{\rm C}$). Under actual operating conditions, variations in supply voltage, ambient temperature, and internal component tolerances limit the tuning ratio (see Figures 7 thru 12). An improvement in tuning ratio can be achieved by providing a variable tuning capacitor to facilitate initial alignment of the circuit.

Figures 5 through 9 show typical and suggested design limit information for important VCM characteristics. The suggested design limits are based on operation over the specified temperature range with a supply voltage of 5.0 volts ± 5% unless otherwise noted. They include a safety factor of three times the estimated standard deviation.

Figures 5 and 6 provide data for any external control capacitor value greater than 100 pF. With smaller capacitor values, the curves are effectively moved downward. For example, a typical curve of frequency versus control voltage would be very nearly identical to the lower suggested design limit of Figure 5 if a 15 pF capacitor is used. To use Figure 5 divide on the ordinate by the capacitor

MC4324 ● MC4024

TABLE 1 — EXTERNAL CONTROL CAPACITOR VALUE DETERMINATION

CONFIGURATION					VALUES OF K							
CONFIGURATION	TA	Vcc	K1	K2	КЗ	K4	K5					
$\begin{array}{c c} C_X \\ \hline X1 & X2 \end{array}$ With $C_X = \frac{K1}{f_{DM}} - 5$,		5.0 V	385	150	600	110	1.0					
$V_{in} \circ \begin{array}{ c c c } \hline C_X^i & With C_X = \frac{K1}{f_{OH}} - 5, \\ \hline V_{in} \circ & f_{out} & \frac{K2}{f_{OL}} \\ \hline \end{array}$	25℃ ±3℃	5.0 V ±5%	325	175	680	125	1.14					
[cxv]		5.0 V ± 10%	290	190	750	140	1.25					
$ \begin{vmatrix} CXF \\ X1 X2 \end{vmatrix} $ $ C_{X} = C_{XV} + C_{XF} $		5.0 V	335	165	660	120	1.10					
Vin o	0°C to 75°C	5.0 V ±5%	280	190	750	140	1.25					
Choose C _{XF} and C _{XV} such that C _X can be adjusted to:		5.0 V ± 10%	250	200	840	150	1.40					
$\frac{K1}{fOH} - 5 \leqslant C\chi \leqslant \frac{K3}{fOH} - 5$		5.0 V	300	175	690	125	1.15					
With $V_{\rm in} = V_{\rm CC} = 5.0$ V, adjust $C_{\rm X}$ to obtain: $f_{\rm out} = {\rm K5~(f_{OH})}$ Then:	−55°C to 125°C	5.0 V ±5%	260	200	780	145	1.30					
$f_{OL} \le \frac{K4}{K1} f_{OH}$		5.0 V ± 10%	230	210	860	155	1.45					

Definitions: f_{OH} = Output frequency with V_{in} = V_{CC} f_{OL} = Output frequency with V_{in} = 2.5 V

(Frequencies in MHz, Cx in pF)

value in picofarads to obtain output frequency in megahertz. In Figure 6 the ordinate axis is multiplied by the capacitor value in picofarads to obtain the gain constant $(K\gamma)$ in radians/second/volt.

Frequency Stability

When the MC4324/4024 is used as a fixed-frequency oscillator ($V_{\rm in}$ constant), the output frequency wll vary slightly because of internal noise. This variation is indicated by Figure 10 for the circuit of Figure 11. These variations are relatively independent (< 10%) of changes in temperature and supply voltage.

10-to-1 Frequency Synthesizer


A frequency synthesizer covering a 10-to-1 range is shown in Figure 14. Three packages are required to complete the loop: The MC4344/4044 phase-frequency detector, the MC4324/4024 dual voltage-controlled multivibrator, and the MC4318/4018 programmable counter.

Two VCM's (one package) are used to obtain the required frequency range. Each VCM is capable of operating over a 3-to-1 range, thus VCM1 is used for the lower portion of the times ten range and VCM2 covers the upper end. The proper divide ratio is set into the programmable counter and the VCM for that frequency is selected by control gates. The other VCM is left to be free running since its output is gated out of the feedback path.

Normally with a single VCM the loop gain would vary over a 10-to-1 range due to the range of the counter ratios. This affects the bandwidth, lockup time, and damping ratio severely. Utilizing two VCM's reduces this change in loop gain rom 10-to-1 to 3-to-1 as a result of the different sensitivities of the two VCM's due to the different frequency ranges. This change of VCM sensitivity (3-to-1) is of such a direction of compensate for loop gain variations due to the programmable counter.

The overall concept of multi-VCM operation can be expanded for ranges greater than 10-to-1. Four VCM's (two packages) could be used to cover a 100-to-1 range.

FIGURE 12 — 10-TO-1 FREQUENCY SYNTHESIZER



		Inp	out			VCM1	VCM2	fout
÷N	D3	D2	D1	D0	Α	kHz	kHz	kHz
1	0	0	0	1	1	1	Х	1
2	0	0	1	0	1	2	x	2
3	0	0	1	1	1	3	X	3
4	0	1	0	0	0	X	4	4
5	0	1	0	1	0	X	5	5
6	0	1	1	0	0	×	6	6
7	0	1	1	1	0	×	7	7
8	1	0	0	0	0	Х	8	8
9	1	0	0	1	0	Х	9	9
10	11	0	1	0	0	Х	10	10



MC4344 MC4044

PHASE-FREQUENCY DETECTOR

The MC4344/4044 consists of two digital phase detectors, a charge pump, and an amplifier. In combination with a voltage controlled multivibrator (such as the MC4324/4024 or MC1648), it is useful in a broad range of phase-locked loop applications. The circuit accepts TTL waveforms at the R and V inputs and generates an error voltage that is proportional to the frequency and/or phase difference of the input signals. Phase detector #1 is intended for use in systems requiring zero frequency and phase difference at lock. Phase detector #2 is used if quadrature lock is desired. Phase detector #2 can also be used to indicate that the main loop, utilizing phase detector #1, is out of lock.

Operating Frequency = 8 MHz typ
Input Loading Factor: R, V = 3
Output Loading Factor (Pin 8) = 10
Total Power Dissipation = 85 mW typ/pkg
Propagation Delay Time = 9.0 ns typ
(thru phase detector)


PHASE-FREQUENCY DETECTOR





L SUFFIX
CERAMIC PACKAGE
CASE 632
(TO-116)

P SUFFIX
PLASTIC PACKAGE
CASE 646
MC4044 only










ELECTRICAL CHARACTERISTICS



INPUT	INF	PUT	OUTPUT									
STATE	R	V	U1	D1	U2	D2						
1	0	0	×	х	1	1						
2 3	1	0 0 1 0	×××	×	0	1 0 1						
3	1	1	×	×	0	0						
4	1	0	×	×	0	1						
5	0	0	×	х	1	1						
6	1	0	×	x	0	1						
7	0	0 0		1	1 0	1						
8	1	0	0	1	0	1						
9	0 0	Ü	Ü	1	1	1						
10	0	1	0	1	1	1						
11	0	0	1	1	1	1						
12	0	1	1	1	1	1						
13	0	0	1	0	1	1						
14		1	1	0	1	1						
15	0	0	1	0	1	1						
16	1	1 0 0	1	0	0	1						
17	0	0	1	1	1	1						

TRUTH TABLE

This is not strictly a functional truth table; i.e., it does not show all possible modes of operation. It is useful for dc testing.

- 1. X indicates output state unknown.
- U1 and D1 outputs are sequential;
 i.e., they must be sequenced in order shown.
- 3. U2 and D2 outputs are combinational; i.e., they need only inputs shown to obtain outputs.

TEST CURRENT/VOLTAGE VALUES

																┢		mA		-		T	-			V	olts				1
															Test perature	101	юнт	I _{OH2}	lin	11C	1 _A	VIL	Vet	VIHH	VILT	VILLY	Vout	Vcc	VCCL	VCCH	1
														- (-55°C	20		-1.0	-	-	0.002	0.4	2.4	- 1111	1.1	2.0		5.0	4.5	5.5	1
													MC43	!	+25°C		-1.6	-1.0	1.0	-10			2.4	5.5	1.1	1.8		5.0	4.5	5.5	1
															+125°C		-1.6	-1.0	-	- 10	0.002		2.4	5.5	0.9	1.8		5.0	4.5	5.5	1
														ì	0°C		-1.6	-1.0	-	1	0.002		2.5	-	1.1	2.0		5.0	4.75	5.25	f
													MC40-	!	+25°C	20		-1.0	1.0		0.002		2.5	5.5	1.1	1.8		5.0	4.75	5.25	1
														- 1	+75°C	20		-1.0	1.0	-10	0.002		2.5	0.0	0.9	1.8		5.0	4.75	5.25	1
	T	т	1	MC	:4344	Test Li	mits		т	MC	4044	Test L	imite		.,,, 0	1	1-1.0		1-	-		_	_		-	-				10.20	1
		Pin	-	55°C		5°C		25°C	٠,	°c		5°C		5°C	Τ-	L		TEST	CUF	REN	IT/VO	LTAC	SE AF	PLIED	TO PI	NS LI	STED	BELOV	N:		
Characteristic	Symbol	Under	Min		Min	Max	Min	Max	Min	Max	Min		Min		Unit	i	юнт	IOH2	lin	lic.	I _A	v	v	VIHH	V	V	Vout	vcc	VCCL	VCCH	G
nput	+	+	+		+			111111	+		1	11100	+	IIIOA	Onit	100	- On I	·Onz	1111	110	-	· IL	TIM	TIMM	TILL	-1111	- out	-00		-ccn	٠,
Forward Current	146	1	1 -	-4.8	-	-4.8	-	-4.8	-	-4.8	-	-4.8	-	-4.8	mAdc	l -		- 1	-	-	-	1	-	-	-		-	-	-	14	
		3	1 :	-48		-4.8	-	-4.8	~	-4.8	-	-4.8		-4.8		- 1	-	-	-	-	-	3	-	-	-		-	-	-		1
	-	11	-	-1.6	-	-1.6		-1.6	<u> </u>	- 1.6	+-	-1.6	-	-1.6		<u> </u>	-		-	<u> </u>	-	11		-	-	-	 - -	-	<u> </u>	1	-
Leakage Current	чн	3	-	120	-	120	-	120	l -	120	-	120		120		~	-	-	-	=	-	1: 1	1	-	-	-		-	-	14	
	i	4	-	5.0	1 -	5.0	-	5.0	_	5.0	1 -	5.0	1 .	5.0		1 ~	1 = .	-	-	1 -	_	1- 1	3	1 =	-	1 -	1 :		1 ~	14	١,
		11	-	40	-	40	~	40	-	40	-	40	-	40	1 *	l -	-	-	-	-	-	-	11	_	-				_	14	
	Чнн	1	-	-	-	1.0	-	-	-	-	-	1.0		-	mAdc	-	-	-	-	-		-	-	- 1	-	-	-			14	
	1	3	-	-	-	1	-	-	-	-	-	1	-	-	1 1	-	-	-	-	i	-	- 1	-	3	-	-	-	1		L	1
	1	11	-	1 -	1 -		1 -	-	1-	-	1 -	+	1-	1	1	1-	1-	-	-	<u> </u> -	~	<u> -</u> _	**	11	-	-	ــــ	<u> </u>		1	1_
Clamp Voltage	VIC	1 3	-	-	-	-15 -15	-	-	-	-	-	-15		-	Vde	-		-	-	1	-	-		-	-	-		-	14		
	+	+ 3	+-	+-	+-	-15	+-	+	⊢	 -	+-	-1.5	+-	+-	Vdc	1-	+-	-	1-	3	<u> </u>	-		-	+-	- -	+	-	14	-	-
utput (Note 1) Output Voltage	VOH	6	2.4	l .	2.4		2.4		2.5		2.5	1	2.5	l .	Vdc	1	6	١						_	1,3		١.		14	1	
o o .pot . o . tage	I JOH	12	2.4	-	2.4	-	2.4	_	2.5	1 -	2.5	1 -	2.5	1 -	Vdc	-	12		1 -	Ξ.	_	-	_	_	1.3	-	1:	1 :	14	1 -	
		-	-	-	-	-	-	T -	-	-	-		-	1 -	1 -	1-	1 -	_	1-	Ι-	_	-		-	3	1	-		14		1
	VOL	6	T -	0.4	1 -	0.4	-	0.4		0.4	†-	0.4	T-	0.4	Vdc	6	-	_	-	-	_	_			1 -	1,3	T	١.	14	-	-
	VOH	12	2.4	-	24	-	2.4		2.5	-	2.5	-	2.5	-	Vdc	-	12	_	-	_	_	- 1	-] [-	1,3	1 .		14	1	1
	***	-	-	-	-	-	-	-	-	-	-	t -	T-	+-	Vdc	-	-	-	-	-	-	-			3	1	+		14	1	t
		-	-	1 -	-	-	-	-	-		-	-	-	1 -	Vdc	l –	-	-	[- I	- 1	-	- 1	-	-	1,3	-			14		1
	VOH	6	2.4	-	2.4	-	2.4	-	2.5	-	2.5	1-	25	-	Vdc	-	6	-		-	-	-	- m	-	3	1	-		14	1	1
	VOL	12	-	0.4	~	0,4	-	0.4	-	0.4	-	0.4	-	0.4	Vdc	12	-	_	-		-	-	-		3	1			14	1. 1	
		-	-	-	-	~	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	1,3	-	- 1	ł	14		i
	_	<u> </u>	-		- "	-	-	-		<u> </u> -	ᆣ	1-	1-	-	1-	1-			-	~	-	-	_	-	3	1	<u> </u>		14		ļ
	VOH	13	24	0.4	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc Vdc	13	2	-	-	-	-	-		-	1,3	-	- 1		14		
	VOH	2	24	0.4	2.4	0.4	2 4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc	13	2		-	-	-	-		-	1,3	3	-	<u> </u>	14	-	-
	VOL	13	24	0.4	2.4	0.4	- 4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc	13	2	1 : 1	15	-	-	- 1	- 1	_	1 ;	3	1 1		14		
	VOH	2	2.4	-	2.4	-	2.4	-	2.5	-	2.5	1-	2.5		Vdc	-	2		-	-	_	_		-	1.3			-	14		
	0	13	2.4	-	24	-	2.4	-	2.5		2.5	-	2.5	-	Vdc	-	13	- 1	- 1	-	-	l- I	-	-	1,3	-	_ 1		14	-	1
	Voн	2	2.4	-	2.4	-	2.4	-	2.5	-	2.5	-	2.5	-	Vdc		2		- 1		-	-	-	-	,	3		-	14		
		13	2.4	-	2.4	-	2.4	-	2.5		2.5	-	2.5	-	Vdc	<u> </u>	13	-	-	-	-	-	- 1		1	3	- 1		14		
	VOL	2	-	0.4	-	0.4	~	0.4	-	0.4	-	0.4	-	0.4	Vdc	2	- 1		-	-	-	- 1	- {	-	1,3	-	- 1		14		1
	VOH	13	24		2.4		2.4	-	2.5	-	2.5	1-	2.5	-	Vdc	Ŀ	13		-		-	-	-	-	1,3	-	-	-	14		_
	VOL	13	2.4	0.4	2.4	04	2.4	0.4	2.6	0.4	2.5	0.4	1 25	0.4	Vdc	2	-	-	-	- 1	-]	-	-]	-	1	3	- 1		14	•	
	VOH		2.4	-	2.4	-	2.4	-	2.5		2.5	-	2.5	-	Vdc	+=-	13		-	-		-		-	1	3	1		_		-
	VOL	13	2.4	0.4	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc Vdc	2	13	_	-	- 1	-	l: l	-1	~	1,3	1.	1 : 1	!	14		
	VOL	2	+	0.4	2.4	0.4	1.4	0.4	2.0	0.4	2.0	0.4	2.0	0.4	Vdc	2	13		-	-	-	- 1		-	3	1	١÷١	_	14	\vdash	
	VOH	13	24	1 -	2.4	-	2.4	- 1	2.5	-	2.5	0.4	2.5	0.4	Vdc	-	13	- 1	- 1	=	-	-	- 1	_	3	1	'		14	1 . !	1 3
	VOH	2	2.4	-	2.4		2.4	-	2.5	-	2.5	_	25		Vdc	-	2	-	-	- 1		_		-	1,3	-	-		14		1
	1	13	2.4	l	2.4	i .	2.4	l	2.5		2.5		2.5		Vdc	l	13	-	-	-	-	- 1	~	-	1,3	-			14	1	
Short-Circuit Current	los	• 2	-20	*-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	mAdc	-		-						-	-	-		14			2,3
(Note 1)	1	6			1		1			1	1	1			11	l -	-	-	-	- 1	~	-	-		-	-			1	1	1,3,
		·12	♦				1		۱ ا							-		- 1		~ [- 1	I .	- 1	-		11		· 🛊		1. 1	1,3,7
Leakage Current	lour	• 2	-	250	-	250		250	+-	250	+-	250	<u> </u>	250	μAdc	ا	-		-		-	-	-		-		H	2,14		Ė-	1,3,
(Note 1)	OLK	6	1	1 250	-	200	-	250	-	250	-	250	1 .	250	l l	-	1 .	- 1	- 1	- 1	- 1	_	- 1	1	1	-	(- 1	6,14		i !	1.3
	1	12	1	1	-	1	-	1	-	1	-	1	-	1 1	1.1		-	-	-	- 1	-		-		-	-	-	12,14		1	1.3
		•13	-	1	-		<u> </u>		-	1	-	7	-	1	1 7	-	-		-			-			-		اـنــا	13,14		لــتــا	1,3
Diode Voltage	VF	5	-	-	0.5		-	-	-	-	0.5	ı	-		Vdc	-	~	-	5	-	-	-	-	- 1	- 1		-				4.
	١		٠	├	١	-				-		-	.	-	-	⊢	-		_		-	\vdash	-				\vdash		لببا	-	-
Dutput Voltage	VEH	10	15	<u> </u>	15	-	1.5	-	1.5	-	1.5	-	1.5	-	Vdc	<u> -</u>	-	10	-	-		-			11	-	لن⊦		14	لـنــا	- 2
Output Current	10	8	0.2		0.8	~	1.0	-	0.5	-	0.8	ļ-	1.0		mAdc	-	-	-	-	-	9	-	-		اشا		لبتا	·	لنتا	8	_ 7
Leakage Current	OLK	8	-	120	-	120	-	120	-	120		120	-	120		-	-	-	-	-	-	-	-	-	-	-	1 : 1		-	8	7,
	<u> </u>	10	ļ-	5.0	-	5.0	-	5.0		5.0	+-	5.0	<u> </u>	5.0	μAdc	F-				-	-	-	11		-	-	10		⊢∸⊢	14	⊢
wer Requirements (Total Device)	1	1	1	1		1	1		1		1]	1	1	1	1					- 1			1					()	1	í
Power Supply Drain	l cc	14	-	40	-	40	-	40	- 1	40	-	40	-	40	mAdc	l-	- 1	- 1	-1	-	- 1	- 1	-	~	- 1	- 1	1 - 1	14	(1 1	7

APPLICATION

Operation of the MC4344/4044 is best explained by initially considering each section separately. If phase detector #1 is used, loop lockup occurs when both outputs U1 and D1 remain high. This occurs only when all the negative transitions on R, the reference input, and V, the variable or feedback input, coincide. The circuit responds only to transitions, hence phase error is independent of input waveform duty cycle or amplitude variation. Phase detector #1 consists of sequential logic circuitry, therefore operation prior to lockup is determined by initial conditions.

When operation is initiated, by either applying power to the circuit or active input signals to R and V, the circuitry can be in one of several states. Given any particular starting conditions, the flow table of Figure 1 can be used to determine subsequent operation. The flow table indicates the status of U1 and D1 as the R and V inputs are varied. The numbers in the table which are in parentheses are arbitrarily assigned labels that correspond to stable states that can result for each input combination. The numbers without parentheses refer to unstable conditions. Input changes are traced by horizontal movement in the table; after each input change, circuit operation will settle in the numbered state indicated by moving horizontally to the appropriate R-V column. If the number at that location is not in parentheses, move vertically to the number of the same value that is in parentheses. For a given input pair, any one of three stable states can exist. As an example, if R = 1 and V = 0, the circuit will be in one of the stable states (4), (8), or (12),


FIGURE 1 — PHASE DETECTOR #1 FLOW TABLE



R-V	R-V	R-V	U1	D1		
0-0	0-1	1-1	1-0	U	וט	
(1)	2	3	(4)	0	1	
5	(2)	(3)	8	0	1	
(5)	6	7	8 12	1	1	
9	(6)	7	12	1	1	
5 5	2	(7)	12	1	1	
5	2	7	(8)	1	1	
(9)	(10)	11	12	1	0	
5	6	(11)	(12)	1	0	

Use of the table in determining circuit operation is illustrated in Figure 2. In the timing diagram, the input to R is the reference frequency; the input to V is the same frequency but lags in phase. Stable state (4) is arbitrarily assumed as the initial condition. From the timing diagram and flow table, when the circuit is in stable state (4), outputs U1 and D1 are "0" an "1" respectively. The next input state is R-V = 1-1; moving horizontally from stable state (4) under R-V = 1-0 to the R-V = 1-1 column, state 3 is indicated. However, this is an unstable condition and the circuit will assume the state indicated by moving vertically in the R-V = 1-1 column to stable state (3). In this

FIGURE 2 — PHASE DETECTOR #1 TIMING DIAGRAM



6

MC4344 • MC4044

instance, outputs U1 and D1 remain unchanged. The input states next become R-V = 0-1; moving horizontally to the R-V = 0-1 column, stable state (2) is indicated. At this point there is still no change in U1 or D1. The next input change shifts operation to the R-V = 0-0 column where unstable state 5 is indicated. Moving vertically to stable state (5), the outputs now change state to U1-D1 = 1-1. The next input change, R-V = 1-0, drives the circuitry to stable state (8), with no change in U1 or D1. The next input, R-V = 1-1, leads to stable state (7) with no change in the outputs. The next two input state changes cause U1 to go low between the negative transitions of R and V. As the inputs continue to change, the circuitry moves repeatedly through stable states (2), (5), (8), (7), (2), etc., as shown, and a periodic waveform is obtained on the U1 terminal while D1 remains high.

A similar result is obtained if V is leading with respect to R, except that the periodic waveform now appears on D1 as shown in rows e-h of the timing diagram of Figure 2. In each case, the average value of the resulting waveform is proportional to the phase difference between the two inputs. In a closed loop application, the error signal for controlling the VCO is derived by translating and filtering these waveforms.

The results obtained when R and V are separated by a fixed frequency difference are indicated in rows i–I of the timing system. For this case, the U1 output goes low when R goes low and stays in that state until a negative transition on V occurs. The resulting waveform is similar


to the fixed phase difference case, but now the duty cycle of the U1 waveform varies at a rate proportional to the difference frequency of the two inputs, R and V. It is this characteristic that permits the MC4344/4044 to be used as a frequency discriminator; if the signal on R has been frequency modulated and if the loop bandwidth is selected to pass the deviation frequency but reject R and V, the resulting error voltage applied to the VCO will be the recovered modulation signal.

Phase detector #2 consists only of combinatorial logic, therefore its characteristics can be determined from the simple truth table of Figure 3. Since circuit operation requires that both inputs to the charge pump either be high or have the same duty cycle when lock occurs, using this phase detector leads to a quadrature relationship between R and V. This is illustrated in rows a–d of the timing diagram of Figure 3. Note that any deviation from a fifty percent duty cycle on the inputs would appear as phase error.

Waveforms showing the operation of phase detector #2 when phase detector #1 is being used in a closed loop are indicated in rows e-j. When the main loop is locked, U2 remains high. If the loop drifts out of lock in either direction a negative pulse whose width is proportional to the amount of drift appears on U2. This can be used to generate a simple loss-of-lock indicator.

Operation of the charge pump is best explained by considering it in conjunction with the Darlington amplifier included in the package (see Figure 4). There will be


FIGURE 3 — PHASE DETECTOR #2 OPERATION



MC4344 • MC4044

a pulsed waveform on either PD or PU, depending on the phase-frequency relationship of R and V. The charge pump serves to invert one of the input waveforms (D1) and translates the voltage levels before they are applied to the loop filter. When PD is low and PU is high, Q1 will be conducting in the normal direction and Q2 will be off. Current will be flowing through Q3 and CR2; the base of Q3 will be two VRF drops above ground or approximately 1.5 volts. Since both of the resistors connected to the base of Q3 are equal, the emitter of Q4 (base of Q5) will be approximately 3.0 volts. For this condition, the emitter of Q5 (DF) will be on VBF below this voltage, or about 2.25 volts. The PU input to the charge pump is high (> 2.4 volts) and CR1 will be reverse biased. Therefore Q5 will be supplying current to Q6. This will tend to lower the voltage at the collector of Q7, resulting in an error signal that lowers the VCO frequency as required by a "pump down" signal.

FIGURE 4 — CHARGE PUMP OPERATION




When PU is low and PD is high, CR1 is forward biased and UF will be approximately one V_{BE} above ground (neglecting the $V_{CE(sat)}$) of the driving gate). With PD high, Q1 conducts in the reverse direction, supplying base current for Q2. While Q2 is conducting, Q4 is prevented from supplying base drive to Q5; with Q5 cut off and UF low there is no base current for Q6 and the voltage at the collector of Q7 moves up, resulting in an increase in the VCO operating frequency as required by a "pump up" signal.

If both inputs to the charge pump are high (zero phase difference), both CR1 and the base-emitter junction of Q5 are reverse biased and there is no tendency for the error voltage to change. The output of the charge pump varies between one VBE and three VBE as the phase difference of R and V varies from minus 2π to plus 2π . If this signal is filtered to remove the high-frequency components, the phase detector transfer function, K_{ϕ} , of approximately 0.12 volt/radian is obtained (see Figure 5).


The specified gain constant of 0.12 volt/radian may not be obtained if the amplifier/filter combination is improperly designed. As indicated previously, the charge pump delivers pump commands of about 2.25 volts on the postive swings and 0.75 volt on the negative swings for a mean no-pump value of 1.5 volts. If the filter amplifier is biased to threshold "on" at 1.5 volts, then the pump up

and down voltages have equal effects. The pump signals are established by VBEs of transistors with milliamperes of current flowing. On the other hand, the transistors included for use as a filter amplifier will have very small currents flowing and will have correspondingly lower VRFs - on the order of 0.6 volt each for a threshold of 1.2 volts. Any displacement of the threshold from 1.5 volts causes an increase in gain in one direction and a reduction in the other. The transistor configuration provided is hence not optimum but does allow for the use of an additional transistor to improve filter response. This addition also results in a non-symmetrical response since the threshold is now approximately 1.8 volts. The effective positive swing is limited to 0.45 volt while the negative swing below threshold can be greater than 1.0 volt. This means that the loop gain when changing from a high frequency to a lower frequency is less than when changing in the opposite direction. For type two loops this tends to increase overshoot when going from low to high and increases damping in the other direction. These problems and the selection of external filter components are intimately related to system requirements and are discussed in detail in the filter design section.

FIGURE 5 - PHASE DETECTOR TEST



Shown for positive phase angle. Reverse



6


PHASE-LOCKED LOOP COMPONENTS General

A basic phase-locked loop, when operating properly, will acquire ("lock on") an input signal, track it in frequency, and exhibit a fixed phase relationship relative to the input. In this basic loop, the output frequency will be identical to the input frequency (Figure 6). A fundamental loop consists of a phase detector, amplifier/filter, and voltage-controlled oscillator (Figure 7). It appears and acts like a unity gain feedback loop. The controlled variable is phase; any error between fin and fout is amplified and applied to the VCO in a corrective direction.

FIGURE 6 — BASIC PHASE-LOCKED LOOP FREQUENCY RELATIONSHIP



FIGURE 7 — FUNDAMENTAL PHASE-LOCKED LOOP



Simple phase detectors in digital phase-locked loops usually put out a series of pulses. The average value of these pulses is the "gain constant," $K_{\dot{\Phi}}$, of the phase detector — the volts out for a given phase difference, expressed as volts/radian.

The VCO is designed so that its output frequency range is equal to or greater than the required output frequency range of the system. The ratio of change in output frequency to input control voltage is called "gain constant," K_O. If the slope of f_{Out} to V_{in} is not linear (i.e., changes greater than 25%) over the expected frequency range, the curve should be piece-wise approximated and the appropriate constant applied for "best" and "worst" case analysis of loop performance.

System dynamics when in lock are determined by the amplifier/filter block. Its gain determines how much phase error exists between fin and fout, and filter characteristics shape the capture range and transient performance. This will be discussed in detail later.

Loop Filter

Fundamental loop characteristics such as capture range, loop bandwidth, capture time, and transient response are controlled primarily by the loop filter. The loop behavior is described by gains in each component block of Figure 8. The output to input ratio reflects a second order low pass filter in frequency response with a static gain of N:


$$\frac{\theta_{O}(s)}{\theta_{\tilde{I}}(s)} = \frac{K_{\phi}K_{F}K_{V}}{s + \frac{K_{\phi}K_{F}K_{V}}{N}}$$
(1)

where: $K_F = \frac{1 + T_1 s}{T_2 s}$ (2)

 $T_1 = R_2C$ and $T_2 = R_1C$ of Figure 4. Therefore,

$$\frac{\theta_{O}(s)}{\theta_{I}(s)} = \frac{N(1 + T_{1}s)}{\frac{s^{2}NT_{2}}{K_{A}K_{V}} + T_{1}s + 1}$$
(3)

FIGURE 8 - GAIN CONSTANTS



 K_{ϕ} = Phase Detector Gain (volts/radian)

KF = Amplifier/Filter Gain

K_V = VCO Gain (radians/second/volt)

N = Integer Divisor

Both ω_n (loop bandwidth or natural frequency) and ζ (damping factor) are particularly important in the transient response to a step input of phase or frequency (Figure 9), and are defined as:

$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{V}}{NT_{2}}} \tag{4}$$

$$\zeta = \sqrt{\frac{K_{\phi}K_{V}}{NT_{2}}} \left(\frac{T_{1}}{2}\right)$$
 (5)

Using these terms in Equation 3,

$$\frac{\theta_{\mathbf{O}}(\mathbf{s})}{\theta_{\mathbf{i}}(\mathbf{s})} = \frac{\mathbf{N}(1 + \mathsf{T}_{\mathbf{1}}\mathbf{s})}{\frac{\mathbf{s}^2}{\omega_{\mathbf{p}}^2} + \frac{2\zeta\mathbf{s}}{\omega_{\mathbf{p}}} + 1} \tag{6}$$

In a well defined system controlling factors such as ω_n and ζ may be chosen either from a transient basis (time domain response) or steady state frequency plot (roll-off point and peaking versus frequency). Once these two design goals are defined, synthesis of the filter is relatively straight-forward.


Constants K_{ϕ} , K_{V} , and N are usually fixed due to other design constraints, leaving T_{1} and T_{2} as variables to set ω_{n} and ζ . Since only T_{2} appears in Equation 4, it is the easiest to solve for initially.

$$T_2 = \frac{K_{\phi}K_{V}}{N\omega_{n}^2} \tag{7}$$

From Equation 5, we find

$$T_1 = \frac{2\zeta}{\omega_p} \tag{8}$$

FIGURE 9 — TYPE 2 SECOND ORDER STEP RESPONSE



Using relationships 7 and 8, actual resistor values may be computed:

$$R_1 = \frac{K\phi K_V}{N\omega_n^2 C}$$
 (9)

$$R_2 = \frac{2\zeta}{\omega_n C} \tag{10}$$

Although fundamentally the range of R_1 and R_2 may be from several hundred to several thousand ohms, sideband considerations usually force the value of R_1 to be set first, and then R_2 and C computed.

$$C = \frac{K_{\phi}K_{V}}{N\omega_{n}^{2}R_{1}} \tag{11}$$


Calculation of passive components R_2 and C (in synthesizers) is complicated by incomplete information on N, which is variable, and the limits of ω_n and ζ during that variance. Equally important are changes in Ky over the output frequency range. Minimum and maximum values of ω_n and ζ can be computed from Equations 4 and 5 when the appropriate worst case numbers are known for all the factors.

Amplifier/filter gain usually determines how much phase error exists between fin and fout, and the filter characteristic shapes capture range and transient performance. A relatively simple, low gain amplifier may usually be used in the loop since many designs are not constrained so much by phase error as by the need to make fin equal fout. Unnecessarily high gains can cause

problems in linear loops when the system is out of lock if the amplifier output swing is not adequately restricted since integrating operational amplifier circuits will latch up in time and effectively open the loop.

The internal amplifier included in the MC4344/4044 may be used effectively if its limits are observed. The circuit configuration shown in Figure 10 illustrates the placement of R₁, R₂, C, and load resistor R_L (1 kΩ). Due to the non-infinite gain of this stage (A $\gamma \approx 30$) and other non-ideal characteristics, some restraint must be placed on passive component selection. Foremost is a lower limit on the value of R₂ and an upper limit on R₁. Placed in order of priority, the recommendations are as follows: (a) R2 > 50 Ω, (b) R1/R2 \approx 10, (c) 1 kΩ < R1 < 5 kΩ.

FIGURE 10 — USING MC4344/4044 LOOP AMPLIFIER




Limit (c) is the most flexible and may be violated with either higher sidebands and phase error $(R_1 > 5 \ k\Omega)$ or lower phase detector gain $(R_1 < 1 \ k\Omega)$. If limit (b) is exceeded, loop bandwidth will be less than computed and may not have any similarity to the prediction. For an accurate reproduction of calculated loop characteristics one should go to an operational amplifier which has sufficient gain to make limit (b) readily satisfied. Limit (a) is very important because T_1 in Equation 5 is in reality composed of three elements:

$$T_1 = C\left(R_2 - \frac{1}{g_m}\right) \tag{12}$$

where $g_{\mathbf{m}} = \text{transconductance of the common emitter amplifier.}$

Normally g_m is large and T_1 nearly equals R_2C , but resistance values below $50~\Omega$ can force the phase-compensating "zero" to infinity or worse (into the right half plane) and give an unstable system. The problem can be circumvented to a large degree by buffering the feedback with an emitter follower (Figure 11). Inequality (a) may then be reduced by at least an order of magnitude $\langle R_2 \rangle > 5~\Omega \rangle$ keeping in mind that electrolytic capacitors used

FIGURE 11 — AMPLIFIER CAPABLE OF HANDLING LOWER R2



as C may approach this value by themselves at the frequency of interest (ω_n) .

Larger values of R₁ may be accommodated by either using an operational amplifier with a low bias current ($l_b < 1.0 \mu A$) as shown in Figure 12 or by buffering the internal Darlington pair with an FET (Figure 13). It is vitally important, however, that the added device be operated at zero VGS. Source resistor R4 should be adjusted for this condition (which amounts to IDSS current for the FET). This insures that the overall amplifier input threshold remains at the proper potential of approximately two base-emitter drops. Use of an additional emitter follower instead of the FET and R4 (Figure 14) gives a threshold near the upper limit of the phase detector charge pump, resulting in an extremely unsymmetrical phase detector gain in the pump up versus pump down mode. It is not unusual to note a 5:1 difference in K_{ϕ} for circuits having the bipolar buffer stage. If the initial design can withstand this variation in loop gain and remain stable, the approach should be considered since there are no critical adjustments as in the FET circuit.

FIGURE 12 — USING AN OPERATIONAL AMPLIFIER TO EXTEND THE VALUE OF R1




FIGURE 13 — FET BUFFERING TO RAISE AMPLIFIER





FIGURE 14 — EMITTER FOLLOWER BUFFERING OF AMPLIFIER INPUT



DESIGN PROBLEMS AND THEIR SOLUTIONS

Dynamic Range

A source of trouble for all phase-locked loops, as well as most electronics is simply overload or lack of sufficient dynamic range. One limit is the amplifier output drive to the VCO. Not only must a designer note the outside limits of the dc control voltage necessary to give the output frequency range, he must also account for the worst case of overshoot expected for the system. Relatively large damping factors ($\zeta=0.5$) can contribute significant amounts of overshoot (30%). To be prepared for the worst case output swing the amplifier should have as much margin to positive and negative limits as the expected swing itself. That is, if a two-volt swing is sufficient to give the desired output frequency excursion, there should be at least a two-volt cushion above and below maximum expected steady-state values on the control line.

This increase in range, in order to be effective, must of course by followed by an equivalent range in the VCO or there is little to be gained. Any loss in loop gain will in general cause a decrease in $\overline{\zeta}$ and a consequent increase in overshoot and ringing. If the loss in gain is caused by saturation or near saturation conditions, the problem tends to accelerate towards a situation where the system settles in not only a slow but oscillator manner as well.

Loss of amplifier gain may not be due entirely to normal system damping considerations. In loops employing digital phase detectors, an additional problem is likely to appear. This is due to amplifier saturation during a step input when there is a maximum phase detector output simultaneous with a large transient overshoot. The phase detector square wave rides on top of the normal transient and may even exceed the amplifier output limits imposed above. Since the input frequency will exceed the R2C time constant, gain KF for these annoying pulses will be R₂/R₁. Ordinarily this ratio will be less than 1, but some circumstances dictate a low loop gain commensurate with a fairly high ω_n . For these cases, R_2/R_1 may be higher than 10 and cause pulse-wise saturation of the amplifier. Since the dc control voltage is an average of phase detector pulses, clipping can be translated into a reduction in gain with all the "benefits" already outlined, i.e., poor settling time. An easy remedy to apply in many cases is a simple RC low pass section preceding or together with the integrator-lag section. To make transient suppression independent of amplifier response, the network may be imbedded within the input resistor R1 (Figure 15) or be implemented by placing a feedback capacitor across R2 (Figure 16). Besides rounding off and inhibiting pulses, these networks add an additional pole to the loop and may cause further overshoot if the cutoff frequency (ω_c) is too close to ω_n . If at all possible the cutoff point should be five to ten times ω_n . How far ω_c can be placed from ωn depends on the input frequency relationship to ω_n since f_{in} is, after all, what is being filtered. A side benefit of this simple RC pulse "flattener" is a reduction in fin sidebands around fout for synthe-

MC4344 • MC4044

sizers with N > 1. However, a series of RC filters is not recommended for either extended pulse suppression or sideband improvement as excess phase will begin to build up at the loop crossover ($\approx \omega_{\Pi}$) and tend to cause instability. This will be discussed in more detail later.

FIGURE 15 — IMPROVED TRANSIENT SUPPRESSION WITH R1 — C.





FIGURE 16 — IMPROVED TRANSIENT SUPPRESSION WITH R2 — Cc



Spurious Outputs

Although the major problem in phase-locked loop design is defining loop gain and phase margin under dynamic operating conditions, high-quality synthesizer designs also require special consideration to minimize spurious spectral components — the worst of which is reference-frequency sidebands. Requirements for good sideband suppression often conflict with other performance goals — loop dynamic behavior, suppression of VCO noise, or suppression of other in-loop noise. As a result, most synthesizer designs require compromised specifications. For a given set of components and loop dynamic conditions, reference sidebands should be predicted and checked against design specifications before any hardware is built.

Any steady-state signal on the VCO control will produce sidebands in accordance with normal FM theory. For small spurious deviations on the VCO, relative sideband-to-carrier levels can be predicted by:

$$\frac{\text{sidebands}}{\text{carrier}} \cong \frac{V_{ref}K_{V}}{2\omega_{ref}} \tag{13}$$

where $V_{ref} = peak$ voltage value of spurious frequency at the VCO input.

Unwanted control line modulation can come from a variety of sources, but the most likely cause is phase detector pulse components feeding through the loop fil-

ter. Although the filter does establish loop dynamic conditions, it leaves something to be desired as a low pass section for reference frequency components.

For the usual case where ω_{ref} is higher than 1/T₂, the K_F function amounts to a simple resistor ratio:

$$K_{F}(j\omega)$$
 $\simeq -\frac{R_{2}}{R_{1}}$ (14) $\omega = \omega_{ref}$

By substitution of Equations 9 and 10, this signal transfer can be related to loop parameters.

$$K_{F}(j\omega)$$
 $\approx \frac{2\zeta N\omega_{n}}{K_{\phi}K_{V}} = \frac{V_{ref}}{V_{\phi}}$ (15) $\omega = \omega_{ref}$

where V_{ref} = peak value of reference voltage at the VCO input, and

 V_{ϕ} = peak value of reference frequency voltage at the phase detector output.

Sideband levels relative to reference voltage at the phase detector output can be computed by combining Equations 13 and 15:

$$\frac{\text{sideband level}}{f_{\text{out level}}} = V_{\phi} \left(\frac{\zeta N \omega_{\text{n}}}{\omega_{\text{ref}} K_{\phi}} \right)$$
 (16)

From Equation 16 we find that for a given phase detector, a given value of R_1 (which determines V_ϕ), and given basic system constraints (N, f_{ref}), only ζ and ω_n remain as variables to diminish the sidebands. If there are few limits on ω_n , it may be lowered indefinitely until the desired degree of suppression is obtained. If ω_n is not arbitrary and the sidebands are still objectionable, additional filtering is indicated.

One item worthy of note is the absence of K_V in Equation 16. From Equation 15 it might be concluded that decreasing K_V would be another means for reducing spurious sidebands, but for constant values of ζ and ω_n this is not a free variable. In a given loop, varying K_V will certainly affect sideband voltage, but will also vary ζ and ω_n .

On the other hand, the choice of ω_{Π} may well affect spectral purity near the carrier, although reference sideband levels may be quite acceptable.

In computing sideband levels, the value of V_{ϕ} must be determined in relation to other loop components. Residual reference frequency components at the phase detector output are related to the dc error voltage necessary to supply charge pump leakage current and amplifier bias current. From these average voltage figures, spectral components of the reference frequency and its harmonics can be computed using an approximation that the phase detector output consists of square waves τ seconds


MC4344 • MC4044

wide repeated at t second intervals (Figure 17). A Fourier analysis can be summarized for small ratios of τ/t by:

- (1) the average voltage (V_{avg}) is $A(\tau/t)$ (2) the peak reference voltage value (V_{ϕ}) is twice V_{avg} ,
- (3) the second harmonic (2fref) is roughly equal in amplitude to the fundamental.

By knowing the requirements for (1) due to amplifier bias and leakage currents, values for (2) and (3) are uniquely determined.

FIGURE 17 -- PHASE DETECTOR OUTPUT



An example of this sideband approximation technique can be illustrated using the parameters specified for the synthesizer design included in the applications information section.

$$\begin{array}{lll} N_{max} = 30 & \omega_n = 4500 \; \text{rad/s} \\ K_V = 11.2 \times 10^6 \; \text{rad/s/V} & R_1 = 2 \; \text{k}\Omega \\ K_\phi = 0.12 \; \text{V/rad} & f_{ref} = 100 \; \text{kHz} \\ \zeta = 0.8 & \end{array}$$

Substituting these numbers into Equation 16:

$$\frac{\text{sideband}}{f_{\text{out}}} = V_{\phi} \frac{(0.8)(30)(4500)}{2\pi(10^5)(0.111)}$$

$$= V_{\phi} (1.55)$$
(17)

The result illustrates how much reference feedthrough will affect sideband levels. If 1.0 mV peak of reference appears at the output of the phase detector, the nearest sideband will be down 56.2 dB.

If the amplifier section included in the MC4344/4044 is used, with $R_1 = 1 k\Omega$, some approximations of the value of Vo can be made based on the input bias current and the value of R₁. The phase detector must provide sufficient average voltage to supply the amplifier bias current, Ib, through R₁; when the bias current is about 5.0 μA and R_1 is 2 k Ω , V_{avq} must be 10 mV. From the assumptions earlier concerning the Fourier transform, and with the help of Figure 18, we can see that the phase detector duty cycle will be about 1.7% (A = 0.6 V), giving a fundamental (reference) of 20 mV peak. If this value for V_{th} is substituted into Equation 18, the resulting sideband ratio represents 30 dB suppression due to this component alone.

In addition to the amplifier bias current, another factor to consider is transistor Q5 reverse leakage current II flowing into pin 10 of the MC4344/4044 charge pump. II is generally less than 1.0 μA and is no more than 5.0 μA over the temperature range. A typical design value for 25°C is 0.1 μA. Both I_L and amplifier bias current I_R are in a direction to deplenish the charge on filter capacitor C. A second charge pump leakage, II', attributed by diode CR1 flows out of pin 5. This current, however, is in a direction to help supply IB and II and thus tends to minimize the discharge of C. Typically II' is much less than li and, since it is also in a direction to minimize discharge of the filter capacitor, it will be ignored in the following discussion. The total charge removed from C must be replaced by current supplied by the charge pump during the next up-date opportunity. This current flows through R1. To minimize the effects of IR and II a relative small value of R1 should be chosen. A minimum value of 1 k Ω is a good choice.

FIGURE 18 - OUTPUT ERROR CHARACTERISTICS

DUTY CYCLE (%)	PHASE ERROR (Deg)	V _{avg} (mV)	V _{φ(peak)} (mV)		
0.1	0.36	0.6	1.2		
0.2	0.72	1.2	2.4		
0.3	1.08	1.8	3.6		
0.4	1.44	2.4	4.8		
0.5	1.80	3.0	6.0		
0.6	2.16	3.6	7.2		
0.7	2.52	4.2	8.4		
0.8	2.88	4.8	9.6		
0.9	3.24	5.4	10.8		
1.0	3.60	6.0	12.0		
2.0	7.2	12.0	24.0		
3.0	10.8	18.0	35.9		
4.0	14.4	24.0	47.9		
5.0	18.0	30.0	59.8		
6.0	21.6	36.0	71.6		
7.0	25.2	42.0	83.3		
8.0	28.8	48.0	95.0		
9.0	32.4	54.0	106.6		
10.0	36.0	60.0	118.0		

After values for C and R2 have been computed on the basis of loop dynamic properties, the overall sideband to fout ratio computation can be simplified.

Since

$$\begin{array}{ll} V_{\phi} = 2 \, V_{avg} \\ V_{avg} = (I_b + I_L) \, R_1 \\ V_{\phi} = 2 \, (I_b + I_L) \, R_1 \\ \end{array} \\ = 2 R_1 \, (I_b + I_L) \left(\frac{R_2}{R_1}\right) \\ \\ V_{ref} = V_{\phi} \, \left(\frac{R_2}{R_1}\right) \\ \end{array}$$

we find that

$$\frac{\text{sideband}}{f_{\text{out}}} = \frac{V_{\text{ref}}K_{\text{V}}}{2\omega_{\text{ref}}}$$
 (19)


$$\frac{\text{sideband}}{f_{out}} = \frac{2R_2(I_b + I_L)K_V}{2\omega_{ref}} \tag{20}$$

Equation 20 indicates that excellent suppression could be achieved if the bias and leakage terms were nulled by current summing at the amplifier input (Figure 19). This has indeed proved to be the case. Experimental results indicate that greater than 60 dB rejection can routinely

6

be achieved at a constant temperature. However when nulling fairly large values (> 100 nA), the rejection becomes quite sensitive since leakages are inherently a function of temperature. This technique has proved useful in achieving improved system performance when used in conjunction with good circuit practice and reference filtering.

FIGURE 19 — COMPENSATING FOR BIAS AND LEAKAGE CURRENT



Additional Loop Filtering

So far, only the effects of fundamental loop dynamics on resultant sidebands have been considered. If further sideband suppression is required, additional loop filtering is indicated. However, care must be taken in placement of any low pass rolloff with regard to the loop natural frequency (ω_n) . On one hand, the "corner" should be well below (lower than) ω_{ref} and yet far removed (above) from ω_n . Although no easy method for placing the roll-off point exists, a rule of thumb that usually works is: $\omega_C = 5\omega_n \qquad (21)$

Reference frequency suppression per pole is the ratio of ω_{C} to ω_{ref}

$$SB_{dB} \cong n \ 20 \ log_{10} \left(\frac{\omega_{c}}{\omega_{ref}}\right)$$
 (22)

where n is the number of poles in the filter.

Equation 22 gives the additional loop suppression to ω_{ref} , this number should be added to whatever suppression already exists.

For non-critical applications, simple RC networks may suffice, but if more than one section is required, loop dynamics undergo undesirable changes. Loop damping factor decreases, resulting in a high percentage of overshoot and increased ringing since passive RC sections tend to accumulate phase shift more rapidly than signal suppression and part of this excess phase subtracts from the loop phase margin. Less phase margin translates into a lower damping factor and can, in the limit, cause outright oscillation.

A suitable alternative is an active RC section, Figure 20, compatible with the existing levels and voltages. An active two pole filter (second order section) can realize a more gradual phase shift at frequencies less than the cutoff point and still get nearly equal suppression at frequencies above the cutoff point. Sections designed with a slight amount of peaking ($\zeta \cong 0.5$) show a good compromise between excess phase below cutoff ($\omega_{\rm C}$), without peaking enough to cause any danger of raising the loop gain for frequencies above $\omega_{\rm R}$. A fairly non-critical section may simply use an emitter follower as the active device

with two resistors and capacitors completing the circuit (Figure 21). This provides a $-12\ dB/octave$ ($-40\ dB/decade$) rolloff characteristic above ω_n , though the attenuation may be more accurately determined by Equation 22. If the sideband problem persists, an additional section may be added in series with the first. No more than two sections are recommended since at that time either (1) the constraint between ω_n and ω_ref is too close, or (2) reference voltage is modulating the VCO from a source other than the phase detector through the loop amplifier.

FIGURE 20 — OPERATIONAL AMPLIFIER LOW PASS FILTER





FIGURE 21 — EMITTER FOLLOWER LOW PASS FILTER




NOTE: If $VO \ge VCC - 1.0 V$, this stage is susceptible to power supply noise.

Operation without charge pump phase detector #1 of the MC4344/4044 can be implemented quite successfully in many applications without using the charge pump and internal darlington amplifier approach. An operational amplifier filter can be used to process the error information appearing at U1 and D1 (pins 13 and 2) directly (Figure 22). This phase detector/filter approach offers a potentially superior performing system because:

- a. Charge pump delay time is eliminated.
- b. Charge pump input signed threshold level need not be overcome before error information is obtained.
 This can result in a substantial improvement in the

FIGURE 22—TYPICAL FILTER AND SUMMING NETWORK



4044's transfer function linearity in the vicinity of zero phase error between the R and V inputs.

- The filter amplifier ground location can be separated from the phase detector ground.
- d. An "optimum" filter amplifier input threshold of approximately two diode drops need not be established.

The filter discussions and relationships developed for integrator-log filter sections can be applied to the system of Figure 22 and the previously derived equations can be used to determine values for R1, R2 and C.

It may be desirable to split each of the R1 resistors and incorporate a capacitor to ground in a manner similar to that shown in Figure 15. This should improve transient suppression and provide integration of the U1 and D1 signals to better enable the operational amplifier to develop corrective error information from very narrow U1 and D1 pulse widths.

Phase error for the circuit in Figure 22 will result from input offset voltage in the operational amplifier, resistor mismatch and mismatch between the phase detector output states appearing at U1 and D1. Phase error can be trimmed to zero initially by adjusting either the amplifier input offset or one of the R1 resistors.


VCO Noise

Effects of noise within the VCO itself can be evaluated by considering a closed loop situation with an external noise source, e_n , introduced at the VCO (Figure 23). Resultant modulation of the VCO by error voltage, ϵ , is a second order high pass function:

$$\frac{\varepsilon}{e_{n}} = \frac{S^{2}}{S^{2} + \frac{ST_{1}K\phi K_{V}}{T_{2}N} + \frac{K\phi K_{V}}{T_{2}N}}$$

$$= \frac{S_{2}}{S^{2} + 2\zeta\omega_{n}S + \omega_{n}^{2}}$$
(23)


FIGURE 23 — EFFECTS OF VCO NOISE



This function has a slope of 12 dB/octave at frequencies less than ω_n (loop natural frequency), as shown in Figure 24. This means that noise components in the VCO above ω_n will pass unattenuated and those below will have some degree of suppression. Therefore choice of loop natural frequency may well rest on VCO noise quality.



|€/e_n|, RESPONSE (dB)




Other Spurious Responses

Spurious components appearing in the output spectrum are seldom due to reference frequency feedthrough alone. Modulation of any kind appearing on the VCO control line will cause spurious sidebands and can come in through the loop amplifier supply, bias circuitry in the control path, a translator, or even the VCO supply itself. Some VCOs have a relatively high sensitivity to power supply variation. This should be investigated and its effects considered. Problems of this nature can be minimized by operating all devices except the phase detector, charge pump, and VCO from a separate and well isolated supply. A common method uses a master supply of about 10 or 12 volts and two regulators to produce voltages for the PLL — one for all the logic (including the phase detector) and the other for all circuitry associated with the VCO control line.

Sideband and noise performance is also a function of good power supply and regulator layout. As mentioned earlier, extreme care should be exercised in isolating the control line voltage to the VCO from influences other than the phase detector. This not only means good voltage regulation but ac bypassing and adherence to good grounding techniques as well. Figure 25 shows two separate regulators and their respective loads. Resistor Rg is a small stray resistance due to a common thin ground return for both RL1 and RL2. Any noise in RL2 is now reproduced (in a suppressed form) across RL1. Load current from RL1 does not affect the voltage across RL2. Even though the regulators may be quite good, they can hold VO constant only across their outputs, not necessarily across the load (unless remote sensing is used).

FIGURE 25 — LOOP VOLTAGE REGULATION



6

One solution to the ground-coupled noise problem is to lay out the return path with the most sensitive regulated circuit at the farthest point from power supply entry as shown in Figure 26.

Even for regulated subcircuits, accumulated noise on the ground bus can pose major problems since although the cross currents do not produce a differential load voltage directly, they do produce essentially common mode noise on the regulators. Output differential load noise then is a function of the input regulation specification. By far the best way to sidestep the problem is to connect each subcircuit ground to the power supply entry return line as shown in Figure 27.

FIGURE 26 - REGULATOR LAYOUT






FIGURE 27 — REGULATOR GROUND CONNECTION



In Figures 25 and 27, R_{L1} and R_{L2} represent component groups in the system. The designer must insure that all ground return leads in a specific component group are returned to the common ground. Probably the most overlooked components are bypass capacitors. To minimize sidebands, extreme caution must be taken in the area immediately following the phase detector and through the VCO. A partial schematic of a typical loop amplifier and filter is shown in Figure 28 to illustrate the common grounding technique.

Bypassing in a phase-locked loop must be effective at both high frequencies and low frequencies. One capacitor in the 1.0-to-10 μF range and another between 0.01 and 0.001 μF are usually adequate. These can be effectively utilized both at the immediate circuitry (between supply and common ground) and the regulator if it is some distance away. When used at the regulator, a single electrolytic capacitor on the output and a capacitor pair at the input is most effective (Figure 29). It is important, again, to note that these bypasses go from the input/output pins to as near the regulator ground pin as possible.

FIGURE 29 - SUGGESTED BYPASSING PROCEDURE



APPLICATIONS INFORMATION

Frequency Synthesizers

The basic PLL discussed earlier is actually a special case of frequency synthesis. In that instance, $f_{out}=f_{in}$, although normally a programmable counter in the feedback loop insures the general rule that $f_{out}=Nf_{in}$ (Figure 30). In the synthesizer f_{in} is usually constant (crystal controlled) and f_{out} is changed by varying the programmable divider (\div N). By stepping N in integer increments, the output frequency is changed by f_{in} per increment. In com-

FIGURE 30 — PHASE-LOCKED LOOP WITH PROGRAMMABLE COUNTER





FIGURE 28 — PARTIAL SCHEMATIC OF LOOP
AMPLIFIER AND FILTER



munication use, this input frequency is called the "channel spacing" or, in general, it is the reference frequency.

There is essentially no difference in loop dynamic problems between the basic PLL and synthesizers except that synthesizer designers must contend with problems peculiar to loops where N is variable and greater than 1. Also, sidebands or spectral purity usually require special attention. These and other aspects are discussed in greater detail in AN-535. The steps for a suitable synthesis procedure may be summarized as follows:

Synthesis Procedure

- 1. Choose input frequency. (fref = channel spacing)
- 2. Compute the range of digital division:

$$N_{max} = \frac{f_{max}}{f_{ref}}$$

$$N_{min} = \frac{f_{min}}{f_{ref}}$$

3. Compute needed VCO range:

$$(2f_{max} - f_{min}) < f_{VCO} < (2f_{min} - f_{max})$$

- 4. Choose minimum ζ from transient response plot, Figure 9. A good starting point is $\zeta = 0.5$.
- 5. Choose ω_n from needed response time (Figure 9):

$$\omega_n = \frac{\omega_n t}{t}$$

6. Compute C:

$$C = \frac{K_{\phi}K_{V}}{N_{max}\omega_{n}^{2}R_{1}}$$

7. Compute R2:

$$R_2 = \frac{2\zeta_{min}}{\omega_n C}$$

Compute ζ_{max}:

$$\zeta_{\text{max}} = \zeta_{\text{min}} \sqrt{\frac{N_{\text{max}}}{N_{\text{min}}}}$$

- 9. Check transient response of ζ_{max} for compatibility with transient specification.
- 10. Compute expected sidebands:

$$\frac{\text{sideband}}{f_{out}} \cong \frac{(I_b + I_L)R_2K_V}{\omega_{ref}} \tag{A}$$

(I_I is about 100 nA at $T_{.I} = 25^{\circ}C$.)

11. If step 10 yields larger sidebands than are acceptable, add a single pole at the loop amplifier by splitting R₁ and adding C_c as shown in Figure 15:

$$C_C \cong \frac{0.8}{R_1 \omega_n}$$

Added sideband suppression (dB) is:

$$dB \approx 20 \log_{10} \frac{1}{\sqrt{1 + \frac{\omega_{ref}^2}{25(\omega_{n})^2}}}$$
 (B)

12. If step 11 still does not give the desired results, add a second order section at $\omega_c = 5 \omega_n$ using either the configuration of Figure 20 or 21. The expected improvement is twice that of the single pole in step 11

$$dB \approx 40 \log_{10} \frac{1}{\sqrt{1 + \frac{\omega_{\text{ref}}^2}{25(\omega_{\text{p}})^2}}}$$
 (C)

Total sideband rejection is then the total of 20 log₁₀(A) + (B) + (C).

Design Example (Figure 31)

Assume the following requirements:

Output frequency, $f_{out} = 2.0 \text{ MHz}$ to 3.0 MHz Frequency steps, $f_{in} = 100 \text{ kHz}$

Lockup time between channels (to 5%) = 1.0 ms Overshoot < 20%.

Minimum sideband suppression = -30 dB

From the steps of the synthesis procedure:

1.
$$f_{ref} = f_{in} = 100 \text{ kHz}$$

2.
$$N_{max} = \frac{f_{max}}{f_{ref}} = \frac{3.0 \text{ MHz}}{0.1 \text{ MHz}} = 30$$

$$N_{min} = \frac{f_{min}}{f_{ref}} = \frac{2.0 \text{ MHz}}{0.1 \text{ MHz}} = 20$$

3. VCO range:

The VCO output frequency range should extend beyond the specified minimum-maximum limits to accommodate the overshoot specification. In this instance four should be able to cover an additional 20% on either end. End limits on the VCO are:

$$f_{Out}max \ge 3.0 + 0.2(1.0) = 3.2 \text{ MHz}$$

 $f_{Out}min \le 2.0 - 0.2(1.0) = 1.8 \text{ MHz}$

This VCO range (≈ 1.8:1) is realizable with the MC4324/4024 voltage controlled multivibrator. From Figure 5 of the MC4324/4024 data sheet we find the required tuning capacitor value to be 120 pF and the VCO gain, Ky, typically 11 x 106 rad/s/v.

- 4. From the step response curve of Figure 9, $\zeta = 0.8$ will produce a peak overshoot less than 20%.
- 5. Referring to Figure 9, overshoot with $\zeta = 0.8$ will settle to within 5% at $\omega_n t = 4.5$. Since the required lock-up time is 1.0 ms,

$$\omega_n = \frac{\omega_n t}{t} = \frac{4.5}{t} = \frac{4.5}{0.001} = (4.5)(10^3) \text{rad/s}$$

6. In order to compute C, phase detector gain and R1 must be selected. Phase detector gain, K_{ϕ} , for the MC4344/4044 is approximately 0.1 volt/radian with R₁ = 1 k Ω . Therefore,

$$C = \frac{(0.1)(11 \times 10^6)}{(30)(4.5 \times 10^3)^2(10^3)} = 1.8 \ \mu F$$

7. At this point, R2 can be computed:

$$R_2 = \frac{2\zeta_{min}}{\omega_n C} = \frac{1.6}{(4.5 \times 10^3)(1.8 \times 10^{-6})} = 200 \ \Omega$$

8.
$$\zeta_{max} = \zeta_{min} \sqrt{\frac{N_{max}}{N_{min}}} = 0.98$$

- 9. Figure 9 shows that $\zeta = 0.98$ will meet the settling time requirement.
- Sidebands may be computed for two cases: (1) with | (charge pump leakage current) nominal (100 nA), and (2) with I_L maximum (5.0 μA). A value of 5 μA will also be assumed for the amplifier bias current, ih.

$$\frac{\text{sideband}}{f_{\text{out}}} = \frac{(10 \times 10^{-6})(200)(11 \times 10^{6})}{6.28 \times 10^{5}} \cong 35 \times 10^{-3}$$

The sideband-to-center frequency ratio nominally will be:

$$\frac{\text{sideband}}{f_{\text{out}}}\bigg|_{\text{nom}} = \frac{5.1}{10} \times 35 \times 10^{-3}$$
$$= 20 \log_{10}(17.85 \times 10^{-3}) \cong -35 \text{ dB}$$

If desired additional sideband filtering can be obtained as noted in steps 11 and 12.

11. By splitting R₁ and C_C, further attenuation can be gained. The magnitude of C_C is approximately:

$$C_{C} \, = \, \frac{0.8}{R_{1} \omega_{n}} \, = \, \frac{0.8}{(10^{3})(4.5)(10^{3})} \, \cong \, 0.18 \, \, \mu F \label{eq:cc}$$

Improvement in sidebands will be:


$$20 \log_{10} \frac{1}{\sqrt{1 + \frac{(2\pi \times 10^5)^2}{25(4.5 \times 10^3)^2}}} = -28 \text{ dB}$$

Nominal suppression is now -63 dB. Worst-case is 6 dB higher than nominal suppression of -57 dB. This is well within the -30 dB design requirement, step 12 is included for completeness only.

12. Attenuation of a second order filter is double that of the single order filter section described in step11. The calculations for a second order filter indicate an additional – 56 dB of sideband rejection. Figures 20 and 21 show two second order filter configurations. If R is assigned a value of 10 k Ω then C may be calculated.

$$C \, = \, \frac{0.1}{\omega_{n} R} \, = \, \frac{0.1}{(4.5 \, \times \, 10^{3})(10^{4})} \, = \, 0.0022 \, \, \mu F \label{eq:constraint}$$

FIGURE 31 — CIRCUIT DIAGRAM OF TYPE 2 PHASE-LOCKED LOOP



ס


Clock Recovery from Phase-Encoded Data

The electro-mechanical system used for recording digital data on magnetic tape often introduces random variations in tape speed and data spacing. Because of this and the encoding technique used, it is usually necessary to regenerate a synchronized clock from the data during this read cycle. One method for doing this is to phaselock a voltage controlled multivibrator to the data as it is read (Figure 32).

A typical data block using the phase encoded format is shown in row 1 of Figure 33. The standard format calls for recording a preamble of forty "0"s followed by a single "1"; this is followed by from 18 to 2048 characters of data and a postamble consisting of a "1" followed by forty "0"s. The encoding format records a "0" as a transition from low to high in the middle of a data cell. A "1" is indicated by a transition from high to low at the data cell midpoint. When required, phase transitions occur at the end of data cells. If a string of either consecutive "0"s or consecutive "1"s is recorded, the format duplicates the original clock; the clock is easily recovered by straight forward synchronization with a phase-locked loop. In the general case, where the data may appear in any order, the phase-encoded data must be processed to obtain a single pulse during each data cell before it is applied to the phase detector. For example, if the data consisted only of alternating "1"s and "0"s, the phase-encoded format would result in a waveform equal to one-half the original clock frequency. If this were applied directly to the loop, the VCM would of course move down to that frequency. The encoding format insures that there will be a transition in the middle of each data time. If only these transitions are sensed they can be used to regenerate the clock. The schematic diagram of Figure 32 indicates one method of accomplishing this.

The logic circuitry generates a pulse at the midpoint of each data cell which is then applied to the reference input of the phase detector. The loop VCM is designed to operate at some multiple of the basic clock rate. The VCM frequency selected depends on the decoding resolution desired and other system timing requirements. In this example, the VCM operates at twenty-four times the clock rate (Figure 33, Row 12).

Referring to Figure 32 and the timing diagram of Figure 33, the phase-encoded data (Figure 33, Row 1) is combined with a delayed version of itself (output of flip-flow A row 3) to provide a positive pulse out of G3 for every transition of the input signal. Portions of the data block are shown expanded in row 2 of Figure 33. Flip-flop A delays the incoming data of one-half of a VCM clock period. Gates G1, G2 and G3 implement the logic Exclusive OR of waveforms 1 and 3 except when inhibited by DGATE (row 4) or the output of G12 (row 7). DGATE and



its complement, DGATE, serve to initialize the circuitry and insure that the first transition of the data block (a phase transition) is ignored. The MC7493 binary counter and the G5-G12 latch generate a suitable signal for gating out G3 pulses caused by phase transitions at the end of a data cell, such as the one shown dashed in row 6.

The initial data pulse from G3 sets G12 low and is combined with DGATE in G7 to reset the counter to its zero state. Subsequent VCM clock pulses now cycle the counter and approximately one-third of the way through the next data cell the counter's full state is decoded by G11, generating a negative transition. This causes G12 to go high, removing the inhibit signal until it is again reset by the next data transition. This pulse also resets the counter, continuing the cycle and generating a positive pulse at the midpoint of each data cell as required.

Acquisition time is reduced if the loop is locked to a frequency approximately the same as the expected data rate during inter-block gaps. In Figure 32, this is achieved by operating the remaining half of the dual VCM at slightly less than the data rate and applying it to the reference input of the phase detector via the G8-G9-G10 data selector. When data appears, DGATE and DGATE cause the output of G3 to be selected as the reference input to the loop.

The loop parameters are selected as a compromise between fast acquisition and jitter-free tracking once synchronization is achieved. The resulting filter component values indicated in Figure 32 are suitable for recovering the clock from data recorded at a 120 kHz rate, such as would result in a tape system operating at 75 i.p.s. with a recording density of 1600 b.p.i. Synchronization is achieved by approximately the twenty-fourth bit time of the preamble. The relationship between system requirements and the design procedure is illustrated by the following sample calculation:

Assume a -3.0 dB loop bandwidth much less than the input data rate (≈ 120 kHz), say 10 kHz. Further, assume a damping factor of $\zeta = 0.707$. From the expression for loop bandwidth as a function of damping factor and undamped natural frequency, ω_n , calculate ω_n as:

$$\omega_{-3} dB = \omega_{n} \left(1 + 2\zeta^{2} + \sqrt{2 + 4\zeta^{2} + 4\zeta^{4}} \right)^{\frac{1}{2}}$$
 (24)

or for ω_{-3} dB = $(2\pi)10^4$ rad/s and $\zeta = 0.707$:

$$\omega_{\text{n}} = \frac{(2\pi)10^4}{2.06} = (3.05)10^4 \text{ rad/s}$$

As a rough check on acquisition time, assume that lockup should occur not later than half-way through a 40bit preample, or for twenty 8.34 us data periods.

$$\omega_{n}t = (3.05)10^{4}(20)(8.34)10^{-6} = 5.1$$
 (26)

From Figure 9, the output will be within 2 to 3% of its final value for $\omega_n t \approx 5$ and $\zeta = 0.707$. The filter components are calculated by:

$$\frac{K_{\phi}K_{V}}{R_{1}CN} = \omega_{n}^{2} \tag{27}$$

and

where

$$\frac{K_{\phi}K_{V}R_{2}}{R_{1}N} = 2\zeta\omega_{n} \tag{28}$$

 $K_{\phi} = 0.115 \text{ v/rad}$ $K_{V} = (18.2) \ 10^{6} \ \text{rad/s/volt}$ N = 24 = Feedback divider ratio $\omega_n = (3.05) \ 10^4 \ rad/s$ $\frac{\omega_n}{\zeta} = \frac{63.507}{0.707}$ $\frac{K_\phi K_V}{M_{\odot}} = \frac{(0.115)(18.2)10^6}{24} = (8.72)10^4$

From Equation 27:

$$R_1C = \frac{K_{\phi}K_V}{N\omega_n^2} = \frac{(8.72)10^4}{(3.05)^210^8} = (9.34)10^{-5}$$

From Equation 28:

$$\frac{R_2}{R_1} = \frac{2\zeta \omega_n N}{K_{\phi} K_V} = \frac{2(0.707)(3.05)10^4}{(8.72)10^4} = 0.494 \approx \frac{1}{2}$$

Let $R_1 = 3.0 \text{ k}\Omega$; then $R_2 = 1.5 \text{ k}\Omega$ and


$$C = \frac{(9.34)10^{-5}}{(3.0)10^{3}} = (3.1)10^{-8}$$

or using a close standard value, use $C = 0.033 \mu F$. Now add the additional prefiltering by splitting R1 and selecting a time constant for the additional section so that it is large with respect to R₂C₂.

$$10(\frac{1}{2}R_1)C_C = R_2C$$

$$C_C = \frac{2R_2C}{10R_1} = \frac{2(1.5)10^3(3.3)10^{-8}}{10(3.0)10^3} = 3300 \text{ pF}$$

MC4344 • MC4044







ANALOG MIXER


The MC12002 is a double balanced analog mixer, including an input amplifier feeding the mixer carrier port and a temperature compensated bias regulator. The input circuits for both the amplifier and mixer are differential amplifier circuits. The on-chip regulator provides all of the required biasing.

This circuit is designed for use as a balanced mixer in high-frequency wide-band circuits. Other typical applications include suppressed carrier and amplitude modulation, synchronous AM detection, FM detection, phase detection, and frequency doubling, at frequencies up to UHF.

ANALOG MIXER







										TES	T VOL	TAGE V	ALUES	
												Volts		
										VIH	max	V _{ILmin}	Vcc	
ELECTRICAL CHARA	CTERIST	ICS								+:	2.9	+ 2.0	+ 5.0	
					т	est Limi	its			VOLT		PPLIED	TO PINS W	
		Pin Under	-3	0°C	+2	5°C	+8	5℃						
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIH	nax	V _{ILmin}	Vcc	Gno
Power Supply Drain	Icc	14			_	16	_		mAdc	_	_	_	11,12,14	5,6,
Input Current	linH	2	_	_	_	0.75		_	mAdc	2		_	11,12,14	5,6,
		3	_	_	_	0.75	_		mAdc		3	_	11,12,14	5,6,
		8 9	_	_	_	0.75 0.75	_	_	mAdc mAdc	8	3	_	11,12,14 11,12,14	5,6, 5,6,
	1				- 0.7				mAdc	<u> </u>			11,12,14	5.6.
	linL	2		_	-0.7	_	_	_	mAdc	_	_	2	11,12,14	5,6, 5,6,
	l	8	_	_	-0.7	_		_	mAdc	-	-	8	11,12,14	5.6
		9	_		-0.7	_	_	_	mAdc	-	-	9	11,12,14	5,6,
Output Current	101	11	_	-	0.7	1.3	_	_	mAdc	_	_	_	11,12,14	7
		12		_	0.7	1.3			mAdc	_			11,12,14	7
	102	11	_	-	2.1	3.9	_	_	mAdc	_	-	_	11,12,14	5,6,
		12			2.1	3.9			mAdc		-		11,12,14	5,6,
	lout	11		_	4.2	7.8	_	_	mAdc	2,			11,12,14	5,6,
		11	_	_	4.2	7.8		_	mAdc	3,			11,12,14	5,6,
		12 12	_		4.2 4.2	7.8 7.8	_	_	mAdc mAdc	2, 3,		_	11,12,14 11,12,14	5,6, 5,6,
Differential Current	ΔΙΟ1	11,12	- 100	+ 100	- 100	+ 100	- 100	+ 100	μAdc	_		_	11,12,14	7
Differential Current	ΔΙΟ1	11,12	- 200	+ 200	- 200	+ 200	- 200	+ 200	μAdc	_	_	_	11,12,14	5,6,
Bias Voltage	V _{Bias}	1	2.33	2.53	2.32	2.52	2.3	2.5	Vdc	_	_	_	11.12.14	5.6.
Didd Vollago	• Dias	4	390	590	400	600	410	610	mVdc	_	_	_	11,12,14	5,6,
		5	275	415	285	425	295	435	mVdc	-	-	-	11,12,14	7
		6	275	415	285	425	295	435	mVdc	-	-	_	11,12,14	7
		10	1.26	1.46	1.185	1.385	1.105	1.305	Vdc	_			11,12,14	5,6,
										Pulse	Pulse	2011	C-4	\ \v.
										In	Out	-3.0 V	Gnd	VEI
AC Gain (See Figure 1)	Av	11			5.0		_		V/V	2	11	9	14	7
(Frequency = 100 MHz) *Note		11	_	_	0.28	_	_	_	V/V	8	11	3	14	7

^{*}Note: AC Gain is a function of collector load impedance.





FIGURE 1 — A.C. GAIN TEST



Note 1:

 $V_{\parallel L} = -3.0$ V on pin 3 when pin 8 is under test. $V_{\parallel L} = -3.0$ V on pin 9 when pin 2 is under test.

Signal A = 30 mV p-p

Signal B = 300 mV p-p

Freq. = 100 MHz

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.
The unused output is connected to a 50-ohm resistor to ground.






FIGURE 2 — CARRIER FEEDTHROUGH TEST CIRCUITS



Notes: Test 1—Adjust potentiometer for carrier null at $\dot{f}_{\rm C}$ = 100 kHz. Test 2—Connect pins 5 and 6 to Gnd.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.










FIGURE 9 — OUTPUT OFFSET CURRENT (I₀₀) **VERSUS TEMPERATURE**





+50

TA, AMBIENT TEMPERATURE (°C)


TEST 2

0.0

-50

-100

-55



+100



MC12009 MC12011 MC12013

TWO-MODULUS PRESCALER

These devices are two-modulus prescalers which will divide by 5 and 6, 8 and 9, and 10 and 11, respectively. A MECL-to-MTTL translator is provided to interface directly with the MC12014 Counter Control Logic. In addition, there is a buffered clock input and MECL bias voltage source.

- 600 MHz (Typ) Toggle Frequency
- MC12009 (÷ 5/6), MC12011 (÷ 8/9), MC12013 (÷ 10/11)
- MECL to MTTL Translator on Chip
- MECL and MTTL Enable Inputs
- +5.0 or −5.2 V Operation*
- Buffered Clock Input Series Input RC Typ, 20 Ohms and 4 pF
- V_{BB} Reference Voltage
- 310 Milliwatts (Typ)

*When using a +5.0 V supply, apply +5.0 V to Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), Pin 16 (V_{CC}), and ground Pin 8 (V_{EE}). When using -5.2 V supply, ground Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), and Pin 16 (V_{CC}) and apply -5.2 V to Pin 8 (V_{EE}). If the translator is not required, Pin 6 may be left open to conserve dc power drain.

MECL PLL COMPONENTS

TWO-MODULUS PRESCALER



L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX
PLASTIC PACKAGE
CASE 648

MAXIMUM RATINGS

Operating Temperature Range


Characteristic	Symbol	Rating	Unit
(Ratings above which device life may be	impaired)		
Power Supply Voltage (V _{CC} = 0)	VEE	-8.0	Vdc
Input Voltage (V _{CC} = 0)	V _{in}	0 to VEE	Vdc
Output Source Current Continuous Surge	lo	<50 <100	mAdc
Storage Temperature Range	T _{sta}	-65 to +175	°C

 T_A

MC12009, MC12011, MC12013


*DC Fan-Out (Gates and Flip-Flops) n 70

*AC fan-out is limited by desired system performance.



-30 to +85

°C



ELECTRICAL CHARACTERISTICS Supply Voltage -5.2 V

These devices are designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50-ohm resistor to -2.0 Vdc.

			TE	ST VOLT	AGE/	URRE	NT V	LUES								
					Vo	olts					mA					
@Test																
Temperature	V_{1Hmax}	Hmax VILmin VIHAmin VILAmax VIH VIL VIHT VILT VEE IL IOL IOH														
-30°C	-0.890	-1.990	-1.205	-1.500	-2.8	-4.7	-3.2	-4.4	-5.2	-0.25	16	-0.40				
+25°C	-0.810	-1.950	-1.105	-1.475	-2.8	-4.7	-3.2	4.4	-5.2	-0.25	16	-0.40				
+85°C	-0.700	-1.925	-1.035	-1.440	-2.8	-4.7	-3.2	-4.4	-5.2	-0.25	16	-0.40				

										+85°C	-0.700	-1.925	-1.035	-1.440	-2.8	-4.7	-3.2	-4.4	-5.2	-0.25	16	-0.40	1
		Pin			MC12009,		, MC12013					TEST	VOLTAGI	CURREN	IT API	PLIED	TO PI	NS LIS	TED BI	I OW			1
		Under	-30	o°C		+25°C		+8	5°C				VOL 17401	-,00111121			10111	10 210]
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	V _{ILAmax}	VIH	VIL	VIHT	VILT	VEE	1L	loL	ІОН	G
ower Supply Drain	ICC1	. 8	-88		-80	-	-	-80		mAdc	1						-		8				1,
Current	FCC2	6		5.2		-	5 2		5.2	mAdc	4	5	l						8		-		(
nput Current	UNH1	-15		375			250		250	μAdc	15						-		8				1.
		11					1 1			1 1	- 11						9,10				1.	-	
		12	1	♦		1	♦	1		1	12 13	1					9,10	1				ĺ	1
		13					<u> </u>				5	-				-	9,10						╀
	INH2	5	1.7	6.0	2.0	1	6.0 6.0	2.0	6.4 6.4	mAdc mAdc	5	4	1			·		l	8				1
		+		6.0							<u> </u>					-		├ ──	-		-		+-
	INH3	5	0.7	3.0	1.0		3.0	1.0	3.6	mAdc	4	5					<u> </u>		8		<u> </u>	<u> </u>	L
	INH4	9			100		100	i	100	μAdc	l		1		10			1	8				1
		10	- 10		100		100	-	100	μAdc	-				10							├	1
eakage Current	IINL1	15	-10		-10			-10	ł	μAdc	1	-					1	1	8,15 8,11			1 -	1
		12		-		}	1				1	_							8,12				
	į	13					1					-				1			8,13			١.	1
	INL2	9	-16		-1.6		 	-1.6		mAdc						9	 	-	8			<u> </u>	1
	TINEZ	-10	-1.6		-1.6	-	l	-1.6	ļ	mAdc	1					10		1	8			-	11.
Reference Voltage	V _{BB}	14			-1.360		-1.160			Vdc									8	14		-	1,
Logic "1" Output Voltage	V _{OH1}	2	-1.100	-0.890	-1.000		-0.810	-0.930	-0.700	Vdc	 	11,12,13	 		-	9,10	-	-	8			-	1,
	0	3	-1.100	-0.890	-1.000	}	-0.810	-0.930	-0.700	Vdc]	11,12,13				9,10			8			-	1,
	V _{OH2}	7	-2.8		-2.6		-	-2.4		Vdc	5	4	1	-			-	-	8			7	17
Logic "0" Output Voltage	V _{OL1}	2	-1.990	-1.675	-1.950		-1.650	-1.925	-1.615	Vdc		11,12,13		-	-	9,10	-	-	8	· ·		-	1
	0	3	-1.990	-1.675	-1.950	-	-1.650	-1.925	-1.615	Vdc		11,12,13	-	-	-	9,10			8	-	-	-	1
	VOL2	7	-	-4.26	-		-4.40	-	-4.48	Vdc	4	5	-	-	-		T-	-	8	-	7	-	+
ogic "1" Threshold	VOHA	2	-1.120		-1.020		-	-0.950	-	Vdc			11,12,13	-		İ=	9,10	-	8	-	-	-	1
Voltage	0	3	-1.120		-1.020			-0.950		Vdc			11,12,13	-	-	-	9,10	-	8		-	-	1
ogic "0" Threshold	VOLA	2		-1.655	-		-1.630		-1.595	Vdc				11,12,13				9,10	8		-	-	1
Voltage	3	3		-1.655			-1.630		-1.595	Vdc		L		11,12,13		-		9,10	8				1.
Short Circuit Current	los	7	-65	-20	-65	-	-20	-65	-20	mAdc	5	4	-	-		7		-	8	-	-	-	Т

① Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

Clock Input VIHmax

② In addition to meeting the output levels specified, the device must divide by 5, 8, or 10 during this test. The clock input is the waveform shown.

⁽³⁾ In addition to meeting the output levels specified, the device must divide by 6, 9, or 11 during this test. The clock input is the waveform shown.

ELECTRICAL CHARACTERISTICS Supply Voltage +5.0 V

These devices are designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50-ohm resistor to +3.0 Vdc.

			т	EST VOLT	AGE/CL	JRREN	TVAL	UES								
@ Test					Vo	ts					mΑ					
Temperature	V _{IHmax}															
-30°C	+4.110	+3.070	+3.795	+3.500	+2.4	+0.5	+2.0	+.0.8	+5.0	-0 25	16	-0 40				
+25°C	+4.190	+3.110	+3.895	+3.525	+2.4	+0.5	+2.0	+0.8	+5.0	-0 25	16	-0 40				
+85°C	+4.300	+3.135	+3.965	+3.560	+2.4	+0.5	+2.0	+ D 8	+5.0	-0 25	16	-0.40				

										+85°C	+4.300	+3.135	+3.965	+3.560	+2.4	+0.5	5 +2.0	+3.8	+5.0	-0 25	16	-0.40	ļ
		Pin Under	-3	0°C	MC12009,	+25°C	, MC12013		5°C			TES	TVOLTAG	E/CURRE	NT APF	LIED	TO PIN	S LIST	ED BEL	.ow:			(VEE
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IHmax}	VILmin	VIHAmin	VILAmax	VIH	VIL	VIHT	VILT	Vcc	IL.	loL	юн	Gnd
Power Supply Drain	ICC1	8	-88		-80	_	_	-80		mAdc									1,16				8
Current	ICC2	6		5.2			5 2		5.2	mAdc	4	5							6				8
Input Current	INH1	15		375			250		250	μAdc	15					-			1.16				8
	1	11					1 1		1 1		11					9,10						i .	
		12		•			1		•	•	12 13					9,10 9,10		}	\				1
	INH2	4	1.7	6.0	2.0		6.0	2.0	6.4	mAdc	5	4				0,10	 		6		-		8
	114112	5	1.7	6.0	2.0		6.0	2.0	6.4	mAdc	5	4							6				8
	INH3	5	0.7	3.0	10		3.0	1.0	3.6	mAdc	4	5							6				8
	INH4	9		100			100		100	μAdc					9		<u> </u>		1,16				8
		10	_ :	100			100		100	μAdc					10		1		1,16				8
Leakage Current	INL1	15	-10		-10			-10		μAdc		-							1,16				8,15
		11	1									-	{				{					1	8,11
		13			Ť							}					1	1	1			1	8,13
	INL2	9	-1.6		-1.6			-1.6		mAdc						9			1,16				8
		10	-1.6	-	-1.6			-1.6		mAdc						10	1		1,16			1	8
Reference Voltage	VBB	14			3.67		3.87			Vdc									1,16	14			8
Logic "1" Output Voltage	V _{OH1}	2	3.900	4.110	4.000		4.190	4.070	4.300	Vdc		11,12,13				9,10			1,16				8
		3	3.900	4.110	4.000		4.190	4.070	4.300	Vdc		11,12,13				9,10			1,16				8
	V _{OH2}	7	2.4		2.6			2.8		Vdc	5	4					L	L	6			7	8
Logic "0" Output Voltage	V _{QL1}	2	3.070	3.385	3.110		3.410	3.135	3.445	Vdc		11,12,13			1	9,10		1	1,16				8
	0	3	3.070	3.385	3.110		3.410	3.135	3.445	Vdc		11,12,13			<u> </u>	9,10	 	<u> </u>	1,16				8
	V _{OL2}	7	· · · · ·	0.94	-		0.80		0.72	Vdc	4	5					ļ.,	ļ	6	-	7		8
Logic "1" Threshold Voltage	V _{OHA}	2	3.880 3.880		3.980 3.980			4.050 4.050		Vdc Vdc			11,12,13				9,10		1,16				8
Logic "0" Threshold	VOLA	2		3.405	3.500	 	3.430	4.000	3.465	Vdc		-		11,12,13		├	1-10	9.10				 	8
Voltage	3	3		3.405			3.430		3.465	Vdc		1		11,12,13	1		1	9,10	1,16				8
Short Circuit Current	los	7	-65	-20	-65		-20	-65	-20	mAdc	5	4	l		T	7	1	t	6		· · · ·		8

① Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

② In addition to meeting the output levels specified, the device must divide by 5, 8, or 10 during this test. The clock input is the waveform shown.

(3) In addition to meeting the output levels specified, the device must divide by 6, 9, or 11 during this test. The clock input is the waveform shown.



SWITCHING CHARACTERISTICS

		Pin	L		M	C12009	9, MC1	2011, 1	MC120	13			TEST V	OLTAG	ES/WA	EFORMS	APPLIED	TO PIN	SLISTE	BELOW
		Under		30°C			+25°C			+85°C			Pulse	Pulse	Pulse	V _{IHmin}	VILmin	VF	VEE	vcc
Characteristic	Symbol	Test	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Gen.1	Gen.2	Gen.3	†	ţ	-3.0 V	-3.0 V	+2.0
Propagation Delay	115+2+	2	-	-	8.1		-	8.1	-	-	8.9	ns	15	_	-	-	11, 12, 13	9,10	8	1,6,16
(See Figures 3 and 5)	115+2-	2		-	7.5	-	-	7.5		-	8.2	1 1	15		-	-	11, 12, 13	9,10	8	1,6,16
	15+7+	7	-	-	8.4	-	-	8 1	-	-	8.9	1 1	А		-	-	-	-	8	1,6,16
	t5 -7 -	7		-	6.5			6.5	-	-	7.1	\ \	Α		-	-	-	_	8	1,6,16
Setup Time	t _{setup1}	11	5.0	_		5.0	-	-	5.0		-	ns	15		-	-		9,10	8	1,6,16
(See Figures 4 and 5)	tsetup2	9	5.0	-	-	5.0	-	-	5.0			ns	15	l		***	11,12,13		8	1,6,16
Release Time	trel1	11	5.0	-		5.0	_	-	5.0	-	-	ns	15		-			9,10	8	1,6,16
(See Figures 4 and 5)	trel2	9	5.0	-	-	5.0	-	-	5.0		-	'ns	15	-		-	11,12,13		8	1,6,16
Toggle Frequency	fmax	2										MHz								
(See Figure 6)			i					ł	1		1		ł				l	l .		
MC12009:5/6		1	440	-	-	480	_	-	440	-	-			-		11		-	8	16
MC12011 : 8/9		1	500	-		550		-	500	-	-		-	-	-	11			8	16
MC12013 : 10/11			500	-	- '	550	-		500	-		i	-	-		11		-	8	16

Test inputs sequentially, with Pulse Generator 2 or 3 as indicated connected to input under test, and the voltage indicated applied to the other input(s) of the same type (i.e., MECL or MTTL).

	-30°C	+25°C	+85°C	
† V _{IHmin}	+1.03	+1,115	+1.20	Vdc
† VILmin	+0.175	+0.200	+0.235	Vdc

FIGURE 3 - AC VOLTAGE WAVEFORMS




FIGURE 4 – SETUP AND RELEASE TIME WAVEFORMS




FIGURE 5 - AC TEST CIRCUIT






FIGURE 6 - MAXIMUM FREQUENCY TEST CIRCUIT




Unused output connected to a 50-ohm resistor to ground


DIVIDE BY 6




DIVIDE BY 9



DIVIDE BY 11





APPLICATIONS INFORMATION

The primary application of these devices is as a high-speed variable modulus prescaler in the divide by N section of a phase-locked loop synthesizer used as the local oscillator of two-way radios. The theory and advantages of variable modulus prescaling, along with typical applications, are covered in Motorola's "Electronic Tuning Address Systems" (SG72).

Proper VHF termination techniques should be followed when the clock is separated from the prescaler by any appreciable distance.

In their basic form, these devices will divide by 5/6, 8/9, or 10/11. Division by 5, 8, or 10 occurs when any one or all of the five gate inputs E1 through E5 are high. Division by 6, 9, or 11 occurs when all inputs E1 through E5 are low. (Unconnected MTTL inputs are normally high, unconnected MECL inputs are normally low). With the addition of extra parts, many different division configurations may be obtained (20/21, 40/41, 50/51, 100/101, etc.) A few of the many configurations are shown below, only for the MC12013

FIGURE 8 -- DIVIDE BY 10/11 (MC12013)




FIGURE 9 - DIVIDE BY 20/21 (MC12013)





FIGURE 10 - DIVIDE BY 40/41 (MC12013)






COUNTER CONTROL LOGIC


The MC12014 monolithic counter control logic unit is designed for use with the MC12013 Two-Modulus Prescaler and the MC4016 Programmable Counter to accomplish direct high-frequency programming. The MC12014 consists of a zero detector which controls the modulus of the MC12013, and an early decode function which controls the MC4016. The early decode feature also increases the useful frequency range of the MC4016 from 8.0 MHz to 25 MHz.

LOGIC

COUNTER CONTROL




LOGIC DIAGRAM Early Decode В1 G2 **P1** G4 G6 9fout P0 11 P2 Ē3 G7 G5 G3 fin (Clock) **Enable Reset** G8 G10 G11 G9 V_{CC} = Pin 16 Gnd = Pin 8 Zero Detector G12 G13 Z0 G14 Z1 G19 G15 ი 7 Z2 Enable Out G16 Ž3 G18 G17 B2



ELECTRICAL CHARACTERISTICS

Test procedures are shown for the f_{in} , $\overline{Z}0$, B1 and P1 inputs. All other inputs are tested in the same manner as the $\overline{Z}0$ input.



	TE	ST CL	RRENT/	VOLTA	AGE VA	LUES (AII	Tempera	tures)							
n	mA Volts														
loL	юн	Iс	VIL	VIH	VIHH	V _{RH}	vcc	VCCL	Vссн						
16	-1.6	-10	0.5	2.4	5.5	4.5	5.0	4.75	5.25						

MC12014

						110	-1.6	~10	0.5	2.4	5.5	4.5	5.0	4.75	5.25	
		Pin Under		Fest Lin) to +75			TEST	CURI	RENT/VOL	TAG	E APPL	IED TO PINS	LISTE	D BELOV	N .	
Characteristic	Symbol	Test	Min	Max	Unit	lOL	юн	1 _{IC}	VIL	νін	VIHH	V _{RH}	vcc	VCCL	Vccн	Gnd
Input																
Forward Current	11L	1	-	6.4	mAdc	-		~	1	-	-	- 1	_	-	16	8 ,10
		2	-	-1.6			-	_	2	-	1 -	-	_	_		8
		10 14	_	₩	↓	_	_	_	10 14	_	_	_	_	_	₩	1,8,11,12,13
Leakage Current		1-4		160	μAdc		- -			1				_	16	8,10
Leakage Current	1 1H	2	_	40	μAdc	1 =	_	_	_	2	1 =	_	_	_	1 10	8,10
		10		Ιĭ			l _	_	_	10	_	_	_	_		1,8,11,12,13
		14	-	🕴	Y	-	-	-	-	14	-	_		-		1,8,11,12,13
	инн	1		1.0	mAdc	-	-	_	-	_	1	_	_	-	16	8
	[2	-			-	-	-	-	-	10	-	-	-		8 1,8,11,12,13
		10 14	_		🕴	_	_	_	_	_	14	_	_	_		1,8,11,12,13
Clamp Voltage	Vic	1	-	-1.2	Vdc	-	-	1	_	-	T-		-	16	-	8
	'-	2	-	1	1 1	-	-	2		_	-	-	-	1 1	-	1 1
		10	-	1 1		-		10		-	-	-	-		_	
		14	-	'		<u> </u>		14	-			-	-	<u>'</u>		1
Output	1,,,	7		0.5	Vdc	7	_	_	11,12,13	_	_	2,3,4,5,10,11		16	_	8
Output Voltage	VOL*	9	_	0.5	Vdc	9	_	_	11,12,13		_	10,14	_	16	_	8
	Voн	7	2.4	-	Vdc	Ħ	7	+-	2,3,4,5	 	_	6	_	16	-	8
	1 .04	9**	2.4		Vdc	-	9	-	-	-	-	11,12,13	_	16	-	8
Short-Circuit Current	los	7	-20	-65	Vdc	-	-	_	2,3,4,5	-	-	6	16		-	7,8
	00	9**	-20	-65	Vdc	-	-	-	-	-	-	11,12,13	16	-	-	8,9
Power Requirements																
Power Supply Drain	· Icc	16	-	35	mAdc	-	-	-	-	-	-	-	16	-	-	1,8


^{*}Output level to be measured after waveform 1 is applied to f_{in} , pin 1. **Output level to be measured after waveform 2 is applied to f_{in} , pin 1.

Waveform 1: Waveform 2:

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc, waveform letters refer to waveforms on next page.)

		Ur	in ider		°C		Limits			5°C	Pulse (Gen. 1	Pulse (Gen. 2	Pulse	Out	Voltage Appl Listed I	
Characteristic	Symbol	In I	est Out	Min	Max	Min	Typ	Max	Min	Max	Wave- form	Pin	Wave- form	Pin	Wave- form	Pin	V _{IL} = 0.5 V	V _{IH} = 2.4 V
Propagation Delay	tPLH1	1	9	7.0	15	7.0	10	15	7.0	17	Α	1	J	10	К	9	11,12,13	14
	tPHL1	1	9	7.0	16	7.0	11	16	7.0	18	Α	1	J	10	К	9	11,12,13	14
	tPLH2	2 3 4 5	7	5.0	12	5.0	8.5	12	5.0	14	Î	1	I	2 3 4 5	★	7	3,4,5,11,12,13 2,4,5,11,12,13 2,3,5,11,12,13 2,3,4,11,12,13	6,10,14
	tPHL2	1	7	7.0	16	7.0	11	16	7.0	18	Α	1	Н	2	L	7	3,4,5,11,12,13	6,10,14
	tPLH3	6	7	7.0	16	7.0	11	16	7.0	18	Α	1	J	6	L	7	2,3,4,5,11,12,13	10,14
Setup Time	^t setup"1"	10 11 12 13 14	1 1 1 1		- - - -		1.0 7.0 1.0	2.0 12 2.0	1 1 1 1	-	Î	1	В	10 11 12 13 14	0 ← —¬ 0	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 ↓ 10
·	^t setup"0"	10 11 12 13 14				- - - -	4.5 5.0 4.5	8.0 9.0 \$.0	1 1 1 1	_ _ _ _	Î	1	C —	10 11 12 13 14	F G → F	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 ↓ 10
Hold Time	thold"1"	10 11 12 13 14		1 1 1 1 1	 - - -	- - - -	4.0 5.0 4.0	8.0 10 \$	1111	- - - -	Î	1	D	10 11 12 13 14	G F → G	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14
	^t hold''0''	10 11 12 13 14		- - - -	-	- - - -	1.0 7.5 1	2.0 14 1 2.0	1 1 1 1		Î	1	E	10 11 12 13 14	F G → F	9——	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 ↓ 10


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




Two pulse generators are required and must be slaved together to provide the waveforms shown.

 $\mbox{C}_{\mbox{\scriptsize T}}$ = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.





#Pulse A (fin) used with all tests.

6

APPLICATIONS INFORMATION

The MC12014 Counter Control Logic incorporates two features for enhancing operation of the MC4016/4018 Programmable Counters. 1 Maximum operating frequency of the counters is limited by the time required for re-programming at the end of each count-down cycle. Operation can be extended to approximately 25 MHz by using the "early decode" feature included in the MC12014. The appropriate connections are shown in Figure 2. Only three counter stages are shown; however, up to eight stages can be satisfactorily cascaded. Note the following differences between this and the non-extended method: the counter gate inputs are not connected to the input clock; all parallel enables are connected to the Q output (fout) of a type D flip-flop formed by gates G2 through G7 in the MC12014 package; the bus terminal of the least significant stage is grounded; all other bus terminals and one internal resistor, R, are connected together and serve as a data input, B1, to the flip-flop. Four additional data inputs, P0 through P3, serve to decode the "two" state of the least significant counter stage. Circuit operation is illustrated in waveforms of Figure 2, where the timing for the end of a count-down cycle is shown in expanded form. The counter parallel inputs are assumed to have N = 245 programmed. Timing is not shown for the third stage since it has already been counted down to the all zero state. As the next-to-least significant stage reaches zero, the common bus line goes high. Count down of the least significant stage continues until the "two" state is reached, causing the remaining data inputs to the flipflop to go high. The next-to-last clock pulse of the cycle then triggers the flip-flop Q output low. This takes the parallel enables of all three counter stages low, resetting


the programmed data to the outputs. The next input pulse clocks $\overline{\Omega}$ back to the high state since the data inputs to the flip-flop are no longer all high. The resulting negative output pulse at f_{out} is one input clock period in duration. Note that division by N equal to 001 or 002 is not available using this method.

The frequency synthesizer shown in Figure 8 requires that the programmable counters be quickly stopped after reaching their terminal (zero) count. This can be simply accomplished by taking the master reset of all stages low at the appropriate time. The bus output of the counters could be used for this function since a transition there signals the end of a count-down sequence. However, due to the relatively long delay between the last positive clock transition and the bus transition a faster method is required in this application.


The "zero detection" feature of the MC12014 provides a convenient means of implementing a faster method. Gates G12 through G19 form a latch whose output goes high if B2 is high and low logic levels are applied to the Z0 thru Z3 inputs. When once set to a one by appropriate input conditions, the output of G19 remains high until it is reset by the circuit comprised of gates G8 through G11. Note that since the required information is stored, the counter can be allowed to continue cycling.

The G8-G11 circuit monitors the G7 output of the "early decode" type D flip-flop. When the counter stage connected to the $\overline{P}0$ thru $\overline{P}3$ inputs has counted down to its two state the output of G7 goes high; this enables the G8-G11 circuitry and the next positive clock transition causes the output of G11 to go high, resetting the output of G19 to zero.









¹ See the MC54416/54418 data sheet for additional information

Operation of the Counter Control Logic can be further clarified by considering a typical system application for programmable counters illustrated in the frequency synthesizer shown in Figure 3. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output, f_{VCO} , of a voltage controlled oscillator to a reference frequency, f_{ref} . Circuit operation is such that $f_{VCO} = Nf_{ref}$, where N is the divider ratio of the feedback counter, permitting frequency selection by means of thumbwheel switches.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divide-by-M ECL circuit as

shown in Figure 4. For this configuration, $f_{VCO} = NMf_{ref}$, where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where the upper limit is established by the required channel spacing. Since $f_{VCO} = Nf_{ref}$ in the non-prescaled case, if N is changed by one, the VCO output changes by f_{ref} , or the synthesizer channel spacing is just equal to f_{ref} . When the prescaler is used as in Figure 4, $f_{VCO} = NMf_{ref}$, and a change of one in N results in the VCO changing by Mf_{ref} , i.e., if f_{ref} is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set $f_{ref} = \text{channel spacing}/M$ but this leads to more stringent loop filter requirements.

FIGURE 3 - TTL PHASE-LOCKED LOOP





FIGURE 4 - TTL-MECL PHASE-LOCKED LOOP



2 See Motorola Application Notes AN-535, AN-532, and the MC4344/4044 Data Sheet for detailed explanation of over-all circuit operation.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 5. It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M + 1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M + 1), the modulus control counter for division by $N_{\mbox{mc}}$, and the programmable counter for division by Npc. The prescaler will divide by (M + 1) until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle.

To determine the relationship between f_{out} and \dot{f}_{in} , let T_1 be the time required for the modulus control counter to reach its terminal count and let T_2 be the remainder of one cycle. That is, T_2 is the time between terminal count in the modulus control counter and terminal count in the programmable counter. When the modulus control counter reaches zero, N_{mc} pulses will have entered it at a rate given by $f_{in}/(M+1)$ pulses/second or T_2 is:

$$T_1 = \frac{(M+1)}{f_{in}} \cdot N_{mc} \tag{1}$$

At this time, N_{mc} pulses have also entered the programmable counter and it will reach its terminal counter after ($N_{pc}-N_{mc}$) more pulses have entered. The rate of entry is now f_{in}/M pulses/second since the prescaler is now dividing by M. From this T₂ is given by:

$$T_2 = \frac{M}{f_{in}} \cdot (N_{pc} - N_{mc}) \tag{2}$$

Since
$$f = \frac{1}{T}$$
:

$$f_{out} = \frac{1}{T_{total}} = \frac{1}{T_1 + T_2} = \frac{1}{\frac{(M+1)N_{mc}}{f_{in}} + \frac{M(N_{pc} - N_{mc})}{f_{in}}} (3)$$


$$f_{out} = \frac{f_{in}}{(M+1)N_{mc} + M(N_{pc} - N_{mc})}$$

$$= \frac{f_{in}}{MN_{mc} + N_{mc} + MN_{pc} - MN_{mc}}$$

$$= \frac{f_{in}}{MN_{pc} + N_{mc}}$$


In terms of the synthesizer application, $f_{VCO}=(MN_{DC}+N_{mc})$ f_{ref} and channels can be selected every f_{ref} by letting N_{DC} and N_{mc} take on suitable integer values, including zero.

FIGURE 5 — FEEDBACK COUNTERS WITH DUAL MODULUS PRESCALER



A simplified example of this technique is shown in Figure 6. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 when connected as shown in Figure 6. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain. Appropriate waveforms for division by 43 are shown in Figure 7a.

The beginning of the timing diagram indicates circuit status just prior to the end of a countdown cycle, i.e., the modulus control counter has been counted down to one and the programmable counter is in the two state. The next positive transition from the prescaler (f1 in the timing diagram) then initiates the following sequence of events. Since the two state of the programmable counter enables the early decode circuitry in the MC12014, the positive f1 transition causes fout to go low. Since fout is connected to the Parallel Enables of all the MC4016 counters this low signal will re-program the counters in readiness for another cycle. However, due to the propagation time through the decode circuitry, the programmable and modulus control counters are briefly decremented to one and zero, respectively, before reprogramming occurs. The momentary zero state of the modulus control counter is detected, setting Eo of the MC12014 high, enabling the MC12013 for division by ten during its next cycle. After eleven more fin pulses (EO went high after the beginning of the prescaler cycle and so doesn't change the modulus until the next prescaler cycle), f1 again goes high, causing fout to return to the one state. This releases the Parallel Enables and simultaneously resets En to zero. However, since En was high when the current prescaler cycle began, the next positive f1 transition occurs only ten fin pulses later. Subsequent f1 transitions now decrement the MC4016 counters down through another cycle with the prescaler dividing by eleven. From the waveforms, 11 + 10 + 11 + 11 = 43input pulses occur for each output pulse.



Division by 42 is shown in Figure 7b. Operation is similar except that the modulus control counter reaches its terminal count one f1 cycle earlier than before. Since E $_0$ is reset by the trailing edge of the f_{out} pulse, E $_0$ now remains high for two prescaler cycles leading to 10 + 10 + 11 + 11 = 42 input pulses for each output pulse.

Other combinations lead to similar results, however note that N_{DC} must be greater than or equal to N_{mC} for operation as described. If N_{mC} is greater than N_{DC} erroeus results are obtained, however this is not a serious restriction since N_{DC} is greater than N_{mC} in most practical applications.


The synthesizer shown in Figure 8 generates frequencies in the range from 144 to 178 MHz with 30 kHz channel spacing. It uses the dual modulus prescaler approach discussed earlier. General synthesizer design considerations are detailed in the publications listed in footnote

2, hence only the feedback counter is discussed here. Requirements for the feedback divider are determined from:

Minimum Divider Ratio =
$$N_{Tmin} = \frac{144.00 \text{ MHz}}{30 \text{ kHz}} = 4800$$

$$Maximum \ Divider \ Ratio = N_{\mbox{\scriptsize Tmax}} = \frac{177.99 \ \mbox{\scriptsize MHz}}{30 \ \mbox{\scriptsize kHz}} = 5933$$

If the prescaler divides by at least ten, the maximum input frequency to the TTL counters will be 17.799 MHz, allowing use of MC4016 Programmable Counters with the MC12014 frequency extension feature.







FIGURE 76 — DIVISION BY 42






FIGURE 9 — Npc PROM PROGRAMMING

			_	SV	V #	1	_	SI	N #:	,		_			RO	M C	1117	PII	т		1
	SW	SW	<u>-</u>								PROM	-			_	T				r	1
	#1	#2			Ab	Α4	А3	A2	Α1	ΑU	WORD		M.	S.B	_		L.;	S.B.		Npc	1
(144 MHz)			0	. 1	0	0	0	1	0	0	4	0	1	0	0	1	0	0	0	48	480
	4		0	1	0	0	0	1	0	1	5	0	1	0	0	1	0	0	0	48	1
	4		0	1	0	0	0	1	1	0	6	0	1	0	0	1	0	0	0	48	
	4		0	1	0	0	0	1	1	1	7	0	1	0	0	1	0	0	1	49	}
	4		0	1	0	0	1	0	0	0	8	0	1	0	0	1	0	0	1	49	
	4		0	1	0	0	1	0	0	1	9	0	1	0	0	1	0	0	1	49	
	5		0	1	0	1	0	0	0	0	16	0	1	0	1	0	0	0	0	50	ł
	5		0	1	0	1	0	0	0	1	17	0	1	0	1	0	0	0	0	50	1
	5		0	1	0	1	0	0	1	0	18	0	1	0	1	0	0	0	0	50	
	5		0	1	0	1	0	0	1	1	19	0	1	0	1	0	0	0	1	51	1
	5		0	1	0	1	0	1	0	0	20	0	1	0	1	0	0	0	1	51	
	5		0	1	0	1	0	1	0	1	21	0	1	0	1	0	0	0	1	51	4
	5		0	1	0	1	0	1	1	0	22	0	1	0	1	0	0	1	0	52	1
	5		0	1	0	1	0	1	1	1	23	0	1	0	1	0	0	1	0	52	
	5		0	1	0	1	1	0	0	0	24	0	1	0	1	0	0	1	0	52	1
	5		0	1	0	1	1	0	0	1	25	0	1	0	1	0	0	1	1	53	ĺ
	6		0	1	1	0	0	0	0	0	32	0	1	0	1	0	0	1	1	53	1
	6		0	1	1	0	0	0	0	1	33	0	1	0	1_	0	0	1	1	53	
	6		0	1	1	0	0	0	1	0	34	0	1	0	1	0	1	0	0	54	}
	6		0	1	1	0	0	0	1	1	35	0	1	0	1	0	1	0	0	54	
	6		0	1	1	0	0	1_	0	0	36	0	1	0	1	0	_1_	0	0	54	
	6		0	1	1	0	0	1	0	1	37	0	1	0	1	0	1	0	1	55	l
	6 6		0	1	1	0	0	1	1	0	38	0	1	0	1	0	1	0	1	55	
			0	1	1	0	0	1	1	1	39	0	1	0	1_	0	1	0	1	55	4
	6		0	1	1	0	1	0	0	0	40	0	1	0	1	0	1	1	0	56	
	6		0	1	1	0	0	0	0	1	41 48	0	1	0	1	0	1	1	0	56 56	1
			0		1	1_	_		_			0	1	0	1	0	1	1			1
	7		0	1	1	1	0	0	0	1	49	0	1	0	1	0	1	1	1	57	l
	7		0	1	1	1	0	0	1	0	50 51	0	1	0	1	0	1	1	1	57 57	l
			_	_1_			-			1		-	1		1	+-		1	1		1
	7.		0	1	1	1	0	1	0	0	52	0	1	0	1	1	0	0	0	58	1
	7:		0	1	1	1	0	1	0	1	53 54	0	1	0	1	1	0	0	0	58 58	1
4477 *****	7		0	1	i	'n	0	i	'n	1	55	0	1	0	1	li.	0	0	1	59	590
(177 MHz)	<u></u>	<u>′</u>					10			-	1 55	L				<u>'</u>				1 29	1090

The required divider range, 4800 to 5933, is obtained in the following manner: the MC12013 Dual Modulus Prescaler is connected in the divide by 10/11 mode; the modulus control counter uses two MC4016 stages with N_{mC} ranging from 00 to 99, establishing the two least significant digits of N_{T} . The remaining two digits of N_{T} are obtained from a three stage programmable counter generating N_{pC} . The least significant stage of the N_{pC} counter is fixed programmed to zero. The required programming for all remaining stages is derived from four channel selector BCD thumbwheel switches. The relationship between N_{T} and the counters is given by $N_{T}=4811$ requires that M=10, $N_{pC}=480$, and $N_{mC}=11$, or $N_{T}=(10)(480)+11=4811$.

A general problem associated with synthesizer design arises from the fact that there is not always a one-to-one correspondence between the code provided by the channel selector switches and the code required for proper programming of the counters. For instance, in the example above where 144.33 MHz was selected, the channel selector switches are set to 44.33 while the required divider ratio is 4811. There are numerous solutions for a given translation requirement, however the method shown here using read only memories offers a straightforward design method. While field programmable read only memories (PROMs) are shown, they would normally be used only during development; suitable fixed ROMs are more economical in production quantities. The design procedure for the code conversion is illustrated in Figure 9. The required programming for the two most

	BIT									
	├			Y	_					
WORD	7	6	5	.4	3	2	1	0		
0	-	_		_	-	_	-	-		
1		+				† _	_	 -		
2		<u> </u>			-		_	 		
	-	-		=		-	-	-		
3		-	 -	-	<u> </u>					
4	0	1	0	0	1	0	0	0		
5	0	1	0	0	1	0	0	0		
6	Ü	1	0	Ü	1 1	0	0	0_		
7	0	1	0	0	1	0	0	1		
8	0	1	0	0	1	0	0	1		
9	0	1	0	0	1	0	0	1		
10		۲÷	— <u> </u>	<u> </u>	 	-	1	+- <u>-</u> -		
					- -	-		 -		
11	_	-	-	_	-	_	-			
12	-	-		-	-	-		-		
13		l –	-		L -		-	-		
14	-	-		-		_	-	-		
15		-	-	_	-	-	_			
16	0	1	0	1	0	0	0	0		
17	0	1	0	1	0	0	0	0		
18	0	1	0	1	0			0		
						0	0			
19	0	1	0	1	0	0	0	1		
20	0	1	0	1	0	0	0	1		
21	0	1	0	1	0	0	0	1		
22	0	1	0	1	0	0	1	0		
23	0	1	0	1	0	0	1	0		
24	0	1	0	1	0	0	1	0		
25	0	1	0	1	0	0	1	1		
26		<u> </u>	-	<u> </u>	-	-	<u> </u>	<u> </u>		
	- -		+=-	<u>├</u> —	 - -	-	-	-		
27						<u> </u>				
28	_	-	-	_	-		-	<u> </u>		
29		_	_	-	_	-	-			
30	-	-	-	-	-	-	-	-		
31	-	_	_	-	-	_	_	_		
32	0	1	0	1	0	0	1	1		
33	0	1	0	1	0	0	1	1		
34	0			1			0	0		
		1	0		0	1				
35	0	1	0	1_	0	1	0	0		
36	0	1	0	1	0	1	0	0		
37	0	1	0	1	0	1	0	1		
38	0	1	0	1	0	1	0	1		
39	0	1	0	1	0	1	0	1		
40	. 0	1	0	1	0	1	1	0		
41	0	1	0	1	0	1	1	0		
		'		7	-			-		
42		_	-	<u> </u>		-		1		
43								-		
44		-	-			<u> </u>				
45				_	-		_	-		
46	-		-		-	_		-		
47	_	-	_	_	-	_	-	-		
48	0	1	0	1	0	1	1	0		
49	0	1	0	1	0	1	1	1		
50	0	1	0	1	0	1	1	1		
51	0	1	0	1	0	1_	1	1		
52	0	1_	0	1	1_	0	0_	0		
53	0	1_	0	1	1	0	0	0		
54	0	1	0	1	1	0	0	0		
55	0	1 .	0	1	1	.0	0	1		
56	_	-	-	_	-	_	_	_		
57		_	_	_		_	_			
58	_	_			-					
59								H=-		
60										
61	_		_			-	_	-		
62	_		_		_		_			
63	-	-	-	-	- 7	-		- 1		

6

FIGURE 10 - Nmc PROM #1 PROGRAMMING

	sw	SW		SV	V #3	3	SW #4		PROM PROM OUTPUT				Т							
	#3	#4	Г		A5	Α4	А3	A2	A 1	A0	WORD	M.S.B			L.S.B.				N _{mc}	
(144)		10		0	0	0	0	0	Ó	0	0	0	0	0	0	0	0	0	0	00
		3		0	0	0	0	0	1	1	3	0	0	0	0	0	0	0	1	01
		16		0	0	0	0	1	1	0	6	0	0	0	0	0	0	1	0	02
	.с			0	0	0	1	0	0	1	9	0	0	0	0	0	0	1	1	03
	.1			0	0	1	0	0	1	0	18	0	0	0	0	0	1	0	0	04
	.1			0	0	1	0	1	0	1	21	0	0	0	0	0	1	0	1	05
	.1			0	0	1	1	0	0	0	24	0	0	0	0	0	1	1	0	06
	.2			0	1	0	0	0	0	1	33	0	0	0	0	0	1	1	1	07
		4	0		1	0	0	1_	0	0	36	0	0	0	0	1	0	0	0	08
	.2		0		1	0	0	1	1	1	39	0	0	0	0	1	0	0	1	09
	.3			0	1	1	0	0	0	0	48	0	0	0	1	0	0	0	0	10
		3	0		1	1	0	0	1_	1	51	0	0	0	1	0	0	0	1	11
	.3		0		1	1	0	1	1	0	54	0	0	0	1	0	0	1	0	12
	.3			0	1	1	1	0	0	1	57	0	0	0	1	0	0	1	1	13
	.4		0	_	0	0	0	0	1	0	2	0	0	0	1	0	1	0	0	14
	.4		0		0	0	0	1	0	1	5	0	0	0	1	0	1	0	1	15
1	.4		0	1	0	0	1	0	0	0	8	0	0	0	1	0	1	1	0	16
	.5		0	1	0	1	0	0	0	1	17	0	0	0	1	0	1	1	1_	17
	.5		0	1	0	1	0	1	0	0	20	0	0	0	1	1	0	0	0	18
	.5		0	1	0	1	0	1	1	1	23	0	0	0	1	1	0	0	1	19
	.6		-	1	1	0	0	0	0	0	32	0	0	1	0	0	0	0	0	20
	.6			1	1	0	0	0	1	1	35	0	0	1	0	0	0	0	1	21
	.6		0	1	1	0	0	1	1	0	38	0	0	1	0	0	0	1	0	22
	.6		0	1	1	0	1	0	0	1	41	0	0	1	0	0	0	1_	1	23
-	.7		0		1	1	0	0	1	0	49	0	0	1	0	0	1	0	0	24
		5 8	0	1	1	1	0	1	0	1	53 56	0	0	1	0	0	1	0	1	25 26
			-	_				_		_			_		-				_	
1	.8	4	1	0	0	0	0	0	0	1	1 4	0	0	1	0	0	1	1	0	27 28
	.8		1	0	o	0	0	1	1	1	7	0	0	1	0	,	0	0	1	28
		0	1	0	0	1	0	ō	0	0	16	0	0	1	1	0	0	0	ō	30
		3	li	o.	ō	1	o.	ō	1	1	19	ō	ō	i	1	ō	o	ŏ	1	31
		16	1	ō	ō	1	0	1	1	o	22	ō	ō	1	1	ō	ō	1	ò	32
(144)		9	1	0	ō	1	1	0	ő	1	25	o	0	1.	1	0	ō	1	1	33

Jse	with	frequency	ranges:

significant digits of N_{DC} is shown versus the code provided by switches #1 and #2 of the channel selector. If the four outputs of switch #2 and the two least significant outputs of switch #1 are regarded as address bits A0 through A5 for a 64 x 8 TTL PROM, a memory location can be associated with each switch setting. The required N_{DC} programming for each switch setting is then set into the appropriate memory location by the user. In Figure 9, the required programming has been transferred into a truth table to be used while programming the PROM. A similar result for the N_{mc} programming is shown in Figure 10. Note that the PROM shown, N_{mc} PROM #1, selects only N_{mc} numbers 00 through 33. This means that the synthesizer as shown in Figure 8 selects only the adjacent channels in a one megahertz slice of the total band. The frequency ranges that can be selected using N_{mc} PROM #1 are summarized in Figure 10. For other ranges, N_{mc} PROM #1 must be replaced by one of two additional PROMs required for generating the remaining Nmc numbers. Appropriate truth tables along with the ranges they can be used with are shown in Figures 11 and 12.

	T			В	IT			
WORD	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0
	0	0		0	0	1	1	1_
3	0	0	0	0	0	1	0	0
		-			0	0	0	1_
4	0	0	1	0	1	0	0	0
5	0	0	0	1	0	1	0	
6	0	0	0	0	0	0	1	0
7	0	0	1	0	1	0	0	1_
8	0	0	0	1	0	. 1	1	0
9	0	0	0	0	0	0	1	1
10		-			-		_	
11								
12	-				-	-	_	
. 13	_					-	-	
14			-		_		-	
15			-		-			
16	0	0	1	1	0	0	0	0
17	0	0	0	1	0	1	1	1
18	0	0	0	0	0	1	0	0
19	0	0	1	1	0	0	0	1
20	0	0	0	1	1	0	0	0
21	0	0	0	0	0	1	0	1
22	0	0	1	1	0	0	1	0
23	0	0	0	1	1	0	0	1
24	0	0	0	0	0	1	1	0
25	0	0	1	1	0	0	1	1
26	_	-	-	_			-	
27	-	-	-	-	-	_	-	-
28	-	-			-	_	-	1
29	-	_	-			-		-
30	-	-	-			-	-	_
31	_	-	-	_	-	_		-
32	0	0	1	0.	0	. 0	0	0
33	0	0	0	0	0	1	1	1
34	_	-	_	_		_	_	
35	0	0	1	0	0	0	0	1
36	0	0	0	0	1	0	0	0
.37		-				-		_
38	0	0	1	0	0	0	1	0
39	0	0	0	0	1	0	0	1
40	-		Ť		-	-		
41	0	0	1	0	0	0	1	1
42	-	-	<u> </u>	_	-	-	-	<u> </u>
43	-	-	_		-	-	-	
44	<u> </u>	-	+=-	+=	-	<u> </u>		
45		_		-		-		
46	-		=	- -	 _	- -	<u> </u>	
46	 -	<u> </u>	- -		- -	- -	-	
	-	0	-	-	0	-	-	_
48	0		0	1		0	0	0
49	0	0	1	0	0	1	0	0
50	-	-	-	1	-	-	-	1
51	0	0	0	 '-	0	0	0	- '
52	-	-	-	-	-	-	-	-
53	0	0	1	0	0	1	0	1
54	0	0	0	1	0	0	1	0
55	-	-	-		-	-	1	
56	0	0	1	0	0	1	1	0
57	0	0	0	1	0	0	1	1
58	<u> </u>		<u> </u>	_	<u> </u>		-	
59	<u> </u>	L=	<u> </u>	-			-	
60	-			<u> </u>	<u> </u>			_
61				-			-	_
62	-	_	-	-	_		- '	-
63	-		-	-	-	-	-	-
63	-		7	-	Ι=	-		_

FIGURE 11 - N_{mc} PROM #2 TRUTH TABLE

				R	IT			
WORD	7	6	5	4	3	2	1	0
0	0	1	1	0	0	0	0	0
1	0	1	0	0	0	1	1	1
2	0	0	1	1	0	1	0	0
3	0	1	1	0	0	0	0	1
4	0	1	0	0	1	0	0	0
5	0	0	1	1	0	1	0	1
6	0	1	1	0	0	0	1	0
7	0	1	0	0	1	0	0	1
8	0	0	1	1	0	1	1	0
9	0	1	1	0	0	0	1	1
10	100		_	_		_		-
11		-	_	-	-	_	_	
12		-			-	_	_	_
13		_	_					_
14		-	-	_	-	-	-	-
15						-		
16	0	1	0	1	0	0	0	0
17	0	0	1	1	0	1	1	1
18	0	1	1	0	0	1	0	0
19	0	1	0	1	0	0	0	1
20				1				
21	0	1	1		1	0	0	0
	0		1	0	0	1	0	1
22	0	1	0	1	0	0	1	0
23	0	0	1	1	1	0	0	1
24	0	1	1	0	0	1	1	0
25	0	1	0	1	0	0	1	1
26	-						~	
27	-	_	-		-			-
28		-	_	-				
29			-			-		_
30			-	-	-		-	
31	-		-	-	-	-	-	-
32	0	1	0	0	0	0	0	0
33	-	-	-	-	-	-		
34	0	1	0	1	0	1	0	0
35	0	1	0	0	0	0	0	1
36	1-0	-	_		_	_		-
37	0	1	0	1	0	1	0	1
38	0	1	0	0	0	0	1	0
39			_		<u> </u>		Ė	
40	0	1	0	1	0	1	1	0
41	0	1	0	0	0	0	1	1
42		<u> </u>	-		ا		<u> </u>	<u>'</u>
43		<u> </u>	_		-		-	
44	-	- -			- -	-		-
45		-			-	-	-	-
46		H			-		-	-
46			-		-		-	
			-		-		-	
48		-	-	-	-	-		
49	0	1	0	1	0	1	1	1
50	0	1	0	0	0	1	0	0
51	-	-	-		-	-	_	-
52	0	1	0	1	1	0	0	0
53	0	1	0	0	0	1	0	1
54					-	<u> </u>	-	-
55	0	1	0	1	1	0	0	1
56	0	1	0	0	0	1	1	0
57	-	-	-		-		-	
58	-	-	-	-	I -	-	-	-
59		-		-	-	-	-	-
	-				Γ		_	_
60			-	-				
	-		_			-	_	-
60	-		-	_		=	-	-

Use with frequency ranges:

145.02 - 145.98	163.02 ~	163.98
148.02 - 148.98	166.02	166.98
151.02 - 151.98	169.02 ~	169.98
154.02 - 154.98	172.02	172.98
157.02 - 157.98	175.02 -	175.98
160.02 - 160.98		

FIGURE 12 - N_{mc} PROM #3 TRUTH TABLE

				В	1			
WORD	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0
1	0	1	1	0	0	- 1	1	1
2	1	0	0	1	0	1	0	0
3	1	0	0	0	0	0	0	1
4	0	1	1	0	1	0	0	0
5	1	0	0	1	0	1	0	1
6	1	0	0	0	0	0	1	0
7	0	1	1	0	1	0	0	1
8	1	0	0	1	0	1	1	0
9	1	0	0	0	0	0	1	1
10							_	
11	_				_	_	-	_
12	_		-	_		-		_
13		-	***				_	_
14	_	-	-	-	-		_	
15	_	-				-	-	-
16	0	1	1	1	0	0	0	0
17	1	0	0	1	0	1	1	1
18	1	0	0	0	0	1	0	0
19	0	1	1	1	0	0	0	1
20	1	0	0	1	1	0	0	0
21	1	0	0	0	0	1	0	1
22	0	1	1	1	0	0	1	0
23	1	0	0	1	1	0	0	1
24	1	0	0	0	0	1	1	0
25	0	1	1	1	0	0	1	1
26		_			-	-	_	-
27			_	-	-	_	_	-
28	-	_	_	-	_	_		_
29	1		-					-
30					_	_		
31	-					_	_	-
32	-			-	-	-		_
33	1	0	0	0	0	1	1	1
34	0	1	1	1	0	1	0	0
35			<u> </u>	<u> </u>		<u> </u>		-
36	-			-	-			-
37	0	1	1	1	0	1	0	1
38	1	0	0	0	1	0	0	0
	1	0	0	0	1	0	0	1
39					0	1	1	0
40	0	1	1	1	-	1	-	-
	_			_	-		-	 -
42	-		-	-	-	-	-	-
43	-		-	-	 -	 -		 -
44			<u> </u>	-	-	-	-	-
45				-	-	 -		-
46			-	-	-			<u> </u>
47		-			-	<u> </u>	-	
48	1	0	0	1	0	0	0	0
49	0		1	1	0	1	1	1 -
50	-		-	<u> </u>	-		-	
51	1	0	0	1	0	0	0	1
52	0	_ 1	1	1	1	0	0	0
53	-		-		-	-	_	-
54	1	0	0	1	0	0	1	0
55	0	1	1	1	1	0	0	1
56		-		-	-		-	-
57	1	0	0	0	0	0	1	1
58	100	_					-	
59			-	-		-	_	
60		_	-	-	-		_	-
61			_		_	_		_
62	-	_	-	-	_	-	-	-
63	200	_	-				_	_

Use with frequency ranges:

146.01 - 146.97	164.01 -	164.9
149.01 - 149.97	167.01 -	167.9
152.01 - 152.97	170.01 -	170.9
155.01 - 155.97	173.01	173.9
158.01 - 158.97	176.01 -	176.9
161.01 - 161.97		



MC12015 MC12016 MC12017

LOW-POWER TWO-MODULUS PRESCALER

The MC12015, MC12016 and MC12017 are two-modulus prescalers which will divide by 32 and 33, 40 and 41, and 64 and 65 respectively. An internal regulator is provided to allow these devices to be used over a wide range of power-supply voltages. The devices may be operated by applying a supply voltage of 5.0 Vdc \pm 10% at pin 7 or by applying an unregulated voltage source from 5.5 Vdc to 9.5 Vdc to pin 8.

- 225 MHz Toggle Frequency
- Low-Power 7.5 mA Max at 6.8 V
- Control Input and Output are Compatible with Standard CMOS
- Connecting Pins 2 and 3 Allows Driving One TTL Load
- Supply Voltage 4.5 V to 9.5 V

MECL PLL COMPONENTS

LOW-POWER TWO-MODULUS PRESCALER



P SUFFIX
PLASTIC PACKAGE
CASE 626

D SUFFIXPLASTIC SOIC PACKAGE
CASE 751



MAXIMUM RATINGS


Characteristic	Symbol	Range	Unit
Regulated Voltage, Pin 7	V _{reg}	8.0	Vdc
Power Supply Voltage, Pin 8	Vcc	10.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C ·

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.5 to 9.5, V_{reg} = 4.5 to 5.5 V T_A = -40° C to $+85^{\circ}$ C)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency	f _{max}	225		_	MHz
(Sine wave input)	†min_			35	MHz
Supply Current	lcc l		6.0	7.8	mA
Control Input High (÷32, 40 or 64)		2.0	_	_	V
Control Input Low (÷33,41 or 65)		_	_	0.8	٧
Output Voltage High* (I _{source} = 50 μA)	VOH	2.5		_	٧
Output Voltage Low* (I _{Sink} = 2 mA)	V _{OL}	_		0.5	٧
Input Voltage Sensitivity 35 MHz 50-225 MHz	V _{in}	400 200	=	800 800	mVPP
PLL Response Time (Notes 1 and 2)	tPLL		_	t _{out} -70	ns

Notes:

- tpLL = the period of time the PLL has from the prescaler rising output transition (50%) to the modulus control input edge transition (50%) to ensure proper modulus selection.
- 2. t_{out} = period of output waveform.



- Wreg @ pin 7 is not guaranteed to be between 4.5 and 5.5 V when Vcc is being applied to pin 8.
- Pin 7 is not to be used as a source of regulated output voltage.

^{*}Pin 2 connected to Pin 3



÷128/129 520 MHz LOW-POWER TWO-MODULUS PRESCALER

The MC12018 is a two-modulus prescaler which divides by 128 and 129. An internal regulator is provided to allow this device to be used over a wide range of power-supply voltages. The devices may be operated by applying a supply voltage of 5.0 Vdc \pm 10% at pin 7 or by applying an unregulated voltage source from 5.5 Vdc to 9.5 Vdc to pin 8.

- 520 MHz Toggle Frequency
- Low-Power 8.0 mA Typical
- Control Input Is Compatible with Standard CMOS and TTL
- Supply Voltage 4.5 V to 9.5 V

MECL PLL COMPONENTS

÷128/129 LOW-POWER TWO-MODULUS **PRESCALER**



P SUFFIX PLASTIC PACKAGE **CASE 626**

D SUFFIX PLASTIC SOIC PACKAGE **CASE 751**



MAXIMUM RATINGS


Characteristic	Symbol	Range	Unit
Regulated Voltage, Pin 7	V _{reg}	8.0	Vdc
Power Supply Voltage, Pin 8	Vcc	10.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.5 \text{ to } 9.5, V_{reg} = 4.5 \text{ to } 5.5 \text{ V}$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	f _{max} f _{min}	520 —	_	— 75	MHz MHz
Supply Current (Pin 8)	Icc	_	8.0	10.2	mA
Control Input High (÷ 128)	VIH	2.0	_		٧.
Control Input Low (÷ 129)	V _I :zL	-	_	0.8	٧
Differential Output Voltage (I _{sink} = 200 μA)	V _{out}	0.8	1.0		٧
PLL Response Time (Notes 1 and 2)	tPLL	_	_	t _{out} -50	ns
Input Voltage Sensitivity 75 MHz 125-520 MHz	V _{in}	400 200	_	800 800	mVpp

Notes:

- 1. tpLL = the period of time the PLL has from the prescaler rising output transition (50%) to the modulus control input edge transition (50%) to ensure proper modulus selection.
- 2. tout = period of output waveform



- Vreg @ pin 7 is not guaranteed to be between 4.5 and 5.5 V when Vcc is being applied to pin 8. Pin 7 is not to be used as a source of regulated output voltage.



LOW-POWER TWO-MODULUS PRESCALER

The MC12019 is a divide by 20 and 21 two-modulus prescaler. It will divide by 20 when the modulus control input is high and by 21 when the modulus control input is low.

- 225 MHz Toggle Frequency
- Low-Power--7.5 mA Max at 5.5 V
- Control Input Compatible with Standard Motorola CMOS Synthesizers
- Emitter Follower Outputs

MECL PLL COMPONENTS

LOW-POWER TWO-MODULUS PRESCALER ÷20/21



P SUFFIX PLASTIC PACKAGE CASE 626

D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751



MAXIMUM RATINGS


Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 7	Vcc	8.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_A = -40° to +85° C)

Characteristic	Symbol	-4(o∘c	25	5°C	8	5°C	Unit
	,	Min	Max	Min	Max	Min	Max	
Toggle Frequency (Sine wave input)	f _{max} f _{min}	225	35	225 —	 35	225 —	_ 35	MHz MHz
Supply Current	¹ cc	_	7.5	-	7.5	· -	7.5	mA
Control Input High (÷20)	,	2.0	_	2.0	_	2.0	_	٧
Control Input Low (÷20)		—	0.8	_	0.8	_	0.8	٧
Output Voltage Swing	V _{out}		600		600	_	600	mV _{pp}
Input Voltage Sensitivity 35 MHz 50-225 MHz	Vin	400 200	800 800	400 200	800 800	400 200	800	
PLL Response Time (Notes 1 and 2)	tPLL	_	t _{out} -70	=	t _{out} -70	_	t _{out} -70	ns

Notes

- tpLL = the time the PLL has from the prescaler rising output transition (50%) to the modulus control input edge transition (50%) to ensure proper modulus selection.
- 2. t_{out} = period of output waveform.





Advance Information

1.1 GHz LOW-POWER TWO-MODULUS PRESCALER

The MC12022A can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps.

The MC12022B can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- The MC12022B is Pin and Functionally Compatible with Fujitsu Device MB501L
- The MC12022 has Lower Power Supply Current than the MB501L
 - 10 mA Maximum, -40°C to +85°C, V_{CC} = 4.5–5.5 Vdc versus 14 mA Maximum, 25°C, V_{CC} = 5.0 Vdc
- Shorter Setup Time (tSET) than the MB501L
 - 16 nsec versus 26 nsec Maximum
- Supply Voltage 5.0 Vdc ± 10%
- Low-Power 7.5 mA Typical
- Modulus Control Input Level is Compatible with Standard CMOS and TTL. Maximum Input Voltage should be Limited to 5.5 Vdc.

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 2	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

The state of the s					
Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.6	1.1	GHz
Supply Current Output Unloaded (Pin 2)	lcc	_	7.5	10	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_	_	٧
Modulus Control Input Low (MC)	V _{IL1}	_		0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	VCC	VCC	V _{CC}	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	
Output Voltage Swing (C _L = 12 pF, R _L = 2.2 kΩ)	Vout	1.0	1.6	_	V _{p-p}
Modulus Setup Time MC to Out	†SET	_	11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	V _{in}	200 400	_	2000 2000	mVpp
Output Current $C_L = 12 \text{ pF, R}_L = 2.2 \text{ k}\Omega$	lo	_	_	2.0	mA

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC12022A MC12022B


MECL PLL COMPONENTS

÷ 64/ ÷ 65, ÷ 128/ ÷ 129 LOW-POWER TWO-MODULUS PRESCALER





D SUFFIXPLASTIC SOIC PACKAGE
CASE 751



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-31.

Note 1:

For positive edge triggered synthesizers, order the MC12022A.

For negative edge triggered synthesizers, order the MC12022B.

FUNCTION TABLE						
sw	MC	Divide Ratio				
Н	Н	64				
Н	L	65				
L	Н	128				
L	L	129				
MC: H	= V _{CC} , L = ope = 2.0 V to V _{CC} = Gnd to 0.8 V	n				

6

LOGIC DIAGRAM





FIGURE 1 - MODULUS SETUP TIME



Modulus setup time MC to out is the MC setup or MC release plus the prop. delay.



÷ 64, 225 MHz, LOW-POWER PRESCALER

The MC12023 is a new member of Motorola's PLL family. The MC12023 is a prescaler which will divide by 64. This device may be operated over a wide range of supply voltages (3.2 to 5.5 V). Because of this range of supply voltages the MC12023 is very suitable for hand-held, battery-operated devices.

- 225 MHz Toggle Frequency
- Low Power—4.8 mA Maximum at 5.5 V
- Operating Supply Voltage 3.2 V to 5.5 V
- Connecting Pins 2 and 3 Allows Driving One TTL Load

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	Vcc	0 to + 8.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 3.2 \text{ to } 5.5 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$)

Symbol	Min	Тур	Max	Unit
f _{max}	225			MHz
fmin	_		35	MHz
1cc	_	3.5**	4.8	mA
VOH	1.2	1.4	_	V
Voн	2.5	_		V
VOL	_	_	0.5	V
V _{in}	400 200	_	800 800	mVpp
Rin	_	TBA	_	kΩ
Cin		TBA	_	pF
	fmax fmin ICC VOH VOH VOL Vin	fmax 225 fmin — ICC — VOH 1.2 VOH 2.5 VOL — Vin 400 200 Rin	fmax 225 — fmin — — ICC — 3.5** VOH 1.2 1.4 VOH 2.5 — VOL — — Vin 400 — 200 — — Rin — TBA Cin — TBA	fmax 225 — — fmin — — 35 ICC — 3.5** 4.8 VOH 1.2 1.4 — VOH 2.5 — — VOL — — 0.5 Vin 400 — 800 200 — 800 Rin — TBA —

^{*}Pin 2 connected to Pin 3

** $V_{CC} = 4.5 V$

TBA — To Be Announced.

MECL PLL COMPONENTS


LOW-POWER PRESCALER ÷ 64



P SUFFIX PLASTIC PACKAGE CASE 626

D SUFFIXPLASTIC SOIC PACKAGE
CASE 751







Product Preview

÷ 64/65 520 MHz LOW-POWER TWO-MODULUS PRESCALER

The MC12025 is a two-modulus prescaler which divides by 64 and 65. Supply voltages of 4.75 V to 5.25 V may be connected to Pin 8.

- 520 MHz Toggle Frequency
- Low-Power 9.5 mA Typical
- Control Input Is Compatible with Standard CMOS and TTL
- Supply Voltage 5.0 V, ± 0.25 V
- Propagation Delay 30 ns Typical

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 8	Vcc	7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.75 \text{ to } 5.25 \text{ V}$, $T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	f _{max}	520	_	_	MHz
Supply Current (Pin 8)	lcc	_	9.5	11.5	mA
Control Input High (÷ 64)	VIH	2.0	_	_	V
Control Input Low (÷65)	VIL	_	_	0.8	V
Output Voltage	Vout	0.8	1.2	_	Vpp
Input Voltage Sensitivity	Vin	100	-	800	mVpp
PLL Response Time (Notes 1 and 2)	tPLL	_	_	t _{out} – 42	ns

Note 1: tp_LL = The period of time the PLL has from the rising output transition to the Modulus Control input edge transition to ensure proper modulus selection.


Note 2: t_{Out} = Period of output waveform.


MECL is a trademark of Motorola Inc.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MECL PLL COMPONENTS

÷ 64/65 LOW-POWER TWO-MODULUS PRESCALER







PHASE-FREQUENCY DETECTOR

The MC12040 is a phase-frequency detector intended for use in systems requiring zero phase and frequency difference at lock. In combination with a voltage controlled oscillator (such as the MC1648), it is useful in a broad range of phase-locked loop applications. Operation of this device is identical to that of Phase Detector #1 of the MC4044. A discussion of the theory of operation and applications information is given on the MC4344/4044 data sheet.

Operating Frequency = 80 MHz typical

LOGIC DIAGRAM R 6 0 R 0 R 0 S R 0 12 \overline{D} ($\overline{f_{N}} > f_{N}$) 11 D ($f_{N} > f_{N}$)

V_{CC1} = Pin 1 V_{CC2} = Pin 14 V_{EE} = Pin 7


TRUTH TABLE


This is not strictly a functional truth table; i.e., it does not cover all possible modes of operation. However it gives a sufficient number of tests to ensure that the device will function properly in all modes of operation.

INPL	JT	OUTPUT									
R	٧	U	D	Ū	D						
0	0	X X X	X X X	X X X	X X X						
0 0 1 0	0 1 1 1	X	Х	X	Х						
1	1	Х	Х	Х	Х						
0	1	Х	Х	X	Х						
1 0 1 1	1	1 1 1	0 0 0	0 0 0	1						
0	1	1	0	0	1						
1	1 1 1 0	1	0	0	1						
1	0	1	0	0	1						
1	1	0	0	1	1						
1 1 1 1	1 0 1 0	0 0 0	0 0 1	1 1 1	1						
1	1	0	1	1	0						
1	0	0	1	1	1 0 0						
1	1	0	1	1	0 0 1						
1 0 1	1 1 1	0 0 0	1 1 0	1 1 1	0						
1	1	0	0	1	1						

X = Don't Care

PHASE-FREQUENCY DETECTOR






_

ELECTRICAL CHARACTERISTICS

The MC12040 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50 ohm resistor to -3.0 V for -5.0 V tests and through a 50 ohm resistor to -2.0 V for -5.2 V tests.



© Test
Temperature

0°C

25°C

75°C

Supply Voltage = -5.2V


out to the same															ŀ
		Pin				MC12040				TEST VC	LTAGE APP	LIED TO PIN	IS LISTED BE	LOW:	
	ł	Under	0'	°c	25	°C	+7	5°C							(Vcc
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	7			-120	-60			mAdc			-	-	7	1,14
Input Current	INH	6				350 350			μAdc μAdc	6 9			-	7	1,14 1,14
Logic "1" Output Voltage	V _{OH} ①	3 4 11 12	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	-	-	-	= - -	1	1.14
Logic "0" Output Voltage	v _{OL} ①	3 4 11 12	-1.870	-1.635	-1.850	~1.620	-1.830	-1.595	Vdc	-	-	-	- - - -	7	1,14
Logic "1" Threshold Voltage	∨она②	4 11 12	-1.020	-	-0.980	-	-0.920	-	Vdc	-	- '	6,9	1 1 2	7	1,14
Logic "0" Threshold Voltage	v _{ola} ②	3 4 11 12	-	-1.615	-	-1.600	-	-1.575	Vdc	-	-	9 6 9 6	6 9 6 9	7	1,14

	@ To
	remper
Supply Voltage = +5.0V	

		IESI V	OLIAGE VA	LUES	
			(Volts)		
st iture	V _{IH max}	V _{IL min}	VIHA min	VILA max	vcc
0°C	+4.160	+3.130	+3.855	+3.510	+5.0
5°C	+4.190	+3.150	+3.895	+3.525	+5.0
5°C	+4.280	+3.170	+3.955	+3.550	+5.0


		Pin		°c		AC12040		5°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
Characteristic	Symbol	Under	Min	Max	25 ⁰ Min	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	Vcc	(VEE) Gnd
Power Supply Drain Current	1E	7			-115	-60			mAdc	- Iri max	12 11111		ica iliax	1,14	7
Input Current	INĤ	6				350 350			μAdc μAdc	6 9				1,14 1,14	7 7
Logic "1" Output Voltage	∨он①	3 4 11 12	4.000	4.160	4.040	4.190	4.100	4.280	Vdc		-	-		1,14	7
Logic "0" Output Voltage	VoL①	3 4 11 12	3.190	3.430	3.210	3.440	3.230	3.470	Vdc		-			1,14	7
Logic "1" Threshold Voltage	∨она②	3 4 11 12	3.980	-	4.020		4.080		Vdc			6,9		1,14	7
Logic "0" Threshold Voltage	VOLA ②	3 4 11 12	-	3.450	-	3.460	-	3.490	Vdc	_	-	9 6 9 6	6 9 6 9	1,14	7

AC TESTS



NOTES:

- 1. All input and output cables to the scope are equal lengths of 50 Ω coaxial cable.
- 2. Unused input and outputs are connected to a 50 Ω resistor to ground.
- 3. The device under test must be preconditioned before performing the ac tests. Preconditioning may be accomplished by applying pulse generator 1 for a minimum of two pulses prior to pulse generator 2. The device must be preconditioned again when inputs to pins 6 and 9 are interchanged. The same technique applies.



					MC1204	o		TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:					
Characteristic	Symbol	Pin Under Test	Output Waveform	0°C Max	+25°C Max	+75°C Max	Unit	Pulse Gen. 1	Pulse Gen. 2	VEE -3.0 or -3.2 V	V _{CC} +2.0 V		
Propagation Delay		6,4	В	4.6	4.6	5.0	ns	6	9	7	1,14		
Topagation Delay	t6+4+	6,12	Ä	6.0	6.0	6.6	115	9	6	'	1,14		
	t6 + 12 +	6,3	Â	4.5	4.5	4.9		6	9				
	t6+3-	6,11	B	6.4	6.4	7.0		9	6				
	t6+11-	9,11	В	4.6	4.6	5.0		9	6				
	t9 + 11 +	9,3	A	6.0	6.0	6.6		6	9				
	t9+3+	9,12	Â	4.5	4.5	4.9		9	6				
	t9 + 12 - t9 + 4 -	9,4	B	6.4	6.4	7.0		6	9				
Output Rise Time	t ₃₊	3	Α	3.4	3.4	3.8	ns	6	9	7	1,14		
	t ₄₊	4	В					6	9		·		
	t11+	11	В					9	6				
	t ₁₂₊	12	Ā					9	6				
Output Fall Time	t3	3	Α	3.4	3.4	3.8	ns	6	9	7	1,14		
-	t4-	4	В					6	9				
	t ₁₁ -	11	В					9	6				
	t12-	12	A			ļ		9	6				

6

APPLICATIONS INFORMATION

The MC12040 is a logic network designed for use as a phase comparator for MECL-compatible input signals. It determines the "lead" or "lag" phase relationship and the time difference between the leading edges of the waveforms. Since these edges occur only once per cycle, the detector has a range of $\pm 2\pi$ radians.

Operation of the device may be illustrated by assuming two waveforms, R and V (Figure 1), of the same frequency but differing in phase. If the logic had established by past history that R was leading V, the U output of the detector (pin 4) would produce a positive pulse width equal to the phase difference and the D output (pin 11) would simply remain low.

On the other hand, it is also possible that V was leading R (Figure 1), giving rise to a positive pulse on the D output and a constant low level on the U output pin. Both outputs for the sample condition are valid since the determination of lead or lag is dependent on past edge crossing and initial conditions at start-up. A stable phase-locked loop will result from either condition.

Phase error information is contained in the output duty cycle — that is, the ratio of the output pulse width to total period. By integrating or low-pass filtering the outputs of the detector and shifting the level to accommodate ECL swings, usable analog information for the voltage-controlled oscillator can be developed. A circuit useful for this function is shown in Figure 2.

Proper level shifting is accomplished by differentially

driving the operational amplifier from the normally high outputs of the phase detector $(\overline{U} \text{ and } \overline{D})$. Using this technique the quiescent differential voltage to the operational amplifier is zero (assuming matched "1" levels from the phase detector). The \overline{U} and \overline{D} outputs are then used to pass along phase information to the operational amplifier. Phase error summing is accomplished through resistors R1 connected to the inputs of the operational amplifier. Some R-C filtering imbedded within the input network (Figure 2) may be very beneficial since the very narrow correctional pulses of the MC12040 would not normally be integrated by the amplifier. General design guides for calculating R1, R2, and C are included in the MC4044 data sheet. Phase detector gain for this configuration is approximately 0.16 volts/radian.

System phase error stems from input offset voltage in the operational amplifier, mismatching of nominally equal resistors, and mismatching of phase detector "high" states between the outputs used for threshold setting and phase measuring. All these effects are reflected in the gain constant. For example, a 16 mV offset voltage in the amplifier would cause an error of 0.016/0.16 = 0.1 radian or 5.7 degrees of error. Phase error can be trimmed to zero initially by trimming either input offset or one of the threshold resistors (R1 in Figure 2). Phase error over temperature depends on how much the offending parameters drift.

FIGURE 1 — TIMING DIAGRAM





FIGURE 2 — TYPICAL FILTER AND SUMMING NETWORK





MC12060 MC12061

CRYSTAL OSCILLATOR

The MC12060 and MC12061 are for use with an external crystal to form a crystal controlled oscillator. In addition to the fundamental series mode crystal, two bypass capacitors are required (plus usual power supply pin bypass capacitors). Translators are provided internally for MECL and TTL outputs.

- Frequency Range = 100 kHz to 2.0 MHz for MC12060 2.0 MHz to 20 MHz for MC12061
- Temperature Range = 0°C to +70°C for MC12060/061
- Single Supply Operation: +5.0 Vdc or −5.2 Vdc
- Three Outputs Available:
 - 1. Complementary Sine Wave (600 mVp-p typ)
 - 2. Complementary MECL
 - 3. Single Ended TTL

CRYSTAL OSCILLATOR





FIGURE 1-BLOCK DIAGRAM AGC Bias Filter Sine Wave Bypass MECL 0.1 μF 0.1 μF Output Output on Vcc 140 150 160 VCC 013 0 12 11 9 VCC MECI 10 -0 TTL Sine to MFCI Voltage Crystal Ampl. to TTL Osc. Reg. AGC Output Note: 0.1 µF power supply 8 0 VEE 9 O VEE pin bypass capacitors


TYPICAL CIRCUIT CONFIGURATIONS Note: 0.1 μ F power supply pin bypass capacitors not shown.



CRYSTAL REQUIREMENTS

Note: Start-up stabilization time is a function of crystal series resistance. The lower the resistance, the faster the circuit stabilizes.

Characteristic	MC12060	MC12061
Mode of Operation	Fundamental Se	eries Resonance
Frequency Range	100 kHz — 2.0 MHz	2.0 MHz — 20 MHz
Series Resistance, R1	Minimum at	Fundamental
Maximum Effective Resistance R _{E(max)}	4k ohms	155 ohms




			TES	T VOLTAG	E/CUR	RENT	VALUE	S			
@ Test				Volts						mA	
emperature	VIHmax	V _{ILmin}	VIHAmin	VILAmax	VIHT	VCCL	VCC	Vссн	loL	Іон	IL
0°C	4.16	3.19	3.86	3.51	4.0	4.75	5.0	5.25	16	-0.4	- 2.5
+ 25°C	4.19	3.21	3.9	3.52	4.0	4.75	5.0	5.25	16	-0.4	- 2.5
+ 75°C	4.28	3.23	3.96	3.55	4.0	4.75	5.0	5.25	16	-0.4	- 2.5

ELECTRICAL CHARACTERISTICS

	T									T		0.20	0.00	0.00	4.0	4.75	3.0	3.23	10	-0.4	-2.5	4
		Pin			Te	st Limi	its															
		Under	0	°C		+ 25°C		+7	'5°C	1		TEST	VOLTAGE/	CURRENT	APPLI	ED TO	PINS	LISTED	BEL	ow		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	V _{ILmin}	VIHAmin	VILAmax	VIHT	VCCL	VCC	VCCH	lOL	ЮН	IL.	Gnd
Power Supply	Icc	1		_	13	16	19	_	_	mAdc	_	_	_	_	_	_	1	_	_	_	_	8
Drain Current		1			18	23	28				_	_			_	_	1	_	_		_	8
MC12060 MC12061		11		_		3.0	4.0		_		14	15	_	_	-	_	11,16	-	_	_	_	8,9
		16			13	16	19								_		16			_		8
Input Current	INH	14	_	_	-	_	250	_	-	μAdc	14	15	_	_	-	-	16	-	-	-	_	8
		15					250			μAdc	15	14			_		16	_	_			8
	INL	14 15	_	_	_	_	1.0	_	_	μAdc μAdc	15 14	_	_		_	-	16	-	-	-	_	8,14
D.W: 1 O.W							_				-						16	_	_			8,15
Differential Offset Voltage MC12061	ΔV	4 to 7 2 to 3	_	_	40 - 200	0	325 + 200	_	_	mVdc	_	_		_	5,6 4		1	_	_	_	-	8
MC12060		2 to 3		_	- 300		+ 300	_					_		4	┝▔	1				_	8
Output Voltage Level	Vout	2	_		_	3.5			_	Vdc					4	<u> </u>	1		_			8
Culput Voltago Lovoi	*out	3	_	_	_	3.5	_	_	_	Vdc	_			_	4	_	1	_	_	_	_	8
Logic "1" Output	V _{OH1} *	12	4.0	4.16	4.04	_	4.19	4.1	4.28	Vdc	14	15	_			-	16		_	_	12	8
Voltage	J	13	4.0	4.16	4.04	_	4.19	4.1	4.28	Vdc	15	14	_	_	_	-	16	_	_	_	13	8
	V _{OH2}	10	2.4	_	2.4	_	_	2.4		Vdc	15	14	_	_		11,16	_	_	_	10	_	8,9
Logic "0" Output	V _{OL1*}	12	2.98	3.43	3.0	_	3.44	3.02	3.47	Vdc	15	14	_	_		Γ_	16	_	_	_	12	8
Voltage		13	2.98	3.43	3.0		3.44	3.02	3.47	Vdc	14	15		_		_	16	_	_	_	13	8
	V _{OL2}	10	_	0.5	-	_	0.5	_	0.5	Vdc	14	15		_	_	11,16	_	-	10	_	_	8,9
		10		0.5	_		0.5		0.5	Vdc	14	15				-	_	11,16	10			8,9
Logic "1" Threshold	VOHA	12	3.98		4.02	_	_	4.08	_	Vdc	-	-	14	15	_	-	16	-	-	_	12 .	8
Voltage		13	3.98		4.02			4.08		Vdc			15	14		_	16	_	_		13	8
Logic "0" Threshold Voltage	VOLA	12 13	_	3.45 3.45	_	_	3.46 3.46	_	3.49 3.49	Vdc Vdc	_	-	15	14	_	-	16	-	_	_	12	8
					-								14	15		_	16		_		13	8
Output Short-Circuit Current	los	10	20	60	20	_	60	20	60	mAdc	15	14	_		_	11,16		-	-	_	-	8,9, 10

^{*}Devices will meet standard MECL logic levels using $V_{EE} = -5.2$ Vdc and $V_{CC} = 0$.

MC12060 • MC12061



					Tes	st Lin	nits			TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:						
		Pin Under	0	°C		+ 25°	С	+7	5°C							
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	Pulse In	Pulse Out	+2.0 Vdc	-3.0 Vdc	Gnd	
Propagation Delay	t ₁₅₊₁₀₊	10	_	22	_	17	25	_	27	ns	15	10	11,16	8,9	14	
	t15-10-	10	_	19	_	12	18	_	18			10				
	t15+12-	12	—	5.2	_	4.3	5.5	_	5.8			12				
	t15 - 12 +	12		5.0		3.7	5.2	_	5.2			12			ĺ	
	t15 + 13 +	13	_	4.8		4.0	5.0		5.2			13				
	t15-13-	13	—	5.0	-	4.0	5.0	_	5.1			13				
Rise Time	t12+	12	_	4.0	_	3.0	4.0	_	4.4	ns	15	12	11,16	8,9	14	
	t ₁₃₊	13	_	4.0	_	3.0	4.0	_	4.4	ns	15	13	11,16	8,9	14	
Fall Time	t ₁₂ –	12	_	4.0	_	3.0	4.0	_	4.0	ns	15	12	11,16	8,9	14	
	t13-	13	_	4.0	_	3.0	4.0	_	4.0	ns	15	13	11,16	8,9	14	

	Pin Under	+2	5°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW				
Characteristic	Test	Min	Тур	Unit	+2.0 Vdc	-3.0 Vdc			
Sine Wave Amplitude					2.				
MC12060	2	500	650	mVp-p	1	8.9			
	3	500	650						
MC12061	2	650	750						
	3	650	750						

FIGURE 7 — AC TEST CIRCUIT — SINE WAVE OUTPUT

All output cables to the scope are equal lengths of 50 Ω coaxial cable. All unused cables must be terminated with a 50 Ω \pm 1% resistor to ground.

450 Ω resistor and the scope termination impedance constitute a 10:1 attenuator probe.

Crystal - Reeves Hoffman Series Mode,


Series Resistance Minimum at Fundamental MC12060 MC12061

f = 500 kHzf = 10 MHz $R_{\hbox{\footnotesize E}}\,=\,1\;k\Omega$ $R_E = 5 \Omega$

*RS MC12060 = 3 k Ω MC12061 = 15 k Ω is inserted only for test purposes. When used with the above specified crystal, it guarantees oscillation with any crystal which has an equivalent series resistance

 \leq 155 Ω for MC12061 and \leq 4 k Ω for MC12060

 $R_{\rm D}$: will improve start up problems value: 200-500 Ω



6

OPERATING CHARACTERISTICS

The MC12061 and MC12060 consist of three basic sections: an oscillator with AGC and two translators (Figure 1). Buffered complementary sine wave outputs are available from the oscillator section. The translators convert these sine wave outputs to levels compatible with MECL and/or TTL.

Series mode crystals should be used with the oscillator. If it is necessary or desirable to adjust the crystal frequency, a reactive element can be inserted in series with the crystal — an inductor to lower the frequency or a capacitor to raise it. When such an adjustment is necessary, it is recommended that the crystal be specified slightly lower in frequency and a series trimmer capacitor be added to bring the oscillator back on frequency. As the oscillator frequency is changed from the natural resonance of the crystal, more and more dependence is placed on the external reactance, and temperature drift of the trimming components then affects overall oscillator performance.

The MC12061 and MC12060 are designed to operate from a single supply — either $+5.0~\rm Vdc$ or $-5.2~\rm Vdc$. Although each translator has separate V_{CC} and V_{EE} supply pins, the circuit is NOT designed to operate from both voltage levels at the same time. The separate V_{EE} pin from the TTL translator helps minimize transient disturbance. If neither translator is being used, all unused pins (9 thru 16) should be connected to V_{EE} (pin 8). With the translators not powered, supply current drain is typically reduced from 42 mA to 23 mA for the MC12061, and 35 mA to 16 mA for the MC12060.

Frequency Stability

Output frequency of different oscillator circuits (of a given device type number) will vary somewhat when used with a given test setup, however the variation should be within approximately $\pm 0.001\%$ from unit to unit.

Frequency variations with temperature (independent of the crystal, which is held at 25°C) are small — about – 0.08 ppm/°C for MC12061 operating at 8.0 MHz, and about – 0.16 ppm/°C for MC12060 operating at 1.0 MHz (see Figure 8).

Signal Characteristics

The sine wave outputs at either pin 2 or pin 3 will typically range from 800 mVp-p (no load) to 500 mVp-p (120 ohm ac load). Approximately 500 mVp-p can be provided across 50 ohms by slightly increasing the dc current in the output buffer by the addition of an external resistor (680 ohms) from pin 2 or 3 to ground, as shown in Figure 9. Frequency drift is typically less than 0.0003% when going from a high-impedance load (1 megohm, 15 pF) to the 50 ohm load of Figure 9. The dc voltage level at pin 2 or 3 is nominally 3.5 Vdc with VCC = +5.0 Vdc.

Harmonic distortion content in the sine wave outputs is crystal as well as circuit dependent. The largest harmonic (third) will usually be at least 15 dB down from the fundamental. The harmonic content is approxi-

mately load independent except that the higher harmonic levels (greater than the fifth) are increased when the MECL translator is being driven.

Typically, the MECL outputs (pins 12 and 13) will drive up to five gates, as defined in Figure 10, and the TTL output (pin 10) will drive up to ten gates, as defined in Figure 11.

Noise Characteristics

Noise level evaluation of the sine wave outputs using the circuit of Figure 12, with operation at 1.0 MHz for MC12060 or 9.0 MHz for MC12061, indicates the following characteristics:

- Noise floor (200 kHz from oscillator center frequency) is approximately -122 dB when referenced to a 1.0 Hz bandwidth. Noise floor is not sensitive to load conditions and/or translator operation.
- Close-in noise (100 Hz from oscillator center frequency) is approximately 88 dB when referenced to a 1.0 Hz bandwidth.





FIGURE 9 — DRIVING LOW-IMPEDANCE LOADS



12

FIGURE 10 — MECL TRANSLATOR LOAD CAPABILITY





FIGURE 12 — NOISE MEASUREMENT TEST CIRCUIT

MC12060 • MC12061







DO NOT USE FOR NEW DESIGNS

HIGH-SPEED PRESCALER

The MC12071 is a high-speed prescaler designed for use in communications and instrumentation systems. In the UHF mode, it performs division by 256, and divides by 64 in the VHF mode.

A bandswitch mode control line selects the mode of operation between the UHF and VHF input pins.

UHF operation is selected by applying a high-level (logical 1) to the bandswitch input. A low-level (logical 0) is applied to the bandswitch input to obtain the VHF mode. An internal amplifier/multiplexer is used to isolate both inputs, amplify the input signal, and improve sensitivity.

Inputs are designed for ac-coupled sine wave signals, but can be dc-coupled if proper bias levels are maintained. Normally used single-ended, the inputs can also be operated with complementary input signals if required.

Circuit outputs are complementary emitter-follower type which can drive a 33-pF or equivalent load. Maintaining a balanced load and controlling rise and fall times will reduce harmonic outputs.

Broadband Operation
High Sensitivity
Standard 5 Volt Power Supply
VHF/UHF — Dual Mode Operation
Complementary Emitter-Follower Outputs
Independent VHF and UHF Input Pins

LOGIC DIAGRAM O 3 Bandswitch VHFin MULTIPLEXER 9 O UHFin +4 10 O Utputs

HIGH-SPEED PRESCALER



P SUFFIX PLASTIC PACKAGE CASE 646

TYPICAL APPLICATIONS

- CATV Converters
- Digital frequency synthesizers for: VHF/UHF receivers Instrumentation

Satellite communications


 High-frequency divider for: Frequency counters (UHF) Timers (UHF)
 High-Speed computers
 SHF, second IF local-oscillator injection

> Frequency standards PCM communications Radar ranging systems

Satellite communications

· High-frequency up-converters

PIN ASSIGNMENT



MAXIMUM RATING

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	7.0	Vdc
Operating Power Supply Voltage	Vcc	5.0 ± 10%	Vdc
Bandswitch Voltage	V _{BH}	20	Vdc
Input Voltage	Vin	0.5	VRMS
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Junction Temperature	TJ	150	°C

Ratings above which device life may be impaired.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, T_A = 0°C to +70°C)


Characteristics	Symbol	Min	Тур	Max	Unit
STATIC					
Supply Current (Pins 1 & 2)	'cc	30	60	90	mA
Bandswitch Voltage, Low	V _{BL}	0	_	0.8	Vdc
High	V _{BH}	2.4	-	20	Vac
Bandswitch current 0 to 0.8 V	^I BL	-0.5	_		mA
2.4 to 20 V	¹вн		_	0.5	,,,,
Output Voltage, High	Voн		4.2		Vdc
Output Voltage, Low	V _{OL}		3.0		Vdc
DYNAMIC (See Fig. 2)	,				
UHF Input Sensitivity Range (See note) fin = 450 to 950 MHz, VBH fin = 80 to 450 MHz, VBH	UHFin	60 150		*200 500	mVRMS
VHF Input Sensitivity Range (See note) fin = 90 to 275 MHz, V _B L	VHF _{in}	40	_	500	mVRMS
Output Voltage	V _{out}	0.65	1.2	1.6	Vp-p
Output Rise or Fall Time	t _r , t _f	40	70	110	nS


NOTE:

UHF input sensitivity as measured in test fixture shown in Figure 2. Devices may overload if the input signal exceeds the maximum level specified.


^{*}Overload levels are very layout sensitive and will probably require correlation in customer circuits. Overload levels of 500 mVRMS can easily be attained with various layouts.

FIGURE 2 — AC TEST CIRCUIT





STANDARD TEST FIXTURE





TEST FIXTURE CONSIDERATIONS


Pictured above is our standard MC12071 test fixture. High-frequency construction and design techniques are a must if the operation of the test fixture is to be stable and repeatable. Listed below are some considerations which must be observed to insure proper operation of the test circuit.

- Use a good ground plane with frequent ground connections.
- Use best available high-frequency type socket.
- Maintain a 50Ω environment on inputs except where it is necessary for the signal to pass through a component.
- Use best available high-frequency components and keep lead length to an absolute minimum. (Chip type ceramic capacitors are preferable.)
- Pin bypasses should be placed as close to the device as possible.

Note: Even after implementing the above fixture design and construction techniques some minimal correlation differences may exist due to inherent highfrequency characteristics variations.







FREQUENCY (MHz)



÷64 LOW-POWER PRESCALER

The MC12073 is a new member of Motorola's PLL family. It is a high-speed, low-power prescaler which divides by 64. The MC12073 can be used in all frequency synthesis applications. Typical applications include electronically tuned TV/CATV and communication systems as well as instrumentation.

An internal preamplifier is included in the MC12073. This preamplifier isolates the differential inputs and provides gain for the input signal. The MC12073 is pin compatible with Plessey's SP4632 and has ECL differential outputs.

- 1.1 GHz Toggle Frequency
- Low-Power: 23 mA Typical @ V_{CC} = 5.0 V
- \bullet High Input Sensitivity, 20 mV $_{rms}$ @ V $_{CC}$ = 5.0 \pm 10%, T $_{A}$ = 0° to +70°C
- 800 mV Minimum Peak-Peak Output Swing
- ECL Outputs

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	V _{CC}	7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_A = 0°C to +70°C)

Characteristic	Symbol	Min	Typ*	Max	Unit
Toggle Frequency (Sine wave input)	f _{max} 1	1.1	1.3	_	GHz
Minimum Frequency	f _{min}	_	_	90	MHz
Supply Current	lcc	_	23	30	mA
Output Voltage (Load = 10 pF)	V _{out}	0.8	1.2	_	V _{pp}
Input Voltage Sensitivity @ 150-1100 MHz	V _{in Min}	_	10	20	mV _{rms}
Input Voltage Sensitivity @ 90 MHz	Vin Min	_	_	30	mV _{rms}
Input Overload	V _{in Max}	200	400	_	mV _{rms}

^{*}Typical measured at +25°C, 5.0 V


MECL PLL COMPONENTS

LOW-POWER PRESCALER ÷ 64





P SUFFIX PLASTIC PACKAGE CASE 626 D SUFFIX
PLASTIC PACKAGE
CASE 751




¹See Figure 1











÷256 LOW-POWER PRESCALER

The MC12074 is a new member of Motorola's PLL family. It is a high-speed, low-power prescaler which divides by 256. The MC12074 can be used in all frequency synthesis applications. Typical applications include electronically tuned TV/CATV and communication systems as well as instrumentation.

An internal preamplifier is included in the MC12074. This preamplifier isolates the differential inputs and provides gain for the input signal. The MC12074 is pin compatible with Plessey's SP4653 and has ECL differential outputs.

- 1.1 GHz Toggle Frequency
- Low-Power: 23 mA Typical @ $V_{CC} = 5.0 V$ T_A = 0°C to +70°C
- High Input Sensitivity
- 800 mV Minimum Peak-Peak Output Swing
- ECL Outputs

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	Vcc	7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур*	Max	Unit
Toggle Frequency (Sine wave input)	f _{max} 1	1.1	1.3	_	GHz
Minimum Frequency	fmin	_	_	90	MHz
Supply Current	Icc	_	23	30	mA
Output Voltage (Load = 10 pF)	V _{out}	0.8	1.2	_	V _{pp}
Input Voltage Sensitivity @ 150-1100 MHz	V _{in} Min	_	10	20	mV _{rms}
Input Voltage Sensitivity @ 90 MHz	V _{in} Min	_	_	30	mV _{rms}
Input Overload	V _{in Max}	200	400	_	mV _{rms}

*Typical measured at +25°C, 5.0 V 1See Figure 1


MECL PLL COMPONENTS


LOW-POWER PRESCALER ÷ 256





P SUFFIX PLASTIC PACKAGE CASE 626 **D SUFFIX**PLASTIC PACKAGE
CASE 751







Advance Information

UHF PRESCALER

The MC12090 is a high-speed D master-slave flip-flop capable of toggle rates of over 700 MHz. It was designed primarily for high-speed prescaling applications in communications and instrumentation. This device employs two data inputs, two clock inputs as well as complementary Q and $\overline{\bf Q}$ outputs. There are no SET or RESET inputs.

ELECTRICAL CHARACTERISTICS

Characteristic	Cumbal		0°		5°	7	5°	Unit
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	65	_	59		65	mA
Input Current High Pin 7, 9 Pin 11, 12	linH	_	400 435	_	260 280	_	260 280	μА
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μА
High Output Voltage	V _{OH}	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	VIΗ	-1.17	-0.84	-1.13	-0.81	-1.70	-0.735	Vdc
Low Input Voltage	VIL	-1.87	-1.495	-1.85	-1.48	-1.83	-1.45	Vdc


AC PARAMETERS


Chanastanistis	Combal	0°C		25	°C	75	°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Toggle Frequency	f _{tog}	700	_	750	_	700	_	MHz
Typical (25°C)								
Propagation Delay (Clock to Output Pins 7 & 9→2)	^t pd			1	.3			ns
Setup Time ^t setup H ^t setup L	t _S				.3 .3			ns
Hold Time ^t hold H ^t hold L	th			-	.3 .3			ns
Rise Time	t _r	0.9					ns	
Fall Time	tf	0.9					ns	

This document contains information on a new product. Specifications and information herein are subject to change without notice.

PLL COMPONENTS

HIGH-SPEED PRESCALER






V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

TRUTH TABLE

С	D	Q _{n+1}
L	φ	Q _n
Ħ	φ	a _n
_	L	L
_	Н	H

 ϕ = Don't Care

C = C1 + C2 D = D1 + D2







Quality and Reliability

Selector Guide

Data Sheets



The "BETTER" program is offered on logic only, in dual-in-line ceramic and plastic packages.

Better Processing — Standard Product Plus:

LEVEL II (Suffix D)

- 100% burn-in to MIL-STD-883 test conditions 160 hours at +125°C or 1.0 eV Arrhenius time/temperature equivalent.
- 100% post burn-in functional and dc parametric tests at 25°C (or max rated T_A at Motorola's option). Maximum PDA of 2% (functional) and 5% (DC and functional).

HOW TO ORDER



Part Marking

The Standard Motorola part number with the corresponding "BETTER" suffix can be ordered from your local authorized Motorola distributor or Motorola sales offices. "BETTER" pricing will be quoted as an adder to standard commercial product price.

"RAP" Reliability Audit Program for Logic Integrated Circuits

1.0 INTRODUCTION


The Reliability Audit Program developed in March 1977 is the Motorola internal reliability audit which is designed to assess outgoing product performance under accelerated stress conditions. Logic Reliability Engineering has overall responsibility for RAP, including updating its requirements, interpreting its results, administration at offshore locations, and monthly reporting of results. These reports are available at all sales offices. Also available is the "Reliability and Qual-

ity Handbook" which contains data for all Motorola Semiconductors (#BR518S).

RAP is a system of environmental and electrical tests performed periodically on randomly selected samples of standard products. Each sample receives the tests specified in section 2.0. Frequency of testing is specified per internal document 12MRM15301A.

2.0 RAP TEST FLOW

Pull 500* piece sample from lot following Group A acceptance.



#One sample per month for FAST, LS, 10H, 10K, MG CMOS, and HSL CMOS.

*PTHB or PTH not required for hermetic products: reduce total sample size to 450 pcs. Additional sample reductions for high pin-count devices per TABLE II notes.

3.0 TEST CONDITIONS AND COMMENTS

PTHB — 15 psig/121°C/100% RH at rated V_{CC} or V_{EE} to be performed on plastic encapsulated devices only.

TEMP CYCLING — MIL-STD-883, Method 1010, Condition C, -65°C/+150°C.

OP LIFE — MIL-STD-883, Method 1005, Condition C (Power plus Reverse Bias), T_A = 145°C.

NOTES:


- All standard 25°C dc and functional parameters will be measured Go/No/Go at each readout.
- Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis.
- 3. Sampling to include all package types routinely.
- Device types sampled will be by generic type within each digital I/C product family (MECL, TTL, etc.) and will include all assembly locations (Korea, Philippines, Malaysia, etc.).
- 5. 16 hrs. PTHB is equivalent to approximately 800 hours of 85°C/85% RH THB for $V_{CC} \le$ 15 V.
- Only moisture related failures (like corrosion) are criteria for failure on PTHB test.
- Special device specifications (48A's) for digital products will reference 12MRM15301A as source of generic data for any customer required monthly audit reports.

^{**}Seal (Fine & Gross Leak) required only for hermetic products.
***PTH to be used when sockets for PTHB are not available.

7



- 1 General Information
- 2 MECL 10KH
- 3 MECL 10K
- 4 MECL III
- 5 MECL Memories
- 6 Phase-Locked Loop
- 7 Quality and Reliability





Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.