


MECL Data







General Information	. 1
MECL 10H	2
MECL 10K	3
MECL III	4
MECL Memories	5

Phase-Locked Loop

Carrier Band Modem

DATA CLASSIFICATION

Product Preview

This heading on a data sheet indicates that the device is in the formative stages or in design (under development). This disclaimer at the bottom of the first page reads: "This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice."

Advance Information

This heading on a data sheet indicates that the device is in sampling, preproduction, or first production stages. The disclaimer at the bottom of the first page reads: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

Fully Released

A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your local Motorola Semiconductor Sales Office.



This book presents technical data for a broad line of MECL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, selector guides are included to simplify the task of choosing the best combination of circuits for optimum system architecture.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application. Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🕙 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

> Fifth Edition First Printing © Motorola, Inc. 1993 Previous Edition © 1989 "All Rights Reserved"

ECLinPS, MECL 10H, MECL, MECL 10K, MECL 10,000, MECL III, MOSAIC, MTTL, and QUIL are trademarks of Motorola Inc.

CONTENTS

P	age
DEVICE INDEX	ii
CHAPTER 1 — GENERAL INFORMATION	1-1
High-Speed Logic	
MECL Products/General Characteristics	1-2
MECL in Perspective	
MECL Applications	
Basic Considerations for High-Speed Logic Design	1-3
Circuit Description	
Definitions of Letter Symbols and Abbreviations	
MECL Positive and Negative Logic	
Technical Data	
General Characteristics and Specifications	
Letter Symbols and Abbreviations	
Maximum Ratings	1-9
MECL Transfer Curves	
Noise Margin	
AC/Switching Parameters	
Setup and Hold Times	
Testing MECL 10H, MECL 10K and MECL III	
Operational Data	
Power Supply Considerations	
Power Dissipation	
Loading Characteristics	
Unused MECL Inputs	
System Design Considerations	
Thermal Management	
Air Flow	
Optimizing the Long Term Reliability of Plastic Packages	
Thermal Effects on Noise Margin	
Mounting and Heat Sink Suggestions	
Interfacing MECL to Slower Logic Types	
Circuit Interconnections	
Clock Distribution	
Logic Shortcuts	
System Considerations — A Summary of Recommendations	
Package Outline Dimensions	
MECL Logic Surface Mount	
Logic Literature Listings	
Applications Assistance Form	
CHAPTER 2 — MECL 10H	
CHAPTER 3 — MECL 10K	3-1
CHAPTER 4 — MECL III	
CHAPTER 5 — MECL MEMORIES	
CHAPTER 6 — PHASE-LOCKED LOOP	
CHAPTER 7 — CARRIER BAND MODEM	

DEVICE INDEX

Device Number	Function	Page
MC10H016	Binary Counter	2-6
MC10H100	Quad 2-Input "NOR" Gate with Strobe	2-8
MC10H101	Quad "OR/NOR" Gate	2-9
MC10H102	Quad 2-Input "NOR" Gate	
MC10H103	Quad 2-Input "OR" Gate	
MC10H104	Quad 2-Input "AND" Gate	2-12
MC10H105	Triple 2-3-2-Input "OR/NOR" Gate	
MC10H106	Triple 4-3-3-Input "NOR" Gate	2-14
MC10H107	Triple 2-Input Exclusive "OR"/Exclusive "NOR"	
MC10H109	Dual 4-5-Input "OR/NOR" Gate	
MC10H113	Quad Exclusive "OR" Gate	2-17
MC10H115	Quad Line Receiver	
MC10H116	Triple Line Receiver	
MC10H117	Dual 2-Wide 2-3-Input "OR-AND/OR-AND-INVERT" Gate	2-20
MC10H118	Dual 2-Wide 3-Input "OR-AND" Gate	
11101011110	Dual E Wildo o Input City Nito Cate	
MC10H119	4-Wide 4-3-3-3-Input "OR-AND" Gate	2-22
MC10H121	4-Wide "OR-AND/OR-AND-INVERT" Gate	
MC10H123	Triple 4-3-3-Input Bus Driver (25 ohms)	
MC10H124	Quad TTL-to-MECL Translator	
MC10H125	Quad MECL-to-TTL Translator	
1010111120	Quad WESE to The Hallolator	2 20
MC10H130	Dual Latch	2-30
MC10H131	Dual Type D Master-Slave Flip-Flop	
MC10H135	Dual J-K Master Slave Flip-Flop	2-34
MC10H136	Universal Hexadecimal Counter	
MC10H141	Four-Bit Universal Shift Register	
MOTORITAT	Tour Dit Offiversal Offit Hogister	2-07
MC10H145	16 x 4-Bit Register File (RAM)	2-39
MC10H158	Quad 2-Input Multiplexer (Non-Inverting)	
MC10H159	Quad 2-Input Multiplexer (Inverting)	
MC10H160	12-Bit Parity Generator-Checker	
MC10H161	Binary to 1-8 Decoder (Low)	
WOTOTTOT	Billary to 1 o booder (Low)	. 2 7/
MC10H162	Binary to 1-8 Decoder (High)	2-49
MC10H164	8-Line Multiplexer	
MC10H165	8-Input Priority Encoder	
MC10H166	5-Bit Magnitude Comparator	
MC10H171	Dual Binary to 1-4 Decoder (Low)	
MIC TOTTI / T	Dual biliary to 1-4 Decoder (Low)	. 2-09
MC10H172	Dual Binary to 1-4 Decoder (High)	2-61
MC10H172	Quad 2-Input Multiplexer/Latch	
MC10H174	Dual 4-to-1 Multiplexer	
MC10H175	Quint Latch	
MC10H176	Hex "D" Master-Slave Flip-Flop	
WIC 1011170	Tion b inacter clave I lip-1 lop	. 2-09

Device Number	Function	Page
MC10H179	Look-Ahead Carry Block	2-71
MC10H180	Dual 2-Bit Adder/Subtractor	2-74
MC10H181	4-Bit ALU/Function Generator	
MC10H186	Hex "D" Master-Slave Flip-Flop/with Reset	2-79
MC10H188	Hex Buffer w/Enable	
MC10H189	Hex Inverter w/Enable	
MC10H209	Dual 4-5-Input "OR/NOR" Gate	
MC10H210	Dual 3-Input 3-Output "OR" Gate	2-84
MC10H211	Dual 3-Input 3-Output "NOR" Gate	
MC10H330	Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers	2-86
MC10H332	Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers	
MC10H334	Quad Bus Driver/Receiver with Transmit and Receiver Latches	
MC10H350	Quad PECL-to-TTL Translator (+5 Vdc Power Supply Only)	
MC10H351	Quad TTL/NMOS to PECL Translator	2-94
MC10H352	Quad CMOS to PECL Translator	2-96
MC10H423	Triple 3-Input Bus Driver with Enable (25 ohm)	
MC10H424	Quad TTL-to-ECL Translator (ECL Strobe)	2-100
MC10H600	9-Bit TTL-ECL Translator	2-102
MC10H601	9-Bit ECL-TTL Translator	2-104
MC10H602	9-Bit Latch/TTL-ECL Translator	2-106
MC10H603	9-Bit Latch/ECL-TTL Translator	
MC10H604	Registered Hex TTL/ECL Translator	
MC10H605	Registered Hex ECL-to-TTL Translator	
MC10H606	Registered Hex TTL-to-PECL Translator	
MC10H607	Registered Hex PECL-to-TTL Translator	2-119
MC10H640	68030/68040 ECL/TTL Clock Driver	
MC10H641	Single Supply PECL ≥ TTL 1:9 Clock Distribution	
MC10H642	68030/68040 ECL/TTL Clock Driver	
MC10H643	Dual Supply ECL-TTL 1:8 Clock Driver	
MC10H644	68030/68040 PECL/TTL Clock Driver	2-142
MC10H645	1:9 TTL Clock Driver	
MC10H646	PECL/TTL-TTL 1:8 Clock Distribution Chip	
MC10H660	4-Bit ECL-TTL Load Reducing DRAM Driver	
MC10H680	4-Bit Differential ECL Bus to TTL Bus Transceiver	
MC10H681	Hex ECL-TTL Transceiver with Latches	2-163
MC100H600	9-Bit TTL-ECL Translator	
MC100H601	9-Bit ECL-TTL Translator	
MC100H602	9-Bit Latch/TTL-ECL Translator	2-106
MC100H603	9-Bit Latch/ECL-TTL Translator	
MC100H604	Registered Hex TTL/ECL Translator	2-111

Device Number	Function	Page
MC100H605	Registered Hex ECL-to-TTL Translator	2-113
MC100H606	Registered Hex TTL-to-PECL Translator	
MC100H607	Registered Hex PECL-to-TTL Translator	
MC100H640	68030/68040 ECL/TTL Clock Driver	
MC100H641	Single Supply PECL ≥ TTL 1:9 Clock Distribution	
MC100H642	68030/68040 ECL/TTL Clock Driver	2-133
MC100H643	Dual Supply ECL-TTL 1:8 Clock Driver	
MC100H644	68030/68040 ECL/TTL Clock Driver	
MC100H646	PECL/TTL-TTL 1:8 Clock Distribution Chip	
WIG 100110-10	TEODITE THE TO GOOK BIOKINGKION ONLY	
MC100H660	4-Bit ECL-TTL Load Reducing DRAM Driver	2-151
MC100H680	4-Bit Differential ECL Bus to TTL Bus Transceiver	
MC100H681	Hex ECL-TTL Transceiver with Latches	
MC1648	Voltage-Controlled Multivibrator	
MC1650	Dual A/D Converter	
WIO 1000	Buai AVB Conventor	7 11
MC1651	Dual A/D Converter	4-11
MC1658	Voltage-Controlled Multivibrator	
MC1660	Dual 4-Input Gate	
MC1662	Quad 2-Input "OR/NOR" Gate	
MC1670	Master-Slave Flip-Flop	
WICTOTO	Master-Olave i lip-i lop	7 20
MC1672	Triple 2-Input Exclusive-OR Gate	4-29
MC1690	UHF Prescaler Type D Flip-Flop (Obsolete)	
11101000	Substitute MC12090	
MC1692	Quad Line Receiver	
MC4016	Programmable Modulo-N Counter	
MC4018	Programmable Modulo-N Counter	
WIOTOTO	Trogrammable Modulo N Counter	0.0
MC4024	Dual Voltage-Controlled Multivibrator	6-14
MC4044	Phase-Frequency Detector	
MC4316	Programmable Modulo-N Counter	
MC4324	Dual Voltage-Controlled Multivibrator	
MC4344	Phase-Frequency Detector	
WIOTOTT	Thase-Frequency Detector	0 20
MC10100	Quad 2-Input "NOR" Gate with Strobe	3-3
MC10101	Quad "OR/NOR" Gate	
MC10102	Quad 2-Input "NOR" Gate	
MC10103	Quad 2-Input "OR" Gate	
MC10104	Quad 2-Input "AND" Gate	
WIO TO TO T	add 2 mpdt 700 dato	0
MC10105	Triple 2-3-2-Input "OR/NOR" Gate	3-13
MC10106	Triple 4-3-3-Input "NOR" Gate	
MC10107	Triple 2-Input Exclusive "OR"/Exclusive "NOR" Gate	
MC10109	Dual 4-5-Input "OR/NOR" Gate	
MC10110	Dual 3-Input 3-Output "OR" Gate	
	Zual o ilipat o catput off date illimitation	

Device Number	Function	Page
MC10111	Dual 3-Input 3-Output "NOR" Gate	3-23
MC10113	Quad Exclusive "OR" Gate	3-25
MC10114	Triple Line Receiver	3-27
MC10115	Quad Line Receiver	3-29
MC10116	Triple Line Receiver	3-31
MC10117	Dual 2-Wide 2-3-Input "OR-AND/OR-AND-INVERT" Gate	
MC10118	Dual 2-Wide 3-Input "OR-AND" Gate	
MC10119	4-Wide 4-3-3-3-Input "OR-AND" Gate	
MC10121	4-Wide "OR-AND/OR-AND-INVERT" Gate	3-39
MC10123	Triple 4-3-3-Input Bus Driver	3-41
MC10124	Quad TTL-to-MECL Translator	3-43
MC10125	Quad MECL-to-TTL Translator	3-46
MC10128	Bus Driver	3-49
MC10129	Quad Bus Receiver	3-55
MC10130	Dual Latch	3-59
MC10131	Dual Type D Master-Slave Flip-Flop	
MC10132	Dual Multiplexer with Latch and Common Reset	3-63
MC10133	Quad Latch	3-65
MC10134	Dual Multiplexer with Latch	3-67
MC10135	Dual J-K Master-Slave Flip-Flop	3-69
MC10136	Universal Hexadecimal Counter	
MC10137	Universal Decade Counter	3-76
MC10138	Bi-Quinary Counter	
MC10141	Four-Bit Universal Shift Register	3-82
MC10153	Quad Latch	3-85
MC10154	Binary Counter	3-87
MC10158	Quad 2-Input Multiplexer (Non-Inverting)	3-89
MC10159	Quad 2-Input Multiplexer (Inverting)	
MC10160	12-Bit Parity Generator-Checker	
MC10161	Binary to 1-8 Decoder (Low)	3-95
MC10162	Binary to 1-8 Decoder (High)	
MC10164	8-Line Multiplexer	
MC10165	8-Input Priority Encoder	
MC10166	5-Bit Magnitude Comparator	
MC10168	Quad Latch	3-110
MC10170	9 + 2-Bit Parity Generator-Checker	
MC10171	Dual Binary to 1-4 Decoder (Low)	
MC10172	Dual Binary to 1-4 Decoder (High)	
MC10173	Quad 2-Input Multiplexer/Latch	
MC10174	Dual 4-to-1 Multiplexer	3-120

Device Number	Function	Page
MC10175	Quint Latch	3-122
MC10176	Hex "D" Master-Slave Flip-Flop	3-124
MC10178	Binary Counter	3-126
MC10181	4-Bit Arithmetic Logic Unit/Function Generator	
MC10186	Hex "D" Master-Slave Flip-Flop/with Reset	
MC10188	Hex Buffer with Enable	
MC10189	Hex Inverter with Enable	
MC10190	Quad MST-to-MECL 10,000 Translator	3-138
MC10192	Quad Bus Driver	
MC10195	Hex Inverter/Buffer	3-143
MC10197	Hex "AND" Gate	
MC10198	Monostable Multivibrator	
MC10210	Dual 3-Input 3-Output "OR" Gate	
MC10211	Dual 3-Input 3-Output "NOR" Gate	
MC10212	High-Speed Dual 3-Input 3-Output "OR/NOR" Gate	3-158
MC10216	High-Speed Triple Line Receiver	3-160
MC10231	High-Speed Dual Type D Master-Slave Flip-Flop	
MC12002	Analog Mixer	
MC12009	Dual-Modulus Prescaler	
MC12011	Dual-Modulus Prescaler	6-44
MC12013	Dual-Modulus Prescaler	
MC12014	Counter Control Logic	
MC12015	Low-Power Dual-Modulus Prescalers	
MC12016	Low-Power Dual-Modulus Prescalers	
MC12017	Low-Power Dual-Modulus Prescalers	6-68
MC12018	Low-Power Dual-Modulus Prescaler, ÷ 128/÷ 129, 520 MHz	
MC12019	Low-Power Dual-Modulus Prescaler, ÷ 20/÷ 21, 225 MHz	
MC12022A	Low-Power Dual-Modulus Prescaler, 1.1 GHz Positive Edge Trigger	
MC12022B	Low-Power Dual-Modulus Prescaler, 1.1 GHz Negative Edge Trigger	
MC12022LVA	Low-Power Dual-Modulus Prescaler, 1.1 GHz Positive Edge Trigger	6-74
MC12022LVB	Low-Power Dual-Modulus Prescaler, 1.1 GHz Negative Edge Trigger	
MC12022SLA	Low-Power Dual-Modulus Prescaler, 1.1 GHz Positive Edge Trigger	
MC12022SLB	Low-Power Dual-Modulus Prescaler, 1.1 GHz Negative Edge Trigger	
MC12022TSA	Low-Power Dual-Modulus Prescaler, 1.1 GHz Positive Edge Trigger	
MC12022TSB	Low-Power Dual-Modulus Prescaler, 1.1 GHz Negative Edge Trigger	6-80
MC12022TVA	Low-Voltage Dual-Modulus Prescaler, 1.1 GHz Positive Edge Trigger	
MC12022TVB	Low-Voltage Dual-Modulus Prescaler, 1.1 GHz Negative Edge Trigger	
MC12023	Low-Power ÷ 64 Prescaler, 225 MHz, 3.2 to 5.5 VCC	
MC12025	Low-Power Dual-Modulus ÷ 64/65, 520 MHz	6-87
MC12028A	Low-Power Dual-Modulus Prescaler, 1.1 GHz Positive Edge Trigger	6-88

Device Number	Function	Page
MC12028B	Low-Power Dual-Modulus Prescaler, 1.1 GHz Negative Edge Trigger	6-88
MC12031A	Low-Voltage Dual-Modulus Prescaler, 2.0 GHz Positive Edge Trigger	6-91
MC12031B	Low-Voltage Dual-Modulus Prescaler, 2.0 GHz Negative Edge Trigger	6-91
MC12032A	Low-Power Dual-Modulus Prescaler, 2.0 GHz Positive Edge Trigger	6-93
MC12032B	Low-Power Dual-Modulus Prescaler, 2.0 GHz Negative Edge Trigger	6-93
MC12033A	Low-Voltage Dual-Modulus Prescaler, 2.0 GHz Positive Edge Trigger	6-96
MC12033B	Low-Voltage Dual-Modulus Prescaler, 2.0 GHz Negative Edge Trigger	6-96
MC12034A	Low-Power Dual-Modulus Prescaler, 2.0 GHz Positive Edge Trigger	6-98
MC12034B	Low-Power Dual-Modulus Prescaler, 2.0 GHz Negative Edge Trigger	6-98
MC12036A	Low-Power Dual-Modulus Prescaler with Standby/Power Down Option,	
	1.1 GHz Positive Edge Trigger	6-101
MC12036B	Low-Power Dual-Modulus Prescaler with Standby/Power Down Option,	
	1.1 GHz Negative Edge Trigger	
MC12040	Phase-Frequency Detector	
MC12052A	Low-Power Dual-Modulus Prescaler, 1.1 GHz Positive Edge Trigger	
MC12052B	Low-Power Dual-Modulus Prescaler, 1.1 GHz Negative Edge Trigger	
MC12061	Crystal Oscillator	6-109
MC12073	Low-Power ÷ 64 Prescaler, 1.1 GHz	
MC12074	Low-Power ÷ 256 Prescaler, 1.1 GHz	6-117
MC12076	Low-Power Prescaler, 1.3 GHz	6-119
MC12078	Low-Power Prescaler, 1.3 GHz	6-121
MC12090	UHF Prescaler (+2), 750 MHz	6-123
MC12100	200 MHz Voltage Controlled Multivibrator	6-125
MC12101	130 MHz Voltage Controlled Multivibrator	6-131
MC12148	Low-Power Voltage Controlled Oscillator	6-137
MCM10145	64-Bit Register File (RAM)	5-3
MCM10146	1024 x 1-Bit Random Access Memory	5-7
MC10149* 25	1024-Bit Programmable Read-Only Memory	5-11
MC68194	Carrier Band Modem	7-2



General Information

GENERAL INFORMATION SECTION 1 — HIGH-SPEED LOGIC

High speed logic is used whenever improved system performance would increase a product's market value. For a given system design, high-speed logic is the most direct way to improve system performance and emitter-coupled logic (ECL) is today's fastest form of digital logic. Emitter-coupled logic offers both the logic speed and logic features to meet the market demands for higher performance systems.

MECL PRODUCTS

Motorola introduced the original monolithic emitter-coupled logic family with MECL I (1962) and followed this with MECL II (1966). These two families are now obsolete and have given way to the MECL III (MC1600 series), MECL 10K, PLL (MC12000 series) and the new MECL 10H families.

Chronologically the third family introduced, MECL III (1968) is a higher power, higher speed logic. Typical 1 ns edge speeds and propagation delays along with greater than 500 MHz flip-flop toggle rates, make MECL III useful for high-speed test and communications equipment. Also, this family is used in the high-speed sections and critical timing delays of larger systems. For more general purpose applications, however, trends in large high-speed systems showed the need for an easy-to-use logic family with propagation delays on the order of 2 ns. To

match this requirement, the MECL 10,000 Series was introduced in 1971.

An important feature of MECL 10K is its compatibility with MECL III to facilitate using both families in the same system. A second important feature is its significant power economy — MECL 10K gates use less than one-half the power of MECL III.

Motorola introduced the MECL 10H product family in 1981. This latest MECL family features 100% improvements in propagation delay and clock speeds while maintaining power supply currents equal to MECL 10K. MECL 10H is voltage compensated allowing guaranteed dc and switching parameters over a $\pm 5\%$ power supply range. Noise margins have been improved by 75% over the MECL 10K series.

Compatibility with MECL 10K and MECL III is a key element in allowing users to enhance existing systems by increasing the speed in critical timing areas. Also, many MECL 10H devices are pin out/functional duplications of the MECL 10K series devices. The emphasis of this new family will be placed on more powerful logic functions having more complexity and greater performance. With 1.0 ns propagation delays and 25 mW per gate, MECL 10H features the best speed-power product of any ECL logic family available today.

MECL FAMILY COMPARISONS

Feature		MECL 10K		
	MECL 10H	10,100 Series	10,200 Series	MECL III
1. Gate Propagation Delay	1.0 ns	2.0 ns	1.5 ns	1.0 ns
2. Output Edge Speed*	1.0 ns	3.5 ns	2.5 ns	1.0 ns
3. Flip-Flop Toggle Speed	250 MHz min	125 MHz min	200 MHz min	300-500 MHz min
4. Gate Power	25 mW	25 mW	25 mW	60 mW
5. Speed Power Product	25 pJ	50 pJ	37 pJ	60 pJ

^{*}Output edge speed: MECL 10K/10H measured 20% to 80%, MECL III measured 10% to 90% of E out.

FIGURE 1a — GENERAL CHARACTERISTICS

Ambient Temperature Range	MECL 10H	MECL 10K	MECL III	PLL
0° to 75°C	MC10H100 Series			MC12000 Series
-30°C to +85°C		MC10100 Series MC10200 Series	MC1600 Series	MC12000 Series

FIGURE 1b — OPERATING TEMPERATURE RANGE

MECL IN PERSPECTIVE

In evaluating any logic line, speed and power requirements are the obvious primary considerations. Figure 1 provides the basic parameters of the MECL 10H, MECL 10K, and MECL III families. But these provide only the start of any comparative analysis, as there are a number of other important features that make MECL highly desirable for system implementation. Among these:

Complementary Outputs cause a function and its complement to appear simultaneously at the device outputs, without the use of external inverters. It reduces package count by eliminating the need for associated invert functions and, at the same time, cuts system power requirements and reduces timing differential problems arising from the time delays introduced by inverters.

High Input Impedance and Low Output Impedance permit large fan out and versatile drive characteristics.

Insignificant Power Supply Noise Generation, due to differential amplifier design which eliminates current spikes even during signal transition period.

Nearly Constant Power Supply Current Drain simplifies power-supply design and reduces costs.

Low Cross-Talk due to low-current switching in signal path and small (typically 850 mV) voltage swing, and to relatively long rise and fall times.

Wide Variety of Functions, including complex functions facilitated by low power dissipation (particularly in MECL 10H and MECL 10K series). A basic MECL 10K gate consumes less than 8 mW in on-chip power in some complex functions.

Wide Performance Flexibility due to differential amplifier design which permits MECL circuits to be used as linear as well as digital circuits.

Transmission Line Drive Capability is afforded by the open emitter outputs of MECL devices. No "Line Drivers" are listed in MECL families, because *every* device is a line driver.

Wire-ORing reduces the number of logic devices required in a design by producing additional OR gate functions with only an interconnection.

Twisted Pair Drive Capability permits MECL circuits to drive twisted-pair transmission lines as long as 1000 feet.

Wire-Wrap Capability is possible with the MECL 10K family because of the slow rise and fall time characteristic of the circuits.

Open Emitter-Follower Outputs are used for MECL outputs to simplify signal line drive. The outputs match any line impedance and the absence of internal pulldown resistors saves power.

Input Pulldown Resistors of approximately 50 k Ω permit unused inputs to remain unconnected for easier circuit board layout.

MECL APPLICATIONS

Motorola's MECL product lines are designed for a wide range of systems needs. Within the computer market, MECL 10K is used in systems ranging from special purpose peripheral controllers to large mainframe computers. Big growth areas in this market include disk and communication channel controllers for larger systems and high performance minicomputers.

The industrial market primarily uses MECL for high performance test systems such as IC or PC board testers.

However, the high bandwidths of MECL 10H, MECL 10K, MECL III, and MC12,000 are required for many frequency synthesizer systems using high speed phase lock loop networks. MECL will continue to grow in the industrial market through complex medical electronic products and high performance process control systems.

MECL 10K and MECL III have been accepted within the Federal market for numerous signal processors and navigation systems. Full military temperature range MECL 10K is offered in the MC10500 and MC10600 Series, and in the PLL family as the MC12500 Series.

BASIC CONSIDERATIONS FOR HIGH-SPEED LOGIC DESIGN

High-speed operation involves only four considerations that differ significantly from operation at low and medium speeds:

- 1. Time delays through interconnect wiring, which may have been ignored in medium-speed systems, become highly important at state-of-the-art speeds.
- 2. The possibility of distorted waveforms due to reflections on signal lines increases with edge speed.
- 3. The possibility of "crosstalk" between adjacent signal leads is proportionately increased in high-speed systems.
- 4. Electrical noise generation and pick-up are more detrimental at higher speeds.

In general, these four characteristics are speed- and frequency-dependent, and are virtually independent of the type of logic employed. The merit of a particular logic family is measured by how well it compensates for these deleterious effects in system applications.

The interconnect-wiring time delays can be reduced only by reducing the length of the interconnecting lines. At logic speeds of two nanoseconds, an equivalent "gate delay" is introduced by every foot of interconnecting wiring. Obviously, for functions interconnected within a single monolithic chip, the time delays of signals travelling from one function to another are insignificant. But for a great many externally interconnected parts, this can soon add up to an appreciable delay time. Hence, the greater the number of functions per chip, the higher the system speed. MECL circuits, particularly those of the MECL 10K and MECL 10H Series are designed with a propensity toward complex functions to enhance overall system speed.

Waveform distortion due to line reflections also becomes troublesome principally at state-of-the-art speeds. At slow and medium speeds, reflections on interconnecting lines are not usually a serious problem. At higher speeds, however, line lengths can approach the wavelength of the signal and improperly terminated lines can result in reflections that will cause false triggering (see Figure 2). The solution, as in RF technology, is to employ "transmission-line" practices and properly terminate each signal line with its characteristic impedance at the end of its run. The low-impedance, emitter-follower outputs of MECL circuits facilitate transmission-line practices without upsetting the voltage levels of the system.

The increased affinity for crosstalk in high-speed circuits is the result of very steep leading and trailing edges (fast rise and fall times) of the high-speed signal. These steep wavefronts are rich in harmonics that couple readily to adjacent circuits. In the design of MECL 10K and

MECL 10H, the rise and fall times have been deliberately slowed. This reduces the affinity for crosstalk without compromising other important performance parameters.


From the above, it is evident that the MECL logic line is not simply capable of operating at high speed, but has been specifically designed to reduce the problems that are normally associated with high-speed operation.

(No Ground Plane Used)

CIRCUIT DESCRIPTION

The typical MECL 10K circuit, Figure 3, consists of a differential-amplifier input circuit, a temperature and voltage compensated bias network, and emitter-follower outputs to restore dc levels and provide buffering for transmission line driving. High fan-out operation is possible because of the high input impedance of the differ-

(Ground Plane Added)






FIGURE 3 — MECL 10K GATE STRUCTURE AND SWITCHING BEHAVIOR

ential amplifier input and the low output impedance of the emitter follower outputs. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the OR function and its complement, the NOR function. The design of the MECL 10H gate is unchanged, with two exceptions. The bias network has been replaced with a voltage regulator, and the differential amplifier source resistor has been replaced with a constant current source. (See section 2 for additional MECL 10H information.)

Power-Supply Connections — Any of the power supply levels, V_{TT} , V_{CC} , or V_{EE} may be used as ground; however, the use of the V_{CC} node as ground results in best noise immunity. In such a case: $V_{CC} = 0$, $V_{TT} = -2.0 \text{ V}$, $V_{FF} = -5.2 \text{ V}$.

System Logic Specifications — The output logic swing of 0.85 V, as shown by the typical transfer characteristics curve, varies from a LOW state of $V_{OL} = -1.75 \text{ V}$ to a HIGH state of $V_{OH} = -0.9 \text{ V}$ with respect to ground.

Positive logic is used when reference is made to logical "0's" or "1's." Then

"0" =
$$-1.75 \text{ V} = \text{LOW}$$
 typical "1" = $-0.9 \text{ V} = \text{HIGH}$

Circuit Operation — Beginning with all logic inputs LOW (nominal –1.75 V), assume that Q1 through Q4 are cut off because their P-N base-emitter junctions are not

voltage.

conducting, and the forward-biased Q5 is conducting. Under these conditions, with the base of Q5 held at $-1.29\ V$ by the VBB network, its emitter will be one diode drop (0.8 V) more negative than its base, or $-2.09\ V$. (The 0.8 V differential is a characteristic of this P-N junction.) The base-to-emitter differential across Q1 — Q4 is then the difference between the common emitter voltage ($-2.09\ V$) and the LOW logic level ($-1.75\ V$) or 0.34 V. This is less than the threshold voltage of Q1 through Q4 so that these transistors will remain cut off.

When any one (or all) of the logic inputs are shifted upward from the $-1.75\,\text{V}$ LOW state to the $-0.9\,\text{V}$ HIGH state, the base voltage of that transistor increases beyond the threshold point and the transistor turns on. When this happens, the voltage at the common-emitter point rises from $-2.09\,\text{V}$ to -1.7 (one diode drop below the $-0.9\,\text{V}$ base voltage of the input transistor), and since the base voltage of the fixed-bias transistor (Q5) is held at $-1.29\,\text{V}$, the base-emitter voltage Q5 cannot sustain conduction. Hence, this transistor is cut off.

This action is reversible, so that when the input signal(s) return to the LOW state, Q1-Q4 are again turned off and Q5 again becomes forward biased. The collector voltages resulting from the switching action of Q1-Q4 and Q5 are transferred through the output emitterfollower to the output terminal. Note that the differential action of the switching transistors (one section being off when the other is on) furnishes simultaneous complementary signals at the output. This action also maintains constant power supply current drain.

DEFINITIONS OF LETTER SYMBOLS AND ABBREVIATIONS

Current:		ІОН	HIGH level output current: the current flowing
lcc	Total power supply current drawn from the positive supply by a MECL unit under test.		into the output, at a specified HIGH level output voltage.
ICBO	Leakage current from input transistor on MECL devices without pulldown resistors when test voltage is applied.	lOL	LOW level output current: the current flowing into the output, at a specified LOW level output voltage.
^I CCH	Current drain from V _{CC} power supply with all	los	Output short circuit current.
	inputs at logic HIGH level.	lout	
ICCL	Current drain from V _{CC} power supply with all inputs at logic LOW level.	lo	,
l _E	Total power supply current drawn from a	·n	of a test unit when V _{EE} is applied at that input.
'E	MECL test unit by the negative power supply.	^I SC	Short-circuit current drawn from a translator
lF	Forward diode current drawn from an input of a saturated logic-to-MECL translator when		saturating output when that output is at ground potential.
	that input is at ground potential.	Voltage:	
l _{in}	Current into the input of the test unit when a maximum logic HIGH (V _{IH max}) is applied at	V_{BB}	Reference bias supply voltage.
	that input.	LOW level output current: the current flowing into the output, at a specified LOW level output voltage. LOS Output short circuit current. Lout Output current (from a device or circuit, under such conditions mentioned in context). Reverse current drawn from a transistor input of a test unit when VEE is applied at that input. Short-circuit current drawn from a translator saturating output when that output is at ground potential.	
INH	HIGH level input current into a node with a		•
	specified HIGH level (V _{IH max}) logic voltage applied to that node. (Same as I _{in} for positive	V _{CB}	
	logic.)	VCC	·
INL	LOW level input current, into a node with a specified LOW level (V _{IL min}) logic voltage		
	applied to that node.	V _{CC1}	
ΙL	Load current that is drawn from a MECL circuit output when measuring the output HIGH level		devices). (Usually ground for MECL devices.)

Voltage (cont.): VCC2 Most switce

Most positive power supply voltage (current switches and bias driver). (Usually ground for

MECL devices.)

V_{EE} Most negative power supply voltage for a circuit (usually -5.2 V for MECL devices).

V_F Input voltage for measuring I_F on TTL interface circuits.

VIH Input logic HIGH voltage level (nominal value).

V_{IH max} Maximum HIGH level input voltage: The most positive (least negative) value of high-level input voltage, for which operation of the logic element within specification limits is

guaranteed.

V_{IHA} Input logic HIGH threshold voltage level.

VIHA min Minimum input logic HIGH level (threshold) voltage for which performance is specified.

VIH min

Minimum HIGH level input voltage: The least positive (most negative) value of HIGH level input voltage for which operation of the logic element within specification limits is

guaranteed.

 $V_{\mbox{\scriptsize IL}}$ Input logic LOW voltage level (nominal value).

V_{IL max} Maximum LOW level input voltage: The most positive (least negative) value of LOW level input voltage for which operation of the logic element within specification limits is

guaranteed.

V_{ILA} Input logic LOW threshold voltage level.

VILA max Maximum input logic LOW level (threshold) voltage for which performance is specified.

VIL min Minimum LOW level input voltage: The least positive (most negative) value of LOW level input voltage for which operation of the logic element within specification limits is

guaranteed.

VOL

Vin Input voltage (to a circuit or device).

V_{max} Maximum (most positive) supply voltage, permitted under a specified set of conditions.

VOH

Output logic HIGH voltage level: The voltage level at an output terminal for a specified output current, with the specified conditions applied to establish a HIGH level at the output.

V_{OHA} Output logic HIGH threshold voltage level. V_{OHA min} Minimum output HIGH threshold voltage level

VOHA min Minimum output HIGH threshold voltage level for which performance is specified.

V_{OH max} Maximum output HIGH or high-level voltage for given inputs.

VOH min Minimum output HIGH or high-level voltage for given inputs.

Output logic LOW voltage level: The voltage level at the output terminal for a specified output current, with the specified conditions applied to establish a LOW level at the output.

VOLA Output logic LOW threshold voltage level.

V_{OLA max} Maximum output LOW threshold voltage level for which performance is specified.

VOL max Maximum output LOW level voltage for given

V_{OL min} Minimum output LOW level voltage for given inputs.

V_{TT} Line load-resistor terminating voltage for out-

puts from a MECL device.

VOLS1 Output logic LOW level on MECL 10,000 line

Vols1 Output logic LOW level on MECL 10,000 line receiver devices with all inputs at V_{EE} voltage level.

V_{OLS2} Output logic LOW level on MECL 10,000 line receiver devices with all inputs open.

Time Parameters:

t_{x+}

t+ Waveform rise time (LOW to HIGH), 10% to 90%, or 20% to 80%, as specified.

t – Waveform fall time (HIGH to LOW), 90% to 10%, or 80% to 20%, as specified.

t_r Same as t+ t_f Same as t-

t+- Propagation Delay, see Figure 9. t-+ Propagation Delay, see Figure 9.

 $\begin{array}{ll} t_{pd} & \text{Propagation delay, input to output from the} \\ 50\% \text{ point of the input waveform at pin } \times \\ t_{X\pm y\pm} & \text{(falling edge noted by $--$ or rising edge noted by $+-$) to the 50\% point of the output waveform at pin y (falling edge noted by $--$ or rising} \end{array}$

form at pin y (falling edge noted by — or rising edge noted by +). (Cf Figure 9.)

Output waveform rise time as measured from

10% to 90% or 20% to 80% points on waveform (whichever is specified) at pin x with input conditions as specified.

t_{X-}
Output waveform fall time as measured from 90% to 10% or 80% to 20% points on waveform (whichever is specified) at pin x, with

input conditions as specified.

Toggle frequency of a flip-flop or counter

fTog Toggle frequency of a flip-flop or counte device.

f_{shift} Shift rate for a shift register.

Read Mode (Memories)

tacs Chip Select Access Time
tracs Chip Select Recovery Time
taa Address Access Time

Write Mode (Memories)

tw Write Pulse Width
twsp Data Setup Time Prior to Write

twhd Data Hold Time After Write
twsA Address setup time prior to write
twhA Address hold time after write
twscs Chip select setup time prior to write
twhCS Chip select hold time after write

tws Write disable time twn Write recovery time

Temperature: Tsta Maximum temperature at which device may be stored without damage or performance degradation T,j Junction (or die) temperature of an integrated circuit device. T_{A} Ambient (environment) temperature existing in the immediate vicinity of an integrated cir-

cuit device package. Thermal resistance of an IC package, junction θ_{JA}

to ambient.

Thermal resistance of an IC package, junction θ JC to case.

Ifpm Linear feet per minute.

Thermal resistance of an IC package, case to θ_{CA} ambient.

Miscellaneous:

Signal generator inputs to a test circuit. ea TPin Test point at input of unit under test. **TPout** Test point at output of unit under test.

D.U.T. Device under test. Input capacitance. Cin Cout Output capacitance. Zout Output impedance.

 P_D The total dc power applied to a device, not including any power delivered from the de-

vice to a load.

Load Resistance. Rı Rт Terminating (load) resistor.

Rp An input pull-down resistor (i.e., connected

to the most negative voltage).

P.U.T. Pin under test.

MECL POSITIVE AND NEGATIVE LOGIC

INTRODUCTION

The increasing popularity and use of emitter coupled logic has created a dilemma for some logic designers. Saturated logic families such as TTL have traditionally been designed with the NAND function as the basic logic function, however, the basic ECL logic function is the NOR function (positive logic). Therefore, the designer may either design ECL systems with positive logic using the

NOR, or design with negative logic using the NAND. Which is the more convenient? On the one hand the designer is familiar with positive logic levels and definitions, and on the other hand, he is familiar with implementing systems using NAND functions. Perhaps a presentation of the basic definitions and characteristics of positive and negative logic will clarify the situation and eliminate misunderstanding.




TABLE 1

INP	UTS	OUTPUT	
Α	В	С	
LO	ĿO	н	
LO	HI	LO	
н	LO	LO	
HI	HI	LO	

TABLE 2

NEC	ATIV	E LOGIC	
INP	UTS	OUTPUT	HI = -0.9 volts LO = -1.7 volts
Α	В	С	LO = 1.7 Voits
1	1	0	
1	0	1	
0	1	1	
0	0	1	
	C =	A⊕B	
Α-	$\neg \vdash$	~~ ~	

TABLE 3

INP	UTS	OUTPUT
Α	В	С
0	0	1
0	1	0
1	0	0
1	1	0
	0 = 7	4 + B
Α	<u> </u>	>-c

FIGURE 1 - Basic MECL Gate Circuit and Logic Function In Positive and Negative Nomenclature.

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

LOGIC EQUIVALENCES

Binary logic must have two states to represent the binary 1 and 0. With ECL the typical states are a high level of -0.9 volts and a low level of -1.7 volts. Two choices are possible then to represent the binary 1 and 0. Positive logic defines the 1 or "true" state as the most positive voltage level, whereas negative logic defines the most negative voltage level as the 1 or "true" state. Because of the difference in definition of states, the basic ECL gate is a NOR function in positive logic and is a NAND function in negative logic.

Figure 1 more clearly shows the above comparison of functions. Table I lists the output voltage level as a function of input voltage levels of the MECL gate circuit shown. Table 2 translates the voltage levels into the

appropriate negative logic levels which show the function to be $C = \overline{A \cdot B}$; that is, the circuit performs the NAND function. Table 3 translates the equivalent positive logic function into $C = \overline{A + B}$, the NOR function.

Similar comparisons could be made for other positive logic functions. As an example, the positive OR function translates to the negative AND function. Figure 2 shows a comparison of several common logic functions.

Any function available in a logic family may be expressed in terms of positive or negative logic, bearing in mind the definition of logic levels. The choice of logic definition, as previously stated, is dependent on the designer. Motorola provides both positive and negative logic symbols on data sheets for the popular MECL 10,000 logic series.

FIGURE 2 — Comparative Positive and Negative Logic Functions.

	POSITIVE LOGIC							
INP	UTS							
Α	В	AND	OR	NAND	NOR	EXOR	COIN*	
LO LO HI HI	LO HI LO HI	LO LO LO HI	LO HI HI HI	HI HI HI LO	HI LO LO LO	LO HI HI LO	HI LO LO HI	
Α	В	OR	AND	NOR	NAND	COIN*	EXOR	
INP	UTS			7	4			
	NEGATIVE LOGIC							

^{*}Coincidence

SUMMARY

Conversion from one logic form to another or the use of a particular logic form need not be a complicated process. If the designer uses the logic form with which he is familiar and bears in mind the previously mentioned definition of levels, problems arising from definition of logic functions should be minimized.

REFERENCE

Y. Chu, Digital Computer Design Fundamentals New York, McGraw-Hill, 1962

SECTION II — TECHNICAL DATA

GENERAL CHARACTERISTICS AND SPECIFICATIONS

(See pages 1-5 through 1-7 for definitions of symbols and abbreviations.)

In subsequent sections of this Data Book, the important MECL parameters are identified and characterized, and complete data provided for each of the functions. To make this data as useful as possible, and to avoid a great deal of repetition, the data that is common to all functional blocks in a line is not repeated on each individual sheet. Rather, these common characteristics, as well as the application information that applies to each family, are discussed in this section.

In general, the common characteristics of major importance are:

Maximum Ratings, including both dc and ac characteristics and temperature limits;

Transfer Characteristics, which define logic levels and switching thresholds:

DC Parameters, such as output levels, threshold levels, and forcing functions.

AC Parameters, such as propagation delays, rise and fall times and other time dependent characteristics.

In addition, this section will discuss general layout and design guides that will help the designer in building and testing systems with MECL circuits.

LETTER SYMBOLS AND ABBREVIATIONS

Throughout this section, and in the subsequent data sheets, letter symbols and abbreviations will be used in discussing electrical characteristics and specifications. The symbols used in this book, and their definitions, are listed on the preceding pages.

MAXIMUM RATINGS

The limit parameters beyond which the life of the devices may be impaired are given in Figure 4a. In addition, Table 4b provides certain limits which, if exceeded, will not damage the devices, but could degrade the performance below that of the guaranteed specifications.

FIGURE 4a — LIMITS BEYOND WHICH DEVICE LIFE MAY BE IMPAIRED

Characteristic	Symbol	Unit	MECL 10H	MECL 10K	MECL III
Power Supply	VEE	Vdc	-8.0 to 0	-8.0 to 0	-8.0 to 0
Input Voltage (V _{CC} = 0)	Vin	Vdc	0 to VEE	0 to VEE	0 to V _{EE}
Output Source Current Continuous	lout	mAdc	50	50	40
Output Source Current Surge	lout	mAdc	100	100	_
Storage Temperature	T _{stg}	°C	-65 to +150	-65 to +150	-65 to +150
Junction Temperature Ceramic Package®	TJ	°C	165	165	165@
Junction Temperature Plastic Package®	TJ	°C	140	140	140

NOTES: 1. Maximum T_J may be exceeded (≤ 250°C) for short periods of time (≤ 240 hours) without significant reduction in device life.

- 1. Maximum 1 juny be exceeded (< 250 of 101 slot) prices of interest (< 250 of 101 slot) prices


FIGURE 4b — LIMITS BEYOND WHICH PERFORMANCE MAY BE DEGRADED

Characteristics	Symbol	Unit	MECL 10H	MECL 10K	MECL III
Operating Temperature Range Commercial®	TA	°C	0 to +75	-30 to +85	-30 to +85
Supply Voltage (V _{CC} = 0)	VEE	Vdc	-4.94 to -5.46	-4.68 to -5.72@⑤	-4.68 to -5.72@
Output Drive Commercial	_	Ω	50 Ω to -2.0 Vdc	50 Ω to -2.0 Vdc	50 Ω to −2.0 Vdc④

NOTES: 1. With airflow ≥ 500 Ifpm.

- Functionality only. Data sheet limits are specified for -5.2 V ± 0.010 V.
- Except MC1648 which has an internal output pulldown resistor.
- 4. Functional and Data sheet limits.
- 5. MC10137 has a guaranteed supply voltage of -5.2 V to -5.72 V @ -30° C.

FIGURE 5 — MECL TRANSFER CURVES and SPECIFICATION TEST POINTS



MECL TRANSFER CURVES

For MECL logic gates, the dual (complementary) outputs must be represented by two transfer curves: one to describe the OR switching action and one to describe the NOR switching action. Typical transfer curves and associated data for the MECL 10K/10H family are shown in Figures 5a and 5b respectively.

It is not necessary to measure transfer curves at all points of the curves. To guarantee correct operation it is sufficient merely to measure two sets of min/max logic level parameters.

The first set is obtained for 10K by applying test voltages, V_{IL} min and V_{IH} max (sequentially) to the gate inputs, and measuring the OR and NOR output levels to make sure they are between V_{OL} max and V_{OL} min, and V_{OH} max and V_{OH} min specifications.

The second set of logic level parameters relates to the switching thresholds. This set of data is distinguished by an "A" in symbol subscripts. A test voltage, VILA max is applied to the gate and the NOR and OR outputs are measured to see that they are above the VOHA min and below the VOLA max levels, respectively. Similar checks are made using the test input voltage VIHA min.


The result of these specifications insures that:


- a) The switching threshold (\approx VBB) falls within the darkest rectangle; i.e. switching does not begin outside this rectangle;
- b) Quiescent logic levels fall in the lightest shaded ranges;
 - c) Guaranteed noise immunity is met.

As shown in Figure 6, MECL 10K outputs rise with increasing ambient temperature. All circuits in each fam-

ily have the same worst-case output level specifications regardless of power dissipation or junction temperature differences to reduce loss of noise margin due to thermal differences

All of these specifications assume $-5.2 \,\mathrm{V}$ power supply operation. Operation at other power-supply voltages is possible, but will result in further transfer curve changes. Figure 7 gives rate of change of output voltages as a function of power supply.





INPUT VOLTAGE (VOLTS)

FIGURE 7 — TYPICAL LEVEL CHANGE RATES

Voltage	MECL 10H	MECL 10K	MECL III
ΔVΟΗ/ΔVΕΕ	0.008	0.016	0.033
Δν _{ΟL} /Δν _{ΕΕ}	0.020	0.250	0.270
ΔV _{BB} /ΔV _{EE}	0.010	0.148	0.140

NOISE MARGIN

"Noise margin" is a measure of logic circuit's resistance to undesired switching. MECL noise margin is defined in terms of the specification points surrounding the switching threshold. The critical parameters of interest here are those designated with the "A" subscript (VOHA min, VOLA max, VIHA min, VILA max) in the transfer characteristic curves. MECL 10H is specified and tested with VOHA min equal VOH min, VOLA max equal VOL max, VIHA min equal VIH min and VILA max equal VIL max. Guaranteed noise margin (NM) is defined as follows:

NMHIGH LEVEL = VOHA min - VIHA min NMLOW LEVEL = VILA max - VOLA max To see how noise margin is computed, assume a MECL gate drives a similar MECL gate, Figure 8.

At a gate input (point B) equal to VII A max, MECL gate #2 can begin to enter the shaded transition region.

This is a "worst case" condition, since the VOLA max specification point guarantees that no device can enter the transition region before an input equal to VII A max is reached. Clearly then, VILA max is one critical point for noise margin computation, since it is the edge of the transition region.

To find the other critical voltage, consider the output from MECL gate #1 (point A). What is the most positive value possible for this voltage (considering worst case specifications)? From Figure 8 it can be observed that the VOLA max specification insures that the LOW state OR output from gate #1 can be no greater than VOLA max-

Note that VOLA max is more negative than VILA max. Thus, with VOLA max at the input to gate #2, the transition region is not yet reached. (The input voltage to gate #2 is still to the left of VILA max on the transfer curve.)

In order to ever run the chance of switching gate #2, we would need an additional voltage, to move the input from VOLA max to VILA max. This constitutes the "safety factor" known as noise margin. It can be calculated as the magnitude of the difference between the two specification voltages, or for the MECL 10K levels shown:

Similarly, for the HIGH state:


Analogous results are obtained when considering the "NOR" transfer data.

Note that these noise margins are absolute worst case conditions. The lessor of the two noise margins is that for the HIGH state, 125 mV. This then, constitutes the guaranteed margin against signal undershoot, and power or thermal disturbances.

As shown in the table, typical noise margins are usually better than guaranteed — by about 75 mV. For MECL 10H the "noise margin" is 150 mV for NM low and NM high. (See Section 3 for details.)

Noise margin is a dc specification that can be calculated, since it is defined by specification points tabulated on MECL data sheets. However, by itself, this specification does not give a complete picture regarding the noise immunity of a system built with a particular set of circuits. Overall system noise immunity involves not only noisemargin specifications, but also other circuit-related factors that determine how difficult it is to apply a noise signal of sufficient magnitude and duration to cause the circuit to propagate a false logic state. In general, then, noise immunity involves line impedances, circuit output impedances, and propagation delay in addition to noisemargin specifications. This subject to discussed in greater detail in the MECL System Design Handbook, HB205.

FIGURE 8 - MECL Noise Margin Data



Specification Points for Determining Noise Margin

V_{BB} (switching threshold)

Guaranteed Typical dc Worst-Case do Noise Margin Noise Margin Family (V) (V) MECL 10H 0.150 0.270 MECL 10K 0.125 0.210 MECL III 0.115 0.200

AC OR SWITCHING PARAMETERS

Time-dependent specifications are those that define the effects of the circuit on a specified input signal, as it travels through the circuit. They include the time delay involved in changing the output level from one logic state to another. In addition, they include the time required for the output of a circuit to respond to the input signal,

designated as propagation delay, MECL waveform and propagation delay terminologies are depicted in Figure 9. Specific rise, fall, and propagation delay times are given on the data sheet for each specific functional block, but like the transfer characteristics, ac parameters are temperature and voltage dependent. Typical variations for MECL 10K are given in the curves of Figure 10.

FIGURE 9 - TYPICAL LOGIC WAVEFORMS




FIGURE 10a — TYPICAL PROPAGATION DELAY t- - versus VEE AND TEMPERATURE (MECL 10K)




FIGURE 10c — TYPICAL FALL TIME (90% to 10%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)




FIGURE 10b — TYPICAL PROPAGATION DELAY t++ versus VEE AND TEMPERATURE (MECL 10K)






FIGURE 10d — TYPICAL RISE TIME (10% to 90%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)



SETUP AND HOLD TIMES

Setup and hold times are two ac parameters which can easily be confused unless clearly defined. For MECL logic devices, t_{setup} is the minimum time (50% - 50%) before the positive transition of the clock pulse (C) that information must be present at the Data input (D) to insure proper operation of the device. The t_{hold} is defined similarly as the minimum time after the positive transition of the clock pulse (C) that the information must remain unchanged at the Data input (D) to insure proper operation. Setup and hold waveforms for logic devices are shown in Figure 11.

FIGURE 11 — SETUP AND HOLD WAVEFORMS
FOR MECL LOGIC DEVICES



TESTING MECL 10H, MECL 10K AND MECL III

To obtain results correlating with Motorola circuit specifications certain test techniques must be used. A schematic of a typical gate test circuit is shown in Figure 12.

This test circuit is the standard ac test configuration for most MECL devices. (Exceptions are shown with the device specification.)

A solid ground plane is used in the test setup, and capacitors bypass V_{CC1}, V_{CC2}, and V_{EE} pins to ground. All power leads and signal leads are kept as short as nossible

The sampling scope interface runs directly to the 50ohm inputs of Channel A and B via 50-ohm coaxial cable. Equal-length coaxial cables must be used between the test set and the A and B scope inputs. A 50-ohm coax cable such as RG58/U or RG188A/U, is recommended.


Interconnect fittings should be 50-ohm GR, BNC, Sealectro Conhex, or equivalent. Wire length should be $< \frac{1}{2}$ inch from TP_{in} to input pin and TP_{out} to output pin.

The pulse generator must be capable of 2.0 ns rise and fall times for MECL 10K and 1.5 ns for MECL 10H and MECL III. In addition, the generator voltage must have an offset to give MECL signal swings of $\approx \pm 400$ mV about a threshold of $\approx +0.7$ V when $V_{CC}=+2.0$ V and VEE =-3.2 V for ac testing of logic devices.

The power supplies are shifted ± 2.0 V, so that the device under test has only one resistor value to load into the precision 50-ohm input impedance of the sampling oscilloscope. Use of this technique yields a close correlation between Motorola and customer testing. Unused outputs are loaded with a 50-ohm resistor (100-ohm for MC105XX devices) to ground. The positive supply (VCC) should be decoupled from the test board by RF type 25 μF capacitors to ground. The VCC pins are bypassed to ground with 0.1 μF , as is the VEE pin.

Additional information on testing MECL 10K and understanding data sheets is found in Application Note AN701 and the MECL System Design Handbook, HB205.

FIGURE 12 - MECL LOGIC SWITCHING TIME TEST SETUP



SECTION III — OPERATIONAL DATA

POWER SUPPLY CONSIDERATIONS

MECL circuits are characterized with the V_{CC} point at ground potential and the V_{EE} point at -5.2 V. While this MECL convention is not necessarily mandatory, it does result in maximum noise immunity. This is so because any noise induced on the V_{EE} line is applied to the circuit as a common-mode signal which is rejected by the differential action of the MECL input circuit. Noise induced into the V_{CC} line is not cancelled out in this fashion. Hence, a good system ground at the V_{CC} bus is required for best noise immunity. Also, MECL 10H circuits may be operated with V_{EE} at -4.5 V with a negligible loss of noise immunity.

Power supply regulation which will achieve 10% regulation or better at the device level is recommended. The $-5.2\ V$ power supply potential will result in best circuit speed. Other values for VEE may be used. A more negative voltage will increase noise margins at a cost of increased power dissipation. A less negative voltage will have just the opposite effect. (Noise margins and performance specifications of MECL 10H are unaffected by variations in VEE because of the internal voltage regulation.)

On logic cards, a ground plane or ground bus system should be used. A bus system should be wide enough to prevent significant voltage drops between supply and device and to produce a low source inductance.

Although little power supply noise is generated by MECL logic, power supply bypass capacitors are recommended to handle switching currents caused by stray capacitance and asymmetric circuit loading. A parallel combination of a 1.0 μ F and a 100 pF capacitor at the power entrance to the board, and a 0.01 μ F low-inductance capacitor between ground and the $-5.2\,\mathrm{V}$ line every four to six packages, are recommended.

Most MECL 10H, MECL 10K and MECL III circuits have two V_{CC} leads. V_{CC1} supplies current to the output transistors and V_{CC2} is connected to the circuit logic transistors. The separate V_{CC} pins reduce cross-coupling between individual circuits within a package when the outputs are driving heavy loads. Circuits with large drive capability, similar to the MC10110, have two V_{CC1} pins. All V_{CC} pins should be connected to the ground plane or ground bus as close to the package as possible.

For further discussion of MECL power supply considerations to be made in system designing, see MECL System Design Handbook, HB205.

POWER DISSIPATION

The power dissipation of MECL functional blocks is specified on their respective data sheets. This specification does not include power dissipated in the output devices due to output termination. The omission of internal output pulldown resistors permits the use of external terminations designed to yield best system performance. To obtain total operating power dissipation of a particular functional block in a system, the dissipation of the output transistor, under load, must be added to the circuit power dissipation.

The table in Figure 13 lists the power dissipation in the output transistors plus that in the external terminating

resistors, for the more commonly used termination values and circuit configurations. To obtain true package power dissipation, one output-transistor power-dissipation value must be added to the specified package power dissipation for each external termination resistor used in conjunction with that package. To obtain system power dissipation, the stated dissipation in the external terminating resistors must be added as well. Unused outputs draw no power and may be ignored.

FIGURE 13 — AVERAGE POWER DISSIPATION IN OUTPUT CIRCUIT WITH EXTERNAL TERMINATING RESISTORS

Terminating Resistor Value	Output Transistor Power Dissipation (mW)	Terminating Resistor Power Dissipation (mW)
150 ohms to -2.0 Vdc	5.0	4.3
100 ohms to −2.0 Vdc	7.5	6.5
75 ohms to -2.0 Vdc	10	8.7
50 ohms to -2.0 Vdc	15	13
2.0 k ohms to VEE	2.5	7.7
1.0 k ohm to VEE	4.9	15.4
680 ohms to VEE	7.2	22.6
510 ohms to VEE	9.7	30.2
270 ohms to VEE	18.3	57.2
82 ohms to V _{CC} and 130 ohms to V _{EE}	15	140

LOADING CHARACTERISTICS

The differential input to MECL circuits offers several advantages. Its common-mode-rejection feature offers immunity against power-supply noise injection, and its relatively high input impedance makes it possible for any circuit to drive a relatively large number of inputs without deterioration of the guaranteed noise margin. Hence, dc fanout with MECL circuits does not normally present a design problem.

Graphs showing typical output voltage levels as a function of load current for MECL 10H, MECL 10K and MECL Ill shown in Figure 14. These graphs can be used to determine the actual output voltages for loads exceeding normal operation.


While dc loading causes a change in output voltage levels, thereby tending to affect noise margins, ac loading increases the capacitances associated with the circuit and, therefore, affects circuit speed, primarily rise and fall times.


MECL circuits typically have a 7 ohm output impedance and a relatively unaffected by capacitive loading on a positive-going output signal. However, the negative-going edge is dependent on the output pulldown or termination resistor. Loading close to a MECL output pill output pull cause an additional propagation delay of 0.1 ns per fanout load with a 50 ohm resistor to -2.0 Vdc or 270 ohms to -5.2 Vdc. A 100 ohm resistor to -2.0 Vdc or

510 ohms to -5.2 Vdc results in an additional 0.2 ns propagation delay per fanout load.

Terminated transmission line signal interconnections are used for best system performance. The propagation delay and rise time of a driving gate are affected very little by capacitance loading along a matched parallel-terminated transmission line. However, the delay and characteristic impedance of the transmission line itself are affected by the distributed capacitance. Signal propagation down the line will be increased by a factor, $\sqrt{1+C_{\rm d}/C_{\rm O}}$. Here $C_{\rm O}$ is the normal intrinsic line capaci-

FIGURE 14 — OUTPUT VOLTAGE LEVELS versus DC LOADING





tance, and $\mathbf{C}_{\mathbf{d}}$ is the distributed capacitance due to loading and stubs off the line.

Maximum allowable stub lengths for loading off of a MECL 10K transmission line vary with the line impedance. For example, with $Z_0=50$ ohms, maximum stub length would be 4.5 inches (1.8 in. for MECL III). But when $Z_0=100$ ohms, the maximum allowable stub length is decreased to 2.8 inches (1.0 in. for MECL III).

The input loading capacitance of a MECL 10H and MECL 10K gate is about 2.9 pF and 3.3 pF for MECL III. To allow for the IC connector or solder connection and a short stub length, 5 to 7 pF is commonly used in loading calculations.

UNUSED MECL INPUTS

The input impedance of a differential amplifier, as used in the typical MECL input circuit, is very high when the applied signal level is low. Under low-signal conditions, therefore, any leakage to the input capacitance of the gate could cause a gradual buildup of voltage on the input lead, thereby adversely affecting the switching characteristics at low repetition rates.

All single-ended input MECL logic circuits contain input pulldown resistors between the input transistor bases and VEE. As a resúlt, unused inputs may be left unconnected (the resistor provides a sink for ICBO leakage currents, and inputs are held sufficiently negative that circuits will not trigger due to noise coupled into such inputs). Input pulldown resistor values are typically $50~k\Omega$ and are not to be used as pulldown resistors for preceding open-emitter outputs.

Some MECL devices do not have input pulldowns. Examples are the differential line receivers. If a single differential receiver within a package is unused, one input of that receiver must be tied to the VBB pin provided, and the other input goes to VEE or is left open.

MECL circuits do not operate properly when inputs are connected to V_{CC} for a HIGH logic level. Proper design practice is to set a HIGH level as about -0.9 volts below V_{CC} with a resistor divider, a diode drop, or an unused gate output.

SECTION IV — SYSTEM DESIGN CONSIDERATIONS

THERMAL MANAGEMENT

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit — from the junction region to the ambient environment. The basic formula (a) for converting power dissipation to estimated junction temperature is:

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JC} + \overline{\theta}_{CA}) \tag{1}$$

or

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JA}) \tag{2}$$

where

T, = maximum junction temperature

 T_{A} = maximum ambient temperature PD calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).

= average thermal resistance, junction to case

 $\bar{\theta}$ CA = average thermal resistance, case to ambient = average thermal resistance, junction to $\overline{\theta}$.IA

amhient

This Motorola recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL-M-38510 (JAN) MECL 10K devices.

Only two terms on the right side of equation (1) can be varied by the user — the ambient temperature, and the device case-to-ambient thermal resistance, $\bar{\theta}_{CA}$. (To some extent the device power dissipation can be also controlled, but under recommended use the VEE supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\overline{\theta}_{CA}$ thermal resistance term. $\overline{\theta}_{JC}$ is essentially independent of air flow and external mounting method. but is sensitive to package material, die bonding method, and die area

FIGURE 15 — THERMAL RESISTANCE VALUES FOR STANDARD MECL I/C PACKAGES

	Thermal Resistance in Still Air									
	Package Description							JA .		IC .
No.	Body	Body	Body	Die	Die Area	Die Area Flag Area		Natt)	(°C/V	Vatt)
Leads	Style	Material	WxL	Bond	(Sq. Mils)	(Sq. Mils)	Avg.	Max.	Avg.	Max.
8	DIL	EPOXY	1/4"x3/8"	EPOXY	2496	8100	102	133	50	80
8	DIL	ALUMINA	1/4"x3/8"	SILVER/GLASS	2496	N/A	140	182	35	56
14	FLAT	ALUMINA	1/4"x1/4"	SILVER/GLASS	4096	N/A	165	215	28	45
14	DIL	EPOXY	1/4"x3/4"	EPOXY	4096	6400	84	109	38	61
14	DIL	ALUMINA	1/4"x3/4"	SILVER/GLASS	4096	N/A	100	130	25	40
16	FLAT	ALUMINA	1/4"x3/8"	SILVER/GLASS	4096	N/A	140	182	24	38
16	DIL	EPOXY	1/4"x3/4"	EPOXY	4096	12100	70	91	34	54
16	DIL	ALUMINA	1/4"x3/4"	SILVER/GLASS	4096	N/A	100	130	25	40
20	PLCC	EPOXY	0.35"x0.35"	EPOXY	4096	14,400	74	82	N/A (6)	N/A (6)
24	FLAT	ALUMINA	3/8"x5/8"	SILVER/GLASS	8192	N/A	64	83	11	18
24	DIL (4)	EPOXY	1/2"x1-1/4"	EPOXY	8192	22500	67	87	31	50
24	DIL (5)	ALUMINA	1/2"x1-1/4"	SILVER/GLASS	8192	N/A	50	65	10	16
28	PLCC	EPOXY	0.45"x0.45"	EPOXY	7134	28,900	65	68	N/A (6)	N/A (6)

- All plastic packages use copper lead frames ceramic packages use alloy 42 frames.
 Body style DiL is "Dual-in-Line."
 Standard Mounting Methods:
- a. Dual-In-Line In Socket or P/C board with no contact between bottom of package and socket or P/C board.
- b. Flat Pack Bottom of package in direct contact with non-metallized area of P/C board.
 c. PLCC packages solder attached to traces on 2.24" x 2.24" x 0.062" FR4 type glass epoxy board with 1 oz./S.F. copper (solder coated)
- mounted to tester with 3 leads of 24 gauge copper wire.
- 4. Case Outline 649
- 5. Case Outline 623

$$6. \ \theta_{JC} = \theta_{JA} - \left(\frac{T_C - T_A}{P_D}\right)$$

T_C = Case Temperature (determined by thermocouple)

For applications where the case is held at essentially a fixed temperature by mounting on a large or temperature-controlled heatsink, the estimated junction temperature is calculated by:

$$T_{J} = T_{C} + P_{D} (\overline{\theta}_{JC})$$
 (3)

where T_C = maximum case temperature and the other parameters are as previously defined.


The maximum and average thermal resistance values for standard MECL IC packages are given in Figure 15. In Figure 16, this basic data is converted into graphs showing the maximum power dissipation allowable at various ambient temperatures (still air) for circuits mounted in the different packages, taking into account the maximum permissible operating junction temperature for long term life (≥ 100,000 hours for ceramic packages).

AIR FLOW

4000

The effect of air flow over the packages on $\bar{\theta}_{JA}$ (due to a decrease in $\bar{\theta}_{CA}$) is illustrated in the graphs of Figure 17. This air flow reduces the thermal resistance of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.

FIGURE 16A — AMBIENT TEMPERATURE DERATING CURVES (CERAMIC DUAL-IN-LINE PACKAGE)



As an example of the use of the information above, the maximum junction temperature for a 16 lead ceramic dual-in-line packaged MECL 10K quad OR/NOR gate (MC10101L) loaded with four 50 ohm loads can be calculated. Maximum total power dissipation (including 4 output loads) for this guad gate is 195 mW. Assume for this thermal study that air flow is 500 linear feet per minute. From Figure 17, $\bar{\theta}_{JA}$ is 50°C/W. With TA (air flow temperature at the device) equal to 25°C, the following maximum junction temperature results:

Under the above operating conditions, the MECL 10K quad gate has its junction elevated above ambient temperature by only 9.8°C.

Even though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.

FIGURE 17A — AIRFLOW versus THERMAL RESISTANCE (CERAMIC DUAL-IN-LINE PACKAGE)




FIGURE 16B — AMBIENT TEMPERATURE DERATING CURVES (CERAMIC FLAT PACKAGE)




FIGURE 17B — AIRFLOW versus THERMAL RESISTANCE (CERAMIC FLAT PACKAGE)




FIGURE 16C — AMBIENT TEMPERATURE DERATING CURVES (PLASTIC DUAL-IN-LINE PACKAGE)




FIGURE 17C — AIRFLOW versus THERMAL RESISTANCE (PLASTIC DUAL-IN-LINE PACKAGE)




FIGURE 16D — AMBIENT TEMPERATURE DERATING CURVES (PLCC PACKAGE)




FIGURE 17D — AIRFLOW versus THERMAL RESISTANCE (PLCC PACKAGE)




FIGURE 18 — THERMAL GRADIENT OF JUNCTION
TEMPERATURE
(16-Pin MECL Dual-In-Line Package)

Power Dissipation (mW)	Junction Temperature Gradient (°C/Package)
200	0.4
250	0.5
300	0.63
400	0.88

Devices mounted on 0.062" PC board with Z axis spacing of 0.5". Air flow is 500 Ifpm along the Z axis.

The majority of MECL 10H, MECL 10K, and MECL III users employ some form of air-flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last package is a function of the air flow rate and individual package dissipations. Figure 18 provides gradient data at power levels of 200 mW, 250 mW, 300 mW, and 400 mW with an air flow rate of 500 lfpm. These figures show the proportionate increase in the

junction temperature of each dual-in-line package as the air passes over each device. For higher rates of air flow the change in junction temperature from package to package down the airstream will be lower due to greater cooling.

OPTIMIZING THE LONG TERM RELIABILITY OF PLASTIC PACKAGES

Todays plastic integrated circuit packages are as reliable as ceramic packages under most environmental conditions. However when the ultimate in system reliability is required, thermal management must be considered as a prime system design goal.

Modern plastic package assembly technology utilizes gold wire bonded to aluminum bonding pads throughout the electronics industry. When exposed to high temperatures for protracted periods of time an intermetallic compound can form in the bond area resulting in high impedance contacts and degradation of device performance. Since the formation of intermetallic compounds is directly related to device junction temperature, it is incumbent on the designer to determine that the device junction temperatures are consistent with system reliability goals.

Predicting Bond Failure Time:

Based on the results of almost ten (10) years of + 125°C operating life testing, a special arrhenius equation has been developed to show the relationship between junction temperature and reliability.

(1) T =
$$(6.376 \times 10^{-9})e^{\left[\frac{11554.267}{273.15 + T_J}\right]}$$

Where: T = Time in hours to 0.1% bond failure (1 failure per 1,000 bonds).

T₁ = Device junction temperature, °C.

And:

(2)
$$T_J = T_A + P_D \theta J_A = T_A + \Delta T_J$$

Where: T_J = Device junction temperature, °C.

TA = Ambient temperature, °C.

= Device power dissipation in watts.

 $\theta \bar{J}_A$ = Device thermal resistance, junction to air,

°C/Watt.

 $\Delta T_{,J}$ = Increase in junction temperature due to on-chip power dissipation.


Table 1 shows the relationship between junction temperature, and continuous operating time to 0.1% bond failure, (1 failure per 1,000 bonds).

TABLE 4 — DEVICE JUNCTION TEMPERATURE versus TIME TO 0.1% BOND FAILURES.

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0

Table 4 is graphically illustrated in Figure 19 which shows that the reliability for plastic and ceramic devices are the same until elevated junction temperatures induces intermetallic failures in plastic devices. Early and mid-life failure rates of plastic devices are not effected by this intermetallic mechanism.

FIGURE 19. FAILURE RATE versus TIME JUNCTION TEMPERATURE



MECL Junction Temperatures:

Power levels have been calculated for a number of MECL 10K and MECL 10H devices in 20 pin plastic leaded chip carriers and translated to the resulting increase of junction temperature (ΔT_J) for still air and moving air at 500 LFPM using equation 2 and are shown in Table 5.

TABLE 5 — INCREASE IN JUNCTION TEMPERATURE DUE TO I/C POWER DISSIPATION. 20 PIN PLASTIC LEADED CHIP CARRIER

	20 F 114 F 1		CARRIER		
MECL 10K		ΔTJ,°C	MECL 10H		ΔTJ,°C
Device	ΔTJ,℃	500 LFPM	Device	ΔTJ,°C	500 LFPM
Type	Still Air	Air	Type	Still Air	Air
MC10100	16.2	10.5	MC10H016	48.0	30.0
MC10101	21.8	14.1	MC10H100	16.6	10.8
MC10102	17.6	11.4	MC10H101	22.1	14.5
MC10103	17.6	11.4	MC10H102	18.0	11.8
MC10104	20.8	13.4	MC10H103	18.0	11.8
MC10105	17.2	11.2	MC10H104	21.0	13.5
MC10106	13.0	8.4	MC10H105	17.8	11.7
MC10107	19.8	12.8	MC10H106	13.2	8.7
MC10109	11.7	7.7	MC10H107	20.0	12.9
MC10110	24.7	16.1	MC10H109	11.9	7.8
MC10111	24.7	16.1	MC10H113	22.8	14.8
MC10113	22.2	14.3	MC10H115	16.7	10.9
MC10114	22.6	14.6	MC10H116	17.8	11.7
MC10115	16.7	10.9	MC10H117	16.7	11.0
MC10116	17.2	11.1	MC10H118	13.8	9.0
MC10117	16.2 13.4	10.5	MC10H119 MC10H121	12.5 13.9	8.2 9.1
MC10118 MC10119	12.1	8.7 7.8	MC10H121	23.1	15.0
MC10119	13.5	7.8 8.5	MC10H123	44.2	28.4
MC10121	37.6	24.0	MC10H124	44.2	20.4
MC10123	42.9	27.3	MC10H125	19.7	12.7
MC10125	42.5	27.3	MC10H131	28.2	18.2
MC10130	19.6	12.6	MC10H135	33.2	21.4
MC10131	26.9	17.1	MC10H136	61.7	38.5
MC10133	34.4	21.9	MC10H141	44.3	28.0
MC10134	27.0	17.2	MC10H145	59.4	36.9
MC10135	31.9	20.3	MC10H158	25.3	16.4
MC10136	52.3	32.6	MC10H159	27.3	177
MC10138	37.0	23.2	MC10H160	32.1	20.5
MC10141	42.7	26.7	MC10H161	41.5	26.7
MC10153	34.4	21.9	MC10H162	41.5	26.7
MC10158	23.9	15.2	MC10H164	31.9	20.6
MC10159	25.8	16.4	MC10H165	56.3	35.8
MC10160	32.0	20.4	MC10H166	44.4	28.3
MC10161	40.7	26.0	MC10H171	41.9	26.9
MC10162	40.7	26.0	MC10H172	41.9	26.9
MC10164	31.3	20.1	MC10H173	32.6	21.1
MC10165	53.7	33.6	MC10H174	32.5	21.0
MC10166	43.5	27.6	MC10H175	45.9	29.6
MC10168	34.4	21.9	MC10H176	50.9	32.3
MC10170 MC10171	29.9 41.1	18.9 26.2	MC10H179 MC10H180	35.0 42.4	22.6 27.2
MC10171	41.1	26.2	MC10H1814	64.4	38.6
MC10172	30.5	19.3	MC10H186	50.2	31.8
MC10174	31.9	20.5	MC10H188	25.8	16.7
MC10175	43.7	27.6	MC10H189	25.8	16.7
MC10176	49.6	31.3	MC10H209	18.9	12.5
MC10178	38.1	23.9	MC10H210	25.0	16.4
MC10186	49.6	31.1	MC10H211	25.0	16.4
MC10188	25.4	16.4	MC10H3304		36.1
MC10189	24.6	15.9	MC10H332	52.2	33.5
MC10190	25.5	16.2	MC10H334	77.8	49.3
MC10192	67.0	43.0	MC10H350	_	_
MC10195	46.7	29.9	MC10H423	31.3	20.3
MC10197	27.7	17.7	MC10H424	37.7	24.3
MC10198	21.2	13.4			
MC10210	24.5	16.0			
MC10211	24.6	16.0			
MC10212	24.3	15.8			
MC10216	24.1	15.6			
MC10231	30.6	19.5			

- (1) All ECL outputs are loaded with a 50 Ω resistor and assumed
- operating at 50% duty cycle.

 ΔTJ for ECL to TTL translators are excluded since the supply current to the TTL section is dependent on frequency, duty cycle
- (3) Thermal Resistance (θ, JA) measured with PLCC packages solder attached to traces on 2.24" x 2.24" x 0.062" FR4 type glass epoxy board with 1 oz./sq. ft. copper (solder-coated) mounted to tester with 3 leads of 24 gauge copper wire.
- (4) 28 lead PLCC.

Case Example:

After the desired system failure rate has been established for failure mechanisms other than intermetallics, each plastic device in the system should be evaluated for maximum junction temperature using Table 5. Knowing the maximum junction temperature refer to Table 4 or Equation 1 to determine the continuous operating time required to 0.1% bond failures due to intermetallic formation. At this time, system reliability departs from the desired value as indicated in Figure 19.

To illustrate, assume that system ambient air temperature is 55°C (an accepted industry standard for evaluating system failure rates). Reference is made to Table 5 to determine the maximum junction temperature for each device for still air and transverse air flow of 500 LFPM.

Adding the 55°C ambient to the highest ΔT_J listed, 77.8°C (for the MC10H334 with no air flow), gives a maximum junction temperature of 132.8°C. Reference to Table 4 indicates a departure from the desired failure rate after about 2 years of constant exposure to this junction temperature. If 500 LFPM of air flow is utilized, maximum junction temperature for this device is reduced to 104.3°C for which Table 4 indicates an increased failure rate in about 15 years.

Air flow is one method of thermal management which should be considered for system longevity. Other commonly used methods include heat sinks for higher powered devices, refrigerated air flow and lower density board stuffing.

The material presented here emphasizes the need to consider thermal management as an integral part of system design and also the tools to determine if the management methods being considered are adequate to produce the desired system reliability.

THERMAL EFFECTS ON NOISE MARGIN

The data sheet dc specifications for standard MECL 10K and MECL III devices are given for an operating temperature range from -30°C to $+85^{\circ}\text{C}$ (0° to $+75^{\circ}\text{C}$ for MECL 10H and memories). These values are based on having an airflow of 500 lfpm over socket or P/C board mounted packages with no special heatsinking (i.e., dual-in-line package mounted on lead seating plane with no contact between bottom of package and socket or P/C board and flat package mounted with bottom in direct contact with non-metallized area of P/C board).

The designer may want to use MECL devices under conditions other than those given above. The majority of the low-power device types may be used without air and with higher $\bar{\theta}_{\rm JA}$. However, the designer must bear in mind that junction temperatures will be higher for higher $\bar{\theta}_{\rm JA}$, even though the ambient temperature is the same. Higher junction temperatures will cause logic levels to

As an example, a 300 mW 16 lead dual-in-line ceramic device operated at $\bar{\theta}_{\rm JA}=100^{\circ}{\rm C/W}$ (in still air) shows a HIGH logic level shift of about 21 mV above the HIGH logic level when operated with 500 lfpm air flow and a $\bar{\theta}_{\rm JA}=50^{\circ}{\rm C/W}$. (Level shift = $\Delta{\rm T_{J}}$ x 1.4 mV/°C).

If logic levels of individual devices shift by different amounts (depending on P_D and $\theta_{\rm JA}$), noise margins are

somewhat reduced. Therefore, the system designer must lay out his system bearing in mind that the mounting procedures to be used should minimize thermal effects on noise margin.

The following sections on package mounting and heatsinking are intended to provide the designer with sufficient information to insure good noise margins and high reliability in MECL system use.

MOUNTING AND HEATSINK SUGGESTIONS


With large high-speed logic systems, the use of multilayer printed circuit boards is recommended to provide both a better ground plane and a good thermal path for heat dissipation. Also, a multilayer board allows the use of microstrip line techniques to provide transmission line interconnections.

Two-sided printed circuit boards may be used where board dimensions and package count are small. If possible, the $V_{\rm CC}$ ground plane should face the bottom of the package to form the thermal conduction plane. If signal lines must be placed on both sides of the board, the $V_{\rm EE}$ plane may be used as the thermal plane, and at the same time may be used as a pseudo ground plane. The pseudo ground plane becomes the ac ground reference under the signal lines placed on the same side as the $V_{\rm CC}$ ground plane (now on the opposite side of the board from the packages), thus maintaining a microstrip signal line environment.

Two-ounce copper P/C board is recommended for thermal conduction and mechanical strength. Also, mounting holes for low power devices may be countersunk to allow the package bottom to contact the heat plane. This technique used along with thermal paste will provide good thermal conduction.


Printed channeling is a useful technique for conduction of heat away from the packages when the devices are soldered into a printed circuit board. As illustrated in Figure 20, this heat dissipation method could also serve as VEE voltage distribution or as a ground bus. The channels should terminate into channel strips at each side or the rear of a plug-in type printed circuit board. The heat can then be removed from the circuit board, or board slide rack, by means of wipers that come into thermal contact with the edge channels.

FIGURE 20 — CHANNEL/WIPER HEATSINKING ON DOUBLE LAYER BOARD



For operating some of the higher power device types* in 16 lead dual-in-line packages in still air, requiring $\bar{\theta}_{\rm JA}$ < 100°C/W, a suitable heatsink is the IERC LIC-214A2WCB shown in Figure 21. This sink reduces the still air $\bar{\theta}_{\rm JA}$ to around 55°C/W. By mounting this heatsink directly on a copper ground plane (using silicone paste) and passing 500 ffpm air over the packages, $\bar{\theta}_{\rm JA}$ is reduced to approximately 35°C/W, permitting use at higher ambient temperatures than +85°C (+75°C for MECL 10H memories) or in lowering T_J for improved reliability.

FIGURE 21 — MECL HIGH-POWER DUAL-IN-LINE PACKAGE MOUNTING METHOD



It should be noted that the use of a heatsink on the top surface of the dual-in-line package is not very effective in lowering the $\bar{\theta}_{\rm JA}$. This is due to the location of the die near the bottom surface of the package. Also, very little (< 10%) of the internal heat is withdrawn through the package leads due to the isolation from the ceramic by the solder glass seals and the limited heat conduction from the die through 1.0 to 1.5 mil aluminum bonding wires.

INTERFACING MECL TO SLOWER LOGIC TYPES

MECL circuits are interfaceable with most other logic forms. For MECL/TTL/DTL interfaces, when MECL is operated at the recommended – 5.2 volts and TTL/DTL at +5.0 V supply, currently available translator circuits, such as the MC10124 and MC10125, may be used.

For systems where a dual supply (-5.2 V and +5 V) is not practical, the MC10H350 includes four single supply MECL to TTL translators, or a discrete component translator can be designed. For details, see MECL System Design Handbook (HB205). Such circuits can easily be made fast enough for any available TTL.

MECL also interfaces readily with MOS. With CMOS operating at +5 V, any of the MECL to TTL translators works very well.

Specific circuitry for use in interfacing MECL families to other logic types is given in detail in the MECL System Design Handbook.

Complex MECL 10K devices are presently available for interfacing MECL with MOS logic, MOS memories, TTL three-state circuits, and IBM bus logic levels. See Application Note AN-720 for additional interfacing information

CIRCUIT INTERCONNECTIONS

Though not necessarily essential, the use of multilayer printed circuit boards offers a number of advantages in the development of high-speed logic cards. Not only do multilayer boards achieve a much higher package density, interconnecting leads are kept shorter, thus minimizing propagation delay between packages. This is particularly beneficial with MECL III which has relatively fast (1 ns) rise and fall times. Moreover, the unbroken ground planes made possible with multilayer boards permit much more precise control of transmission line impedances when these are used for interconnecting purposes. Thus multilayer boards are recommended for MECL III layouts and are justified when operating MECL 10H and MECL 10K at top circuit speed, when high-density packaging is a requirement, or when transmission line interconnects are used.

Point-to-point back-plane wiring without matched line terminations may be employed for MECL interconnections if line runs are kept short. At MECL 10K speeds, this applies to line runs up to 6 inches, for MECL 10H and MECL III up to 1 inch (Maximum open wire lengths for less than 100 mV undershoot). But, because of the openemitter outputs of MECL 10H, MECL 10K and MECL III circuits, pull-down resistors are always required. Several ways of connecting such pull-down resistors are shown in Figure 22.

Resistor values for the connection in Figure 22a may range from 270 ohms to $k\Omega$ depending on power and load requirements. (See MECL System Design Handbook.) Power may be saved by connecting pull-down resistors in the range of 50 ohms to 150 ohms, to $-2.0\,\text{Vdc}$, as shown in Figure 22b. Use of a series damping resistor, Figure 22c, will extend permissible lengths of unmatched-impedance interconnections, with some loss of edge speed.

With proper choice of the series damping resistor, line lengths can be extended to any length,** while limiting overshoot and undershoot to a predetermined amount. Damping resistors usually range in value from 10 ohms to 100 ohms, depending on the line length, fanout, and line impedance, the open emitter-follower outputs of MECL 10H, MECL III and MECL 10K give the system designer all possible line driving options.

One major advantage of MECL over saturated logic is its capability for driving matched-impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The MECL 10H and MECL 10K emitter-follower output transistors will drive a 50-ohm transmission line terminated to $-2.0\,$ Vdc. This is the equivalent current load of 22 mA in the HIGH logic state and 6 mA in the LOW state.

^{* 10128, 10129, 10136, 10}H136, 10137, 10177, 10182, and 10804, Max $P_D > 800 \, \text{mW}.$

^{**} Limited only by line attenuation and band-width characteristics.

Parallel termination of transmission lines can be done in two ways. One, as shown in Figure 23a, uses a single resistor whose value is equal to the impedance (Z_0) of the line. A terminating voltage (V_{TT}) of -2.0 Vdc must be supplied to the terminating resistor.


Another method of parallel termination uses a pair of resistors, R1 and R2. Figure 23b illustrates this method. The following two equations are used to calculate the values of R1 and R2:

$$R1 = 1.6 Z_0$$

 $R2 = 2.6 Z_0$

Another popular approach is the series-terminated transmission line (see Figure 23). This differs from parallel termination in that only one-half the logic swing is propagated through the lines. The logic swing doubles at the end of the transmission line due to reflection on an open line, again establishing a full logic swing.

FIGURE 22 — PULL-DOWN RESISTOR TECHNIQUES



To maintain clean wave fronts, the input impedance of the driven gate must be much greater than the characteristic impedance of the transmission line. This condition is satisfied by MECL circuits which have high impedance inputs. Using the appropriate terminating resistor (Rg) at point A (Figure 24), the reflections in the transmission line will be terminated.

FIGURE 23a — PARALLEL TERMINATED LINE




FIGURE 23b — PARALLEL TERMINATION — THEVENIN EQUIVALENT





FIGURE 24 --- SERIES TERMINATED LINE



The advantages of series termination include ease of driving multiple series-terminated lines, low power consumption, and low cross talk between adjacent lines. The disadvantage of this system is that loads may not be distributed along the transmission line due to the one-half logic swing present at intermediate points.

For board-to-board interconnections, coaxial cable may be used for signal conductors. The termination techniques just discussed also apply when using coax. Coaxial cable has the advantages of good noise immunity and low attenuation at high frequencies.

Twisted pair lines are one of the most popular methods of interconnecting cards or panels. The complementary outputs of any MECL function may be connected to one end of the twisted pair line, and any MECL differential line receiver to the other as shown in the example, Figure 25. R_T is used to terminate the twisted pair line. The 1 to 1.5 V common-mode noise rejection of the line receiver ignores common-mode cross talk, permitting multiple twisted pair lines to be tied into cables. MECL signals may be sent very long distances (> 1000 feet) on twisted pair, although line attenuation will limit bandwidth, degrading edge speeds when long line runs are made.

If timing is critical, parallel signals paths (shown in Figure 26) should be used when fanout to several cards is required. This will eliminate distortion caused by long stub lengths off a signal path.

Wire-wrapped connections can be used with MECL 10K. For MECL III and MECL 10H, the fast edge speeds (1 ns) create a mismatch at the wire-wrap connections which can cause reflections, thus reducing noise immunity. The mismatch occurs also with MECL 10K, but the distance between the wire-wrap connections and the end of the line is generally short enough so the reflections cause no problem.

Series damping resistors may be used with wirewrapped lines to extend permissible backplane wiring lengths. Twisted pair lines may be used for even longer distances across large wire-wrapped cards. The twisted pair gives a more defined characteristic impedance (than a single wire), and can be connected either single-ended, or differentially using a line receiver.

The recommended wire-wrapped circuit cards have a ground plane on one side and a voltage plane on the other side to insure a good ground and a stable voltage source for the circuits. In addition, the ground plane near the wire-wrapped lines lowers the impedance of those lines and facilitates terminating the line. Finally, the ground plane serves to minimize cross talk between parallel paths in the signal lines. Point-to-point wire routing is recommended because cross talk will be minimized and line lengths will be shortest. Commercial wire-wrap boards designed for MECL 10K are available from several vendors.

FIGURE 25 — TWISTED PAIR LINE DRIVER/RECEIVER






FIGURE 26 -- PARALLEL FANOUT TECHNIQUES



Microstrip and Stripline

Microstrip and stripline techniques are used with printed circuit boards to form transmission lines. Microstrip consists of a constant-width conductor on one side of a circuit board, with a ground plane on the other side (shown in Figure 27). The characteristic impedance is determined by the width and thickness of the conductor, the thickness of the circuit board, and the dielectric constant of the circuit board material.

FIGURE 27 — PC INTERCONNECTION LINES FOR USE WITH MECL



Stripline is used with multilayer circuit boards as shown in Figure 27. Stripline consists of a constant-width conductor between two ground planes.

Refer to MECL System Design Handbook for a full discussion of the properties and use of these.

CLOCK DISTRIBUTION

Clock distribution can be a system problem. At MECL 10K speeds, either coaxial cable or twisted pair line (using the MC10101 and MC10115) can be used to distribute clock signals throughout a system. Clock line lengths should be controlled and matched when timing could be critical. Once the clocking signals arrive on card, a tree distribution should be used for large-fanouts at high frequency. An example of the application of the technique is shown in Figure 28.


Because of the very high clock rates encountered in MECL III systems, rules for clocking are more rigorous than in slower systems.

The following guidelines should be followed for best results:

A. On-card Synchronous Clock Distribution via Transmission Line

- 1. Use the NOR output in developing clock chains or trees. Do not mix OR and NOR outputs in the chain.
 - 2. Use balanced fanouts on the clock drivers.
- Overshoot can be reduced by using two parallel drive lines in place of one drive line with twice the lumped load.

FIGURE 28 — 64 FANOUT CLOCK DISTRIBUTION (PROPER TERMINATION REQUIRED)



- 4. To minimize clock skewing problems on synchronous sections of the system, line delays should be matched to within 1 ns.
- 5. Parallel drive gates should be used when clocking repetition rates are high, or when high capacitance loads occur. The bandwidth of a MECL III gate may be extended by paralleling both halves of a dual gate. Approximately 40 or 50 MHz bandwidth can be gained by paralleling two or three clock driver gates.
- 6. Fanout limits should be applied to clock distribution drivers. Four to six loads should be the maximum load per driver for best high speed performance. Avoid large lumped loads at the end of lines greater than 3 inches. A lumped load, if used, should be four or fewer loads.
- 7. For wire-OR (emitter dotting), two-way lines (busses) are recommended. To produce such lines, both ends of a transmission line are terminated with 100-ohms impedance. This method should be used when wire-OR connections exceed 1 inch apart on a drive line.

B. Off-Card Clock Distribution

1. The OR/NOR outputs of an MC1660 may be used to drive into twisted pair lines or into flat, fixed-impedance ribbon cable. At the far end of the twisted pair on MC1692 differential line receiver is used. The line should be terminated as shown in Figure 25. This method not only provides high speed, board-to-board clock distribution, but also provides system noise margin advantages. Since the line receiver operates independently of the VBB reference voltage (differential inputs) the noise margin from board to board is also independent of temperature differentials.

LOGIC SHORTCUTS

MECL circuitry offers several logic design conveniences. Among these are:

- 1. Wire-OR (can be produced by wiring MECL output emitters together outside packages).
- 2. Complementary Logic Outputs (both OR and NOR are brought out to package pins in most cases).


An example of the use of these two features to reduce gate and package count is shown in Figure 29.

The connection shown saves several gate circuits over performing the same functions with non-ECL type logic. Also, the logic functions in Figure 29 are all accomplished with one gate propagation delay time for best system speed. Wire-ORing permits direct connections of MECL circuits to busses. (MECL System Design Handbook and Application Note AN-726).

Propagation delay is increased approximately 50 ps per wire-OR connection. In general, wire-OR should be limited to 6 MECL outputs to maintain a proper LOW logic level. The MC10123 is an exception to this rule because it has a special VOL level that allows very high fanout on a bus or wire-OR line. The use of a single output pull-down resistor is recommended per wire-OR, to economize on power dissipation. However, two pull-down resistors per wired-OR can improve fall times and be used for double termination of busses.

Wire-OR should be done between gates in a package or nearby packages to avoid spikes due to line propagation delay. This does not apply to bus lines which activate only one driver at a time.

FIGURE 29 — USE OF WIRE-OR AND COMPLEMENTARY OUTPUTS




SYSTEM CONSIDERATIONS — A SUMMARY OF RECOMMENDATIONS


MECL 10H	MECL 10K	MECL III
± 5% (1)	10% (2)	10% (2)
20°C	Less Than 25°C	Less Than 25°C
1"	8″	1"
Leave Open (3)	Leave Open (3)	Leave Open (3)
Multilayer	Standard 2-Sided or Multilayer	Multilayer
500 Ifpm Air	500 Ifpm Air	500 Ifpm Air
Yes (Wire-OR)	Yes (Wire-OR)	Yes (Wire-OR)
Limited By Cable Response Only, Usually >1000'	Limited by Cable Response Only, Usually >1000'	Limited by Cable Response Only, Usually >1000'
>75%	>50%	>75%
Not Recommended	Yes	Not Recommended
Yes	_	Yes
	±5% (1) 20°C 1" Leave Open (3) Multilayer 500 Ifpm Air Yes (Wire-OR) Limited By Cable Response Only, Usually >1000' >75% Not Recommended	### ### ##############################


⁽¹⁾ All dc and ac parameters guaranteed for VEE $=-5.2~V~\pm~5\%$. (2) At the devices (functional only). (3) Except special functions without input pull-down resistors.


PACKAGE OUTLINE DIMENSIONS


A letter suffix to the MECL logic function part number is used to specify the package style (see drawings below). See appropriate selector guide for specific packaging available for a given device type.
















PACKAGE OUTLINE DIMENSIONS (continued)











MECL Logic Surface Mount

WHY SURFACE MOUNT?

Surface Mount Technology is now being utilized to offer answers to many problems that have been created in the use of insertion technology.

Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the State-of-the-Art designs that cannot be accomplished with Insertion Technology.

Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced.

The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards.

Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices.

Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate step.

Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour.

Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and offer increased functions with the same size product.

MECL AVAILABILITY IN SURFACE MOUNT

Motorola is now offering MECL 10K and MECL 10H in the PLCC (Plastic Leaded Chip Carrier) packages.

MECL in PLCC may be ordered in conventional plastic rails or on Tape and Reel. Refer to the Tape and Reel section for ordering details.

TAPE AND REEL


Motorola has now added the convenience of Tape and Reel packaging for our growing family of standard Integrated Circuit products. The packaging fully conforms to the latest EIA RS-481A specification. The antistatic embossed tape provides a secure cavity sealed with a peel-back cover tape.

GENERAL INFORMATION

• Reel Size 13 inch (330 mm) Suffix: R2

Tape Width 16 mmUnits/Reel 1000

MECHANICAL POLARIZATION



ORDERING INFORMATION

- Minimum Lot Size/Device Type = 3000 Pieces.
- No Partial Reel Counts Available.
- To order devices which are to be delivered in Tape and Reel, add the appropriate suffix to the device number being ordered.

CHIDMENT METHOD

EXAMPLE:

ODDEDING CODE

ONDENING CODE	SHIFINENT METHOD
MC10100FN	Magazines (Rails)
MC10100FNR2	13 inch Tape and Reel
MC10H100FN	Magazines (Rails)
MC10H100FNR2	13 inch Tape and Reel
MC12015D	Magazines (Rails)
MC12015DR2	13 inch Tape and Reel

DUAL-IN-LINE PACKAGE TO PLCC PIN CONVERSION DATA

The following tables give the equivalent I/O pinouts of Dual-In-Line (DIL) packages and Plastic Leaded Chip Carrier (PLCC) packages.

Conversion Tables

8 PIN DIL	1	2	3	4	5	6	7	8																
20 PIN PLCC	2	5	7	10	12	15	17	20																
14 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14										
20 PIN PLCC	2	3	4	6	8	9	10	12	13	14	16	18	19	20										
16 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16								
20 PIN PLCC	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20								
20 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20				
20 PIN PLCC	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20				
24 PIN DIL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
28 PIN PLCC	2	3	4	5	6	7	9	10	11	12	13	14	16	17	18	19	20	21	23	24	25	26	27	28

Logic Literature Listing

For additional information, refer to the following Motorola Logic Documents available through the Literature Distribution Centers listed on the back cover of this document.

LOGIC NEW	PRODUCT CALENDAR	APPLICATIO	ON NOTES
BR1332/D	Logic New Product Calendar	AN270/D	Nanosecond Pulse Handling Techniques
	•	AN535/D	Phase-Locked Loop Design Fundamentals
SELECTOR	GUIDES	AN556/D	Interconnection Techniques for Motorola's
SG73/D	Motorola Semiconductor Master Selection		MECL 10K Series Emitter Coupled Logic
	Guide	AN567/D	MECL Positive and Negative Logic
SG127/D	Surface Mount Products Selector Guide	AN701/D	Understanding MECL 10K DC and AC Data
SG366/D	TTL, ECL, CMOS and Special Logic		Sheet Specifications
	Circuits Selector Guide	AN720/D	Interfacing with MECL 10K Integrated Circuits
DATA BOOK	S	AN726/D	Bussing with MECL 10K Integrated Circuits
DL121/D	FAST and LS TTL Data	ÁN730A/D	A High-Speed FIFO Memory Using the
DL122/D	MECL Device Data		MECL MCM10143 Register File
DL129/D	High-Speed CMOS Logic Data	AN827/D	Technique of Direct Programming Using
DL131/D	CMOS Logic Data		Two-Modulus Prescaler
DL138/D	FACT Device Data	AN1091/D	Low Skew Clock Drivers and Their System
DL140/D	ECLinPS Data		Design Considerations
		AN1092/D	Driving High Capacitance DRAMs in an
DESIGN HAN	NDBOOKS		ECL System
HB205/D	MECL Systems Design Handbook	AN1400/D	H64x Clock Driver I/O SPICE Modelling Kit
	-	AN1401/D	Using SPICE to Analyze the Effects of
OTHER LITE	RATURE		Board Layout on System Skew When
BR1330/D	ECLinPS Lite™ (Single Gate ECL Devices		Designing With the MC10/100640 Family of
	and Translators)		Clock Drivers
BR1333/D	Motorola Timing Solutions	AN1402/D	MC10/100H600 Translator Family I/O
BR1334/D	High Performance Frequency Control	A N 14 400/D	SPICE Modelling Kit
	Products	AN1403/D AN1404/D	FACT™ I/O Model Kit ECLinPS™ Circuit Performance at
BR1409/D	Motorola ECL300™ LogicArray	AN 1404/D	Non-Standard VIH Levels
EB48/D	A Time Base and Control Logic Subsystem	AN1405/D	ECL Clock Distribution Techniques
	for High Frequency, High Resolution	AN1405/D AN1406/D	Designing With PECL (ECL at +5.0 V)
	Counters	AN1407/D	Performance Testing With the ALEXIS™
		AN 1407/D	Mini-Evaluation Boards
		AN1503/D	ECLinPS™ I/O SPICE Modelling Kit
		AN1504/D	Metastability and the ECLinPS™ Family
		AIT 1304/D	wetastability and the EULITES'" Fallilly

APPLICATIONS ASSISTANCE FORM

In the event that you have any questions or concerns about the performance of any Motorola device listed in this catalog, please contact your local Motorola sales office or the Motorola Help line for assistance. If further information is required, you can request direct factory assistance.


Please fill out as much of the form as is possible if you are contacting Motorola for assistance or are sending devices back to Motorola for analysis. Your information can greatly improve the accuracy of analysis and can dramatically improve the correlation response and resolution time.

Items 4 thru 8 of the following form contain important questions that can be invaluable in analyzing application or device problems. It can be used as a self-help diagnostic guideline or for a baseline of information gathering to begin a dialog with Motorola representatives

MOTOROLA Device Correlation/Component Analysis Request Form

rate, voltage expected, time to measure.

	Phone No:	Job Title:	Company:
2)	Alternate Contact:	Phor	e/Position:
	Device Type (user part number):		
	Industry Generic Device Type: _		
	# of devices tested/sampled:		
	# of devices in question*:		
	# returned for correlation:		
	* In the event of 100% failure, degrees No	oes Customer have other da Please specify pa	te codes of Motorola devices that pass inspection? ssing date code(s) if applicable
	If none, does customer have v	iable alternate vendor(s) for — Alternate vendor'	device type? s name
6)	Date code(s) and Serial Number (Motorola's and/or other vendor)	(s) of devices returned for of for comparison:	orrelation — If possible, please provide one or two "good" units
7)	Describe USER process that de-		
	Incoming component insp	pection {test system = ?}:	
	Design prototyping:		TO MAKE THE TAXABLE STATE OF TAXABLE
	Other (please describe):		
8)	Please describe the device corre	elation operating parameters	as completely as possible for device(s) in question:
>	output loading conditions (resiste includes:	ors, caps, clamps, driving de	stimulated but not under test, whatever), including any input or vices or devices being driven). Potentially critical information
	Input waveform timing rela	ationships	
	Input edge rates Input Overshoot or Under	shoot — Magnitude and Du	ration
	Output Overshoot or Unde		
>	Photographs, plots or sketches of forms are greatly desirable.	of relevent inputs and output	s with voltages and time divisions clearly identified for all wave-
>	systems. Dynamic characteristics	s of Ground and VCC during	these characteristics vary greatly between applications and test device switching can dramatically effect input and internal operats physically close to the device in question as possible.
_	Are there specific circumstances		
	Temperature	•	
	Others		
>	ATE functional data should include	de pattern with decoding key	and critical parameters such as V _{CC} , input voltages, Func step



MECL 10H

Selector Guide Data Sheets

2-1

MECL 10H INTEGRATED CIRCUITS

MC10H100 Series

0 to 75° C

Eunction	Selection	_ IO to	4.75°C1


Function	Device	Case
NOR Gate		
Quad 2-Input with Strobe	MC10H100	620, 648, 775
Quad 2-Input	MC10H102	620, 648, 775
Triple 4-3-3 Input	MC10H106	620, 648, 775
Dual 3-Input 3-Output	MC10H211	620, 648, 775
OR Gate		
Quad 2-Input	MC10H103	620, 648, 775
Dual 3-Input 3-Output	MC10H210	620, 648, 775
AND Gates		
Quad AND	MC10H104	620, 648, 775
Complex Gates		
Quad OR/NOR	MC10H101	620, 648, 775
Triple 2-3-2 Input OR/NOR	MC10H105	620, 648, 775
Triple Exclusive OR/NOR	MC10H107	620, 648, 775
Dual 4-5 Input OR/NOR	MC10H109	620, 648, 775
Quad Exclusive OR	MC10H113	620, 648, 775
Dual 2-Wide OR-AND/OR-AND INVERT		620, 648, 775
Dual 2-Wide 3-Input OR/AND	MC10H118	620, 648, 775
4-Wide 4-3-3-3 Input OR-AND	MC10H119	620, 648, 775
4-Wide OR-AND/OR-AND INVERT	MC10H121	620, 648, 775
Hex Buffer w/Enable	MC10H188	620, 648, 775
Hex Inverter w/Enable	MC10H189	620, 648, 775
Translators		
Quad TTL to MECL	MC10H124	620, 648, 775
Quad MECL to TTL	MC10H125	620, 648, 775
Quad MECL-to-TTL Translator, Single		
Power Supply (-5.2 V or +5.0 V)	MC10H350	620, 648, 775
Quad TTL/NMOS to MECL Translator	MC10H351	732, 738, 775
Quad CMOS to MECL Translator	MC10H352	732, 738, 775
Quad TTL to MECL, ECL Strobe	MC10H424	620, 648, 775
9-Bit TTL-ECL Translator	MC10H/100H600	776
9-Bit ECL-TTL Translator	MC10H/100H601	776
9-Bit Latch/TTL-ECL Translator	MC10H/100H602	776
9-Bit Latch/ECL-TTL Translator	MC10H/100H603	776
Registered Hex TTL-ECL Translator	MC10H/100H604	776
Registered Hex ECL-TTL Translator	MC10H/100H605	776
Registered Hex TTL-PECL Translator	MC10H/100H606	776
Registered Hex PECL-TTL Translator	MC10H/100H607	776
Receivers		
Quad Line Receiver	MC10H115	620, 648, 775
Triple Line Receiver	MC10H116	620, 648, 775
Flip-Flop Latches		
Dual D Master Slave Flip-Flop	MC10H131	620, 648, 775
Dual J-K Master Slave Flip-Flop	MC10H135	620, 648, 775
Hex D Flip-Flop	MC10H176	620, 648, 775
Dual D Latch	MC10H130	620, 648, 775
Quint Latch	MC10H175	620, 648, 775
Hex D Flip-Flop w/Common Reset	MC10H186	620, 648, 775
Parity Checker		
Parity Checker 12-Bit Parity Generator/Checker	MC10H186	
Parity Checker 12-Bit Parity Generator/Checker Encoders Decoders	MC10H160	620, 648, 775
Parity Checker 12-Bit Parity Generator/Checker Encoders Decoders Binary to 1-8 (Low)	MC10H160 MC10H161	620, 648, 775 620, 648, 775
Parity Checker 12-Bit Parity Generator/Checker Encoders Decoders Binary to 1-8 (Low) Binary to 1-8 (High)	MC10H160 MC10H161 MC10H162	620, 648, 775 620, 648, 775 620, 648, 775
Parity Checker 12-Bit Parity Generator/Checker Encoders Decoders Binary to 1-8 (Low) Binary to 1-8 (High) Dual Binary to 1-4 (Low)	MC10H160 MC10H161 MC10H162 MC10H171	620, 648, 775 620, 648, 775 620, 648, 775 620, 648, 775
Parity Checker 12-Bit Parity Generator/Checker Encoders Decoders Binary to 1-8 (Low) Binary to 1-8 (High)	MC10H160 MC10H161 MC10H162	620, 648, 775 620, 648, 775 620, 648, 775 620, 648, 775 620, 648, 775 620, 648, 775 620, 648, 775

*		
Function	Device	Case
Transceivers		
4-Bit Differential ECL Bus to TTL Bus		
Transceiver	MC10/100H680	776
Hex ECL-TTL Transceiver w/Latches	MC10/100H681	776
Data Selector Multiplexer		
Quad Bus Driver/Receiver with 2-to-1		
Output Multiplexers	MC10H330	758, 724, 776
Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers	MC10H332	700 700 775
Quad 2-Input Multiplexers	IVIC IUH332	732, 738, 775
(Noninverting)	MC10H158	620, 648, 775
Quad 2-Input Multiplexers (Inverting)	MC10H159	620, 648, 775
8-Line Multiplexer	MC10H164	620, 648, 775
Quad 2-Input Multiplexer Latch	MC10H173	620, 648, 775
Dual 4-1 Multiplexer	MC10H174	620, 648, 775
Counters		
Universal Hexadecimal	MC10H136	620, 648, 775
Binary Counter	MC10H016	620, 648, 775
Arithmetic Functions		,
Look Ahead Carry Block	MC10H179	620, 648, 775
Dual High Speed Adder/Subtractor	MC10H180	620, 648, 775
4-Bit ALU	MC10H181	623, 649
		724, 758, 776
Special Function		
4-Bit Universal Shift Register 16 x 4 Bit Register File	MC10H141 MC10H145	620, 648, 775
5-Bit Magnitude Comparator	MC10H166	620, 648, 775 620, 648, 775
Quad Bus Driver/Receiver with	1	020, 010, 770
Transmit and Receiver Latches	MC10H334	732, 738, 779
4-Bit ECL-TTL Load Reducing DRAM		
Driver	MC10H/100H660	776
Memories		
16 x 4 Bit Register File	MC10H145	620, 648, 775
Bus Driver (25 ohm outputs)		
Triple 4-3-3 Input Bus Driver	1	
(25 Ohms)	MC10H123	620, 648, 775
Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers	MC10H330	724, 758, 776
Dual Bus Driver/Receiver with 4-to-1	WICTORISSO	124, 156, 116
Output Multiplexers	MC10H332	732, 738, 779
Quad Bus Driver/Receiver with		
Transmit and Receiver Latches	MC10H334	732, 738, 77!
Triple 3-Input Bus Driver with Enable	******	000 040 77
(25 Ohm)	MC10H423	620, 648, 775
OR/NOR Gate		
Dual 4-5 Input OR/NOR Gate	MC10H209	620, 648, 779
Clock Drivers		
68030/40 ECL-TTL Clock Driver	MC10/100H640	776
Single Supply PECL-ECL 1:9 Clock	MC10/100H641	776
Distribution 68030/40 ECL-TTL Clock Driver	MC10/100H641 MC10/100H642	776 776
COURT FOR THE GIVEN DITTEL	MC10/100H643	776
Dual Supply ECT-TTL 1:8 Clock Driver		
Dual Supply ECT-TTL 1:8 Clock Driver 68030/40 PECL-TTL Clock Driver	MC10/100H644	775
68030/40 PECL-TTL Clock Driver 1:9 TTL Clock Driver		775 776
68030/40 PECL-TTL Clock Driver	MC10/100H644	

MECL 10H INTRODUCTION

Motorola's new MECL 10H family features 100% improvement in propagation delay and clock speeds while maintaining power supply current equal to MECL 10K. This new MECL family is voltage compensated which allows guaranteed dc and switching parameters over a $\pm 5\%$ power supply range. Noise margins of MECL 10H are 75% better than the MECL 10K series over the $\pm 5\%$ power supply range. MECL 10H is compatible with MECL 10K and MECL III, a key element in allowing users to enhance existing systems by increasing the speed in critical timing areas. Also, many MECL 10H devices are pinout/ functional duplications of the MECL 10K series devices.

FIGURE 1 - MECL 10K versus MECL 10H GATE DESIGN



The schematics in Figure 1 compare the basic gate structure of the MECL 10H to that of MECL 10K devices. The gate switch current is established with a current source in the MECL 10H family as compared to a resistor source in MECL 10K. The bias generator in the MECL 10K device has been replaced with a voltage regulator in the MECL 10H series. The advantages of these design changes are: current-sources permit-matched collector resistors that yield correspondingly better matched delays, less variation in the output-voltage level with power supply changes, and matched output-tracking rates with temperature. These circuit changes increase complexity at the gate level; however, the added performance more than compensates.

The MECL 10H family is being fabricated using Motorola's MOSAIC I (Motorola Oxide Self Aligned Implanted Circuits). The switching transistor's geometries obtained in the MOSAIC I process show a two-fold improvement in f_{τ} , a reduction of more than 50% in parasitic capacitance and a decrease in device area of almost 76%.

FIGURE 2 — MOSAIC versus MECL 10K SWITCHING TRANSISTOR GEOMETRY

With improved geometry, the MECL 10H switching transistors (left) are one-seventh the size of the older MECL 10K transistors (right). Along with the smaller area comes an improved f₁ and reduced parasitic capacitances.




Figure 2 illustrates the relative size difference between the junction isolated transistor of MECL 10K and the MOSAIC I transistor of MECL 10H. This suggests that performance could be improved twofold at lower power levels. However, at the gate level, the power of the output transistor cannot be reduced without sacrificing output characteristics because of the 50 ohm drive requirements of MECL. In more complex functions, where part of the delay is associated with internal gates, MECL 10H devices use less power than the equivalent MECL 10K devices and provide an even more significant improvement in ac performance.

Table 1. — TYPICAL FAMILY CHARACTERISTICS FOR 10K
AND 10H CIRCUITS

	10K	10H
Propagation delay (ns)	2.0	1.0
Power (mW)	25	25
Power-speed product (pJ)	50	25
Rise/fall times (ns) (20-80%)	2.0	1.0
Temperature range (°C)	-30 to +85	0 to +75
Voltage regulated	No	Yes
Technology	Junction	Oxide
•	isolated	isolated
$V_{EE} = -5.2 \text{ V}$		

Supply & Temperature Variation

MECL 10H temperature and voltage compensation is designed to guarantee compatibility with MECL 10K, MECL III, MECL Memories and the MC10900 and Macrocell Array products. Table 1 summarizes some performance characteristics of the MECL 10K and 10H logic families in a 16-pin DIP. The MECL 10H devices offer typical propagation delays of 1.0 ns at 25 mW per gate when operated from a VEE of $-5.2\,\text{V}$. The resulting speed-power product of 25 picojoules is the best of any ECL logic family available today.

The operating temperature range is changed from -30°C to $+85^{\circ}\text{C}$ of the MECL 10K family to the narrower range of 0°C to 75°C for MECL 10H. This change matches the constraints established by the memory and array products. Operation at -30°C would require compromises in performance and power. With few exceptions, commercial applications are satisfied by 0°C min.

Table 2. — MECL 10H AC SPECIFICATIONS AND TRACKING

		0°C			25°C			75°C		
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
t _{PD}	0.4	1.0	1.5	0.4	1.0	1.6	0.4	1.0	1.7	ns
	Mir	n f	Vlax	Mi	n M	Иах	Mi	n M	Иах	
t _R (20-80%)	0.5	;	1.5	0.5	5 .	1.6	0.5	;	1.7	ns
t _F (20-80%)	0.5	5	1.5	0.5	5	1.6	0.5	 5	1.7	ns
Vec ~ -53) V +	5º/-								

 $V_{EE} = -5.2 \text{ V } \pm 5\%$

Parameter		Propagation delay (ns)*		Delay variation vs temp (ps/°C)			
		Тур	Max	Тур	Max	Тур	Max
tPD	10K	2.0	2.9	2.0	7.0	80	
טוי	10H	1.0	1.5	0.5	4.0	0	0

*V_{EE} = -5.2 V, Temp = 25°C

AC specifications of MECL 10H products appear in Table 2. In the MECL 10H family, all ac specifications have guaranteed minimums and maximums for extremes of both temperature and supply — a first in ECL logic. In addition, flip flops, latches and counters will have guaranteed limits for setup time, hold time, and clock pulse width. The limits in Table 2 are guaranteed for a power supply variation of $\pm 5\%$. MECL 10K typically has a propagation delay (tpp) variation of 80 ps/V with no guaranteed maximum. The typical variation in tpp for MECL 10H circuits is only 38 ps typically over the entire specified temperature range and power-supply tolerance, and is guaranteed not to exceed 300 ps.

The improved performance in temperature over MECL 10K are a result of the internal voltage regulator. The primary difference being the flatter tracking rate of the output "0" level voltage (V_{OL}). This difference does not affect the compatibility with existing MECL families.

Changes in output "1" level voltages (VOH) with supply variations are 10 mV/V less for the MECL 10H family. VOH varies with the supply, primarily because of changes in chip temperature caused by the changes in power dissipation. However, the current in the MECL 10H circuits remains almost constant with supply changes, since the circuits are voltage compensated and use current sources for all internal emitter followers. Threshold voltage (VBB)

Table 3. — LOGIC LEVEL DC TRACKING RATE FOR 10K AND

		Min	Тур	Max
- ΔV _{OH} /ΔΤ	10H	1.2	1.3	1.5
(mV/°C)	10K	1.2	1.3	1.5
ΔV _{BB} /ΔΤ	10H	0.8	1.0	1.2
(mV/°C)	10K	0.8	1.0	1.2
ΔV _{OL} /ΔΤ	10H	0	0.4	0.6
(mV/°C)	10K	0.35	0.5	0.75
		0.75	1.0	1.55
ΔVΟΗ/ΔVΕΕ	10H	-20		0
(mV/V)	10K	-30		0
ΔV _{BB} /ΔV _{EE}	10H	0	10	25
(mV/V)	10K	110	150	190
ΔVΟΙ/ΔVΕΕ	10H	0	20	50
(mV/V)	10K	200	250	320

and output "0" level voltage (V_{OL}) variations are shown with respect to MECL 10K in Table 3. In both cases voltage compensation has reduced the variations significantly.

Noise Margin Considerations

Specification of input voltage levels (V_{IHA}, V_{ILA}) are changed from those of MECL 10K resulting in improved noise margins for MECL 10H.

The MECL 10K circuits have two sets of output voltage specifications (VOH, VOHA and VOL, VOLA). The first output voltage specification in each set (VOH and VOL) are guaranteed maximum and minimum output levels for typical input levels. The second specification in each set (VOHA and VOLA) is the guaranteed worst-case output level for input threshold voltages. System analysis for worst-case noise margin considers VOHA and VOLA only. The MECL 10H family has only one set of output voltages (VOH and VOL) with minimum and maximum values specified. The minimum value of VOH and the maximum value for VOL of the MECL 10H family is synonomous with the VOHA and VOLA specifications of MECL 10K family.

The V_{OH} values for the MECL 10H circuits are equal to or better than the MECL 10K levels at all temperatures. Input threshold voltages (V_{IHA} and V_{ILA}, which are synonymous with V_{IH} min and V_{IL} max for 10H) are also improved and guaranteed V_{IHA} has been decreased by 2mV over the entire operating temperature range, resulting in a "1" level noise margin of 150 mV (compared to

Table 4. — NOISE MARGIN versus POWER-SUPPLY CONDITIONS

		V _{EE}			EE 5%	٧	EE	V _{EE} +5%	
Paramete	er	Тур	Min	Тур	Min	Тур	Min	Тур	Min
Noise Margin High	10H	224	150	227	150	230	150	233	150
V _{NH} (mV)	10K	127	47	166	86	205	125	241	164
Noise Margin Low	10H	264	150	267	150	270	150	273	150
V _{NL} (mV)	10K	223	103	249	129	275	155	301	181

*Temp = 0 to 75°C

125 mV for the MECL 10K circuits). V_{ILA} has been decreased by 5.0 mV, providing a "0" level noise margin equal to the "1" level noise margin. The V_{OL} minimum of the MECL 10H is more negative than for MECL 10K (–1950 mV instead of –1850 mV). The V_{OL} level for the MECL 10K family was selected to ensure that the gate would not saturate at high temperatures and high supply voltages. The reduction in operating temperature range for the MECL 10H family and the improvement in tracking rate allow the lower V_{OL} level. The change in this level does not affect system noise margins. Although some of the interface levels change with temperature, the changes in voltage levels are well within the tolerance ranges that would keep the families compatible. Table 4 lists some noise margins for V_{EE} supply variations.

The compatibility of MECL 10H with MECL 10K may be demonstrated by applying the tracking rates in Table 3 to the dc specifications. The method for determining compatibility is to show acceptable noise margins for MECL 10H, MECL 10K and mixed MECL 10K/MECL 10H systems. The assumption is that the families are compatible if the noise margin for a mixed system is equal to or better than the same system using only the MECL 10K series.

Using an all MECL 10K system as a reference, three possible logic mixes must be considered: MECL 10K driving MECL 10H; MECL 10H driving MECL 10K; and MECL 10H driving MECL 10H. The system noise margin for the three configurations can now be calculated for the following cases (See Figure 3):


In Case 1, the system uses multiple power supplies, each independently voltage regulated to some percentage tolerance. Worst-case is where one device is at the plus extreme and the other device is at the minus extreme of the supply tolerance.

In Case 2, a system operates on a single supply or several supplies slaved to a master supply. The entire system can drift, but all devices are at the same supply voltage.

In Case 3, a system has excessive supply drops throughout. Supply gradients are due to resistive drops in VFF bus.

The analysis indicates that the noise margins for a MECL 10K/10H system equal or exceed the margins for an all 10K system for supply tolerance up to $\pm 5\%$. The results of the analysis are shown in Figure 3.

FIGURE 3 — NOISE MARGIN versus POWER-SUPPLY VARIATION



A. MECL 10K DRIVING MECL 10K B. MECL 10K DRIVING MECL 10H C. MECL 10H DRIVING MECL 10K D. MECL 10H DRIVING MECL 10H



4-BIT BINARY COUNTER

The MC10H016 is a high-speed synchronous, presettable, cascadable 4-bit binary counter. It is useful for a large number of conversion, counting and digital integration applications.

- Counting Frequency, 200 MHz Minimum
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible
- Positive Edge Triggered

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

MAXIMUM RATINGS

MAXIMUM RATINGS			
Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

4		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	l _E	_	126	_	115	_	126	mA
Input Current High All Except MR Pin 12 MR	linH	_	450 1190	_	265 700	_	265 700	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	- 1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	1.95	- 1.63	-1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	- 0.81	- 1.07	-0.735	Vdc
_ow Input Voltage	V _{IL}	- 1.95	-1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay Clock to Q Clock to TC MR to Q	^t pd	1.0 0.7 0.7	2.4 2.4 2.4	1.0 0.7 0.7	2.5 2.5 2.5	1.0 0.7 0.7	2.7 2.6 2.6	ns
Set-up Time Pn to Clock CE or PE to Clock	t _{set}	2.0 2.5	_	2.0 2.5	_	2.0 2.5	_	ns
Hold Time Clock to Pn Clock to CE or PE	thold	1.0 0.5	_	1.0 0.5	_	1.0 0.5	=	ns
Counting Frequency	fcount	200	_	200	_	200	_	MHz
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	tf	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


DIP PIN ASSIGNMENT VCC1 [□ V_{CC2} 15 7 Q2 **7** Q3 00 □ 14 TC 🖂 PE [□ MR 7 P3 P0 [7 P2 VEE [9 Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

TRUTH TABLE

CE	PE	MR	СР	Function
L H L	LLT	L L L	Z Z Z	Load Parallel (P _n to Q _n) Load Parallel (P _n to Q _n) Count Hold
×	×	Н	zz x	Masters Respond; Slaves Hold Reset (Q _n = LOW, T _C = HIGH)

Z = Clock Pulse (Low to High); ZZ = Clock Pulse (High to Low)

Features include assertion inputs and outputs on each of the four master/slave counting flip-flops. Terminal count is generated internally in a manner that allows synchronous loading at nearly the speed of the basic counter.





QUAD 2-INPUT NOR GATE WITH STROBE

The MC10H100 is a quad NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates.

- Propagation Delay, 1.0 ns Typical
- 25 mW Typ/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS			
Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	O to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0)°	25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29		26		29	mA
Input Current High Pin 9 All Other Inputs	linH	_	900 500	=	560 310	_	560 310	μΑ
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pin 9 Only Exclude Pin 9	^t pd	0.65 0.4	1.6 1.3	0.7 0.45	1.7 1.35	0.7 0.5	1.8 1.5	ns
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	t _f	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









QUAD OR/NOR GATE

The MC10H101 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EF} = -5.2 \text{ V } \pm 5\%$) (See Note)


		\ c)°	25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29	_	26	_	29	mA
Input Current High (Pin 12 only)	linH	_	425 850	_	265 535		265 535	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	-1.02	-0.84	- 0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pin 12 Only Exclude Pin 12	t _{pd}	0.5 0.5	1.6 1.45	0.5 0.5	1.6 1.5	0.5 0.5	1.7 1.6	ns
Rise Time	t _r	0.5	2.1	0.5	2.2	0.5	2.3	ns
Fall Time	tf	0.5	2.1	0.5	2.2	0.5	2.3	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.



OUAD 2-INPUT NOR GATE

The MC10H102 is a quad 2-input NOR gate. The MC10H102 provides one gate with OR/NOR outputs. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


·		0	0°		5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29	_	26	_	29	mA
Input Current High	linH	_	425	_	265		265	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	Vон	-1.02	- Q.84	-0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.4	1.25	0.4	1.25	0.4	1.4	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.55	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.55	1.7	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









QUAD 2-INPUT OR GATE

The MC10H103 is a quad 2-input OR gate. The MC10H103 provides one gate with OR/NOR outputs. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29	_	26	_	29	mΑ
Input Current High	linH	_	425	_	265	_	265	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VoH	- 1.02	-0.84	- 0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	t _{pd}	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	te	0.5	1.7	0.5	1.8	0.5	1.9	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









QUAD 2-INPUT AND GATE

The MC10H104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VĮ	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C ℃

ELECTRICAL CHARACTERISTICS ($V_{FF} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	IE.	_	39	_	35		39	mA
Input Current High	linH	_	425	-	265	_	265	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	_ 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


AUTAIMETER								
Propagation Delay	tpd	0.4	1.6	0.45	1.75	0.45	1.9	ns
Rise Time	t _r	0.5	1.6	0.5	1.7	0.5	1.8	ns
Fall Time	tf	0.5	1.6	0.5	1.7	0.5	1.8	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









TRIPLE 2-3-2-INPUT OR/NOR GATE

The MC10H105 is a triple 2-3-2-input OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	V _{EE}	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C	0°		5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		23	_	21	_	23	mA
Input Current High	linH	_	425	_	265	_	265	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	-1.02	- 0.84	-0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	V _{OL}	1.95	-1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	-1.17	- 0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	-1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.4	1.2	0.4	1.2	0.4	1.3	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









TRIPLE 4-3-3 INPUT NOR GATE

The MC10H106 is a triple 4-3-3 input NOR gate. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 - +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	23		21	_	23	mA
Input Current High	linH	_	500	_	310	_	310	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	- 0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	-1.48	- 1.95	-1.48	- 1.95	-1.45	Vdc


AC PARAMETERS


Propagation Delay	t _{pd}	0.5	1.3	0.5	1.5	0.55	1.55	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.55	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.55	1.9	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









TRIPLE 2-INPUT EXCLUSIVE "OR"/EXCLUSIVE "NOR"

The MC10H107 is a triple 2-input exclusive OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to V _{EE}	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		ε	0° 25		5° 7		5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		31	_	28		31	mA
Input Current High	linH	_	425	_	265	-	265	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


710 1745 001212110								
Propagation Delay	tpd	0.4	1.5	0.4	1.6	0.4	1.7	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







*NC = No Connection



DUAL 4-5-INPUT "OR/NOR" GATE

The MC10H109 is a dual 4-5-input OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc	
Output Current — Continuous — Surge	l _{out}	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C	

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	15	_	14	_	15	mA
Input Current High	linH	_	425	_	265	-	265	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	νон	-1.02	-0.84	-0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	tf	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









QUAD EXCLUSIVE OR GATE

The MC10H113 is a Quad Exclusive OR Gate with an enable common to all four gates. The outputs may be wire-ORed together to perform a 4-bit comparison function (A=B). The enable is active LOW

- Propagation Delay, 1.3 ns Typical
- Power Dissipation 175 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit					
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc					
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc					
Output Current — Continuous — Surge	l _{out}	50 100	mA					
Operating Temperature Range	TA	0 to +75	°C					
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C					

ELECTRICAL CHARACTERISTICS ($V_{\mbox{\footnotesize{EE}}} = -5.2 \mbox{ V } \pm 5\%$) (See Note)


		C	0°		5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	46	_	42		46	mΑ
Input Current High	linH		420		270		270	μΑ
Pins 5, 7, 11, 13 Pins 4, 6, 10, 12		_	430 510	_	270 320	_	320	
Pin 9		_	1100		740	_	740	
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	-1.48	1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Data Enable	tpd	0.4 0.5	1.7 2.3	0.4 0.5	1.8 2.4	0.5 0.6	1.9 2.5	ns
Rise Time	t _r	0.5	1.8	0.6	1.9	0.6	2.0	ns
Fall Time	tf	0.5	1.8	0.6	1.9	0.6	2.0	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









QUAD LINE RECEIVER

The MC10H115 is a quad differential amplifier designed for use in sensing differential signals over long lines. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power-supply current.

The base bias supply (VBB) is made available at Pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary. Active current sources provide the MC10H115 with excellent common mode rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VRR (Pin 9) to prevent upsetting the current source bias network.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 110 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

MAXIMON NATINGO									
Characteristic	Symbol	Rating	Unit						
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc						
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc						
Output Current — Continuous — Surge	lout	50 100	mA						
Operating Temperature Range	TA	0-75	. ℃						
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C						

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (2)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ŀΕ	_	29		26	_	29	mA
Input Current High	linH	_	150	_	95	_	95	μΑ
Input Leakage Current	Ісво	_	1.5	_	1.0	_	1.0	μΑ
Reference Voltage	V_{BB}	- 1.38	- 1.27	- 1.35	- 1.25	- 1.31	- 1.19	Vdc
High Output Voltage	Vон	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	-1.60	Vdc
High Input Voltage (1)	V _{IH}	- 1.17	-0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage (1)	VIL	- 1.95	-1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc
Common Mode Range (3)	VCMR	_		- 2.85	to -0.8			Vdc
Input Sensitivity (4)	Vpp	_		150	typ			mVpp


AC PARAMETERS

Propagation Delay	tpd	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	1.4	0.5	1.5	0.5	1.6	ns
Fall Time	tf	0.5	1.4	0.5	1.5	0.5	1.6	ns

NOTES:

- When V_{BB} is used as the reference voltage.
 Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. 3. Differential input not to exceed 1.0 Vdc.
- 4. 150 mV_{D-D} differential input required to obtain full logic swing on output.

L SUFFIX CERAMIC PACKAGE CASE 620 P SHEETY PLASTIC PACKAGE CASE 648 **FN SUFFIX** PLCC CASE 775



*V_{BB} to be used to supply bias to the MC10H115 only and bypassed (when used) with 0.01 μ F to 0.1 µF capacitor to ground (0 V). VBB can source < 10 mA

The MC10H115 is designed to be used in sensing differential signals over long lines. The bias supply (VBB) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.


Active current sources provide these receivers with excellent common-mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB to prevent

unbalancing the current-source bias network.
The MC10H115 does not have internal-input pulldown resistors. This provides high impedance to the amplifier input and facilitates differential connections.

Applications:

 Low Level Receiver Schmitt Trigger

 Voltage Level Interface



For PLCC pin assignment, see tables on page 1-35.



TRIPLE LINE RECEIVER

The MC10H116 is a functional/pinout duplication of the MC10116, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 85 mW Typ/Pkg (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{FF} = -5.2 \text{ V } \pm 5\%$) (2)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	-	23	_	21	_	23	mA
Input Current High	linH	_	150	-	95	_	95	μΑ
Input Leakage Current	Ісво	_	1.5	_	1.0	_	1.0	μΑ
Reference Voltage	V _{BB}	- 1.38	- 1.27	- 1.35	- 1.25	- 1.31	-1.19	Vdc
High Output Voltage	Voн	-1.02	-0.84	- 0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage (1)	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage (1)	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	-1.45	Vdc
Common Mode Range (3)	VCMR	_	_	-2.85 to -0.8			_	Vdc
Input Sensitivity (4)	VPP	_	_	150 typ		_	_	mVpp

AC PARAMETERS


Propagation Delay	tpd	0.4	1.3	0.4	1.3	0.45	1.45	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTES:

1. When VBB is used as the reference voltage.

Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. 3. Differential input not to exceed 1.0 Vdc.

4. 150 mV_{D-D} differential input required to obtain full logic swing on output.







 $V_{CC1} = Pin 1$ VCC2 = Pin 16 VEE = Pin 8

When input pin with bubble goes positive it's respective output pin with bubble goes positive

*VBB to be used to supply bias to the MC10H116 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). VBB can source


The MC10H116 is designed to be used in sensing differential signals over long lines. The bias supply (VBB) is made available to make the device useful as a Schmitt trigger, or in other applications where

a stable reference voltage is necessary.

Active current sources provide these receivers with excellent common-mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB to prevent unbalancing the current-source bias network.

The MC10H116 does not have internal-input pulldown resistors. This provides high impedance to the amplifier input and facilitates differential

- Applications: Low Level Receiver
- Voltage Level
- Schmitt Trigger



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.



DUAL 2-WIDE 2-3-INPUT "OR-AND/OR-AND-INVERT" GATE

The MC10H117 is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply ($V_{CC} = 0$)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	٧į	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	℃

ELECTRICAL CHARACTERISTICS ($V_{FF} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		29	-	26	-	29	mΑ
Input Current High Pins 4, 5, 12, 13 Pins 6, 7, 10, 11 Pin 9	linH	=	465 545 710		275 320 415	_	275 320 415	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.45	1.35	0.45	1.35	0.5	1.5	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









DUAL 2-WIDE 3-INPUT "OR-AND" GATE

The MC10H118 is a basic logic building block providing the OR/ AND function, useful in data control and digital multiplexing applications. ^{Ia} This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	ာ့ သ

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	lΕ	_	29		26	_	29	mΑ
Input Current High Pins 3,4,5,12,13,14	linH		465		275		275	μΑ
Pins 6,7,10,11 Pin 9		_	545 710	_	320 415	-	320 415	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage (1)	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage (1)	V _{IL}	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.5	1.6	0.5	1.7	0.55	1.85	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.



4-WIDE 4-3-3-3-INPUT "OR-AND" GATE

The MC10H119 is a 4-wide 4-3-3-3-input OR/AND gate with one input from two gates common to pin 10. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	V _I .	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	· mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	℃

ELECTRICAL CHARACTERISTICS ($V_{FF} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		2	5°	75°				
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit		
Power Supply Current	ΙE	_	29	_	26	-	29	mΑ		
Input Current High Pins 3, 4, 5, 6, 7, 9	linH							μΑ		
11, 12, 13, 14, 15		_	500	_	295	_	295			
Pin 10			610		360		360			
Input Current Low	linL	0.5	_	0.5	_	0.3	. — .	μΑ		
High Output Voltage	VOH	-1.02	- 0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc		
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc		
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc		
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	-1.45	Vdc		


AC PARAMETERS


Propagation Delay Pin 10 Only Exclude Pin 10	^t pd	0.75 0.75	2.2 2.0	0.75 0.75	2.25 2.0	0.8 0.8	2.35 2.15	ns
Rise Time	t _r	0.8	1.9	0.8	2.0	0.8	2.1	ns
Fall Time	t _f	0.8	1.9	0.8	2.0	0.8	2.1	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









4-WIDE "OR-AND/OR-AND-INVERT" GATE

The MC10H121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-INVERT function, useful in data control and digital multiplexing applications. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA ·
Operating Temperature Range	T _A	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	55 to 150 55 to 165	°C °C

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)


		C)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	29	_	26	_	29	mA
Input Current High Pins 3, 4, 5, 6, 7, 9	linH							μΑ
11, 12, 13, 14, 15 Pin 10		_	500 610	_	295 360	_	295 360	
Input Current Low	linL	0.5		0.5	-	0.3		μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	- 0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pin 10 Only Exclude Pin 10	t _{pd}	0.45 0.55	1.8 1.95	0.45 0.6	1.8 2.0	0.55 0.7	2.2 2.4	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









TRIPLE 4-3-3 INPUT BUS DRIVER

The MC10H123 is a triple 4-3-3 Input Bus Driver.

The MC10H123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL}=-2.1\,\text{Vdc}$ so that the bus may be terminated to $-2.0\,\text{Vdc}$. The gate output, when low, appears as a high impedance to the bus, because the output emitter-followers of the MC10H123 are "turned-off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25-ohm load terminated to -2.0 Vdc, the equivalent of a 50-ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10H123, higher impedance values may be used with this part. A typical 50-chm bus is shown in Figure 1.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	ာ့

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	60	_	56	-	60	mA
Input Current High	linH	_	495	_	310	_	310	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-2.1	-2.03	- 2.1	- 2.03	- 2.1	-2.03	Vdc
High Input Voltage	V _{IH}	1.17	-0.84	-1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	t _{pd}	0.7	1.5	0.7	1.6	0.7	1.7	ns
Rise Time	t _r	0.7	1.6	0.7	1.7	0.7	1.8	ns
Fail Time	tf	0.7	1.6	0.7	1.7	0.7	1.8	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.1 volts.











QUAD TTL-TO-MECL TRANSLATOR WITH TTL STROBE INPUT

The MC10H124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

Outputs of unused translators will go to low state when their inputs are left open.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 5.0 V)	VEE	-8.0 to 0	Vdc
Power Supply ($V_{EE} = -5.2 \text{ V}$)	Vcc	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V) TTL	VI	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$, $V_{CC} = 5.0 \text{ V } \pm 5.0\%$)


		0	lo.	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Negative Power Supply Drain Current	ΙE	1	72	-	66	_	72	mA
Positive Power Supply	Іссн	_	16	_	16	_	18	mA
Drain Current	ICCL	-	25	-	25	_	25	mA
Reverse Current Pin 6 Pin 7	I _R	_	200 50	_	200 50	_	200 50	μΑ
Forward Current Pin 6 Pin 7	lF	_	- 12.8 - 3.2		- 12.8 - 3.2	_	- 12.8 - 3.2	mA
Input Breakdown Voltage	V _{(BR)in}	5.5	_	5.5		5.5	_	Vdc
Input Clamp Voltage	VI	_	-1.5	_	-1.5	_	- 1.5	Vdc
High Output Voltage	VOH	-1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	2.0	_	2.0	_	2.0	_	Vdc
Low Input Voltage	VIL	_	0.8		0.8	_	0.8	Vdc

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$, $V_{CC} = 5.0 \text{ V } \pm 5.0\%$)

Characteristic		0°		25°		75°			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	
AC PARAMETERS									
Propagation Delay	tpd	0.55	2.25	0.55	2.4	0.85	2.95	ns	
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns	
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns	

APPLICATIONS INFORMATION

The MC10H124 has TTL-compatible inputs and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low-logic level, it forces all true outputs to a MECL low-logic state and all inverting outputs to a MECL high-logic state.

An advantage of this device is that TTL-level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers. The power supply requirements are ground, +5.0 volts, and -5.2 volts.



QUAD MECL-TO-TTL TRANSLATOR

The MC10H125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in powersupply current.

Outputs of unused translators will go to low state when their inputs are left open.

- Propagation Delay, 2.5 ns Typical
- Voltage Compensated
- Improved Noise Margin 150 mV MECL 10K-Compatible (Over Operating Voltage and Temperature Range)

L SUFFIX CERAMIC PACKAGE CASE 620 P SHEELY PLASTIC PACKAGE CASE 648 **FN SUFFIX** PLCC CASE 775

MAXIMUM RATINGS

IIII AIII III III III III III III III I			
Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 5.0 V)	VEE	-8.0 to 0	Vdc
Power Supply (V _{EE} = -5.2 V)	Vcc	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V)	VI	0 to VEE	Vdc
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	°C °C


ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V $\pm 5\%$; V_{CC} = 5.0 V $\pm 5.0\%$) (See Note)


		0)°	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Negative Power Supply Drain Current	ΙE	_	44	_	40	_	44	mA
Positive Power Supply	Іссн	_	63	_	63	_	63	mΑ
Drain Current	ICCL	_	40	_	40	_	40	mA
Input Current	linH	_	225		145		145	μΑ
Input Leakage Current	Ісво	_	1.5	_	1.0	_	1.0	μΑ
High Output Voltage IOH = −1.0 mA	VOH	2.5	_	2.5	_	2.5	_	Vdc
Low Output Voltage I _{OL} = +20 mA	V _{OL}	_	0.5	_	0.5		0.5	Vdc
High Input Voltage(1)	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage(1)	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc
Short Circuit Current	los	60	150	60	150	50	150	mA
Reference Voltage	V _{BB}	- 1.38	-1.27	- 1.35	-1.25	-1.31	- 1.19	Vdc
Common Mode Range (3)	VCMR	_	_	-2.85 to -0.3			٧	
		Typical						
Input Sensitivity (4)	V _{PP}		150					

AC PARAMETERS

710 17110 11110 11110								
Propagation Delay	t _{pd}	0.8	3.3	0.85	3.35	0.9	3.4	ns
Rise Time(5)	t _r	0.3	1.2	0.3	1.2	0.3	1.2	ns
Fall Time(5)	tf	0.3	1.2	0.3	1.2	0.3	1.2	ns

- When VBB is used as the reference voltage.
 Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained
- 3. Differential input not to exceed 1.0 Vdc.
- 4. 150 mVp_p differential input required to obtain full logic swing on output. 5. 1.0 V to 2.0 V w/25 pF into 500 Ω .





APPLICATION INFORMATION

The MC10H125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The VBB reference voltage is available on Pin 1 for use in single-ended input biasing. The outputs of the MC10H125 go to a low-logic level whenever the inputs are left floating, and a high-logic

output level is achieved with a minimum input level of 150 $\mbox{mV}_{\mbox{\scriptsize p-p}}.$

An advantage of this device is that MECL-level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL-logic from the noisy TTL environment. Power supply requirements are ground, +5.0 volts and -5.2 volts.



DUAL LATCH

The MC10H130 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 155 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	ů ů

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	38	_	35	_	38	mA
Input Current High Pins 6, 11 Pins 7, 9, 10 Pins 4, 5, 12, 13	l _{inH}	_ _	468 545 434	_ _ _	275 320 255	_	275 320 255	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Vон	- 1.02	-0.84	- 0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	-1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd							ns
Data	"	0.4	1.6	0.4	1.7	0.4	1.8	
Set, Reset	1	0.6	1.7	0.7	1.8	0.8	1.9	ļ
Clock, CE		0.5	1.6	0.5	1.7	0.6	1.8	
Rise Time	t _r	0.5	1.6	0.5	1.7	0.5	1.8	ns
Fall Time	tf	0.5	1.6	0.5	1.7	0.5	1.8	ns
Set-up Time	t _{set}	2.2	_	2.2	_	2.2	_	ns
Hold Time	thold	0.7	_	0.7	_	0.7	_	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







APPLICATION INFORMATION

The MC10H130 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $(\overline{\text{CE}})$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock $(\overline{\text{C}})$.

Any change at the D input will be reflected at the output

while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

The set and reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.



DUAL TYPE D MASTER-SLAVE FLIP-FLOP

The MC10H131 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 235 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc	
Output Current — Continuous — Surge	^l out	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	- 55 to 150 - 55 to 165	ာ့ သ	

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	62	_	56		62	mA
Input Current High	linH		F20		210		210	μΑ
Pins 6, 11 Pin 9		_	530 660	_	310 390	_	310 390	
Pins 7, 10 Pins 4, 5, 12, 13		_	485 790	_	285 465	_	285 465	
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	-1.95	-1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Clock, CE Set, Reset	tpd	0.8 0.6	1.6 1.6	0.8 0.7	1.7 1.7	0.8 0.7	1.8 1.8	ns
Rise Time	t _r	0.6	2.0	0.6	2.0	0.6	2.2	ns
Fall Time	tf	0.6	2.0	0.6	2.0	0.6	2.2	ns
Set-up Time	t _{set}	0.7	_	0.7	_	0.7	_	ns
Hold Time	thold	0.8	_	0.8		0.8	_	ns
Toggle Frequency	ftog	250	_	250	_	250	_	MHz

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







APPLICATION INFORMATION

The MC10H131 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable ($\overline{\text{CE}}$) inputs. Each flip-flop may be clocked separately by holding the common clock in the new low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state.

In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.



DUAL J-K MASTER SLAVE FLIP-FLOP

The MC10H135 is a dual J-K master slave flip-flop. The device is provided with an asynchronous set(s) and reset(R). These set and reset inputs overide the clock.

A common clock is provided with separate J-K inputs. When the clock is static, the JK inputs do not effect the output. The output states of the flip flop change on the positive transition of the clock.

- · Power Dissipation, 280 mW Typical/Pkg. (No Load)
- f_{tog} 250 MHz Max
- Propagation Delay, 1.5 ns Typical
 Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
 - Voltage Compensated
 - MECL 10K-Compatible

MAYIMI IM DATINGS

MAXIMOM HATHING			
Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	ů Ç


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	-	75	-	68	_	75	mΑ
Input Current High Pins 6, 7, 10, 11	linH	_	460	_	285	_	285	μΑ
Pins 4, 5, 12, 13 Pin 9		_	800 675	_	500 420	_	500 420	
Input Current Low	linL	0.5	-	0.5	_	0.3		μΑ
High Output Voltage	Vон	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	-1.45	Vdc


AC PARAMETERS

Propagation Delay Set, Reset, Clock	^t pd	0.7	2.6	0.7	2.6	0.7	2.6	ns
Rise Time	t _r	0.7	2.2	0.7	2.2	0.7	2.2	ns
Fall Time	tf	0.7	2.2	0.7	2.2	0.7	2.2	ns
Set-up Time	t _{set}	1.5	_	1.5	_	1.5	_	ns
Hold Time	thold	1.0	_	1.0	_	1.0	_	ns
Toggle Frequency	ftog		250	_	250	_	250	MHz

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









UNIVERSAL HEXADECIMAL COUNTER

The MC10H136 is a high speed synchronous hexadecimal counter. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power-supply current.

- Counting Frequency, 250 MHz Minimum Voltage Compensated
- Power Dissipation, 625 mW Typical
- MECL 10K-Compatible
- Improved Noise Margin 150 mV

(Over Operating Voltage and Temperature Range)

L SUFFIX CERAMIC PACKAGE **CASE 620** P SUFFIX ASTIC PACKAGE **CASE 648 FN SUFFIX** PLCC CASE 775

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ŀΕ	_	165	_	150	_	165	mA
Input Current High Pins 5, 6, 11, 12, 13 Pin 9 Pin 7 Pin 10	l _{in} H		430 670 535 380		275 420 335 240		275 420 335 240	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	-1.02	- 0.84	- 0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	1.95	1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AO I ANAMETERO								
Propagation Delay Clock to Q Clock to Carry Out Carry in to Carry Out	^t pd	0.7 1.0 0.7	2.3 4.8 2.5	0.7 1.0 0.7	2.4 4.9 2.6	0.7 1.0 0.7	2.5 5.0 2.7	ns
Set-up Time Data (D0 to C) Select (S to C) Carry In (C _{in} to C) (C to C _{in})	t _{set}	2.0 3.5 2.0 0	_	2.0 3.5 2.0 0	_ _ _ _	2.0 3.5 2.0 0	_ _ _ _	ns
Hold Time Data (C to D0) Select (C to S) Carry In (C to C _{in}) (C _{in} to C)	^t hold	0 -0.5 0 2.2		0 -0.5 0 2.2		0 -0.5 0 2.2	_ _ _	ns
Counting Frequency	fcount	250	-	250	_	250	_	MHz
Rise Time	t _r	0.5	2.3	0.5	2.4	0.5	2.5	ns
Fall Time	tf	0.5	2.3	0.5	2.4	0.5	2.5	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


FUNCTION SELECT TABLE

CĪN	S1	S2	Operating Mode
φ	L	L	Preset (Program)
L	L	H.	Increment (Count Up)
Н	L	Н	Hold Count
L	Н	L	Decrement (Count Down)
Н	Н	L	Hold Count
φ	Н	Н	Hold (Stop Count)

SEQUENTIAL TRUTH TABLE*


			1	NPU	rs.			OUTPUTS				
S1	S2	DO	D1	D2	D3	Carry	Clock	00	Q1	Ω2	QЗ	Carry
1111	TIIL	L 0 0 0	9997	1000	1000	ф L L	n'n n	וווו	LILL	IIII	IIII	ידדי
LLHL	HHHL	ФФФН	999I	9991	0001	нифф	H H	IIII	TIII	TIIL	TIIL	III
IIII	1 1 1	Φ Φ Φ	0000	9999	0000		1111	LHLI	HLLH	LLLH	LLLH	HILH

- ϕ = Don't care. * Truth table shows logic states assuming inputs vary in sequence shown from top to bottom. ** A clock H is defined as a clock input transition from a low to a high logic level.



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

LOGIC DIAGRAM



NOTE: FLIP FLOPS WILL TOGGLE WHEN ALL \overline{T} INPUTS ARE LOW.

APPLICATION INFORMATION

The MC10H136 is a high speed synchronous counter that operates at 250 MHz. Counter operating modes include count up, count down, pre-set and hold count. This device allows the designer to use one basic counter for many applications.

The S1, S2, control lines determine the operating modes of the counter. In the pre-set mode, a clock pulse is necessary to load the counter with the information present on the data inputs (D0, D1, D2, and D3). Carry out goes low on the terminal count or when the counter is being pre-set.



FOUR-BIT UNIVERSAL SHIFT REGISTER

The MC10H141 is a four-bit universal shift register. This device is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and operation frequency and no increase in power supply current.

- Shift frequency, 250 MHz Min
- Power Dissipation, 425 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C ℃

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$)


		C)°	25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	112	_	102	_	112	mA
Input Current High Pins 5,6,9,11,12,13	linH		405	_	255	_	255	μΑ
Pins 7,10 Pin 4		_	416 510	_	260 320	_	260 320	
Input Current Low	linL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	ViH	- 1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	1.95	1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AUTAMATERIO								
Propagation Delay	tpd	1.0	2.0	1.0	2.0	1.1	2.1	ns
Hold Time — Data, Select	thold	1.0	_	1.0		1.0	_	ns
Set-up Time Data Select	t _{set}	1.5 3.0	_	1.5 3.0	=	1.5 3.0	=	ns
Rise Time	t _r	0.5	2.4	0.5	2.4	0.5	2.4	ns
Fall Time	tf	0.5	2.4	0.5	2.4	0.5	2.4	ns
Shift Frequency	fshift	250	_	250	_	250	_	MHz


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




	TRUTH TABLE									
	SEL	OPERATING		OUTPUTS						
I	S1	S2		Q0 _{n+1}	Q1 _{n+1}	02 _{n+1}	Q3 _{n+1}			
	L	L	Parallel Entry	D0	D1	D2	D3			
	L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR			
I	Ħ	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n			
	Н	Н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	Q3 _n			

* Outputs as exist after pulse appears at "C" input with input conditions as shown (Pulse Positive transition of clock input).



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.



APPLICATION INFORMATION

The MC10H141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of

the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).



16 x 4 BIT REGISTER FILE (RAM)

The MC10H145 is a 16 x 4 bit register file. The active-low chip select allows easy expansion.

The operating mode of the register file is controlled by the \overline{WE} input. When \overline{WE} is "low" the device is in the write mode, the outputs are "low" and the data present at D_n input is stored at the selected address, when \overline{WE} is "high," the device is in the read mode — the data state at the selected location is present at the Q_n outputs.

- Address Access Time, 4.5 ns Typical
- Power Dissipation, 700 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ± 5%) (See Note)

Characteristic	Symbol	C	0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Power Supply Current	ΙE	_	160	_	163	_	165	mA	
Input Current High	l _{in} H		375	_	220		220	μА	
Input Current Low	linL	0.5		0.5		0.3		μА	
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc	
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc	
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc	
Low Input Voltage	VIL	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc	

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




TRUTH TABLE

MODE		INPUT	OUTPUT	
	CS	WE	Dn	Q _n
Write "O"	L	L	L	L
Write "1"	L	L	Н	L
Read	L	Н	φ	Q
Disabled	Н	φ	φ	L

 ϕ = Don't Care

Q-State of Addressed Cell




Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.


AC PARAMETERS

		MC10H145 T _A = 0 to +75°C, V _{EE} = -5.2 Vdc ±5%				
Characteristics	Symbol	Min	Max	Unit	Conditions	
Read Mode Chip Select Access Time Chip Select Recovery Time	tACS tRCS	0	4.0 4.0	ns	Measured from 50% of input to 50% of output. See Note 2.	
Address Access Time	tAA	0	6.0	1		
Write Mode Write Pulse Width Data Setup Time Prior to Write Data Hold Time After Write Address Setup Time Prior to Write Address Hold Time After Write Chip Select Setup Time Prior to Write Chip Select Hold Time After Write Write Disable Time Write Recovery Time	tW tWSD tWHD tWSA tWHA tWSCS tWHCS tWS	6.0 0 1.5 3.5 1.5 0 1.5 1.0	 4.0	ns	twsA = 3.5 ns Measured at 50% of input to 50% of output. tw = 6.0 ns.	
Chip Enable Strobe Mode Data Setup Prior to Chip Select Write Enable Setup Prior to Chip Select Address Setup Prior to Chip Select Data Hold Time After Chip Select Write Enable Hold Time After Chip Select Address Hold Time After Chip Select Chip Select Minimum Pulse Width	tCSD tCSW tCSA tCHD tCHW tCHW tCHA	0 0 0 1.0 0 2.0 4.0	- - - - - -	ns	Guaranteed but not tested on standard product. See Figure 1.	
Rise and Fall Time Address to Output CS to Output	t _r , t _f	0.6 0.6	2.5 2.5	ns	Measured between 20% and 80% points.	
Capacitance Input Capacitance Output Capacitance	C _{in} C _{out}		6.0 8.0	pF	Measured with a pulse technique.	

- NOTES: 1. Test circuit characteristics: R_T = 50 Ω, MC10H145. C_L ≤ 5.0 pF (including jig and Stray Capacitance). Delay should be derated 30 ps/pF for capacitive loads up to 50 pF.
 2. The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.
 3. For proper use of MECL in a system environment, consult MECL System Design Handbook.

FIGURE 1 - CHIP ENABLE STROBE MODE







QUAD 2-INPUT MULTIPLEXER (NON-INVERTING)

The MC10H158 is a quad two channel multiplexer with common input select. A "high" level select enables input D00, D10, D20 and D30 and a "low" level select enables input D01, D11, D21 and D31. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 197 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	V _{EE}	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	္င

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$)

		C	lo.	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙĘ	_	53	_	48	_	53	mΑ
Input Current High Pin 9 Pins 3–6 and 10–13	linH	_	475 515	_	295 320	_	295 320	μΑ
Input Current Low	linL	0.5	_	0.5		0.3		μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay Data Select	tpd	0.5 1.0	1.9 2.9	0.5 1.0	1.9 2.9	0.5 1.0	2.0 2.9	ns
Rise Time	t _r	0.7	2.2	0.7	2.2	0.7	2.2	ns
Fall Time	tf	0.7	2.2	0.7	2.2	0.7	2.2	ns


NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

P SUFFIX CASE 648 FN SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

TF	TRUTH TABLE								
Select	D0	D1	a						
L	φ	L	L						
L	φ	Н	Н						
Н	L	φ	L						
Н	Н	φ	н						

φ = Don't care







QUAD 2-INPUT MULTIPLEXER (INVERTING)

The MC10H159 is a quad 2-input multiplexer with enable. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 218 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	۷Į	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	T_A	0–75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C ℃

ELECTRICAL CHARACTERISTICS (V_{FF} = -5.2 V ±5%) (See Note)

		0)°	25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	58	_	53		58	mΑ
Input Current High Pin 9 Pins 3–7 and 10–13	l _{in} H	_	475 515	_	295 320	_	295 320	μΑ
Input Current Low	linL	0.5	-	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS


Propagation Delay	tpd							ns
Data		0.5	2.2	0.5	2.2	0.5	2.2	1
Select		1.0	3.2	1.0	3.2	1.0	3.2	ŀ
Enable		1.0	3.2	1.0	3.2	1.0	3.2	
Rise Time	t _r	0.5	2.2	0.5	2.2	0.5	2.2	ns
Fall Time	tf	0.5	2.2	0.5	2.2	0.5	2.2	ns

NOTE:


CIE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

Outputs are terminated through a 50-ohm resistor to -2.0 volts.



TRUTH TABLE									
Enable	Select	D0	D1	a					
L	L	Φ	L	Н					
L	L	φ	Н	L					
L	н	L	Φ	Н					
L	н	Н	φ	L					
Н	φ	φ	Φ	L					
φ = Don't	Care								




Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

APPLICATION INFORMATION

The MC10H159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs

D0 0, D1 0, D2 0, and D3 0. A low (L) level enables data inputs D0 1, D1 1, D2 1, and D3 1. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.

LOGIC DIAGRAM





12-BIT PARITY GENERATOR-CHECKER

The MC10H160 is a 12-bit parity generator-checker. The output goes high when an odd number of inputs are high providing the odd parity function. Unconnected inputs are pulled to a logic low allowing parity detection and generation for less than 12 bits. The MC10H160 is a functional pin duplication of the standard 10K family part with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 2.5 ns Typical
- Power Dissipation, 320 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C)°	2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	88	_	78	_	88	mA
Input Current High Pins 3,5,7,10,12,14 Pins 4,6,9,11,13,15	linH	_	391 457	_	246 285	_	246 285	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	-1.17	- 0.84	-1.13	-0.81	-1.07	- 0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	t _{pd}	1.1	3.1	1.1	3.3	1.2	3.5	ns
Rise Time	t _r	0.55	1.5	0.55	1.6	0.75	1.7	ns
Fall Time	t _f	0.55	1.5	0.55	1.6	0.75	1.7	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.









BINARY TO 1-8 DECODER (LOW)

The MC10H161 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H161 is useful in high-speed multiplexer/demultiplexer applications.

The MC10H161 is designed to decode a three bit input word to one of eight output lines. The MC10H161 output will be low when selected while all other output are high. The enable inputs, when either or both are high, force all outputs high.

The MC10H161 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C ℃

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

			0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	84	_	76	_	84	mA
Input Current High	linH	_	465	_	275	_	275	μΑ
Input Current Low	linL	0.5	_	0.5		0.3		μΑ
High Output Voltage	VOH	-1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	-1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	ViH	- 1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	1.95	- 1.48	- 1.95	- 1.48	1.95	- 1.45	Vdc


AC PARAMETERS


AGIAMETERO								
Propagation Delay	t _{pd}							ns
Data		0.6	2.0	0.65	2.1	0.7	2.2	1
Enable		0.8	2.3	0.8	2.4	0.9	2.5	
Rise Time	tr	0.55	1.7	0.65	1.8	0.7	1.9	ns
Fall Time	tr	0.55	1.7	0.65	1.8	0.7	1.9	ns


NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H161











BINARY TO 1-8 DECODER (HIGH)

The MC10H162 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H162 is useful in high-speed multiplexer/demultiplexer applications.

The MC10H162 is designed to decode a three bit input word to one of eight output lines. The MC10H162 output will be high when selected while all other output are low. The enable inputs, when either or both are high, force all outputs low.

The MC10H162 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	V _{EE}	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		84	_	76	_	84	mA
Input Current High	linH	_	465	_	275	_	275	μΑ
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	-0.84	- 0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pins 7, 9, 14 Only Pins 2, 15 Only	^t pd	0.7 0.8	2.0 2.3	0.7 0.8	2.1 2.4	0.8 0.9	2.5 2.6	ns
Rise Time	t _r	0.6	1.8	0.6	1.9	0.6	2.0	ns
Fall Time	tf	0.6	1.8	0.6	1.9	0.6	2.0	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.








TYPICAL APPLICATIONS

FIGURE 1 - HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER





8-LINE MULTIPLEXER

The MC10H164 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power supply current.

The MC10H164 is designed to be used in data multiplexing and parallel to serial conversion applications. Full parallel gating provides equal delays through any data path. The MC10H164 incorporates an output buffer, eight inputs and an enable. A high on the enable forces the output low. The open emitter output allows the MC10H164 to be connected directly to a data bus. The enable line allows an easy means of expanding to more than 8 lines using additional MC10H164's.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 310 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS (V_{EF} = -5.2 V ±5%) (See Note)

		0°		25°		75°					
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit			
Power Supply Current	ΙE	_	83	_	75	_	83	mΑ			
Input Current High	linH	_	512	_	320	_	320	μΑ			
Input Current Low	linL	0.7	_	0.7	_	0.7	_	μΑ			
High Output Voltage	VOH	-1.02	-0.84	- 0.98	-0.81	-0.92	- 0.735	Vdc			
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc			
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc			
Low Input Voltage	V _{IL}	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc			


AC PARAMETERS


Propagation Delay Enable Data Address	^t pd	0.4 0.7 1.0	1.45 2.4 2.8	0.4 0.8 1.1	1.5 2.5 2.9	0.5 0.9 1.2	1.7 2.6 3.2	ns
Rise Time	t _r	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns


NOTE

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H164







TYPICAL APPLICATIONS

FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER





FIGURE 2 — 1-OF-64 LINE MULTIPLEXER





8-INPUT PRIORITY ENCODER

The MC10H165 is an 8-Input Priority Encoder. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, Data-to-Output, 2.2 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

P SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

TRUTH TABLE

		D.	ATA I	NPU	rs				OUT	PUTS	
D0	D1	D2	D3	D4	D5	D6	D7	QЗ	Q2	Q1	Q0
Н	φ	φ	φ	φ	φ	φ	φ	Н	L	L	L
L	н	φ	φ	φ	φ	φ	φ	н	L	L	н
L	L	H	φ	φ	φ	φ	φ	Н	L	Н	L
L	L	L	н	φ	φ	φ	φ	н	L	н	н
L	L	L	L	н	φ	φ	φ	н	н	L	L
L	L	L	L	L	н	φ	φ	H	H	L	н
L	L	L	L	L	L	н	φ	н	н	н	L
L	L	L	L	L	L	L	Н	н	н	н	н
L	L	L	L	L	L	L	L	L	L	L	L

φ = Don't Care

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)


		0	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	144	-	131	_	144	mA
Input Current High Pin 4 Data Inputs	linH	_	510 600	_	320 370	_	320 370	μAdc
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	-1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AC PANAIVIETENS								
Propagation Delay Data Input → Output	^t pd	0.7	3.4	0.7	3.4	0.7	3.4	ns
Clock Input → Output		0.7	2.2	0.7	2.2	0.7	2.2	
Set-up Time	t _{set}	3.0		3.0		3.0		ns
Hold Time	thold	0.5	_	0.5	_	0.5		ns
Rise Time	t _r	0.5	2.4	0.5	2.4	0.5	2.4	ns
Fall Time	tf	0.5	2.4	0.5	2.4	0.5	2.4	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




8-INPUT PRIORITY ENCODER

The MC10H165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10H165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.

LOGIC DIAGRAM




APPLICATION INFORMATION

A typical application of the MC10H165 is the decoding of system status on a priority basis. A 64-line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one

of 64 different system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER





5-BIT MAGNITUDE COMPARATOR

The MC10H166 is a 5-Bit Magnitude Comparator and is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and no increase in power-supply current.

The MC10H166 is a high-speed expandable 5-bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. The A = B function can be obtained by wire-ORing these outputs (a low level indicates A = B) or by wire-NORing the outputs (a high level indicates A = B). A high level on the enable function forces both outputs low.

- Propagation Delay, Data-to-Output, 2.0 ns Typical
- Power Dissipation 440 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	· V _I	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	ဂိ ဂိ

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ŀΕ		117	_	106	_	117	mΑ
Input Current High	linH	_	350	_	220	_	220	μΑ
Input Current Low	linL	0.5		0.5	_	0.3		μΑ
High Output Voltage	٧он	- 1.02	- 0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIΗ	- 1.17	- 0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay Data-to-Output Enable-to-Output	^t pd	1.1 0.6	3.5 1.7	1.1 0.7	3.7 1.7	1.2 0.7	4.1 1.8	ns
Rise Time	t _r	0.6	1.5	0.6	1.6	0.6	1.7	ns
Fall Time	tf	0.6	1.5	0.6	1.6	0.6	1.7	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



TRUTH TABLE

	Input	Outputs						
Ē	Α	A B		A '> B				
н	×	X	Ĺ	L				
L	Word A	L	L					
L	Word A	L	Н					
L	Word A	< Word B	Н	L				








FIGURE 1 — 9-BIT MAGNITUDE COMPARATOR



For longer word lengths, the MC10H166 can be serially expanded or cascaded. Figure 1 shows two devices in a serial expansion for a 9-bit word length. The A>B and A<B outputs are fed to the A0 and B0 inputs

respectively of the next device. The connection for an A=B output is also shown. The worst case delay time of serial expansion is equal to the number of comparators times the data-to-output delay.





DUAL BINARY TO 1-4-DECODER (LOW)

The MC10H171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

- · Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		C)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	85	_	77	_	85	mA
Input Current High	linH	_	425	_	265	_	265	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


		0°		25°		7		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay	tpd							ns
Data		0.5	2.0	0.5	2.1	0.5	2.2	
Select		0.5	2.6	0.5	2.7	0.5	2.8	
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H171







TRUTH TABLE

Ena	ble Inp	outs	Inp	uts				Out	puts			
Ē	Ē0	Ē1	Α	В	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	L	L	L	L	L	Н	Н	Н	L	Н	Н	Н
L	L	L	L	Н	Н	L.	н	Н	н	L	Н	н
L	L	L	н	L	Н	Н	L	н	H	` H	L	н
L	L	L	н	Н	Н	Н	н	L	н	Н	н	L
L	L	н	L	L	Н	Н	Н,	Н	L	н	Н	Н
L	н	L	L	L	L	н	H	н	н	н	н	Н
Н	φ	φ	φ	φ	Н	Н	Н	Н	Н	Н	Н	Н

 $[\]phi = \text{Don't Care}$



DUAL BINARY TO 1-4-DECODER (HIGH)

The MC10H172 is a binary coded 2 line to dual 4 line decoder with selected outputs high. With either $\overline{E}0$ or $\overline{E}1$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

- Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		()°	2	5°	7	5° .	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	85	_	77	_	85	mA
Input Current High	linH		425	_	265	_	265	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	Vol	- 1.95	-1.63	-1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	-1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


		0°		25°		7		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay Data Select	^t pd	0.5 0.5	2.0 2.6	0.5 0.5	2.1 2.7	0.5 0.5	2.2 2.8	ns
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	tf	0.5	1.7	0.5	1.8	0.5	1.9	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H172







TRUTH TABLE

Ena	ble Inp	outs	Inp	uts				Out	puts			
Ē	Ē1	ĒΟ	Α	В	Q1 0	Q1 1	Q1 2	Q1 3	Q0 0	Q0 1	Q0 2	Q0 3
L L	H	H H	L L	L H	H	L H	L L	L L	H L	L H	L L	L L
L	H	H	H	L H	L	L	H	L	L	L	H	L H
L	L Н	H L	L L	L L	H	L	L	L	H L	L	L	L

φ = Don't Care



QUAD 2-INPUT MULTIPLEXER/LATCH

The MC10H173 is a quad 2-input multiplexer with latch. This device is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Data Propagation Delay, 1.5 ns Typical
- Voltage Compensated
- Power Dissipation, 275 mW Typical
- MECL 10K-Compatible
- Improved Noise Margin 150 mV (over operating voltage and temperature range)

P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		C)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	73	_	66	_	73	mA
Input Current High Pins 3-7 & 10-13 Pin 9	linH	_	510 475	_	320 300	_	320 300	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	- 1.13	- 0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AC PANAIVIETENS								
Propagation Delay	tpd							ns
Data	1	0.7	2.3	0.7	2.3	0.7	2.3	
Clock		1.0	3.7	1.0	3.7	1.0	3.7	
Select		1.0	3.6	1.0	3.6	1.0	3.6	
Set-up Time	t _{set}							ns
Data		0.7	_	0.7	_	0.7	-	1
Select		1.0	_	1.0		1.0	_	
Hold Time	thold							ns
Data		0.7	-	0.7	· —	0.7	-	
Select		1.0		1.0		1.0	_	
Rise Time	t _r	0.7	2.4	0.7	2.4	0.7	2.4	ns
Fall Time	tf	0.7	2.4	0.7	2.4	0.7	2.4	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

TRUTH TABLE

SELECT	CLOCK	Q0 _{n+1}
н	L	D00
L	L	D01
ф	Н	Q0 _n

φ = Don't Care




2

APPLICATION INFORMATION

The MC10173 is a quad two-channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input

will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

LOGIC DIAGRAM



V_{CC} = Pin 16 V_{EE} = Pin 8



DUAL 4 TO 1 MULTIPLEXER

The MC10H174 is a Dual 4-to-1 Multiplexer. This device is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Propagation Delay, 1.5 ns Typical
- Power Dissipation, 305 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	ç
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	ပို့

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0	0°		25°		75°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	80	_	73	_	80	mA
Input Current High Pins 3-7 & 9-13 Pin 14	linH	_	475 670	_	300 420	=	300 420	μAdc
Input Current Low	linL	0.5	_	0.5	_	0.3		μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	-0.81	- 0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	-0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

			T		т	T	T	
Propagation Delay	tpd							ns
Data	1	0.7	2.4	0.8	2.5	0.9	2.6	
Select (A, B)		1.0	2.8	1.1	2.9	1.2	3.2	
Enable		0.4	1.45	0.4	1.5	0.5	1.7	
Rise Time	tr	0.5	1.5	0.5	1.6	0.5	1.7	ns
Fall Time	tf	0.5	1.5	0.5	1.6	0.5	1.7	ns

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




TRUTH TABLE

ENABLE	ADDRES	SINPUTS	OUT	PUTS
E	В	Α	Z	w
н	ф	ф	L	L
L	L	L	XO	Y0
L	L	Н	X1	Y1
L	Н	L	X2	Y2
L	Н	н	ХЗ	Y3

φ = Don't Care



LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8



QUINT LATCH

The MC10H175 is a quint D type latch with common reset and clock lines. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.2 ns Typical
- Power Dissipation, 400 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		2	5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	107	_	97	_	107	mA
Input Current High Pins 5,6,7,9,10,12,13 Pin 11	linH	_	565 1120	_	335 660	_	335 660	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	- 0.98	-0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	-1.63	- 1.95	-1.60	Vdc
High Input Voltage	V _{IH}	- 1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay	t _{pd}							ns
Data	1	0.6	1.6	0.6	1.6	0.6	1.7	
Clock		0.7	1.9	0.7	2.0	0.8	2.1	
Reset		1.0	2.2	1.0	2.3	1.0	2.4	
Set-up Time	t _{set}	1.5	_	1.5	_	1.5	_	ns
Hold Time	thold	0.8	_	0.8		0.8	_	ns
Rise Time	t _r	0.5	1.8	0.5	1.9	0.5	2.0	ns
Fall Time	tf	0.5	1.8	0.5	1.9	0.5	2.0	ns

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



TRUTH TABLE

D	Ĉΰ	C1	Reset	Q n+1
L	L	L	φ	L
н	L	L	φ	н
φ	Н	φ	L	Qn
Φ	φ	н	L	Q n
φ	н	ø	н	L
φ	φ	н	н	L

 ϕ = don't care




APPLICATION INFORMATION

The MC10H175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the

outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. THE RESET INPUT IS ENABLED ONLY WHEN THE CLOCK IS IN THE HIGH STATE.

LOGIC DIAGRAM





HEX "D" MASTER-SLAVE FLIP-FLOP

The MC10H176 contains six master slave type "D" flip-flops with a common clock. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock frequency and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	Vį	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		C	0°		5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	123	_	112	_	123	mA
Input Current High Pins 5,6,7,10,11,12 Pin 9	linH	_	425 670	_	265 420	_	265 420	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	- 0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

Propagation Delay	tpd	0.9	2.1	0.9	2.2	1.0	2.4	ns
Set-up Time	t _{set}	1.5	_	1.5	_	1.5	_	ns
Hold Time	thold	0.9	_	0.9	_	1.0	_	ns
Rise Time	t _r	0.5	1.8	0.5	1.9	0.5	2.0	ns
Fall Time	tf	0.5	1.8	0.5	1.9	0.5	2.0	ns
Toggle Frequency	f _{tog}	250		250	_	250		MHz

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.




CLOCKED TRUTH TABLE

С	D	Q _{n+1}
L	φ	Ωn
н•	L	L
н•	Н	H

 $\phi = Don't Care$

*A clock H is a clock transition from a low to a high state.




APPLICATION INFORMATION

The MC10H176 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus, outputs may

change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device.

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8



LOOK-AHEAD CARRY BLOCK

The MC10H179 is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Power Dissipation, 300 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

P SUFFIX PLASTIC PACKAGE CASE 648 PN SUFFIX PLCC CASE 775

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	79		72	_	79	mA
Input Current High	linH							μΑ
Pins 5 and 9			465		275	-	275	
Pins 4, 7 and 11			545		320	_	320	
Pin 14			705	_	415	_	415	
Pin 12			790		465		465	
Pins 10 and 13		_	870	_	510		510	
Input Current Low	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	VOH	- 1.02	- 0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	-1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	0.81	- 1.07	-0.735	Vdc
Low Input Voltage	VIL	1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay P to PG G, P, Cn to	^t pd	0.4	1.4	0.4	1.5	0.5	1.7	ns
C _n or G _G		0.6	2.3	0.7	2.4	0.8	2.6	
Rise Time	t _r	0.5	1.7	0.5	1.8	0.5	1.9	ns
Fall Time	t _f	0.5	1.7	0.5	1.8	0.5	1.9	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 ifpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.






TYPICAL APPLICATIONS


The MC10H179 is a high-speed, low-power, standard MECL complex function that is designed to perform the look-ahead carry function. This device can be used with the MC10H181 4-bit ALU directly, or with the MC10H180 dual arithmetic unit in any computer, instrumentation or digital communication application requiring high speed arithmetic operation on long words.

When used with the MC10H181, the MC10H179 performs a second order or higher look-ahead. Figure 2 shows

a 16-bit look-ahead carry arithmetic unit. Second order carry is valuable for longer binary words. As an example, addition of two 32-bit words is improved from 30 nanoseconds with ripple-carry techniques. A block diagram of a 32-bit ALU is shown in Figure 1. The MC10H179 may also be used in many other applications. It can, for example, reduce system package count when used to generate functions of several variables.

FIGURE 1 — 32-BIT ALU WITH CARRY LOOK-AHEAD







DUAL 2-BIT ADDER/SUBTRACTOR

The MC10H180 is a high-speed, low-power, general-purpose adder/subtractor. It is designed to be used in special purpose adders/subtractors or in high-speed multiplier arrays.

Inputs for each adder are Carry-in, Operand A, and Operand B; outputs are Sum, Sum and Carry-out. The common select inputs serve as a control line to Invert A for subtract, and a control line to Invert B.

- Propagation Delay, 1.8 ns Typical, Operand and Select to Output
- Power Dissipation, 360 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-+75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		2!	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	95	_	86	-	95	mA
Input Current High	linH		005		417		417	μΑ
Pins 4, 12 Pins 7, 9			665 515	_	320	_	417 320	
Pins 5, 6, 10, 11			410		255		255	
Input Current Low	linL	0.5	-	0.5	_	0.3		μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage (1)	VIH	- 1.17	-0.84	- 1.13	- 0.81	-1.07	-0.735	Vdc
Low Input Voltage (1)	VIL	- 1.95	- 1.48	1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	t _{pd}							ns
Operand to Output		0.6	2.4	0.7	2.5	0.8	2.8]
Select to Output		0.6	2.2	0.7	2.3	0.8	2.6	
Carry-in to Output		0.4	1.6	0.4	1.7	0.4	1.8	
Rise Time	t _r	0.5	2.0	0.5	2.1	0.5	2.2	ns
Fall Time	tf	0.5	2.0	0.5	2.1	0.5	2.2	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







FUNCTION SELECT TABLE

SelA	SelB	Function
Н	Н	S = A plus B
Н	L	S = A minus B
L	Н	S = B minus A
L	L	S = 0 minus A minus B

TRUTH TABLE

		INI	PUTS					
FUNCTION	SelA	SelB	A0	80	Cin	SO	S0	Cout
ADD	н	н	L	L	L	L	н	L
j	н	н	L	L	н	н	L	L
ĺ	н	н	L	H	L	н	L	L
	н	н	L	н	н	L	н	н
1	H	н	н	L	L	н	L	L
1	н	н	н	L	н	L	H	н
l	н	н	н	н	L	L	н	н
l	н	н	н	н	н	н	L	н
SUBTRACT	Н	L	L	L	L	н	L	L
l	н	L	L	L	H	L	Н	H
	н	L	L	н	L	L	н	L
	н	L	L	н	н	н	L	L
	н	L	н	L	L	L	н,	н
1	н	L	н	L	н	Н.	L	н
	н	L	н	н	L	н	L	L
	н	L	н	н	н	L	н	н

		IN	UTS					
FUNCTION	SelA	SelB	AO	BO	Cin	S0	S0	Cout
REVERSE	L	н	L	L	L	Н	L	L
SUBTRACT	L	н	L	L	н	L	н	н
	L	н	L	н	L	L	н	н
ļ	L	н	L	н	н	н	L	н
1	L	н	н	L	L	L	н	L
	L	н	н	L	н	н	L	L
	L	н	н	н	L	н	L	L
	L	н	н	н	н	L	н	н
l	L	L	L	L	L	L	н	н
Ì	L	L	L	L	н	н	L	н
	L	L	L	н	L	н	L	L
	L	L	L	н	н	Ł	н	н
	L	L	н	L	L	н	L	L
J i	L	L	н	L	н	L	н	н
	L	L	н	н	L	L	н	L
	L	L	н	н	н	н	L	L



4-BIT ARITHMETIC LOGIC UNIT/ FUNCTION GENERATOR

The MC10H181 is a high-speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four-bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look-ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).


When used with the MC10H179, full-carry look-ahead, as a second order look-ahead block, the MC10H181 provides high-speed arithmetic operations on very long words.


This 10H part is a functional/pinout duplication of the standard MECL 10K family part with 100% improvement in propagation delay and no increase in power supply current.


- Improved Noise Margin, 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible


MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C









ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5.0\%$) (See Note)

)°	2!	5°	75	s°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	-	159	_	145	_	159	mA
Input Current High Pin 22 Pins 14,23 Pins 13,15,17 Pins 10,16,18,21 Pins 9,11,19,20	linH	 	720 405 515 475 465	_ _ _ _	450 255 320 300 275	- - - -	450 255 320 300 275	μΑ
Input Current Low Pins 9-11, 13-22	linL	0.5		0.5	_	0.3	_	μΑ
High Output Voltage	VoH	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	ViH	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	V _{IL}	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

AC PARAMETERS

						AC S	witchi	ng Cha	racter	istics	
					0	C O	+2	:5°C	+7	'5°C	
Characteristic	Symbol	Input	Output	Conditions†	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay	t++,t	C _n	C _{n+4}	A0,A1,A2,A3	0.7	2.0	0.7	2.0	0.7	2.2	ns
Rise Time, Fall Time	t+,t-	C _n	C _{n+4}	A0,A1,A2,A3	0.6	2.0	0.6	2.0	0.7	2.2	ns
Propagation Delay	t++,t+-, t-+,t	C _n	F1 F1	Α0	1.0	3.0	1.0	3.0	1.2	3.3	ns
Rise Time, Fall Time	t+, t-	C _n	F1		0.7	2.2	0.7	2.2	0.7	2.4	
Propagation Delay Rise Time, Fall Time	t++,t+-, t-+,t t+,t-	A1 A1 A1	F1 F1 F1		1.5 0.7	3.7 2.0	1.5 0.7	3.7	1.6 0.7	4.0 2.2	ns
Propagation Delay Rise Time, Fall Time	t++, t t+, t-	A1 A1	P _G	S0,S3 S0,S3	1.5 0.9	3.7 2.4	1.5 0.9	3.7 2.4	1.6 0.9	4.0	ns ns
Propagation Delay	t++,t	A1	G _G	A0,A2,A3,C _n	1.5	3.7	1.5	3.7	1.6	3.9	ns
Rise Time, Fall Time	t+,t-	A1	G _G	A0,A2,A3,C _n	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	A1	C _{n+4}	A0,A2,A3,C _n	1.5	3.6	1.5	3.6	1.6	3.9	ns
Rise Time, Fall Time	t+,t-	A1	C _{n+4}	A0,A2,A3,C _n	0.5	2.0	0.5	2.0	0.5	2.2	ns
Propagation Delay	t++,t-+,	B1	F1	S3,C _n	2.0	4.5	2.0	4.5	2.1	4.8	ns
Rise Time, Fall Time	t+,t-	B1	F	S3,C _n	0.7	2.3	0.7	2.3	0.7	2.5	ns
Propagation Delay	t++,t	B1	PG	S0,A1	1.5	3.8	1.5	3.8	1.6	4.0	ns
Rise Time, Fall Time	t+,t-	B1	PG	S0,A1	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t++,t	B1	G _G	S3,C _n	1.5	3.7	1.5	3.7	1.6	4.0	ns
Rise Time, Fall Time	t+,t-	B1	G _G	S3,C _n	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	B1	C _{n+4}	S3,C _n	2.0	4.0	2.0	4.0	2.1	4.3	ns
Rise Time, Fall Time	++,t-	B1	C _{n+4}	S3,C _n	0.5	2.0	0.5	2.2	0.5	2.2	ns
Propagation Delay	t++,t+-	M	F1	_	1.5	4.2	1.5	4.2	1.6	4.5	ns
Rise Time, Fall Time	t+,t-	M	F1		0.8	2.3	0.8	2.3	0.8	2.5	ns
Propagation Delay	t+-,t-+	S1	F1	A1,B1	1.5	4.5	1.5	4.5	1.6	4.8	ns
Rise Time, Fall Time	t+,t-	S1	F1	A1,B1	0.7	2.0	0.7	2.0	0.7	2.2	ns
Propagation Delay	t-+,t+-	S1	P _G	A3,B3	1.5	4.0	1.5	4.0	1.6	4.3	ns
Rise Time, Fall Time	t+,t-	S1	P _G	A3,B3	0.7	2.0	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	S1	C _{n+4}	A3,B3	1.5	4.1	1.5	4.1	1.6	4.4	ns
Rise Time, Fall Time	t+,t-	S1	C _{n+4}	A3,B3	0.7	2.2	0.7	2.2	0.7	2.4	ns
Propagation Delay	t+-,t-+	S1	G _G	A3,B3	1.3	4.5	1.3	4.5	1.4	4.8	ns
Rise Time, Fall Time	t+,t-	S1	G _G	A3,B3	0.5	3.2	0.5	3.2	0.5	3.4	ns

†Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc. VCC1 = VCC2 = +2.0 Vdc, VEE = -3.2 Vdc



HEX "D" MASTER-SLAVE FLIP-FLOP WITH RESET

The MC10H186 is a hex D type flip-flop with common reset and clock lines. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock toggle frequency and propagation delay and no increase in power-supply current.

- Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	V _I	0 to V _{EE}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	121	_	110	_	121	mA
Input Current High	linH							μΑ
Pins 5,6,7,10,11,12		_	430	_	265	_	265	
Pin 9			670	-	420	_	420	
Pin 1			1250	_	765		765	
Input Current Low	linL	0.5	_	0.5		0.3		μΑ
High Output Voltage	V _{OH}	- 1.02	-0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc

AC PARAMETERS

AC PARAIVIE I ERS								
Propagation Delay	tpd	0.7	3.0	0.7	3.0	0.7	3.0	ns
Set-up Time	t _{set}	1.5	_	1.5	_	1.5	_	ns
Hold Time	^t hold	1.0	_	1.0		1.0	_	ns
Rise Time	tr	0.7	2.6	0.7	2.6	0.7	2.6	ns
Fall Time	tf	0.7	2.6	0.7	2.6	0.7	2.6	ns
Toggle Frequency	f _{tog}	250	_	250	_	250	_	MHz
Reset Recovery Time (t ₁₋₉₊)	t _{rr}	3.0	_	3.0	_	3.0	_	ns

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



CLOCKED TRUTH TABLE

R	С	α	Qn + 1
L	L	φ	Qn
L	Н*	L	L
L	H *	Н	Н
Н	L	φ	L
Н	H *	D	D

 φ = Don't Care
 * A clock H is a clock transition from a low to a high state.




2

APPLICATION INFORMATION

The MC10H186 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus outputs may change only on a positive-going Clock transition. A

change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device. A common Reset is included in this circuit. THE RESET ONLY FUNCTIONS WHEN THE CLOCK IS LOW.

LOGIC DIAGRAM





HEX BUFFER WITH ENABLE

The MC10H188 is a high-speed Hex Buffer with a common Enable input. When Enable is in the high-state, all outputs are in the low-state. When Enable is in the low-state, the outputs take the same state as the inputs.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	٧ _I	0 to VEE	Vdc	
Output Current — Continuous — Surge	l _{out}	50 100	mA	
Operating Temperature Range	TA	0-+75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C	

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Power Supply Current	ΙE		46	_	42		46	mA	
Input Current High	linH		495	_	310	_	310	μΑ	
Input Current Low	l _{inL}	0.5	_	0.5	_	0.3	_	μΑ	
High Output Voltage	Vон	- 1.02	- 0.84	- 0.98	- 0.81	-0.92	- 0.735	Vdc	
Low Output Voltage	V _{OL}	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc	
High Input Voltage	VIH	- 1.17	- 0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc	
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	-1.95	- 1.45	Vdc	

AC PARAMETERS


Propagation Delay Enable	^t pd	0.7	2.2	0.7	2.2	0.7	2.2	ns
Data		0.7	1.9	0.7	1.9	0.7	1.9	
Rise Time	t _r	0.7	2.4	0.7	2.4	0.7	2.4	ns
Fall Time	tf	0.7	2.4	0.7	2.4	0.7	2.4	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



MC10H188







HEX INVERTER WITH ENABLE

The MC10H189 is a Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low-state. When Enable is in the high-state, all outputs are low.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Tvp/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	V _I	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0-+75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C	
	I	1		

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	46	-	42		46	mΑ
Input Current High	linH	_	495	-	310		310	μΑ
Input Current Low	linL	0.5	_	0.5	-	0.3	-	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	- 1.13	- 0.81	1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	-1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Enable Data	^t pd	0.7 0.7	2.2 1.9	0.7 0.7	2.2 1.9	0.7 0.7	2.3 1.9	ns
Rise Time	t _r	0.7	2.4	0.7	2.4	0.7	2.4	ns
Fall Time	tf	0.7	2.4	0.7	2.4	0.7	2.4	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.










DUAL 4-5-INPUT OR/NOR GATE

The MC10H209 is a Dual 4-5-input OR/NOR gate. This MECL part is a functional/pinout duplication of the MECL III part MC1688.

- Propagation Delay Average, 0.75 ns Typical
- Power Dissipation 125 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible



MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	V _I	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%) (See Note)


		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	_	_	30	_	_	mA
Input Current High	linH	_	640	_	400	_	400	μΑ
Input Current Low	linL	0.5	_	0.5		0.3	_	μΑ
High Output Voltage	VOH	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	-1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	t _{pd}	0.4	1.15	0.4	1.15	0.4	1.15	ns
Rise Time	t _r	0.4	1.5	0.4	1.5	0.4	1.6	ns
Fall Time	t _f	0.4	1.5	0.4	1.5	0.4	1.6	ns

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.







DUAL 3-INPUT 3-OUTPUT "OR" GATE

The MC10H210 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H210 particularly useful in clock distribution applications where minimum clock skew is desired.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

WAXIWUW NATINGS				
Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0-75	°C	
Storage Temperature Range — Plastic	T _{stg}	-55 to 150 -55 to 165	°C	

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	42	_	38	_	42	mA
Input Current High	linH	_	720	_	450	_	450	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V _{OL}	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	ViH	- 1.17	- 0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	-1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	tpd	0.5	1.55	0.55	1.55	0.6	1.7	ns
Rise Time	t _r	0.75	1.8	0.75	1.9	0.8	2.0	ns
Fall Time	tf	0.75	1.8	0.75	1.9	0.8	2.0	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Note: If crosstalk is present, double bypass capacitor to $0.2 \mu F$.









DUAL 3-INPUT 3-OUTPUT "NOR" GATE

The MC10H211 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H211 particularly useful in clock distribution applications where minimum clock skew is desired.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	V _I	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0-75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to 150 -55 to 165	°C °C

ELECTRICAL CHARACTERISTICS ($V_{FF} = -5.2 \text{ V } \pm 5\%$) (See Note)

		C)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	42	_	38		42	mA
Input Current High	linH	_	720	_	450	_	450	μΑ
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	- 0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	1.63	1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	-0.84	-1.13	0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	۷ _{IL}	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay	t _{pd}	0.7	1.6	0.7	1.6	0.7	1.7	ns
Rise Time	t _r	0.9	2.0	0.9	2.2	0.9	2.4	ns
Fall Time	t _f	0.9	2.0	0.9	2.2	0.9	2.4	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Note: If crosstalk is present, double bypass capacitor to $0.2\mu F$,









QUAD BUS DRIVER/RECEIVER WITH 2-TO-1 OUTPUT MULTIPLEXERS

The MC10H330 is a Quad Bus Driver/Receiver with two-to-one output multiplexers. These multiplexers have a common select and output enable. When disabled, ($\overline{OE} = \text{high}$) the bus outputs go to -2.0 V. Their output can be brought to a low state (V_{OL}) by applying a high level to the receiver enable ($\overline{RE} = \text{High}$). The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit	
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc	
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc	
Output Current — Continuous — Surge	lout	50 100	mA	
Operating Temperature Range	TA	0 to +75	°C	
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	ο̈́ο̈́	


ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		2!	5°	75°			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Power Supply Current	ΙE	_	157	_	143	_	157	mA	
Input Current High Pins 5–8, 17–20 Pins 16, 21 Pin 9	linH	_	667 514 475	=	417 321 297	_	417 321 297	μΑ	
Input Current Low	linL	0.5	<u>`</u>	0.5		0.3	_	μΑ	
High Output Voltage	Voн	- 1.02	-0.84	-0.98	-0.81	-0.92	- 0.735	Vdc	
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc	
High Input Voltage	ViH	-1.17	-0.84	- 1.13	- 0.81	- 1.07	- 0.735	Vdc	
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	-1.48	- 1.95	- 1.45	Vdc	

AC PARAMETERS

Propagation Delay	tpd							ns
Select-to-Input	F	1.8	5.3	1.8	5.3	1.8	5.3	
Data-to-Bus Output		0.5	2.0	0.5	2.0	0.5	2.0	
Select-to-Bus								
Output		1.0	3.2	1.0	3.2	1.0	3.2	ĺ
OE-to-Bus Output		0.8	2.2	0.8	2.2	0.8	2.2	ĺ
Bus-to-Input		0.8	2.1	0.8	2.1	0.8	2.4	
RE-to-Input		0.5	2.2	0.5	2.2	0.5	2.2	1
Data-to-Receiver								
Input		1.3	4.0	1.3	4.0	1.3	4.0	
Rise Time	t _r	0.5	2.0	0.5	2.0	0.5	2.0	ns
Fall Time	tf	0.5	2.0	0.5	2.0	0.5	2.0	ns






Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

NOTE:

WOIE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 flpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.



MULTIPLEXER TRUTH TABLE

ŌĒ	s	W _{Bus}	X _{Bus}	YBus	Z _{Bus}
Н	x	-2.0 V	-2.0 V	-2.0 V	-2.0 V
L	L	W0	X0	Y0	Z0
L	н	W1	X1	Y1	Z1

X — Don't care

RECEIVER TRUTH TABLE

RE	Win	Xin	Yin	Z _{in}
Н	L	L	L	L
L	W _{Bus}	X _{Bus}	YBus	Z _{Bus}



DUAL BUS DRIVER/RECEIVER WITH 4-TO-1 OUTPUT MULTIPLEXERS

The MC10H332 is a Dual Bus Driver/Receiver with four-to-one output multiplexers. These multiplexers have common selects and output enable. When disabled, $(\overline{\text{OE}} = \text{high})$ the bus outputs go to -2.0 V. The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

L SUFFIX CERAMIC CASE CASE 732 FN SUFFIX PLCC CASE 775 P SUFFIX PLASTIC CASE CASE 738 P SUFFIX PLCC CASE 775

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		115	_	110	_	115	mA
Input Current High Pins 3,4,5,6,14,	linH							μΑ
15,16,17			667	_	417	_	417	
Pins 7,8			437	_	273	—	273	
Pins 13,18			456	_	285	_	285	
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	- 0.81	-0.92	- 0.735	Vdc
Low Output Voltage	VOL	- 1.95	- 1.63	- 1.95	-1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	-1.17	-0.84	-1.13	-0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	ViL	- 1.95	- 1.48	- 1.95	- 1.48	1.95	-1.45	Vdc


AC PARAMETERS

Propagation Delay Data-to-Bus Output Select-to-Bus	^t pd	0.8	3.0	0.8	3.0	0.8	3.2	ns
Output		0.8	3.4	0.8	3.4	0.8	3.8	
OE-to-Bus Output		0.8	2.4	0.8	2.4	0.8	2.6	1
Bus-to-Receiver		0.8	2.1	0.8	2.1	0.8	2.4	
Select-to-Receiver		1.8	4.5	1.8	4.5	1.8	5.0	1
RE-to-Receiver		0.8	2.2	0.8	2.2	0.8	2.5	
Data-to-Receiver		1.3	4.0	1.3	4.0	1.3	4.5	
Rise Time	t _r	0.5	2.0	0.5	2.0	0.5	2.1	ns
Fall Time	tf	0.5	2.0	0.5	2.0	0.5	2.1	ns

DIP & PLCC PIN ASSIGNMENT Vcc 🗖 20 VCC02 19 YBus X_{Bus} 2 X0 □ 3 18 🗖 ŌĒ 17 Y0 X1 🗖 4 X2 🗖 5 16 Y1 X3 🗖 6 15 🗖 Y2 14 🗖 Y3 S0 🔲 7 S1 13 RE Xin 🗖 9 12 Yin □ V_{CC01} Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 ffpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.





QUAD BUS DRIVER/RECEIVER WITH TRANSMIT AND RECEIVER LATCHES

The MC10H334 is a Quad Bus Driver/Receiver with transmit and receiver latches. When disabled, $(\overline{OE}=\text{high})$ the bus outputs will fall to -2.0 V. Data to be transmitted or received is passed through its respective latch when the respective latch enable $(\overline{DLE}$ and $\overline{RLE})$ is at a low level. Information is latched on the positive transition of \overline{DLE} and \overline{RLE} . The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.6 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

L SUFFIX CERAMIC PACKAGE CASE 732 FN SUFFIX PLCC CASE 775 P SUFFIX PLASTIC PACKAGE CASE 738 20 1

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	. 50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	င့

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		25°		75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE		161	_	161	_	161	mA
Input Current High Pins 5,6,15,16	linH	_	397	_	273	_	273	μΑ
Pins 7,14 Pin 17		_	460 520	_	297 357	_	297 357	
Input Current Low	linL	0.5	<u>`</u>	0.5	_	0.3	_	μА
High Output Voltage	VOH	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	- 1.95	-1.63	- 1.95	- 1.63	- 1.95	- 1.60	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	- 0.81	- 1.07	- 0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS

Propagation Delay	tpd							ns
Data-to-Bus Output		0.5	2.5	0.5	2.5	0.5	2.5	
DLE-to-Bus Output		1.0	2.7	1.0	2.7	1.0	2.7	1
OE-to-Bus Output		0.5	2.5	0.5	2.5	0.5	2.5	
Bus-to-R0		0.5	1.9	0.5	1.9	0.5	1.9	
RLE-to-R0		0.5	2.1	0.5	2.1	0.5	2.1	
Data-to-Receiver R0		1.0	3.8	1.0	3.8	1.0	3.8	
Rise Time	t _r	0.5	2.2	0.5	2.2	0.5	2.2	ns
Fall Time	t _f	0.5	2.2	0.5	2.2	0.5	2.2	ns

DIP & PLCC PIN ASSIGNMENT 20 VCC03 19 🗖 BUS2 BUS1 2 BUSO 3 18 | BUS3 VCC02 17 🗖 Œ D1 C 16 T D2 15 D3 D0 [DLE [14 RLE 13 R3 R0 12 R2 R1 [11 VCC02 VEE 10 Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 flpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.





PECL* TO TTL TRANSLATOR (+5 Vdc Power Supply Only)

The MC10H350 is a member of Motorola's 10H family of high performance ECL logic. It consists of 4 translators with differential inputs and TTL outputs. The 3-state outputs can be disabled by applying a HIGH TTL logic level on the common OE input.

The MC10H350 is designed to be used primarily in systems incorporating both ECL and TTL logic operating off a common power supply. The separate VCC power pins are not connected internally and thus isolate the noisy TTL VCC runs from the relatively quiet ECL VCC runs on the printed circuit board. The differential inputs allow the H350 to be used as an inverting or noninverting translator, or a differential line receiver. The H350 can also drive CMOS with the addition of a pullup resistor.

Propagation Delay, 3.5 ns Typical

MECL 10K-Compatible


MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply (VEE = Gnd)	Vcc	7.0	Vdc
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range—Plastic —Ceramic	T _{stg}	-55 to +150 -55 to +165	°C °C


ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V } \pm 5\%$) (See Note 1)

			T _A = 0°C to 75°C		
Characteristic		Symbol	Min	Max	Unit
Power Supply Current	TTL ECL	lcc	_	20 12	mA
Input Current High	Pin 9 Others	ΊΗ		20 50	μΑ
Input Current Low	Pin 9 Others	lil INL	_	-0.6 50	mA μA
Input Voltage High	Pin 9	VIH	2.0		Vdc
Input Voltage Low	Pin 9	V _{IL}	_	0.8	Vdc
Differential Input Voltage (Pins 3-6	1) , 11–14 (1)	V _{DIFF}	350	_	mV
Voltage Common Mode Pins 3	3–6, 11–14	Vсм	2.8	5.0	Vdc
Output Voltage High IOH = 3.0 mA		VOH	2.7	_	Vdc
Output Voltage Low IOL = 20 mA		V _{OL}	_	0.5	Vdc
Short Circuit Current VOUT = 0 V		los	-60	- 150	mA
Output Disable Current His VOUT = 2.7 V	gh	lozh	_	50	μΑ
Output Disable Current Lo VOUT = 0.5 V	w	lozl		-50	μΑ

⁽¹⁾ Common mode input voltage to pins 3-4, 5-6, 11-12, 13-14 must be between the values of 2.8







V and 5.0 V. This common mode input voltage range includes the differential input swing. (2) For single ended use, apply 3.75 V (VBB) to either input depending on output polarity required. Signal level range to other input is 3.3 V to 4.2 V.

⁽³⁾ Any unused gates should have the inverting inputs tied to VCC and the non-inverting inputs tied to ground to prevent output alitching.


^{(4) 1.0} V to 2.0 V w/25 pF into 500 ohms.


^{*}Positive Emitter Coupled Logic


ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V } \pm 5\%$) (See Note 1)

		1A = 0	to 75°C	
Characteristic	Symbol	Min	Max	Unit
AC PARAMETERS (C _L = 50 pF) (V _C	$C = 5.0 \pm 5$	%) (T _A = 0°0	C to 75°C)	
Propagation Delay Data	^t pd	1.5	5.0	ns
Rise Time	t _r	0.3	1.6	ns
Fall Time	t _f	0.3	1.6	ns
Output Disable Time	^T pdLZ ^t pdHZ	2.0 2.0	6.0 6.0	ns
Output Enable Time	^t pdZL ^t pdZH	2.0 2.0	8.0 8.0	ns

3-STATE SWITCHING WAVEFORMS







*INCLUDES JIG AND PROBE CAPACITANCE

Application Note: Pin 9 is an $\overline{\text{OE}}$ and the 10H350 is disabled when $\overline{\text{OE}}$ is at V_{IH} or higher.



QUAD TTL/NMOS TO PECL* TRANSLATOR

The MC10H351 is a quad translator for interfacing data between a saturated logic section and the PECL section of digital systems when only a ± 5.0 Vdc power supply is available. The MC10H351 has TTL/NMOS compatible inputs and PECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state ($\approx \pm 3.2$ V) and all inverting outputs to the PECL high logic state ($\approx \pm 4.1$ V).

The MC10H351 can also be used with the MC10H350 to transmit and receive TTL/NMOS information differentially via balanced twisted pair lines.

- Single +5.0 V Power Supply
- · All V_{CC} Pins Isolated On Chip
- Differentially Drive Balanced Lines
- tpd = 1.3 nsec Typical

MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
Power Supply	Vcc	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V)	VI	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	l _{out}	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C


ELECTRICAL CHARACTERISTICS ($V_{CC} = V_{CC1} = V_{CC2} = 5.0 \text{ V} \pm 5.0\%$)


		C)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply	ECL	_	50		45		50	mA
Current	TTL		20		15	_	20	mA
Reverse Current Pins 7, 8, 12, 14 Pin 9	IR	_	25 100	_	20 80	_	25 100	μΑ
Forward Current Pins 7, 8, 12, 14 Pin 9	lF	_	-0.8 -3.2	_	-0.6 -2.4	_	-0.8 -3.2	mA
Input Breakdown Voltage	V _{(BR)in}	5.5	_	5.5	_	5.5	_	Vdc
Input Clamp Voltage (Iin = -18 mA)	VI	_	-1.5		- 1.5	_	- 1.5	Vdc
High Output Voltage (1)	VOH	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
Low Output Voltage (1)	VOL	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
High Input Voltage	VIH	2.0	_	2.0		2.0	_	Vdc
Low Input Voltage	VIL	_	0.8		0.8	_	0.8	Vdc

(1) With VCC at 5.0 V. VOH/VOL change 1:1 with VCC.

*Positive Emitter Coupled Logic







AC PARAMETERS

Characteristic		0°		25°		75°			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Propagation Delay (1)	tpd	0.4	2.2	0.4	2.2	0.4	2.2	ns	
Rise Time (20% to 80%)	t _r	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Fall Time (80% to 20%)	tf	0.4	1.9	0.4	2.0	0.4	2.1	ns	
Maximum Operating Frequency	fmax	150	_	150	_	150		MHz	

⁽¹⁾ Propagation delay is measured on this circuit from +1.5 volts on the input waveform to the 50% point on the output waveform.

NOTE: Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to V_{CC} – 2.0 Vdc.



QUAD CMOS TO PECL* TRANSLATOR

The MC10H352 is a quad translator for interfacing data between a CMOS logic section and the PECL section of digital systems when only a ± 5.0 Vdc power supply is available. The MC10H352 has CMOS compatible inputs and PECL complementary openemitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state ($\approx \pm 3.2$ V) and all inverting outputs to the PECL high logic state ($\approx \pm 4.1$ V).

The MC10H352 can also be used with the MC10H350 to transmit and receive CMOS information differentially via balanced twisted pair lines.

- Single +5.0 V Power Supply
- All V_{CC} Pins Isolated On Chip
- Differentially Drive Balanced Lines
- tpd = 1.3 nsec Typical

MAXIMUM RATINGS


MINIMON INTINGO			
Characteristic	Symbol	Rating	Unit
Power Supply	V _{CC}	0 to +7.0	Vdc
Input Voltage (V _{CC} = 5.0 V)	Vi	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	ပ္


ELECTRICAL CHARACTERISTICS (V_{CC} = V_{CC1} = V_{CC2} = 5.0 V ± 5.0%)


		0)°	2	5°	7	5°	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply	ECL		50	_	45	_	50	mA
Current	TTL	-	20	_	15		20	mA
Reverse Current Pins 7, 8, 12, 14 Pin 9	IR	=	25 100	_	20 80	_	25 100	μΑ
Forward Current Pins 7, 8, 12, 14 Pin 9	lF	_	-0.8 -3.2	_	- 0.6 - 2.4	_	- 0.8 - 3.2	mA
Input Breakdown Voltage	V _{(BR)in}	5.5	_	5.5	_	5.5		Vdc
Input Clamp Voltage (I _{in} = -18 mA)	VI	_	-1.5	-	-1.5		-1.5	Vdc
High Output Voltage (1)	VOH	3.98	4.16	4.02	4.19	4.08	4.27	Vdc
Low Output Voltage (1)	VOL	3.05	3.37	3.05	3.37	3.05	3.37	Vdc
High Input Voltage	VIH	3.15	_	3.15		3.15		Vdc
Low Input Voltage	VIL		1.5	_	1.5		1.5	Vdc

(1) With VCC at 5.0 V. VOH/VOL change 1:1 with VCC.

*Positive Emitter Coupled Logic







AC PARAMETERS

Characteristic		0°		25°		75°		
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Propagation Delay (1)	t _{pd}	0.4	1.9	0.4	2.0	0.4	2.1	ns
Rise Time (20% to 80%)	t _r	0.4	1.9	0.4	2.0	0.4	2.1	ns
Fall Time (80% to 20%)	t _f	0.4	1.9	0.4	2.0	0.4	2.1	ns
Maximum Operating Frequency	f _{max}	150	_	150	_	150		MHz

(1) Propagation delay is measured on this circuit from V_{CC}/2 on the input waveform to the 50% point on the output waveform.

NOTE: Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to V_{CC} = 2.0 Vdc.



TRIPLE-3 INPUT BUS DRIVER WITH ENABLE

The MC10H423 is a triple 3 Input Bus Driver with a common enable.

The MC10H423 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL}=-2.1$ Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter-followers of the MC10H423 are "turned off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25-ohm load terminated to -2.0 Vdc, the equivalent of a 50-ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10H423, higher impedance values may be used with this part. A typical 50 ohm bus is shown in Figure 1.

- Propagation Delay, 1.5 ns Typical
- Voltage Compensated
- Improved Noise Margin 150 mV (Over MECL 10K-Compatible Operating Voltage and Temperature Range)

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 0)	VEE	-8.0 to 0	Vdc
Input Voltage (V _{CC} = 0)	VI	0 to VEE	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

		0°		2	5°	75°		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	ΙE	_	60	_	56	_	60	mA
Input Current High Pins 4,5,6,9,10,	linH							μΑ
11,12,13,14		_	495		310	_	310	
Pin 7			765		475		475	
Input Current Low	linL	0.5	-	0.5		0.3	_	μΑ
High Output Voltage	Voн	- 1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-2.1	- 2.03	2.1	- 2.03	- 2.1	- 2.03	Vdc
High Input Voltage	VIH	- 1.17	- 0.84	-1.13	- 0.81	1.07	-0.735	Vdc
Low Input Voltage	VIL	- 1.95	- 1.48	- 1.95	- 1.48	- 1.95	- 1.45	Vdc


AC PARAMETERS


Propagation Delay Pin 7 Only Exclude Pin 7	^t pd	0.95 0.7	1.85 1.45	1.0 0.75	2.0 1.6	1.1 0.8	2.1 1.7	ns
Rise Time	t _r	0.55	2.0	0.55	2.1	0.6	2.2	ns
Fall Time	tf	0.55	2.0	0.55	2.1	0.6	2.2	ns


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been establkished. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.1 volts.

MC10H423








Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

FIGURE 1 — 50-OHM BUS DRIVER (25-OHM LOAD)





QUAD TTL-TO-ECL TRANSLATOR WITH AN ECL STROBE

The MC10H424 is a Quad TTL-to-ECL translator with an ECL strobe. Power supply requirements are ground, ± 5.0 volts, and ± 5.2 volts.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible


P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775


MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply (V _{CC} = 5.0 V)	VEE	-8.0 to 0	Vdc
Power Supply (VEE = -5.2 V)	Vcc	0 to +7.0	Vdc
Input Voltage (ECL)	VI	0 to VEE	Vdc
Input Voltage (TTL)	VI	0 to V _{CC}	Vdc
Output Current — Continuous — Surge	lout	50 100	mA
Operating Temperature Range	TA	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	T _{stg}	-55 to +150 -55 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = 5.0 \text{ V} \pm 5.0\%$)

		0	lo .	2!	5°	75	°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Negative Power Supply Drain Current	ΙE	_	72	-	66		72	mAdc
Positive Power Supply	^I CCH	_	16	_	16		18	mAdc
Drain Current	ICCL		25	_	25	-	25	mAdc
Reverse Current Pin 5,7,10,11	I _R	-,	50	_	50		50	μAdc
Forward Current Pin 5,7,10,11	ļĖ		-3.2	_	-3.2		-3.2	mAdc
Input HIGH Current Pin 6	linH		450	_	310		310	μAdc
Input LOW Current Pin 6	linL	0.5		0.5	_	0.3	_	μAdc
Input Breakdown Voltage	V _{(BR)in}	5.5	_	5.5	_	5.5	_	Vdc
Input Clamp Voltage	VI	_	-1.5		-1.5	_	-1.5	Vdc
High Output Voltage	VOH	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage Pin 5,7,10,11	ViH	2.0	_	2.0		+ 2.0		Vdc
Low Input Voltage Pin 5,7,10,11	VIL	_	0.8		0.8	-	0.8	Vdc
High Input Voltage Pin 6	VIH	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage Pin 6	VIL	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc





AC PARAMETERS

Propagation Delay Data Strobe	^t pd	0.5 0.5	2.2 2.2	0.5 0.5	2.3 2.3	0.5 0.5	2.4 2.4	ns
Rise Time	t _r	0.5	2.0	0.5	2.0	0.5	2.2	ns
Fall Time	t _f	0.5	2.0	0.5	2.0	0.5	2.2	ns

NOTE:

IOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been establkished. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 flpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

APPLICATIONS INFORMATION

The MC10H424 has TTL-compatible inputs, an ECL strobe and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low-logic level, it forces all true outputs to a MECL low-logic state and all inverting

outputs to a MECL high-logic state.

An advantage of this device is that TTL-level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers.



9-Bit TTL/ECL Translator


The MC10H/100H600 is a 9-bit, dual supply TTL to ECL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The H600 features both ECL and TTL logic enable controls for maximum flexibility.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- Flow-Through Configuration
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- · ECL and TTL Enable Inputs
- Dual Supply
- 3.5 ns Max D to Q
- PNP TTL Inputs for Low Loading
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

LOGIC SYMBOL



MC10H600 MC100H600



FN SUFFIX PLASTIC PACKAGE CASE 776


PIN NAMES

PIN	FUNCTION
GND	TTL Ground (0 V)
VCCE	ECL V _{CC} (0 V)
Vcco	ECL V _{CC} (0 V) — Outputs
Vcст	TTL Supply (+5.0 V)
VEE	ECL Supply (-5.2/-4.5 V)
D0-D8	Data Inputs (TTL)
Q0-Q8	Data Outputs (ECL)
ENECL	Enable Control (ECL)
ENTTL	Enable Control (TTL)

TRUTH TABLE

ENECL	ENTTL	D	Q
H	Х	Н	Н
Н	Х	L	L
Х	Н	Н	Н
Х	Н	L	L
L	L	X	L

PINOUT: 28-LEAD PLCC (TOP VIEW)



DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

		0°C 25°C 75°		75°C						
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
	Power Supply Current									
lEE .	ECL	10H 100H		-125 -122		-125 -123		-125 -132	mA	
ICCH ICCL	TTL			48 50		48 50		48 50	mA	

AC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

			0	°C	25	°C	75	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH	Propagation Delay	D	1.4	3.0	1.5	3.2	1.7	3.5	ns	50 Ω to -2.0 V
^t PHL	to Output	ENECL/ ENTTL	1.8	3.7	1.9	3.9	2.0	4.1	ns	50 Ω to -2.0 V
t _R t _F	Output Rise/Fall Time 20%-80%		0.5	1.5	0.5	1.5	0.5	1.5	ns	50 Ω to −2.0 V

10H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%

		0	c	25	25°C 75°C		75°C		75°C		75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition				
IIH IIL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μ Α μ Α					
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV					
VOH VOL	Output HIGH Voltage Output LOW Voltage	-1020 -1950	-840 -1630	-980 -1950	-810 -1630	-920 -1950	-735 -1600	mV	50 Ω to −2.0 V				

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0	0°C		25°C		°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μ Α μ Α	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	
VOH VOL	Output HIGH Voltage Output LOW Voltage	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	mV	50 Ω to -2.0 V

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

	I Parameter	0	0°C		25°C		°C		1
Symbol		Min	Max	Min	Max	Min	Max	Unit	Condition
ViH VIL	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V V	
lн	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
l _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA



9-Bit ECL/TTL Translator


The MC10H/100H601 is a 9-bit, dual supply ECL to TTL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The devices feature a 48 mA TTL output stage, and AC performance is specified into both a 50 pF and 200 pF load capacitance. For the 3-state output disable, both ECL and TTL control inputs are provided, allowing maximum design flexibility.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- 3-State TTL Outputs
- Flow-Through Configuration
- Extra TTL and ECL Power Pins to Minimize Switching Noise
- . ECL and TTL 3-State Control Inputs
- Dual Supply
- 4.8 ns Max Delay into 50 pF, 9.6 ns into 200 pF (all outputs switching)
- · PNP TTL Inputs for Low Loading
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

LOGIC SYMBOL



MC10H601 MC100H601



FN SUFFIX PLASTIC PACKAGE CASE 776


PIN NAMES

PIN	FUNCTION
GND VCCE VCCT VEE D0-D8 Q0-Q8 OEECL	TTL Ground (0 V) ECL V _{CC} (0 V) TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (ECL) Data Outputs (TTL) 3-State Control (ECL)
OETTL	3-State Control (TTL)

TRUTH TABLE

OEECL	OETTL	D	Q
L	L	L	L
H	X	X	z
X	Н	Х	Z

PINOUT: 28-LEAD PLCC (TOP VIEW)



DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°	c	25	°C	75	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	ECL		-46		-46		-50	mA	
Іссн		TTL		110		110		110	mA	
ICCL				110		110		110	mA	
Iccz				105		105		105	mA	
los	Output Short Circuit Currer	nt	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V
lozh	Output Disable Current	HIGH		50		50		50	μА	V _{OUT} = 2.7 V
lozL		LOW		-50		-50		-50	μΑ	V _{OUT} = 0.5 V

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°	,C	25	°C	75	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay to Output		1.7 3.4	4.8 9.6	1.7 3.4	4.8 9.6	1.7 3.4	4.8 9.6	ns ns	C _L = 50 pF C _L = 200 pF
^t PLZ ^t PHZ	Output Disable Time	OEECL	3.7 5.4	6.5 13	3.7 5.4	6.5 13	3.7 5.4	6.5 13	ns ns	C _L = 50 pF C _L = 200 pF
t _{PLZ} t _{PHZ}		OETTL	4.3 7.0	7.5 15	4.3 7.0	7.5 15	4.3 7.0	7.5 15	ns ns	C _L = 50 pF C _L = 200 pF
^t PZL ^t PZH	Output Enable Time	OEECL	3.5 5.0	6.0 12	3.5 5.0	6.0 12	3.5 5.0	6.0 12	ns ns	C _L = 50 pF C _L = 200 pF
^t PZL ^t PZH		OETTL	4.2 6.0	7.0 14	4.2 6.0	7.0 14	4.2 6.0	7.0 14	ns ns	C _L = 50 pF C _L = 200 pF
t _R	Output Rise/Fall Time 1.0 V-2.0 V			1.2 3.0		1.2 3.0		1.2 3.0	ns ns	C _L = 50 pF C _L = 200 pF

10H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%

		0	0°C		25°C		75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
liĤ liL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0°C		25°C		75°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
III III	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μ Α μ Α	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

		0	c	25	°C	75	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V V	
ΊΗ	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
l _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	٧	I _{IN} = -18 mA
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -15 mA
VOL	Output LOW Voltage		0.55		0.55		0.55	V	I _{OL} = 48 mA



9-Bit Latch TTL/ECL Translator


The MC10H/100H602 is a 9-bit, dual supply TTL to ECL translator with latch. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The H602 features D-type latches. Latching is controlled by Latch Enable (LEN), while the Master Reset input resets the latches. A post-latch logic enable is also provided (ENECL), allowing control of the output state without destroying latch data. All control inputs are ECL level.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- · 9-Bit Ideal for Byte-Parity Applications
- Flow-Through Configuration
- · Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- 3.5 ns Max D to Q
- · PNP TTL Inputs for Low Loading
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

LOGIC SYMBOL



MC10H602 MC100H602



FN SUFFIX PLASTIC PACKAGE CASE 776


PIN NAMES

PIN	FUNCTION
GND	TTL Ground (0 V)
VCCE	ECL V _{CC} (0 V)
Vcco	ECL V _{CC} (0 V) — Outputs
VCCT	TTL Supply (+5.0 V)
VEE	ECL Supply (-5.2/-4.5 V)
D0-D8	Data Inputs (TTL)
Q0-Q8	Data Outputs (ECL)
ENECL	Enable Control (ECL)
LEN	Latch Enable (ECL)
MR	Master Reset (ECL)

TRUTH TABLE

D	LEN	MR	ENECL	Q
H	L	L L	H H	L H
X	Н	L	Н	Q_0
Х	X	н	Н	, L
Х	Х	Х	L.	L

PINOUT: 28-LEAD PLCC (TOP VIEW)



DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°C		25°C		75°C			
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
	Power Supply Current									
IEE .	ECL	10H 100H		-125 -122		-125 -123		-125 -132	mA	
ICCH ICCL	TTL			48 50		48 50		48 50	mA	

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°	°C	25	°C	75	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output	D LEN MR ENECL	1.4 2.0 2.0 1.6	3.0 3.4 3.4 3.2	1.5 2.1 2.1 1.7	3.2 3.5 3.5 3.3	1.7 2.4 2.5 1.8	3.5 3.7 3.9 3.7	ns	
t _S	Set-Up Time, D tc LEN		2.0		2.0		2.0		ns	
th	Hold Time, D to LEN		1.0		1.0		1.0		ns	
t _W (L)	LEN Pulse Width, LOW		2.0		2.0		2.0		ns	
t _R	Output Rise/Fall Time 20%-80%		0.5	1.5	0.5	1.5	0.5	1.5	ns	

10H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%

		0 °	С	25	°C	75	°C		1
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IIH IIL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μA μA	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	
V _{OL}	Output HIGH Voltage Output LOW Voltage	-1020 -1950	-840 -1630	-980 -1950	-810 -1630	-920 -1950	735 1600	mV	50 Ω to -2.0 V

100H ECL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -4.2 \text{ V}$ to -5.5 V

		0	Č.	25	°C	75	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μ Α μ Α	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	
V _{OL}	Output HIGH Voltage Output LOW Voltage	-1025 -1810	880 1620	-1025 -1810	-880 -1620	-1025 -1810	-880 -1620	mV	50 Ω to −2.0 V

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

		0°C		25°C		75°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
ΊΗ	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
I _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	٧	I _{IN} = -18 mA



9-Bit Latch ECL/TTL Translator


The MC10H/100H603 is a 9-bit, dual supply ECL to TTL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The devices feature a 48 mA TTL output stage, and AC performance is specified into both a 50 pF and 200 pF load capacitance. Latching is controlled by Latch Enable (LEN), and Master Reset (MR) resets the latches. A HIGH on OEECL sends the outputs into the high impedance state. All control inputs are ECL level.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- 3-State TTL Outputs
- Flow-Through Configuration
- Extra TTL and ECL Power Pins to Minimize Switching Noise
- Dual Supply
- 6.0 ns Max Delay into 50 pF, 12 ns into 200 pF (all outputs switching)
- · PNP TTL Inputs for Low Loading
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

LOGIC SYMBOL



MC10H603 MC100H603



FN SUFFIX PLASTIC PACKAGE CASE 776


PIN NAMES

PIN .	FUNCTION
GND VCCE	TTL Ground (0 V) ECL V _{CC} (0 V) TTL Supply (+5.0 V)
VCCT VEE D0-D8	ECL Supply (+5.0 V) Data Inputs (ECL)
Q0-Q8 OEECL	Data Outputs (TTL) 3-State Control (ECL)
LEN MR	Latch Enable (ECL) Master Reset (ECL)

TRUTH TABLE

D	LEN	MR	OEECL	Q
L H	L	L	L	L
X	Н	L	Ŀ	Q ₀
X	X	H X	H	Z

PINOUT: 28-LEAD PLCC (TOP VIEW)



DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°C		25°C		75°C			
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
^I EE	Power Supply Current	ECL	-45	-63	-45	-64	-45	-68	mA	
Іссн		TTL	80	110	80	110	80	110	mA	
ICCL			80	110	80	110	80	110	mA	
lccz			80	110	80	110	80	110	mA	
los	Output Short Circuit Currer	nt	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V
lozh	Output Disable Current	HIGH		50		50		50	μΑ	V _{OUT} = 2.7 V
lozL		LOW		-50		-50		-50	μА	V _{OUT} = 0.5 V

AC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

	001 ,									
			0°	C	25	°C	75	°C		
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output	D	3.0 6.4	6.0 12	3.0 6.4	6.0 12	3.0 6.4	6.0 12	ns ns	C _L = 50 pF C _L = 200 pF
		LEN	3.5 7.0	6.5 13	3.5 7.0	6.5 13	3.5 7.0	6.5 13	ns ns	C _L = 50 pF C _L = 200 pF
		MR	3.0 6.0	6.0 12	3.0 6.0	6.0 12	3.0 6.0	6.0 12	ns ns	C _L = 50 pF C _L = 200 pF
t _S t _h t _W (L)	Set-Up Time, D to LEN Hold Time, D to LEN LEN Pulse Width, LOW		1.5 0.8 2.0		1.5 0.8 2.0		1.5 0.8 2.0		ns ns ns	
^t PLZ ^t PHZ	Output Disable Time		2.5 4.2	6.5 13	2.5 4.2	6.5 13	2:5 4.2	6.5 ₁	ns ns	C _L = 50 pF C _L = 200 pF
^t PZL ^t PZH	Output Enable Time		2.0 4.0	5.0 10	2.0 4.0	5.0 10	2.0 4.0	5.0 10	ns ns	C _L = 50 pF C _L = 200 pF
t _R t _F	Output Rise/Fall Time 1.0 V – 2.0 V		0.2 0.2	1.2 3.0	0.2 0.2	1.2 3.0	0.2 0.2	1.2 3.0	ns ns	C _L = 50 pF C _L = 200 pF

10H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%

		0°	0°C		25°C		°C		7:
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
hH hC	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μ Α μ Α	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 -1950	-810 -1480	-1070 -1950	-735 -1450	mV	

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

		0°	0°C		25°C		°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IIH IIL	Input HIGH Current Input LOW Current	0.5	225	0.5	145	0.5	145	μ Α μ Α	
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

		0	,C	25	°C	75	°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V V	
ΊΗ	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
1 _{IL}	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
V _{IK}	Input Clamp Voltage		-1.2		-1.2		-1.2	٧	I _{IN} = -18 mA
VOH	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -15 mA
VOL	Output LOW Voltage		0.55		0.55		0.55	V	I _{OL} = 48 mA



Product Preview


Registered Hex TTL/ECL Translator

The MC10H/100H604 is a 6-bit, registered, dual supply TTL to ECL translator. The device features differential ECL outputs as well as a choice between either a differential ECL clock input or a TTL clock input. The asynchronous master reset control is an ECL level input.

With its differential ECL outputs and TTL inputs the H604 device is ideally suited for the transmit function of a HPPI bus type board-to-board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the 10H device is compatible with MECL 10H logic levels while the 100H device is compatible with 100K logic levels.

- Differential 50Ω ECL Outputs
- Choice Between Differential ECL or TTL Clock Input
- Dual Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- Specified Within-Device Skew



MC10H604 MC100H604

REGISTERED HEX TTL TO ECL TRANSLATOR

PIN NAMES


FUNCTION									
TTL Data Inputs									
Differential ECL									
Clock Input									
TTL Clock Input									
ECL Master Reset									
Input									
True ECL Outputs									
Inverted ECL Outputs									
ECL V _{CC}									
TTL VCC									
TTL Ground									
ECL VEE									

TRUTH TABLE

	Dn	MR	TCLK/CLK	Qn + 1
I	L	L	Z	L
١	Н	L	Z	Н
1	Х	Н	X	L

Z = LOW to HIGH Transition

PINOUT: 28-LEAD PLCC (TOP VIEW)



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

DC CHARACTERISTICS: $V_{EE} = V_{EE}(Min)$ to $V_{EE}(Max)$; $V_{CCE} = GND$; $V_{CCT} = 5.0 \text{ V} \pm 10\%$

			0°C			25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
IEE	ECL Power Supply Current 10H 100H			130 130			130 140			130 150	mA	
ССН	TTL Power Supply Current			35			35			35	mA	
ICCL				45			45			45	mA	

10H ECL DC CHARACTERISTICS: (V_{CCT} = +5.0 V ±10%; V_{EE} = -5.20 V ±5%)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
۱н	Input HIGH Current			225			145			145	μΑ	
IIL	Input LOW Current	0.5			0.5			0.5			μΑ	
VIH	Input HIGH Voltage	-1170		-840	-1130		-810	-1060		-720	m۷	
VIL	Input LOW Voltage	-1950		-1480	-1950		-1480	-1950		-1480	mV	
V _{BB}	Output Bias Voltage	-1380		-1270	-1350		-1230	-1310		-1190	mV	
VOH	Output HIGH Voltage	-1020		-840	-980		-810	-910		-720	mV	50 Ω to -2.0 V
VOL	Output LOW Voltage	-1950		-1630	-1950		-1630	-1950		-1595		

100H ECL DC CHARACTERISTICS: (V_{CCT} = +5.0 V ±10%; V_{EE} = -4.2 V to -5.5 V)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
lн	Input HIGH Current			225			145			145	μΑ	
Ιμ	Input LOW Current	0.5			0.5			0.5			μА	
VIH	Input HIGH Voltage	-1165		-880	-1165		-880	-1165		-880	mV	
٧ _{IL}	Input LOW Voltage	-1810		-1475	-1810		-1475	-1810		-1475	mV	
V _{BB}	Output Bias Voltage	-1380		-1260	-1380		-1260	-1380		-1260	mV	
VOH VOL	Output HIGH Voltage Output LOW Voltage	-1025 -1810		-880 -1620	-1025 -1810		-880 -1620	-1025 -1810		-880 -1620	mV	50 Ω to -2.0 V

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

			0°C			25°C			85°C			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
VIH VIL	Input HIGH Voltage	2.0			2.0			2.0			V	
VIL	Input LOW Voltage			0.8			0.8		L	0.8	V	
¹ IH	Input HIGH Current			20 100			20 100			20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
կլ	Input LOW Current			-0.6			-0.6			-0.6	mA	V _{IN} = 0.5 V
VIK	Input Clamp Voltage			-1.2			-1.2			-1.2	V	I _{IN} = -18 mA

AC CHARACTERISTICS: $V_{EE} = V_{EE}(Min)$ to $V_{EE}(Max)$; $V_{CCE} = GND$; $V_{CCT} = 5.0 \text{ V} \pm 10\%$

		0°C				25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
tPLH tPHL	Propagation Delay to Output CLK to Q TCLK to Q MR to Q	1.5 2.0 1.5		3.5 4.0 4.0	1.5 2.0 1.5	2.8 3.0 2.8	3.5 4.0 4.0	1.5 2.0 1.5		3.5 4.0 4.0	ns	C _L = 50 pF
ts	Setup Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	C _L = 50 pF
tH	Hold Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	C _L = 50 pF
tpw	Minimum Pulse Width CLK, MR		1.0			1.0			1.0		ns	C _L = 50 pF
Vpp	Minimum Input Swing					150					mV	
t _r t _f	Rise/Fall Times	0.3	1.0	2.0	0.3	1.0	2.0	0.3	1.0	2.0	ns	20% – 80%



Registered Hex ECL/TTL Translator

The MC10/100H605 is a 6-bit, registered, dual supply ECL to TTL translator. The device features differential ECL inputs for both data and clock. The TTL outputs feature balanced 24mA sink/source capabilities for driving transmission lines.

With its differential ECL inputs and TTL outputs the H605 device is ideally suited for the receive function of a HPPI bus type board-to-board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.


A VBB reference voltage is supplied for use with single-ended data or clock. For single-ended applications the VBB output should be connected to the "bar" inputs $(\overline{\text{On}} \text{ or } \overline{\text{CLK}})$ and bypassed to ground via a 0.01 μF capacitor. To minimize the skew of the device differential clocks should be used.

The ECL level Master Reset pin is asynchronous and common to all flip-flops. A "HIGH" on the Master Reset forces the Q outputs "LOW".

The device is available in either ECL standard: the 10H device is compatible with MECL 10H logic levels while the 100H device is compatible with 100K logic levels.

- Differential ECL Data and Clock Inputs
- 48mA Sink, 15mA Source TTL Outputs
- Dual Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- 700ps Within-Device Skew
- 2.0ns Part-to-Part Skew

LOGIC SYMBOL



MC10H605 MC100H605

REGISTERED HEX ECL TO TTL TRANSLATOR



FN SUFFIX PLASTIC PACKAGE CASE 776

PIN NAMES


PIN	FUNCTION
$\begin{array}{c} {\rm D_0 - D_5} \\ {\rm D_0 - D_5} \\ {\rm CLK, CLK} \\ {\rm MR} \\ {\rm Q_0 - Q_5} \end{array}$	True ECL Data Inputs Inverted ECL Data Inputs Differential ECL Clock Input ECL Master Reset Input TTL Outputs
VCCE VCCT GND VEE	ECL VCC TTL VCC TTL Ground ECL VEE

TRUTH TABLE

D	n	MR	TCLK/CLK	Q _n + 1
L		L	·Z	L
+	1	L	Z	н
×		Н	X	L

Z = LOW to HIGH Transition

PINOUT: 28-LEAD PLCC (TOP VIEW)



10H ECL DC CHARACTERISTICS ($V_{CCT} = +5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.20 \text{ V} \pm 5\%$)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
IEE	Supply Current		63	75		63	75		61	75	mA	
ΙΗ	Input High Current			225			145			145	μА	
IIL	Input Low Current	0.5			0.5			0.5			μΑ	
VIH	Input High Voltage	-1170		-840	-1130		-810	-1060		-720	mV	,
VIL	Input Low Voltage	-1950		-1480	-1950		-1480	-1950		-1450	mV	
V _{BB}	Output Bias Voltage	-1380		-1270	-1350		-1230	-1310		-1190	mV	; .
V _{Diff}	Input Differential Voltage	150			150			150			mV	
V _{max} CMRR	Input Common Mode Reject Range			0			0			0	mV	
V _{min} CMRR	Input Common Mode Reject Range	-2800 -3000 -3300			-2800 -3000 -3300			-2800 -3000 -3300			mV	V _{EE} = -4.94 V _{EE} = -5.20 V _{EE} = -5.46

100H ECL DC CHARACTERISTICS ($V_{CCT} = +5.0 \text{ V} \pm 10\%$; $V_{EE} = -4.2 \text{ V}$ to -5.5 V)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
IEE	Supply Current		65	75		65	75		70	85	mA	
۱н	Input High Current		:	225			145			145	μА	
Iμ	Input Low Current	0.5			0.5			0.5			μА	1.5
V _{IH}	Input High Voltage	-1165		-880	-1165		-880	-1165		-880	mV	
VIL	Input Low Voltage	-1810		-1475	-1810		-1475	-1810		-1475	mV	
V _{BB}	Output Bias Voltage	-1380		-1260	-1380		-1260	-1380		-1260	mV	
V _{Diff}	Input Differential Voltage	150			150			150			mV	
V _{max} CMRR	Input Common Mode Reject Range			0			0			0	mV	
V _{min} CMRR	Input Common Mode Reject Range	-2000 -2200 -2400 -2650 -2850			-2000 -2200 -2400 -2650 -2850			-2000 -2200 -2400 -2650 -2850			mV	VEE = -4.20 VEE = -4.50 VEE = -4.80 VEE = -5.20 VEE = -5.50

 $^{^{\}star}$ NOTE: DO NOT short the ECL inputs to the TTL $V_{\hbox{\footnotesize CC}}.$

 $\textbf{TTL DC CHARACTERISTICS} \; (V_{CCT} = +5.0 \; V \; \pm 10\%; \; V_{EE} = -5.2 \; V \; \pm 5\% \; (10H); \; V_{EE} = -4.2 \; V \; to \; -5.5 \; V \; (100H))$

					· · ·								
			0°C			25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition	
ICCL	Supply Current		65	75		65	75		65	75	mA	Outputs Low	
Іссн	Supply Current		65	75		65	75		65	75	mA	Outputs High	
VOL	Output Low Voltage			0.5			0.5			0.5	mV	I _{OL} = 24 mA	
VOH	Output High Voltage	2.5			2.5			2.5			mV	I _{OH} = 24 mA	
los	Output Short Circuit Current	100		225	100		225	100		225	mA	V _{OUT} = 0 V	

AC TEST LIMITS ($V_{CCT} = +5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H))

	T	0°C 25°C 85°C						85°C		T		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
tPLH	Propagation Delay CLK to Q (Diff) CLK to Q (SE)	4.5 4.3	5.3 5.3	6.5 6.7	4.5 4.3	5.4 5.4	6.5 6.7	4.5 4.3	5.6 5.6	6.5 6.7	ns	Across P.S. and Temp C _L = 50 pF
[†] PHL	Propagation Delay CLK to Q (Diff) CLK to Q (SE)	4.0 3.8	5.0 5.0	6.0 6.2	4.0 3.8	5.1 5.1	6.0 6.2	4.0 3.8	5.5 5.5	6.0 6.2	ns	Across P.S. and Temp C _L = 50 pF
^t PHL	Propagation Delay MR to Q	2.5	4.9	7.0	2.5	5.2	7.0	3.0	5.8	7.5	ns	Across P.S. and Temp C _L = 50 pF
ts	Setup Time	1.5			1.5			1.5			ns	
ŧн	Hold Time	1.5			1.5			1.5			ns	
tpW	Minimum Pulse Width CLK	1.0			1.0			1.0			ns	
tpw	Minimum Pulse Width MR	1.0			1.0			1.0			ns	
VPP	Minimum Input Swing	150			150			150			mV	Peak-to-Peak
t _r	Rise Time	0.7	1.0	1.5	0.7	1.0	1.5	0.7	1.0	1.5	ns	1 V to 2 V
tf	Fall Time	0.5	0.7	1.2	0.5	0.7	1.2	0.5	0.7	1.2	ns	1 V to 2 V
tRR	Reset/Recovery Time	2.5			2.5			2.5			ns	



Registered Hex TTL/PECL Translator

The MC10/100H606 is a 6-bit, registered, single supply TTL to PECL translator. The device features differential PECL outputs as well as a choice between either a differential PECL clock input or a TTL clock input. The asynchronous master reset control is a PECL level input.

With its differential PECL outputs and TTL inputs the H606 device is ideally suited for the transmit function of a HPPI bus type board-to-board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available as an MC10H606 which is compatible with MECL 10H logic levels, and the MC100H606 which is compatible with 100K logic levels. Both use a V_{CC} of +5.0 volts.

- Differential 50 Ω ECL Outputs
- Choice Between Differential PECL or TTL Clock Input
- Single Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- · Specified Within-Device Skew

TRUTH TABLE

D _n	MR	TCLK/CLK	Q _n + 1
L	L	Z	L
H	L	Z	H
X	H	X	L

Z = LOW to HIGH Transition

MC10H606 MC100H606

REGISTERED HEX TTL/PECL TRANSLATOR




FN SUFFIX PLASTIC PACKAGE CASE 776-02


PIN NAMES

PIN	FUNCTION
$\begin{array}{c} {\rm D_0 - D_5} \\ {\rm CLK, CLK} \\ {\rm TCLK} \\ {\rm MR} \\ {\rm Q_0 - Q_5} \\ {\rm Q_0 - Q_5} \end{array}$	TTL Data Inputs Differential PECL Clock Input TTL Clock Input PECL Master Reset Input True PECL Outputs Inverted PECL Outputs
V _{CCE} V _{CCT} GND	ECL V _{CC} TTL V _{CC} TTL/PECL Ground

LOGIC DIAGRAM



PINOUT: 28-LEAD PLCC (TOP VIEW)



DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0 \text{ V} \pm 5\%$)

			T _A = 0°	С	Т	A = + 25	5°C	Т	A = + 8	5°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
ICCTL	Supply Current		18	30		18	30		18	30	mA	Outputs LOW
Ісстн	Supply Current		13	25		13	25		13	25	mA	Outputs HIGH
IGND	Supply Current		75	90		75	90		75	95	mA	

TTL DC CHARACTERISTICS ($V_{CCT} = V_{EE} = 5.0 \text{ V} \pm 5\%$)

		T _A =	: 0°C	T _A =	25°C	T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH	Input HIGH Voltage	2.0		2.0		2.0		V	
V _{IL}	Input LOW Voltage		0.8		0.8		0.8	٧	
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	٧	I _{IN} = -18 mA
ΊΗ	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
IĮL	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V

10H PECL DC CHARACTERISTICS ($V_{CCT} = V_{EE} = 5.0 \text{ V} \pm 5\%$)

		T _A =	0°C	T _A =	25°C	T _A =	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH	Input HIGH Current		255		145		145	μА	
INL	Input LOW Current	0.5		0.5		0.5		μА	
VIH	Input HIGH Voltage	3830	4160	3870	4190	3930	4280	mV	V _{CCT} = 5.0 V
VIL	Input LOW Voltage	3050	3520	3050	3520	3050	3555	mV	V _{CCT} = 5.0 V
VOH	Output HIGH Voltage	3980	4160	4020	4190	4080	4270	mV	V _{CCT} = 5.0 V
VOL	Output LOW Voltage	3050	3370	3050	3370	3050	3400	mV	V _{CCT} = 5.0 V
V _{BB}	Output Bias Voltage	3620	3730	3650	3750	3690	3810	mV	V _{CCT} = 5.0 V

100H PECL DC CHARACTERISTICS ($V_{CCT} = V_{EE} = 5.0 \text{ V} \pm 5\%$)

		T _A =	: 0°C	T _A =	25°C	T _A =	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH	Input HIGH Current		255		145		145	μА	
INL	Input LOW Current	0.5		0.5		0.5		μΑ	
V _{IH}	Input HIGH Voltage	3835	4120	3835	4120	3835	4120	mV	V _{CCT} = 5.0 V
V _{IL}	Input LOW Voltage	3190	3525	3190	3525	3190	3525	mV	V _{CCT} = 5.0 V
VOH	Output HIGH Voltage	3975	4120	3975	4120	3975	4120	mV	V _{CCT} = 5.0 V
VOL	Output LOW Voltage	3190	3380	3190	3380	3190	3380	mV	V _{CCT} = 5.0 V
V _{BB}	Output Bias Voltage	3620	3740	3620	3740	3620	3740	mV	V _{CCT} = 5.0 V

AC CHARACTERISTICS (V_{CCT} = V_{CCE} = 5.0 V ±5%)

		T -	T _A = 0°C	;	T,	a = + 25	°C	T	x = + 85	°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
tPD	Propagation Delay TCLK++	1.75		3.75	1.75	3.00	3.75	1.75		3.75	ns	C _L = 50 pF
tPD	Propagation Delay TCLK+-	1.75		3.75	1.75	3.00	3.75	1.75		3.75	ns	C _L = 50 pF
tPD	Propagation Delay CLK++	1.50		3.50	1.50	2.50	3.50	1.50		3.50	ns	C _L = 50 pF
tPD	Propagation Delay CLK+-	1.50		3.50	1.50	2.50	3.50	1.50		3.50	ns	C _L = 50 pF
tPD	Propagation Delay MR+-	1.50		3.50	1.50	2.50	3.50	1.75		3.75	ns	C _L = 50 pF
ts	Setup Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	C _L = 50 pF
t _H	Hold Time	1.5	0.5		1.5	0.5		1.5	0.5		ns	C _L = 50 pF
tpW	Minimum Pulse Width CLK	1.5			1.5	1.0		1.5			ns	C _L = 50 pF
tpw	Minimum Pulse Width MR	1.5			1.5			1.5			ns	C _L = 50 pF
t _r	Rise Time			2.0		1.0	2.0			2.0	ns	C _L = 50 pF
tf	Fall Time			2.0		1.0	2.0			2.0	ns	C _L = 50 pF
tRES/REC	Reset/Recovery Time	2.5	2.0		2.5	2.0		2.5	2.0		ns	C _L = 50 pF



Advance Information

Registered Hex PECL/TTL Translator

The MC10H/100H607 is a 6-bit, registered PECL to TTL translator. The device features differential PECL inputs for both data and clock. The TTL outputs feature 48 mA sink, 24 mA source drive capability for driving high fanout loads or transmission lines. The asynchronous master reset control is an ECL level input.

With its differential PECL inputs and TTL outputs the H607 device is ideally suited for the receive function of a HPPI bus type board-to-board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the 10H device is compatible with MECL 10H logic levels, with a V_{CC} of +5.0 volts, while the 100H device is compatible with 100K logic levels, with a V_{CC} of +5.0 volts.

- · Differential ECL Data and Clock Inputs
- 48 mA Sink, 15 mA Source TTL Outputs
- Single Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- · Specified Within-Device Skew

TRUTH TABLE

i	D _n	MR	CLK	Q _n + 1
i	L H	L L	Z Z	L
	Х	Н	Х	L

Z = LOW to HIGH Transition

MC10H607 MC100H607


REGISTERED HEX PECL/TTL TRANSLATOR




PIN NAMES

PIN	FUNCTION
$\begin{array}{c} {\rm D_0 - D_5} \\ {\rm D_0 - D_5} \\ {\rm CLK, \overline{CLK}} \\ {\rm MR} \\ {\rm Q_0 - Q_5} \end{array}$	True PECL Data Inputs Inverted PECL Data Inputs Differential PECL Clock Input PECL Master Reset Input TTL Outputs
VCCE VCCT TGND EGND	PECL VCC TTL VCC TTL Ground PECL Ground

LOGIC DIAGRAM



PINOUT: 28-LEAD PLCC (TOP VIEW)



This document contains information on a new product. Specifications and information herein are subject to change without notice.

DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0 \text{ V} \pm 5\%$)

	4	T _A = 0°C		T _A = + 25°C			T _A = + 85°C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
IEE	ECL Power Supply Current 10H 100H		70 65	85 80		70 70	85 85		70 75	85 95	mA	
ICCL	TTL Supply Current		100	120		100	120		100	120	mA	
ССН	TTL Supply Current		100	120		100	120		100	120	mA	

10H PECL DC CHARACTERISTICS (V_{CCT} = V_{EE} = $5.0~V~\pm 5\%$)

			T _A = 0°C		25°C	T _A =	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
INH	Input HIGH Current		255		145		145	μА	
INL	Input LOW Current	0.5		0.5		0.5		μА	
V _{IH}	Input HIGH Voltage	3830	4160	3870	4190	3930	4280	mV	V _{CCT} = 5.0 V
V _{IL}	Input LOW Voltage	3050	3520	3050	3520	3050	3555	mV	V _{CCT} = 5.0 V
V _{BB}	Output Bias Voltage	3620	3730	3650	3750	3690	3810	mV	V _{CCT} = 5.0 V

NOTE: PECL V_{IL} , V_{IH} , V_{OL} , V_{OH} , V_{BB} are given for $V_{CCT} = V_{CCE} = 5.0 \text{ V}$ and will vary 1:1 with power supply.

100H PECL DC CHARACTERISTICS ($V_{CCT} = V_{EE} = 5.0 \text{ V} \pm 5\%$)

		T _A = 0°C		T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
lн	Input HIGH Current		255		145		145	μА	
IIL	Input LOW Current		0.5		0.5		0.5	μΑ	
V _{IH}	Input HIGH Voltage	3835	4120	3835	4120	3835	4120	mV	V _{CCT} = 5.0 V
V _{IL}	Input LOW Voltage	3190	3525	3190	3525	3190	3525	mV	V _{CCT} = 5.0 V
V _{BB}	Output Bias Voltage	3620	3740	3620	3740	3620	3740	mV	V _{CCT} = 5.0 V

NOTE: PECL VIL, VIH, VOL, VOH, VBB are given for VCCT = VCCE = 5.0 V and will vary 1:1 with power supply.

10H/100H TTL DC CHARACTERISTICS ($V_{CCT} = V_{EE} = 5.0 \text{ V} \pm 5\%$)

		T _A =	0°C	T _A = 25°C		T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
Vон	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		٧	I _{OH} = -15 mA I _{OH} = -24 mA
VOL	Output LOW Voltage		0.55		0.55		0.55	٧	I _{OL} = 48 mA

NOTE:DC levels such as V_{OH}, V_{OL}, etc., are standard for PECL and FAST devices, with the exceptions of: I_{OL} = 48 mA at 0.5 V_{OL}; and I_{OH} = 24 mA at 2.0 V_{OH}.

AC CHARACTERISTICS (V_{CCT} = V_{CCE} = 5.0 V ±5%)

			Γ _A = 0°C	;	T,	\ = + 25	°C	T/	\ = + 85°	Č.		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
tPLH ¹ tPHL	Propagation Delay to Output CLK to Q MR to Q		7.3 7.3			7.5 7.5			8.5 8.5		ns	C _L = 50 pF
ts	Setup Time		0.8			0.8			0.8		ns	
^t H	Hold Time		0.8			0.8			0.8		ns	
tpw	Minimum Pulse Width CLK, MR		1.0			1.0			1.0		ns	
VPP	Minimum Input Swing	200	150		200	150		200	150		mV	
t _r	Rise Time		1.2			1.2			1.2		ns	0.8 – 2.0 V
tf	Fall Time		1.2			1.2			1.2		ns	0.8 – 2.0 V

¹Numbers are for both ++ and - - delay CLK to Q and MR to Q.



68030/040 PECL/TTL Clock Driver

The MC10H/100H640 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (referenced to +5.0 V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50 MHz and beyond, the inherent superiority of PECL (particularly differential PECL) as a means of clock signal distribution becomes increasingly evident. The 'H640 also uses differential PECL internally to achieve its superior skew characteristic.

The 'H640 includes divide-by-two and divide-by-four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50 MHz processor application would use an input clock running at 100 MHz, thus obtaining output clocks at 50 MHz and 25 MHz (see Logic Symbol).

The 10H version is compatible with MECL 10H ECL logic levels, while the 100H version is compatible with 100K levels (referenced to ± 5.0 V).

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and ECL Power/Ground Pins

MC10H640 MC100H640

68030/040 PECL/TTL CLOCK DRIVER



Function

Reset (R): LOW on RESET forces all Q outputs LOW and all $\overline{\mathbf{Q}}$ outputs HIGH.

Power-Up: The device is designed to have the POS edges of the +2 and +4 outputs synchronized at power up.

Select (SEL): LOW selects the ECL input source (DE/DE). HIGH selects the TTL input source (DT).

The 'H640 also contains circuitry to force a stable state of the PECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and $\overline{\text{DE}}$ goes HIGH.


• Asynchronous Reset

• Single +5.0 V Supply


• Choice of ECL Compatibility:

MECL 10H (10Hxxx) or 100K (100Hxxx)

LOGIC SYMBOL



PINOUT: 28-LEAD PLCC (TOP VIEW)



PIN NAMES

PIN	FUNCTION
GT	TTL Ground (0 V)
VT	TTL V _{CC} (+5.0 V)
VE	PECL V _{CC} (+5.0 V)
GE	PECL Ground (0 V)
DE, DE	PECL Signal Input (positive PECL)
V _{BB}	V _{BB} Reference Output
DT	TTL Signal Input
QN, QN	Signal Outputs (TTL)
SEL	Input Select (TTL)
R	Reset (TTL)

AC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

			0	C	25	°C	85	°C		
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay PECL DE/DE to Output	Q0 – Q3	4.9	5.9	4.9	5.9	5.2	6.2	ns	C _L = 25 pF
[†] PLH	Propagation Delay TTL DT to Output		5.0	6.0	5.0	6.0	5.3	6.3	ns	C _L = 25 pF
tskwd*	Within-Device Skew			0.5		0.5		0.5	ns	C _L = 25 pF
tPLH	Propagation Delay PECL DE/DE to Output	Q0, Q1	4.9	5.9	4.9	5.9	5.2	6.2	ns	C _L = 25 pF
^t PLH	Propagation Delay TTL DT to Output		5.0	6.0	5.0	6.0	5.3	6.3	ns	C _L = 25 pF
^t PLH	Propagation Delay PECL DE/DE to Output	Q4, Q5	4.9	5.9	4.9	5.9	5.2	6.2	ns	C _L = 25 pF
tPLH	Propagation Delay TTL DT to Output		5.0	6.0	5.0	6.0	5.3	6.3	ns	C _L = 25 pF
t _{PD}	Propagation Delay R to Output	All Outputs	4.3	6.3	4.3	6.3	5.0	7.0	ns	C _L = 25 pF
t _R	Output Rise/Fall Time 0.8 V – 2.0 V	All Outputs	0.5	2.5 2.5	0.5	2.5 2.5	0.5	2.5 2.5	ns	C _L = 25 pF
fmax	Maximum Input Frequency	'	135		135		135		MHz	C _L = 25 pF
tpw	Minimum Pulse Width		1.5		1.5		1.5		ns	
t _{rr}	Reset Recovery Time		1.25		1.25		1.25		ns	

^{*} Within-Device Skew defined as identical transitions on similar paths through a device.

V_{CC} and C_{LOAD} Ranges to Meet Duty Cycle Requirement: $0^{\circ}C \le T_A \le 85^{\circ}C$ Output Duty cycle measured relative to 1.5 V

Symbol	ymbol Characteristic				Max	Unit	Condition
	Range of V_{CC} and C_L to meet minimum pulse width (HIGH or LOW) = 11.5 ns at $f_{out} \le 40$ MHz	V _C C C _L	4.75 10	5.0	5.25 50	V pF	Q0-Q3 Q0 - Q1
	Range of V_{CC} and C_L to meet minimum pulse width (HIGH or LOW) = 9.5 ns at 40 MHz < $f_{Out} \le 50$ MHz	V _C C C _L	4.875 15	5.0	5.125 27	V pF	Q0 – Q3

DC CHARACTERISTICS: VT = VE = 5.0 V ±5%

			0°	0°C		25°C		°C		
Symbol	Characteristi	C	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	PECL		57		57		57	mA	VE Pin
Іссн		TTL		30		30		30	mA	Total all VT pins
ICCL				30		30		30	mA	

TTL DC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

		0°	c	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
ін .	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
Ιμ	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
Vон	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		٧	I _{OH} = -3.0 mA I _{OH} = -15 mA
V _{OL}	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24 mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	٧	I _{IN} = -18 mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

10H PECL DC CHARACTERISTICS: VT = VE = 5.0 V ±5%

		0°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
VIH* VIL*	Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.555	٧	VE = 5.0 V
V _{BB} *	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	٧	

^{*}NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for $V_{CC} = 5.0 \text{ V}$.

100H PECL DC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$


		0°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
IIH IIL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
V _{IH} * V _{IL} *	Input HIGH Voltage Input LOW Voltage	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	٧	VE = 5.0 V
V _{BB} *	Output Reference Voltage	3.62	3.74	3.62	3.74	3.62	3.74	V	

^{*}NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for $V_{CC} = 5.0 \text{ V}$.

DUTY CYCLE CONTROL

To maintain a duty cycle of $\pm 5\%$ at 50 MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a $\pm 2.5\%$ duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load. Figure 8 shows reset recovery time. Figure 9 shows output states after power up.

Best duty cycle control is obtained with a single µP load and minimum line length.






Figure 7. TP versus Load Typical at T_A = 25°C





Figure 8. MC10H/100H640 Clock Phase and Reset Recovery Time After Reset Pulse



 $\frac{\text{AFTER POWER UP}}{\text{OUTPUTS Q}_4 \& \text{Q}_5} \text{ WILL SYN WITH POSITIVE EDGES OF $D_{10}^{} \& \text{Q}_0 \rightarrow \text{Q}_3$ & NEGATIVE EDGES OF $\overline{\text{Q}}_0 \& \overline{\text{Q}}_1$}$

Figure 9.



Single Supply PECL/TTL 1:9 Clock Distribution Chip

The MC10H/100H641 is a single supply, low skew translating 1:9 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow through and electrical performance.

The device features a 24 mA TTL output stage, with AC performance specified into a 50 pF load capacitance. A latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldown) the latch is transparent. A HIGH on the enable pin $(\overline{\text{EN}})$ forces all outputs LOW. Both the LEN and $\overline{\text{EN}}$ pins are positive PECL inputs.

The VBB output is provided in case the user wants to drive the device with a single-ended input. For single-ended use the VBB should be connected to the \overline{D} input and bypassed with a 0.01 μ F capacitor.

The 10H version of the H641 is compatible with positive MECL 10H logic levels. The 100H version is compatible with positive 100K levels.

- PECL-TTL Version of Popular ECLinPS E111
- Low Skew
- · Guaranteed Skew Spec
- · Latched Input
- · Differential PECL Internal Design
- · VBB Output for Single-Ended Use
- Single +5 V Supply
- Logic Enable
- Extra Power and Ground Supplies
- Separate PECL and TTL Supply Pins
- Choice of PECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

MC10H641 MC100H641


SINGLE SUPPLY PECL/TTL 1:9 CLOCK DISTRIBUTION CHIP




PIN NAMES

PIN	FUNCTION
GT, VT GE, VE D, D VBB Q0-Q8 EN LEN	TTL GND, TTL V _{CC} PECL GND, PECL V _{CC} Signal Input (Positive PECL) V _{BB} Reference Output (Positive PECL) Signal Outputs (TTL) Enable Input (Positive PECL) Latch Enable Input (Positive PECL)

LOGIC DIAGRAM





DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)

		T _A = 0°C			T _A = + 25°C			T _A = + 85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
JEE	Power Supply Current PECL		24	30		24	30		24	30	mA	_
ССН	TTL		24	30		24	30		24	30	mΑ	
ICCL	•		27	35		27	35		27	35	mA	

TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

		0°C		25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
Vон	Output HIGH Voltage	2.5		2.5		2.5		٧	I _{OH} = -15 mA
VOL	Output LOW Voltage		0.5		0.5		0.5	٧	I _{OL} = 24 mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

10H PECL DC CHARACTERISTICS

		0°C		25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
ΊΗ	Input HIGH Current		225		175		175	μА	
lIL.	Input LOW Current	0.5		0.5		0.5		μА	
VIH	Input HIGH Voltage	3.83	4.16	3.87	4.19	3.94	4.28	V	VE = 5.0 V1
VIL	Input LOW Voltage	3.05	3.52	3.05	3.52	3.05	3.55	V	VE = 5.0 V1
V _{BB}	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	VE = 5.0 V1

100H PECL DC CHARACTERISTICS

		0 °	0°C		25°C		85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
lн	Input HIGH Current		225		175		175	μА	
IIL	Input LOW Current	0.5		0.5		0.5		μА	-
VIH	Input HIGH Voltage	3.835	4.120	3.835	4.120	3.835	4.120	V	VE = 5.0 V ¹
VIL	Input LOW Voltage	3.190	3.525	3.190	3.525	3.190	3.525	V	VE = 5.0 V1
V _{BB}	Output Reference Voltage	3.62	3.74	3.62	3.74	3.62	3.74	V	VE = 5.0 V1

¹ PECL V_{IH}, V_{IL}, and V_{BB} are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = 5.0 V.

AC CHARACTERISTICS (VT = VE = 5.0 V +5%)

		т .	T _J = 0°C T _J = + 25°C T _J = + 85°C									
			1J = 0°C			J = + 25	· C	١,	J = + 85°	C .		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay D to Q	5.00 5.36	5.50 5.86	6.00 6.36	4.86 5.27	5.36 5.77	5.86 6.27	5.08 5.43	5.58 5.93	6.08 6.43	ns	C _L = 50 pF ¹
^t skew	Device Skew Part-to-Part Output-to-Output			1.0 0.5			1.0 0.5	į		1.0 0.5	ns	C _L = 50 pF 2 C _L = 50 pF 3
tPLH tPHL	Propagation Delay LEN to Q	4.9		6.9	4.9		6.9	5.0		7.0	ns	C _L = 50 pF
tPLH tPHL	Propagation Delay EN to Q	5.0		7.0	4.9		6.9	5.0		7.0	ns	C _L = 50 pF
t _r t _f	Output Rise/Fall 0.8 V to 2.0 V			1.7 1.6			1.7 1.6			1.7 1.6	ns	C _L = 50 pF
fMAX	Max Input Frequency	65			65			65			MHz	C _L = 50 pF4
^t REC	Recovery Time EN	1.25			1.25			1.25			ns	
ts	Setup Time	0.75	0.50		0.75	0.50		0.75	0.50		ns	
tH	Hold Time	0.75	0.50		0.75	0.50		0.75	0.50		ns	

- 1 Propagation delay measurement guaranteed for junction temperatures. Measurements performed at 50 MHz input frequency.
- 2 Skew window guaranteed for a single temperature across a V_{CC} = V_T = V_E of 4.75 V to 5.25 V (See Application Note in this data sheet).
- 3 Output-to-output skew is specified for identical transitions through the device.
- 4 Frequency at which output levels will meet a 0.8 V to 2.0 V minimum swing.

Determining Skew for a Specific Application

The H641 has been designed to meet the needs of very low skew clock distribution applications. In order to optimize the device for this application special considerations are necessary in the determining of the part-to-part skew specification limits. Older standard logic devices are specified with relatively slack limits so that the device can be guaranteed over a wide range of potential environmental conditions. This range of conditions represented all of the potential applications in which the device could be used. The result was a specification limit that in the vast majority of cases was extremely conservative and thus did not allow for an optimum system design. For non-critical skew designs this practice is acceptable, however as the clock speeds of

systems increase overly conservative specification limits can kill a design.

The following will discuss how users can use the information provided in this data sheet to tailor a part-to-part skew specification limit to their application. The skew determination process may appear somewhat tedious and time consuming, however if the utmost in performance is required this procedure is necessary. For applications which do not require this level of skew performance a generic part-to-part skew limit of 2.5 ns can be used. This limit is good for the entire ambient temperature range, the guaranteed VCC (VT, VE) range and the guaranteed operating frequency range.

Temperature Dependence

A unique characteristic of the H641 data sheet is that the AC parameters are specified for a junction temperature rather than the usual ambient temperature. Because very few designs will actually utilize the entire commercial temperature range of a device a tighter propagation delay window can be established given the smaller temperature range. Because the junction temperature and not the ambient temperature is what affects the performance of the device the parameter limits are specified for junction temperature. In addition the relationship between the ambient and junction temperature will vary depending on the frequency, load and board environment of the application. Since these factors are all under the control of the user it is impossible to provide specification limits for every possible application. Therefore a baseline specification was established for specific junction temperatures and the information that follows will allow these to be tailored to specific applications.

Since the junction temperature of a device is difficult to measure directly, the first requirement is to be able to "translate" from ambient to junction temperatures. The standard method of doing this is to use the power dissipation of the device and the thermal resistance of the package. For a TTL output device the power dissipation will be a function of the load capacitance and the frequency of the output. The total power dissipation of a device can be described by the following equation:

whore

nere:
VS= Output Voltage Swing = 3 V
f = Output Frequency
CL = Load Capacitance
ICC = IEE + ICCH

Figure 1 plots the I_{CC} versus Frequency of the H641 with no load capacitance on the output. Using this graph and the information specific to the application a user can determine the power dissipation of the H641.




Figure 1. ICC versus f (No Load)

Figure 2 illustrates the thermal resistance (in °C/W) for the 28-lead PLCC under various air flow conditions. By reading the thermal resistance from the graph and multiplying by the power dissipation calculated above the junction temperature increase above ambient of the device can be calculated.




Figure 2. Øja versus Air Flow

Finally taking this value for junction temperature and applying it to Figure 3 allows the user to determine the propagation delay for the device in question. A more common use would be to establish an ambient temperature range for the H641's in the system and utilize the above methodology to determine the potential increased skew of the distribution network. Note that for this information if the TPD versus Temperature curve were linear the calculations would not be required. If the curve were linear over all temperatures a simple temperature coefficient could be provided.




Figure 3. TpD versus Junction Temperature

V_{CC} Dependence

TTL and CMOS devices show a significant propagation delay dependence with VCC. Therefore the VCC variation in a system will have a direct impact on the total skew of the clock distribution network. When calculating the skew between two devices on a single board it is very likely an assumption of identical VCC's can be made. In this case the number provided in the data sheet for part-to-part skew would be overly conservative. By using Figure 4 the skew given in the data sheet can be reduced to represent a smaller or zero variation in VCC. The delay variation due to the specified VCC variation is ≈270 ps. Therefore, the 1ns window on the data sheet can be reduced by 270 ps if the devices in question will always experience the same VCC. The distribution of the propagation delay ranges given in the data sheet is actually a composite of three distributions whose means are separated by the fixed difference in propagation delay at the typical, minimum and maximum V_{CC}.




Figure 4. ATpp versus VCC

Capacitive Load Dependence

As with V_{CC} the propagation delay of a TTL output is intimately tied to variation in the load capacitance. The skew specifications given in the data sheet, of course, assume equal loading on all of the outputs. However situations could arise where this is an impossibility and it may be necessary to estimate the skew added by asymmetric loading. In addition the propagation delay numbers are provided only for 50 pF loads, thus necessitating a method of determining the propagation delay for alternative loads.

Figure 5 shows the relationship between the two propagation delays with respect to the capacitive load on the output. Utilizing this graph and the 50 pF limits the specification of the H641 can be mapped into a spec for either a different value load or asymmetric loads.




Figure 5. Tpp versus Load

Rise/Fall Skew Determination

The rise-to-fall skew is defined as simply the difference between the TPLH and the TPHL propagation delays. This skew for the H641 is dependent on the VCC applied to the device. Notice from Figure 4 the opposite relationship of TPD versus VCC between TPLH and TPHL. Because of this the rise-to-fall skew will vary depending on VCC. Since in all likelihood it will be impossible to establish the exact value for VCC, the expected variation range for VCC should be used. If this variation will be the $\pm5\%$ shown in the data sheet the rise-to-fall skew could be established by simply subtracting the fastest TPLH from the slowest TPHL; this exercise yields 1.41 ns. If a tighter VCC range can be realized Figure 4 can be used to establish the rise-to-fall skew.

Specification Limit Determination Example

The situation pictured in Figure 6 will be analyzed as an example. The central clock is distributed to two different cards; on one card a single H641 is used to distribute the clock while on the second card two H641's are required to supply the needed clocks. The data sheet as well as the graphical information of this section will be used to calculate the skew between H641a and H641b as well as the skew between all three of the devices. Only the TpLH will be analyzed, the TpHL numbers can be found using the same technique. The following assumptions will be used:

- All outputs will be loaded with 50 pF
- All outputs will toggle at 30 MHz
- The VCC variation between the two boards is ±3%
- The temperature variation between the three
- devices is ±15°C around an ambient of 45°C.
- 500LFPM air flow

The first task is to calculate the junction temperature for the devices under these conditions. Using the power equation yields:

Using the thermal resistance graph of Figure 2 yields a thermal resistance of 41°C/W which yields a junction temperature of 71°C with a range of 56°C to 86°C. Using the TPD versus Temperature curve of Figure 3 yields a propagation delay of 5.42 ns and a variation of 0.19 ns.

Since the design will not experience the full $\pm 5\%$ V_{CC} variation of the data sheet the 1ns window provided will be unnecessarily conservative. Using the curve of Figure 4 shows a delay variation due to a $\pm 3\%$ V_{CC} variation of ± 0.075 ns. Therefore the 1ns window can be reduced to 1ns – (0.27 ns – 0.15 ns) = 0.88 ns. Since H641a and H641b are on the same board we will assume that they will always be at the same V_{CC}; therefore the propagation delay window will only be 1ns – 0.27 ns = 0.73 ns.

Putting all of this information together leads to a skew between all devices of

0.19 ns + 0.88 ns (temperature + supply, and inherent device),

while the skew between devices A and B will be only

0.19 ns + 0.73 ns (temperature + inherent device only).

In both cases, the propagation delays will be centered around 5.42ns, resulting in the following tpLH windows:

TPLH = 4.92 ns - 5.99 ns; 1.07 ns window (all devices) TPLH = 5.00 ns - 5.92 ns; 0.92 ns window (devices a & b)

Of course the output-to-output skew will be as shown in the data sheet since all outputs are equally loaded.

This process may seem cumbersome, however the delay windows, and thus skew, obtained are significantly better than the conservative worst case limits provided at the beginning

of this note. For very high performance designs, this extra information and effort can mean the difference between going ahead with prototypes or spending valuable engineering time searching for alternative approaches.




Figure 6. Example Application



Advance Information 68030/040 PECL/TTL Clock Driver

The MC10H/100H642 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (referenced to +5.0 V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50 MHz and beyond, the inherent superiority of PECL (particularly differential PECL) as a means of clock signal distribution becomes increasingly evident. The H642 also uses differential PECL internally to achieve its superior skew characteristic.

The H642 includes divide-by-two and divide-by-four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50 MHz processor application would use an input clock running at 100 MHz, thus obtaining output clocks at 50 MHz and 25 MHz (see Logic Diagram).

The 10H version is compatible with MECL 10H ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0 V).

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and ECL Power/Ground Pins

MC10H642 MC100H642



Function:

Reset(R): LOW on RESET forces all Q outputs LOW. Select(SEL): LOW selects the ECL input source (DE/DE).

HIGH selects the TTL input source (DT).

The H642 also contains circuitry to force a stable input state of the PECL differential input pair, should both sides be left open. In this case, the D side of the input is pulled LOW, and $\overline{\rm D}$ goes HIGH.


Power Up: The device is designed to have positive edges of the +2 and +4 outputs synchronized at Power Up.

Asynchronous Reset


Single +5.0 V Supply

 Choice of PECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

Logic Diagram



Pinout Assignment - 28 Lead PLCC (Top View)



This document contains information on a new product. Specifications and information herein are subject to change without notice.

Pin	Symbol	Description	Pin	Symbol	Description
1	Q3	Signal Output (TTL)**	15	VE	PECL V _{CC} (+5.0 V)
2	VT	TTL V _{CC} (+5.0 V)	16	DE	PECL Signal Input (Non-Inverting)
3	VT	TTL V _{CC} (+5.0 V)	17	DE	PECL Signal Input (Inverting)
- 4	Q4	Signal Output (TTL)**	18	V _{BB}	VBB Reference Output
5	Q5	Signal Output (TTL)**	19	VT	TTL V _{CC} (+5.0 V)
- 6	GT	TTL Ground (0 V)	20	Q0	Signal Output (TTL)*
7: -	GT	TTL Ground (0 V)	21	GT	TTL Ground (0 V)
8	Q6	Signal Output (TTL)**	22	GT	TTL Ground (0 V)
9 .	Q7	Signal Output (TTL)**	23	Q1	Signal Output (TTL)*
10	VT	TTL V _{CC} (+5.0 V)	24	VT	TTL V _{CC} (+5.0 V)
11	SEL	Input Select (TTL)	25	VT	TTL V _{CC} (+5.0 V)
12	DT	TTL Signal Input	26	Q2	Signal Output (TTL)**
13	GE	PECL Ground (0 V)	27	GT	TTL Ground (0 V)
14	R	Reset (TTL)	28	GT	TTL Ground (0 V)

AC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

Test			T _A =	0°C	T _A =	25°C	T _A =	85°C		C.
Symbol	Characteristi	c	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay D to Output	Q2-Q7 DE/DE DT	5.0 5.2	6.0 6.2	5.0 5.1	6.0 6.1	5.4 5.5	6.4 6.5	ns	C _L = 25 pF
tskpp	Part-to-Part Skew	1		1.0		1.0		1.0	ns	
tskwd*	Within-Device Skew			0.5		0.5		0.5	ns	1
^t PLH	Propagation Delay D to Output	Q0, Q1 DE/DE DT	5.0 5.1	6.0 6.1	5.0 5.1	6.0 6.1	5.4 5.5	6.4 6.5	ns	C _L = 25 pF
tskpp	Part-to-Part Skew	All Outputs		1.0		1.0		1.0	ns	C _L = 25 pF
tskwd	Within-Device Skew	1		0.65		0.65		0.65	ns	C _L = 25 pF
^t PD	Propagation Delay R to Output	All Outputs	4.3	6.3	4.3	6.3	5.0	7.0	ns	C _L = 25 pF
t _R	Output Rise/Fall Time 0.8 V to 2.0 V	All Outputs	0.5	2.5 2.5	0.5	2.5 2.5	0.5	2.5 2.5	ns	C _L = 25 pF
fMAX**	Maximum Input Frequence	cy ,	, 135		135		135		MHz	C _L = 25 pF
RPW	Reset Pulse Width		1.5		1.5		1.5		ns	
RRT	Reset Recovery Time		1.25		1.25		1.25		ns	

^{*} Within-Device Skew defined as identical transactions on similar paths through a device.

** NOTE: MAX Frequency is 135 MHz.

10H PECL CHARACTERISTICS: VT = VE = 5.0 V ±5%

Test		T _A =	: 0°C	T _A =	25°C	T _A = 85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μΑ	
VIH VIL	* NOTE Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.555	٧	V _{EE} = 5.0 V
V _{BB}	* NOTE Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	V	

^{*}NOTE: PECL LEVELS are referenced to V_{CC} and will vary 1:1 with the power supply. The VALUES shown are for $V_{CC} = 5.0 \text{ V}$.

^{*}Divide by 2 **Divide by 4

100H PECL CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

Test		T _A =	0°C	T _A =	25°C	T _A =	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
IH IIL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
	* NOTE								
VIH VIL	Input HIGH Voltage Input LOW Voltage	3.835 3.190	4.120 3.525	3.835 3.190	4.120 3.525	3.835 3.190	4.120 3.525	. V	V _{EE} = 5.0 V
	* NOTE								
V _{BB}	Output Reference Voltage	3.620	3.740	3.620	3.740	3.620	3.740	V	

^{*}NOTE: PECL LEVELS are referenced to V_{CC} and will vary 1:1 with the power supply. The VALUES shown are for $V_{CC} = 5.0 \text{ V}$.

10H/100H DC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

Test	Test		T _A =	: 0°C	T _A = 25°C T _A = 85°C		85°C			
Symbol	Characteristic	;	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Power Supply Current	PECL		57		57		57	mA	VE Pin
Іссн		TTL		30		30		30	mA	Total All VT Pins
ICCL				30		30		30	mA	


10H/100H TTL DC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

Test		T _A =	0°C	T _A =	25°C	T _A =	85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	V	
ЧН	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
Iμ	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
Vон	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		٧	I _{OH} = -3.0 mA I _{OH} = -15 mA
VOL	Output LOW Voltage		0.5		0.5		0.5	V	I _{OL} = 24 mA
VIK	Input Clamp Voltage		-1.2		-1.2		-1.2	V	I _{IN} = -18 mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

Duty Cycle Control

To maintain a duty cycle of $\pm 5\%$ at 50 MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a $\pm 2.5\%$ duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load. Figure 8 shows reset recovery time. Figure 9 shows output states after power up.

Best duty cycle control is obtained with a single µP load and minimum line length.




9 0 10 20 30 40 50 60

CAPACITIVE LOAD (pF)

Figure 1. MC10H642 Positive PW versus Load $@ \pm 5\% \text{ V}_{CC}$, $T_A = 25^{\circ}\text{C}$

Figure 2. MC10H642 Negative PW versus Load @ $\pm 5\%$ V_{CC}, T_A = 25° C







Figure 3. MC10H642 Positive PW versus Load @ $\pm 2.5\%$ V_{CC}, T_A = 25° C

Figure 4. MC10H642 Negative PW versus Load @ ±2.5% V_{CC}, T_A = 25°C






Figure 5. MC10H642 Positive PW versus Temperature, V_{CC} = 5.0 V

Figure 6. MC10H642 Negative PW versus Temperature, V_{CC} = 5.0 V




Figure 7. MC10H642 + Tpd versus Load, VCC $\pm 5\%$, TA = 25° C (Overshoot at 50 MHz with no load makes graph non linear)




Figure 8. Clock Phase and Reset Recovery Time After Reset Pulse






Figure 9. Outputs Q2 \rightarrow Q7 will Synchronize with Pos Edges of D_{in} & Q0 \rightarrow Q1


SWITCHING CIRCUIT AND WAVEFORMS



WAVEFORMS: Rise and Fall Times PECL/TTL



Propagation Delay — Single Ended PECL/TTL





Dual Supply ECL/TTL 1:8 Clock Driver

The MC10H/100H643 is a dual supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow through and electrical performance. The dual-supply H643 is similar to the H641, which is a single-supply 1:9 version of the same function.

The device features a 48 mA TTL output stage, with AC performance specified into a 50 pF load capacitance. A Latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldowns) the latch is transparent. A HIGH on the enable pin $(\overline{\text{EN}})$ forces all outputs LOW

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- ECL TTL version of popular ECLinPS E111
- . Low Skew Within Device 0.5 ns
- · Guaranteed Skew Spec Part-to-Part 1.0 ns
- Latch
- · Differential Internal Design
- VBB Output
- Dual Supply
- Reset/Enable
- Multiple TTL and ECL Power/Ground Pins
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

MC10H643 MC100H643


DUAL SUPPLY ECL/TTL 1:8 CLOCK DRIVER




PIN NAMES

PIN	FUNCTION
OGND OVT IGND IVT VEE VOCE D. D	TTL Output Ground (0 V) TTL Output V _{CC} (+5.0 V) Internal TTL GND (0 V) Internal TTL V _{CC} (+5.0 V) ECL V _{EE} (-5.2/-4.5 V) ECL Ground (0 V) Signal Input (ECL)
VBB Q0-Q7 EN LEN	VBB Reference Output Signal Outputs (TTL) Enable Input (ECL) Latch Enable Input (ECL)

LOGIC SYMBOL



PINOUT: 28-LEAD PLCC (TOP VIEW)



DC CHARACTERISTICS: IVT = OVT = $5.0 \text{ V} \pm 5\%$; V_{EE} = $-5.2 \text{ V} \pm 5\%$ (10H Version); V_{EE} = $-4.5 \text{ V} \pm 0.3 \text{ V}$ (100H Version)

			0°C 25°C		85	Č.				
Symbol	Characteristic	;	Min	Max	Min	Max	Min	Max	Unit	Condition
^I EE		ECL	_	42	_	42	_	42	mA	V _{EE} Pins
ICCL	Power Supply Current	TTL	_	106	_	106	_	106	mA	Total all OVT
Іссн			_	95	_	95	- '	95	mA	and IVT pins

AC CHARACTERISTICS: IVT = OVT = 5.0 V ±5%; VEE = -5.2 V ±10% (10H), -4.5 V ±0.3 V (100H); VCCF = GND

		0°	С	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH	Propagation Delay to Output D LEN EN	4.0 3.5 3.5	5.0 5.5 5.5	4.1 3.5 3.5	5.1 5.5 5.5	4.4 3.9 3.9	5.4 5.9 5.9	ns	C _L = 50 pF
tSKPP	Part-to-Part Skew		1.0		1.0		1.0	ns	;
tSKEW	Within-Device Skew		0.5	_	0.5		0.5	ns	Note 1
t _W	Pulse Width Out HIGH or LOW @ f _{out} = 50 MHz	9.0	11.0	9.0	11.0	9.0	11.0	ns	C _L = 50 pF Note 2
t _S	Setup Time D	0.75	_	0.75	_	0.75	_	ns	
th	Hold Time D	0.75	_	0.75	_	0.75		ns	·
t _{RR}	Recovery Time LEN EN	1.25 1.25	_	1.25 1.25	_	1.25 1.25		ns	
t _{pw}	Minimum Pulse Width LEN EN	1.5 1.5	_	1.5 1.5	_	1.5 1.5		ns	: · ·
t _r t _f	Rise / Fall Times 0.8 V – 2.0 V	0.5	1.2	0.5	1.2	0.5	1.2	ns	C _L = 50 pF

Within-Device skew defined as identical transitions on similar paths through a device.
 Pulse width is defined relative to 1.5 V measurement points on the output waveform.

TRUTH TABLE

D	LEN	EN	Q
Η	LL	لـ لـ	OD H ^
X X	H X	L H	Q ₀

TTL CHARACTERISTICS: IVT = OVT = $5.0 \text{ V} \pm 5\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H Version); $V_{EE} = -4.5 \text{ V} \pm 0.3 \text{ V}$ (100H Version)

		0	0°C		25°C		85°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
VOH	Output HIGH Voltage	2.5 2.0	_	2.5 2.0	_	2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -15 mA
VOL	Output LOW Voltage	I -	0.5	_	0.5	_	0.5	V	I _{OH} = 48 mA
IOS	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

10H ECL CHARACTERISTICS: IVT = OVT = $5.0 \text{ V} \pm 5\%$; V_{EE} = $-5.2 \text{ V} \pm 5\%$ (10H Version); V_{EE} = $-4.5 \text{ V} \pm 0.3 \text{ V}$ (100H Version)

		0°C		25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	— 0.5	225 —	— 0.5	175 —	— 0.5	175 —	μА	
VIH VIL	Input HIGH Voltage Input LOW Voltage	1170 1950	-840 -1480	-1130 -1950	-810 -1480	-1060 -1950	-720 -1445	mV	
V _{BB}	Output Reference Voltage	-1380	-1270	-1350	-1250	-1310	-1190	mV	

100H ECL CHARACTERISTICS: IVT = OVT = $5.0 \text{ V} \pm 5\%$; V_{EE} = $-5.2 \text{ V} \pm 5\%$ (10H Version); V_{EE} = $-4.5 \text{ V} \pm 0.3 \text{ V}$ (100H Version)

		0°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
IH IIL	Input HIGH Current Input LOW Current	— 0.5	225 —	— 0.5	175 —	— 0.5	175 —	μА	
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	
V _{BB}	Output Reference Voltage	-1380	-1260	-1380	-1260	-1380	-1260	mV	



68030/040 PECL/TTL Clock Driver

The MC10H/100H644 generates the necessary clocks for the 68030, 68040 and similar microprocessors. The device is functionally equivalent to the H640, but with fewer outputs in a smaller outline 20-lead PLCC package. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (PECL referenced to +5.0 V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50 MHz and beyond, the inherent superiority of PECL (particularly differential PECL) as a means of clock signal distribution becomes increasingly evident. The H644 also uses differential PECL internally to achieve its superior skew characteristic.

The H644 includes divide-by-two and divide-by-four stages, both to achieve the necessary duty cycle and skew to generate MPU clocks as required. A typical 50 MHz processor application would use an input clock running at 100 MHz, thus obtaining output clocks at 50 MHz and 25 MHz (see Logic Symbol).

The 10H version is compatible with MECL 10H ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0 V).

Function

Reset (R): LOW on RESET forces all Q outputs LOW and all $\overline{\mathbf{Q}}$ outputs HIGH.

Synchronized Outputs: The device is designed to have the POS edges of the +2 and +4 outputs synchronized.

Select (SEL): LOW selects the PECL input source (DE/DE). HIGH

Select (SEL): LOW selects the PECL input source (DE/DE). HIGH selects the TTL input source (DT).


The H644 also contains circuitry to force a stable state of the PECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and $\overline{\text{DE}}$ goes HIGH.

- Generates Clocks for 68030/040
- Meets 68030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- · Within Device Skew on Similar Paths is 0.5 ns
- · Asynchronous Reset
- Single +5.0 V Supply
- Choice of PECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

MC10H644 MC100H644


68030/040 PECL/TTL CLOCK DRIVER





PIN NAMES

PIN	FUNCTION
GT	TTL Ground (0 V)
VT	TTL V _{CC} (+5.0 V)
VE	PECL V _{CC} (+5.0 V)
GE	PECL Ground (0 V)
DE, DE	PECL Signal Input (positive ECL)
V _{BB}	V _{BB} Reference Output
DT	TTL Signal Input
Qn, Qn	Signal Outputs (TTL)
SEL.	Input Select (TTL)
R	Reset (TTL)



AC CHARACTERISTICS: VT = VE = 5.0 V ±5%

			0 °	C	25	°C	85	°C		
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
[†] PLH	Propagation Delay PECL D to Output	All Outputs	5.8	6.8	5.7	6.7	6.1	7.1	ns	C _L = 50 pF
^t PLH	Propagation Delay TTL D to Output		5.7	6.7	5.7	6.7	6.0	7.0	ns	C _L = 50 pF
t _{PLH} / t _{PHL}	Propagation Delay PECL/TTL D to Output		4.2	7.2	4.26	7.26	4.73	7.73	ns	C _L = 50 pF
^t skwd*	Within-Device Skew	Q0, 1, 4, 5	_	0.5	_	0.5		0.5	ns	C _L = 50 pF
tskwd*	Within-Device Skew	Q2, Q3		0.5		0.5	_	0.5	ns	C _L = 50 pF
^t skwd*	Within-Device Skew	All Outputs	_	1.5	_	1.5	_	1.5	ns	C _L = 50 pF
t _{skp-p} *	Pari-to-Part Skew	Q0, 1, 4, 5	_	1.0	_	1.0	_	1.0	ns	C _L = 50 pF
tPD	Propagation Delay R to Output	All Outputs	4.3	7.3	4.3	7.3	4.5	7.5	ns	C _L = 50 pF
t _R	Output Rise/Fall Time 0.8 V-2.0 V	All Outputs	0.5	1.6	0.5	1.6	0.5	1.6	ns	C _L = 50 pF
f _{max}	Maximum Input Frequency		135	_	135		135		MHz	C _L = 50 pF
TW	Minimum Pulse Width Rese	et	1.5		1.5	_	1.5	_	ns	
t _{rr}	Reset Recovery Time		1.25	_	1.25	_	1.25	-	ns	
T _{PW}	Pulse Width Out High or Low @ f _{in} = 100 MHz and C _L = 50 pF	Q0, 1	9.5	10.5	9.5	10.5	9.5	10.5	ns	C _L = 50 pF Relative 1.5 V
TS	Setup Time SEL to DE, DT		2.0	_	2.0	_	2.0	_	ns	
TH	Hold Time SEL to DE, DT		2.0	_	2.0	_	2.0	_	ns	

^{*} Skews are specified for Identical Edges

DC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

			0°C		25°C 8		85	85°C		
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
IEE .	Power Supply Current	ECL		65		65		65	mA	VE Pin
Icc		TTL		85		85		85	mA	Total all V _T pins

TTL DC CHARACTERISTICS: VT = VE = 5.0 V ±5%

		0	c	25	°C	85	°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
V _I H V _I L	Input HIGH Voltage Input LOW Voltage	2.0	0.8	2.0	0.8	2.0	0.8	٧	
ΊΗ	Input HIGH Current		20 100		20 100		20 100	μА	V _{IN} = 2.7 V V _{IN} = 7.0 V
Ι _Ι L	Input LOW Current		-0.6		-0.6		-0.6	mA	V _{IN} = 0.5 V
Vон	Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		٧	I _{OH} = -3.0 mA I _{OH} = -24 mA
VOL	Output LOW Voltage		0.5		0.5		0.5	٧	I _{OL} = 24 mA
ViK	Input Clamp Voltage		-1.2		-1.2		-1.2	٧	I _{IN} = -18 mA
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

10H PECL DC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

		0°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
VIH* VIL*	Input HIGH Voltage Input LOW Voltage	3.83 3.05	4.16 3.52	3.87 3.05	4.19 3.52	3.94 3.05	4.28 3.55	٧	VE = 5.0 V
V _{BB} *	Output Reference Voltage	3.62	3.73	3.65	3.75	3.69	3.81	٧	VE = 5.0 V

100H PECL DC CHARACTERISTICS: $VT = VE = 5.0 V \pm 5\%$

		0°	0°C 25°C		85	°C			
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
liH liL	Input HIGH Current Input LOW Current	0.5	225	0.5	175	0.5	175	μА	
V _{IH} * V _{IL} *	Input HIGH Voltage Input LOW Voltage	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	3.835 3.19	4.12 3.525	٧	VE = 5.0 V
V _{BB} *	Output Reference Voltage	3.62	3.74	3.62	3.74	3.62	3.74	٧	VE = 5.0 V

^{*} NOTE: ECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for $V_{CC} = 5.0 \text{ V}$.



Advance Information

1:9 TTL Clock Driver

The MC10H645 is a single supply, low skew, TTL I/O 1:9 Clock Driver. Devices in the Motorola H600 clock driver family utilize the 28-lead PLCC for optimal power and signal pin placement.

The device features a 24 mA TTL output stage with AC performance specified into a 50 pF load capacitance. A 2:1 input mux is provided on chip to allow for distributing both system and diagnostic clock signals or designing clock redundancy into a system. With the SEL input held LOW the DO input will be selected, while the D1 input is selected when the SEL input is forced HIGH.

- Low Skew Typically 0.65 ns Within Device
- Guaranteed Skew Spec 1.25 ns Part-to-Part
- Input Clock Muxing
- Differential ECL Internal Design
- Single Supply
- Extra TTL and ECL Power/Ground Pins

MC10H645

1:9 TTL CLOCK DRIVER



FN SUFFIX PLASTIC PACKAGE CASE 776


PIN NAMES

PIN	FUNCTION
GT	TTL Ground (0 V)
VT	TTL V _{CC} (+5.0 V)
VE	ECL V _{CC} (+5.0 V)
GE	ECL Ground (0 V)
Dn	TTL Signal Input
Q0 - Q8	TTL Signal Outputs
SEL	TTL Mux Select


TRUTH TABLE

D0	D1	SEL	Q
L	X	L	L
Н	X	L	н
X	L	Н	L
X	Н	Н	н

LOGIC SYMBOL



PINOUT: 28-LEAD PLCC (TOP VIEW)



This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC10H645

PIN DESCRIPTIONS

Pin	Symbol	Description	Pin	Symbol	Description
1	Q4	Signal Output (TTL)	15	VE	ECL V _{CC} (+5.0 V)
2	VT	TTL V _{CC} (+5.0 V)	16	D1	Signal Input (TTL)
3	Q3	Signal Output (TTL)	17	D0	Signal Input (TTL)
4	GT	TTL Ground (0 V)	18	NC	No Connection
5	GT	TTL Ground (0 V)	19	GT	TTL Ground (0 V)
6	Q2	Signal Output (TTL)	20	Q8	Signal Output (TTL)
7	VT	TTL V _{CC} (+5.0 V)	21	VT	TTL V _{CC} (+5.0 V)
8	Q1	Signal Output (TTL)	22	Q7	Signal Output (TTL)
9	VT	TTL V _{CC} (+5.0 V)	23	VT	TTL V _{CC} (+5.0 V)
10	Q0	Signal Output (TTL)	24	Q6	Signal Output (TTL)
11	GT	TTL Ground (0 V)	25	GT	TTL Ground (0 V)
12	NC	No Connection	26	GT	TTL Ground (0 V)
13	GE	ECL Ground	27	Q5	Signal Output (TTL)
14	SEL	Select Input (TTL)	28	VT	TTL V _{CC} (+5.0 V)

ABSOLUTE RATINGS (Do not exceed)

Rating	Symbol	Value	Unit
Power Supply Voltage	VE (ECL)	-0.5 to +7.0	V
Power Supply Voltage	VT (TTL)	-0.5 to +7.0	v
Input Voltage	VI (TTL)	-0.5 to +7.0	V
Disabled 3-State Output	V _{out}	0.0 to V _T	٧
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _{amb}	0.0 to +85	℃

DC CHARACTERISTICS VT = VE = $5.0 \text{ V} \pm 5\%$

			0°C		25°C		85°C			
Symbol	Characteristic		Min	Max	Min	Max	Min	Max	Unit	Condition
1EE	Power Supply Current	ECL		30		30		30	mA	VE Pin
Іссн		TTL		30		30		30	mA	Total all VT pins
ICCL				35		35		35	mA	
VOH	Output HIGH Voltage		2.5 2.0		2.5 2.0		2.5 2.0		٧	I _{OH} = -3.0 mA I _{OH} = -15 mA
VOL	Output LOW Voltage			0.5		0.5		0.5	٧	I _{OL} = 24 mA
los	Output Short Circuit Curre	ent	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

MC10H645

AC CHARACTERISTICS VT = VE = 5.0 V ±5%

				C	25	°C	85	°C		
Symbol	Characteristic	•	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH	Propagation Delay D ₀ to Output Only	Q0 – Q8	5.2	6.2	5.2	6.2	5.6	6.6	ns	C _L = 50 pF
^t skpp	Part-to-Part Skew D ₀ to Output Only			1.0		1.0		1.0	ns	
^t skwd*	Within-Device Skew D ₀ to Output Only			0.65		0.65		0.65	ns	
^t PLH	Propagation Delay SEL to Q	Q0 – Q8	5.2	7.3	5.2	7.2	5.7	7.7	ns	C _L = 50 pF
t _r	Output Rise/Fall Time 0.8 V to 2.0 V	Q0 – Q8	0.5 0.5	1.7 1.6	0.5 0.5	1.7 1.6	0.5 0.5	1.7 1.6	ns	C _L = 50 pF
ts	Setup Time SEL to D		1.0		1.0		1.0		ns	

^{*} Within-Device Skew defined as identical transitions on similar paths through a device.

DUTY CYCLE SPECIFICATIONS 0°C ≤ TA ≤ 85°C; Duty Cycle Measured Relative to 1.5 V

Symbol	Characteristic	Min	Nom	Max	Unit	Condition	
PW	Range of V _{CC} and C _L to Meet Min Pulse Width (HIGH or LOW) at f _{out} ≤ 50 MHz	V _{CC}	4.875 10.0	5.0	5.125 50.0	V pF	All Outputs
i		PW	9.0	İ	11.0	ns	



Product Preview

PECL/TTL-TTL 1:8 Clock Distribution Chip


The MC10H/100H646 is a single supply, low skew translating 1:8 clock driver. Devices in the Motorola 'H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow through and electrical performance. The single supply H646 is similar to the H643, which is a dual supply 1:8 version of the same function.

The device features a $24\,\text{mA}$ TTL output stage, with AC performance specified into a $50\,\text{pF}$ load capacitance.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- PECL/TTL-TTL Version of Popular ECLinPS E111
- Low Skew
- Guaranteed Skew Spec
- Tri-State Enable
- Differential Internal Design
- VBB Output
- Single Supply
- Extra TTL and ECL Power/Ground Pins
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)
- · Matched High and Low Output Impedance

Pinout: 28-Lead PLCC (Top View)



MC10H646 MC100H646

PECL/TTL-TTL 1:8 CLOCK DISTRIBUTION CHIP



FN SUFFIX PLASTIC PACKAGE CASE 776

PIN NAMES

PIN	FUNCTION
OGND OVT IGND IVT VEE VCCE ECLK, ECLK VBB QO-Q7 EN LEN	TTL Output Ground (0 V) TTL Output V _{CC} (+5.0 V) Internal TTL GND (0 V) Internal TTL V _{CC} (+5.0 V) ECL VEE (0 V) ECL Ground (5.0 V) Differential Signal Input (PECL) VBB Reference Output Signal Outputs (TTL) Tri-State Enable Input (TTL) Signal Input (TTL)

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0 \text{ V} \pm 5\%$)

		0	0°C		25°C		°C		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit	Condition
Vон	Output HIGH Voltage	2.6	-	2.6	-	2.6	- -	٧	I _{OH} = 24 mA
VOL	Output LOW Voltage	-	0.5	-	0.5	_	0.5	٧	I _{OI} = 24 mA
IOS	Output Short Circuit Current	_	_	_	_	_	_	mA	See Note 1

¹ The outputs must not be shorted to ground, as this will result in permanent damage to the device. The high drive outputs of this device do not include a limiting IOS resistor.

10H PECL DC CHARACTERISTICS (IVT = OVT = VCCE = 5.0 V ±5%)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Notes
lін	Input HIGH Current			225			175			175	μА	
IIL	Input LOW Current	0.5			0.5			0.5			μА	
V _{IH}	Input HIGH Voltage	3.83		4.16	3.87		4.19	3.94		4.28	٧	IVT = IVO = VCCE = 5.0V (1)
VIL	Input LOW Voltage	3.05		3.52	3.05		3.52	3.05		3.555	٧	IVT = IVO = VCCE = 5.0V (1)
V _{BB}	Output Reference Voltage	3.62		3.73	3.65		3.75	3.69		3.81	٧	IVT = IVO = VCCE = 5.0V (1)

100H PECL DC CHARACTERISTICS (IVT = OVT = VCCE = 5.0 V ±5%)

			0°C			25°C			85°C			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Notes
lН	Input HIGH Current			225			175			175	μА	
I _{IL}	Input LOW Current	0.5			0.5			0.5			μА	
VIH	Input HIGH Voltage	3.835		4.12	3.835		4.12	3.835		3.835	٧	IVT = IVO = VCCE = 5.0V (1)
VIL	Input LOW Voltage	3.19		3.525	3.19		3.525	3.19		3.525	٧	IVT = IVO = VCCE = 5.0V (1)
V _{BB}	Output Reference Voltage	3.62		3.74	3.62		3.74	3.62		3.74	٧	IVT = IVO = VCCE = 5.0V (1)

¹ PECL V_{IH}, V_{IL} and V_{BB} are referenced to VCCE and will vary 1:1 with the power supply. The levels shown are for IVT = IVO = VCCE = 5.0 V

DC CHARACTERISTICS (IVT = OVT = VCCE = 5.0 V ±5%)

		0	°C		25°C		25°C		85°C			
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition		
ICCL	Power Supply Current	-		-	166		_		mA	Total all OVT, IVT,		
ССН		_		-	154		-		mA	and VCCE pins		

AC CHARACTERISTICS (IVT = OVT = VCCE = 5.0 V ±5%)

			0°C			25°C		85	•c		
Symbol	Characterist	c	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay to Output	Q0-Q7				6.5				ns	C _L = 50 pF
t _{skpp}	Part-to-Part Skew	1		1.0			1.0		1.0	ns	
tskwd	Within-Device Skew]		0.5		-	0.5		0.5	ns	
t _W	Pulse Width Out HIGH or LOW @ fOUT = 50 MHz	Q0-Q7	9.0		9.0			9.0		ns	C _L = 50 pF

AC CHARACTERISTICS (continued) (IVT = OVT = VCCE = 5.0 V ±5%)


			0°C		25°C		85°C				
Symbol	Characteristic	· ·	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
t _R	Output Rise/Fall Time 0.8 V to 2.4 V 0.8 V to 2.0 V	All Outputs	,	1.6 1.2	0.7 0.3		1.6 1.2		1.6 1.2	ns	C _L = 50 pF

Note to Product Preview Edition: The pre-silicon simulation value for typical propagation delay to all outputs is 6.5ns. Final value will be established as the measured statistical mean after characterization of a sufficient number of lots, and thus may not exactly equal the target. The skew specification is an absolute value that measures the worst case T_{pd} difference between any two of the specified outputs.

TRUTH TABLE

TCLK	ECLK	ECLK	EN	Q
GND	L	Н	Н	L
GND	. н	L.	. н	Н
H	GND	GND	н	н
L	GND	GND	н	L
X	x	X	L	z

X = Immaterial; L = Low Voltage Level; H = High Voltage Level; Z = Tristate






Figure 1. Output Structure




Figure 2. Power versus Frequency (Typical)



4-Bit ECL-TTL Load Reducing DRAM Driver

The MC10H/100H660 is a 4-bit ECL input, translating DRAM address driver, ideally suited for driving TTL compatible DRAM inputs from an ECL system. It is designed for use in high capacity, highly interleaved DRAM memory boards, that directly interface to a high speed, pipelined ECL bus interface, where new operations may be initiated to the board at up to a 50 MHz rate.


The latch provides the capability for the memory controller to propagate new addresses to different banks without having to wait for the address timing constraints to be satisfied from a previous memory operation. The dual output fanout reduces input loading from the controller by a factor of two, thus significantly improving board etch propagation delays from the controller, without the need for additional ECL buffering.

The H660 features special TTL outputs which do not have an IOS limiting resistor, therefore allowing rapid charging of the load capacitance. Output voltage levels are designed specifically for driving DRAM inputs. The output stages feature separate power and ground pins to isolate output switching noise from internal circuitry, and also to improve simultaneous switching performance.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- High Capacitive Drive Outputs to Drive DRAM Address Inputs
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- 10.7 ns Max. D to Q into 300 pF
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

PINOUT: 28-LEAD PLCC (TOP VIEW)




MC10H660 MC100H660

4-BIT ECL-TTL LOAD REDUCING DRAM DRIVER



LOGIC SYMBOL



PIN NAMES

PIN	FUNCTION
OGND[0:3]	Output Ground (0V)
OVT01, OVT23	Output VCCT (+5.0 V)
IGND01, IGND23	Internal TTL Ground (0V)
IVT01, IVT23	Internal TTL VCCT (+5.0 V)
VEE	ECL Neg. Supply (-5.2 / -4.5 V)
VCCE	ECL Ground (0V)
D[0:3]	Data Inputs (ECL)
Q[0:3]A, Q[0:3]B	Data Outputs (TTL levels)
LEN	Latch Enable (ECL)
R	Reset (ECL)

TRUTH TABLE

D	LEN	R.	Q
L	Н	L	L
н	Н	L	Н
×	L	L	Q_0
х	Х	Н	L

DC Characteristics: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version)

 $V_{EE} = -4.2 \text{ V to } -5.5 \text{ V (100H version)}$

				0°C		,C	25	°C	85	°C		
Symbol	Characteristic		min	max	min	max	min	max	Unit	Condition		
I _{EE}	Power Supply Current	ECL		41.8		44.0		46.2	mA			
Іссн		TTL		77.0		77.1		79.2	mA			
I _{CCL}				94.6		95.7		96.8	mA			

TTL DC Characteristics: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version) V_{EE} = -4.2 V to -5.5 V (100H version)

	,	0'	°C	25	°C	85	°C		
Symbol	Characteristic	min	max	min	max	min	max	Unit	Condition
V _{OH}	Output HIGH Voltage	2.6		2.6		2.6		٧	I _{OH} = -24 mA
V _{OL}	Output LOW Voltage		0.50		0.50		0.50	٧	I _{OL} = 24mA
los	Output Short Circuit Current*		*		*		*	٧	See Note 1

¹The outputs must not be shorted to ground, as this will result in permanent damage to the device. The high drive outputs of this device do not include a limiting IOS resistor.


Minimum recommended load capacitance is 100 pF. Precise output performance and waveforms will depend on the exact nature of the actual load. The lumped load is of course an approximation to a real memory system load.

AC Characteristics: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version) V_{EE} = -4.2 V to -5.5 V (100H version)


			0	°C	25	°C	85	5°C		
Symbol	Characteristic		min	max	min	max	min	max	Unit	Condition
t _s	Set-up Time, D to LEN		0.5		0.5		0.5		ns	
t _n	Hold Time, D to LEN		1.5		1.5		1.5		ns	
t _w (H)	LEN Pulse Width, HIGH		2.0		2.0		2.0		ns	
t _R	Output Rise/Fall Time 0.8 V – 2.0 V		0.5	2.0	0.5	2.0	0.5	2.0	ns	C _L = 200 pF
t _{PLH} t _{PHL}	Propagation Delay to Output	D	3.0 4.0 4.5	6.0 8.0 9.5	3.0 4.0 4.5	6.0 8.0 9.5	3.0 4.0 4.5	6.0 8.0 9.5	ns	$C_{L} = 100 \text{ pF}$ $C_{L} = 200 \text{ pF}$ $C_{L} = 300 \text{ pF}$
	50% point of ECL input to 1.5 V point of TTL output	LEN	4.3 4.9 5.4	6.9 8.9 10.4	4.3 4.9 5.4	6.9 8.9 10.4	4.3 4.9 5.4	6.9 8.9 10.4	ns	$C_{L} = 100 \text{ pF}$ $C_{L} = 200 \text{ pF}$ $C_{L} = 300 \text{ pF}$
t _{PHL}	Propagation Delay to Output	R	4.1 4.5 5.0	9.1 8.5 10.0	4.1 4.5 5.0	9.1 8.5 10.0	4.1 4.5 5.0	9.1 8.5 10.0	ns	$C_{L} = 100 \text{ pF}$ $C_{L} = 200 \text{ pF}$ $C_{L} = 300 \text{ pF}$
t _{PLH}	Propagation Delay to Output	D	3.9 4.8 5.8	5.9 7.2 8.8	3.9 4.8 5.8	5.9 7.2 8.8	4.0 5.0 5.9	6.1 7.4 8.9	ns	$C_{L} = 100 \text{ pF}$ $C_{L} = 200 \text{ pF}$ $C_{L} = 300 \text{ pF}$
	50% point of ECL input to 2.4 V point of TTL output	LEN	4.7 5.5 6.3	7.1 8.3 9.5	4.7 5.5 6.3	7.1 8.3 9.5	4.8 5.6 6.4	7.2 8.4 9.6	ns	$C_{L} = 100 \text{ pF}$ $C_{L} = 200 \text{ pF}$ $C_{L} = 300 \text{ pF}$
t _{PHL}	Propagation Delay to Output	D	4.5 6.0 7.0	6.7 9.0 10.6	4.5 6.0 7.0	6.7 9.0 10.6	4.4 6.0 6.9	6.6 9.0 10.3	ns	$C_L = 100 \text{ pF}$ $C_L = 200 \text{ pF}$ $C_L = 300 \text{ pF}$
	50% point of ECL input to 0.8 V point of TTL output	LEN	4.0 4.9 6.0	6.0 7.3 9.0	4.0 4.9 6.0	6.0 7.3 9.0	4.0 4.9 5.9	6.0 7.3 8.9	ns	$C_{L} = 100 \text{ pF}$ $C_{L} = 200 \text{ pF}$ $C_{L} = 300 \text{ pF}$
		R	4.3 6.1 7.2	6.5 9.1 10.8	4.3 6.1 7.2	6.5 9.1 10.8	4.3 6.1 7.2	6.5 9.1 10.8	ns	$C_{L} = 100 \text{ pF}$ $C_{L} = 200 \text{ pF}$ $C_{L} = 300 \text{ pF}$

OUTPUT STRUCTURE

- Output Q0A Shown



POWER vs FREQUENCY - typical



10H ECL DC Characteristics: $V_{CCT} = 5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \text{ V} \pm 5\%$


		0°C	25°C	85°C		
Symbol	Characteristic	min max	min max	min max	Unit	Condition
I _{IH}	Input HIGH Current Input LOW Current	225	145	145	μ Α	
V _{IH}	Input HIGH Voltage			-1060 -720	μA mV	
V _{IL}	Input LOW Voltage	-1950 -148	-1950 -1480	-1950 -1445	mV	

100H ECL DC Characteristics: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -4.2 \text{ V}$ to -5.5 V

		0°	0°C 25°C		°C	85	°C		
Symbol	Characteristic	min	max	min	max	min	max	Unit	Condition
I _{IH}	Input HIGH Current		225		145		145	μΑ	
	Input LOW Current	1.5		1.0		1.0		μΑ	
V _{IH}	Input HIGH Voltage	-1165	-880	-1165	-880	-1165	-880	mV	
v <u>"</u>	Input LOW Voltage	-1810	-1475	-1810	-1475	-1810	-1475	mV	

AC TEST SET-UP

C, = 100 pF



The MC10/100 H660 ECL-TTL DRAM Address Driver

The MC 10/100H660 was designed for use in high capacity, highly interleaved DRAM memory boards, that directly interface to a high speed, pipelined ECL bus interface, where new operations may be initiated to the board at a 50 MHz rate (e.g. bipolar RISC systems).

The following briefly discusses the major design features of the part over existing semiconductor devices traditionally used in interfacing DRAMs in high performance system environments.

1. ECL Translator

High performance memory systems of the past that were interfaced to ECL buses had to rely on separate ECL translators and DRAM drivers to interface to large DRAM arrays, which is acceptable if the module is not highly interleaved and the bus cycle time is comparable to the DRAM access time. This becomes inadequate as the cycle time of the interface becomes significantly faster than the address timing requirements of the RAM, and as the degree of internal board interleaving increases. These higher performance demands require that the internal address and control signals propagated to the DRAM drivers be implemented in ECL, thus requiring the integration of the driver and translator functions.

Integration of the translator/drive function also reduces access latency, as well as keeping DRAM timing parameters from being violated, due to the excessive delays encountered with separate parts.

2. MOS Drive Capability

Outputs are specifically designed for driving large numbers of DRAMs (~300 pF), which reduce the number of parts and power requirements needed per board. Output voltage levels are designed specifically for driving DRAM inputs. No ECL translator parts on the market today provide the designer

with this drive capability as well as the flexibility to vary the number of DRAMs that are driven by the part.

3. Transparent Latch

The latch is added to provide the capability for a memory controller to propagate new addresses to different banks without having to wait for the address timing constraints to be satisfied from a previous memory operation. For system implementations where this is acceptable, the user has the capability to keep the latch open, thus having the part act as an address translator/buffer, with minimal performance impact due to the additional propagation delay incurred from the internal latch. The latch is controlled with an already existing DRAM timing signal.

4. 1:2 Output Fanout

This function is useful in that it reduces input loading from the controller by a factor of two, thus significantly improving board etch propagation delays from the controller to the large number of translators, without the addition of ECL glue logic parts to reduce the loading. In large memory boards, so many translators are needed that this type of organization is not a handicap.

5. Low Skew, Low Propagation Delay


Low skew of the part as well as fast propagation delay enable faster overall DRAM operation to be attained than is possible with existing parts.

6. Power and Package Pin Layout


The H660 is specifically designed with additional power and ground pins to greatly improve simultaneous switching performance over existing driver parts.

OUTPUT WAVEFORMS simulated

Example 1. An output load consisting of just CL = 50 pF results in overshoot at the output Q:



Example 2. In a memory system application, use of an external source resistor is suggested. Simulations run with RS = 8Ω and CL = 300 pF leads to clean waveforms both at the output, Q, and at point Qp:





4-Bit Differential ECL Bus/TTL Bus Transceiver


The MC10H/100H680 is a dual supply 4-bit differential ECL bus to TTL bus transceiver. It is designed to allow the system designer to no longer be limited in bus speed associated with standard TTL busses. Using a differential ECL Bus will increase the frequency of operation and increase noise immunity.

Both the TTL and the ECL ports are capable of driving a bus. The ECL outputs have the ability to drive 25 Ω , allowing both ends of the bus line to be terminated in the characteristic impedance of 50 Ω . The TTL outputs are specified to source 15 mA and sink 48 mA, allowing the ability to drive highly capacitive loads.

The ECL output levels are V_{OH} approximately equal to -1.0 V and V_{OL} cutoff equal to -2.0 V (VTT). When the ECL ports are disabled both ElOx and ElOxB go to the V_{OL} cutoff level. The ECL input receivers have special circuitry which detects this disabled condition, prevents oscillation, and forces the TTL output to the low state. The noise margin in this disabled state is greater than 600 mV. Multiple ECL V_{CCO} pins are utilized to minimize switching noise.

- Differential ECL Bus (25 Ω) I/O Ports
- High Drive TTL Bus I/O Ports
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- · Direction and Chip Enable Control Pins
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

PIN ASSIGNMENT



MC10H680 MC100H680

4-BIT DIFFERENTIAL ECL BUS/TTL BUS TRANSCEIVER



The TTL ports have standard levels. The TTL input receivers have PNP input devices to significantly reduce loading. Multiple TTL power and ground pins are utilized to minimize switching noise.

The control pins (EDIR and ECEB) of the 10H version is compatible with MECL 10H ECL logic levels. The control pins of the 100H version are compatible with 100K levels.

PIN NAMES

PIN	FUNCTION
GND[1:4] VCCO[1:4] VCCE VCCT[1:2] VEE EIO[0:3] EIO[0:3]B TIO[0:3] TDIR EDIR TCEB ECEB	TTL Ground ECL V _{CC} (0 V) — Outputs ECL V _{CC} (0 V) TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) ECL I/O Non-Inverting Ports ECL I/O Inverting Ports TTL Direction Control ECL Direction Control TTL Chip Enable Bar Control ECL Chip Enable Bar Control

TRUTH TABLE

TDIR — Direction Control TTL Levels
EDIR — Direction Control ECL Levels
TCEB — Chip Enable Bar Control TTL Levels
ECEB — Chip Enable Bar Control ECL Levels
TIN — TTL Input
TOUT — TTL Output
EIN — ECL Input
EINB — ECL Input
EOUT — ECL Output
EOUT — ECL Output
EOUTB — ECL Output

$$\begin{split} & H - HIGH \\ & L - LOW \\ & LC - ECL Low Cutoff (VTT = -2.0 V) \\ & X - Don't Care \\ & Z - High Impedance \end{split}$$

ECEB	TCEB	EDIR	TDIR	EIN	EINB	EOUT	EOUTB	TIN	TOUT	COMMENTS
Н	х	Х	Х	Х	Х	LC	LC	Х	Z	ECL and TTL Outputs Disabled
Х	Н	Х	Х	Х	Х	LC	LC	Х	Z	ECL and TTL Outputs Disabled
L	L	Н	Х	Н	LC			NA	Н	ECL to TTL Direction
L	L	Н	Х	LC	Н			NA	L	ECL to TTL Direction
L	L	Ĥ	Х	LC	LC			NA	L	ECL to TTL Direction (L-L Cond.)
L	L	Х	Н	Н	. LC			NA	Н	ECL to TTL Direction
L	L	Х	Н	LC	Н			NA	L	ECL to TTL Direction
L	L	Х	Н	LC	LC			NA	L	ECL to TTL Direction (L-L Cond.)
L	L	L	L	NA	NA	Н	LC	Н		TTL to ECL Direction
L	L	L	L	NA	NA	LC	Н	L		TTL to ECL Direction

Pin	Symbol	Description	Pin	Symbol	Description
1	GND1	TTL Gnd	15	VCCE	ECL V _{CC}
2	TIO0	TTL I/O Bit 0	16	EIO3	ECL I/O Bit 3
3	TDIR	TTL Controlled Direction	17	VCCO4	ECL V _{CC} (0 V) — Outputs
4	EDIR	ECL Controlled Direction	18	EIO3B	ECL I/O Bit 3 Bar
5	EIO0	ECL I/O Bit 0	19	ECEB	ECL Control Chip Enable Bar
6	VCCO1	ECL V _{CC} (0 V) — Outputs	20	TCEB	TTL Control Chip Enable Bar
7	EIO0B	ECL I/O Bit 0 Bar	21	TIO3	TTL I/O Bit 3
8	VEE	ECL VEE	22	GND4	TTL GND
9	EIO1	ECL I/O Bit 1	23	VCCT2	TTL V _{CC}
10	VCCO2	ECL V _{CC} (0 V) — Outputs	24	GND3	TTL GND
11	EIO1B	ECL I/O Bit 1 Bar	25	TIO2	TTL I/O Bit 2
12	EIO2	ECL I/O Bit 2	26	TIO1	TTL I/O Bit 1
13	V _{CCO3}	ECL V _{CC} (0 V) — Outputs	27	GND2	TTL GND
14	EIO2B	ECL I/O Bit 2 Bar	28	VCCT1	TTL V _{CC}

ABSOLUTE RATINGS (Do not exceed):

Power Supply Voltage	V _{EE} (ECL)	-8.0 to 0	Vdc
Power Supply Voltage	V _{CCT} (TTL)	-0.5 to +7.0	Vdc
Input Voltage	V _I (ECL) V _I (TTL)	0.0 to V _{EE} -0.5 to +7.0	Vdc
Disabled 3-State Output	V _{out} (TTL)	0.0 to V _{CCT}	Vdc
Output Source Current Continuous	I _{out} (ECL)	100	mAdc
Output Source Current Surge	I _{out} (ECL)	200	mAdc
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	Tamb	0.0 to +75	°C

ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

Test		T _A =	T _A ≈ 0°C		25°C	TA =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Supply Current/ECL		-110		-110		-110	mA	
INH	Input HIGH Current		225		145		145	μА	
liNL	Input LOW Current	0.5		0.5		0.3		μА	
V _{OH} V _{OL}	Output HIGH Voltage Output LOW Voltage	-1100 -2.1	-840 -2.03	-1100 -2.1	-810 -2.03	-1100 -2.1	-735 -2.03	mV V	25 Ω to -2.1 V

CONTROL INPUTS ONLY

10H ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$

Test		T _A =	0°C	T _A = 25°C		T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
VIH VIL	Input HIGH Voltage Input LOW Voltage	-1170 -1950	-840 -1480	-1130 1950	-810 -1480	-1070 -1950	-735 -1450	mV	

CONTROL INPUTS ONLY

100H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -4.2 V to -5.5 V

Test		T _A =	T _A = 0°C		T _A = 25°C		75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	543

TTL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

Test		T _A =	0°C	T _A =	25°C	T _A =	75°C		-
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Standard Input Standard Input	2.0	0.8	2.0	0.8	2.0	0.8	Vdc	
VIK	Input Clamp		-1.2		-1.2		-1.2	Vdc	I _{IN} = -18 mA
VOH	Output HIGH Voltage Output HIGH Voltage	2.5 2.0		2.5 2.0		2.5 2.0		V	I _{OH} = -3.0 mA I _{OH} = -15 mA
VOL	Output LOW Voltage		0.55		0.55		0.55	V	I _{OL} = 48 mA
liH*	TTL (Input HIGH) TTL (Input HIGH)		20 100		20 100		20 100	μА	V _{in} = 2.7 V V _{in} = 7.0 V
IIL*	TTL (Input LOW)		-0.6		-0.6		-0.6	mA	V _{in} = 0.5 V
ICCL	Supply Current		75		75		75	mA	
Іссн	Supply Current		70		70		70	mA	
Iccz	Supply Current		70		70		70	mA	
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

^{*} NOTE: TTL Control Inputs only

TTL I/O DC CHARACTERISTICS ONLY

Test		T _A = 0°C		T _A = 25°C T _A		T _A =	T _A = 75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IH/IOZH	Output Disable Current		70 200		70 200		70 200	μА	V _{OUT} = 2.7 V V _{OUT} = 0.5 V


ECL TO TTL DIRECTION / AC TEST

Test Symbol			T _A =	= 0°C	T _A =	25°C	T _A =	75°C		
	Parameter	Waveforms	Min	Max	Min	Max	Min	Max	Unit	Condition
tPLH tPHL	Propagation Delay to Output	2, 4	2.7	4.8	2.7	4.8	2.7	4.8	ns	C _L = 50 pF
^t PZH ^t PZL	ECEB to Output Enable Time	2, 5, 6	4.5 4.0	6.5 6.0	4.5 4.0	6.5 6.0	4.7 4.4	6.7 6.4	ns	C _L = 50 pF
^t PHZ ^t PLZ	ECEB to Output Disable Time	2, 5, 6	4.6 4.5	8.6 6.5	4.6 4.5	8.6 6.5	4.8 5.3	8.8 7.3	ns	C _L = 50 pF
tPZH tPZL	TCEB to Output Enable Time	2, 5, 6	5.7 5.4	7.7 6.9	5.7 5.4	7.7 6.9	5.9 5.9	7.9 7.4	ns	C _L = 50 pF
tPHZ tPLZ	TCEB to Output Disable Time	2, 5, 6	4.0 4.0	8.5 5.8	4.1 4.2	8.4 6.0	4.2 4.7	8.3 6.5	ns	C _L = 50 pF
t _r /t _f	1.0 to 2.0 Vdc	3	0.4	1.5	0.4	1.5	0.4	1.5	ns	C ₁ = 50 pF

TTL TO ECL DIRECTION / AC TEST

Test			T _A =	: 0°C	TA =	25°C	TA=	75°C		
Symbol	Parameter	Waveforms	Min	Max	Min	Max	Min	Max	Unit	Condition
t _{PLH} t _{PHL}	Propagation Delay to Output	1, 4	1.8	4.6	1.8	4.6	2.0	4.9	ns	25 Ω to -2.0 V
^t PLH ^t PHL	ECEB to Output	1, 4	2.9	5.1	3.0	5.2	3.4	5.7	ns	25 Ω to -2.0 V
^t PLH ^t PHL	TCEB to Output	1, 4	3.4	6.3	3.5	6.6	3.8	7.4	ns	25 Ω to -2.0 V
t _f /t _f	Output Rise/Fall Time 20%-80%	1, 3	1.0	3.4	1.0	3.4	1.0	3.4	ns	25 Ω to -2.0 V

BLOCK DIAGRAM



SWITCHING CIRCUIT AND WAVEFORMS




Figure 1. Switching Circuit ECL

Figure 2.

ECL/TTL




Figure 3. WAVEFORMS: Rise and Fall Times

ECL/TTL




Figure 4. Propagation Delay — Single Ended




Figure 5. 3-State Output Low Enable and Disable Times

TTL




Figure 6. 3-State Output High Enable and Disable Times



Hex ECL/TTL Transceiver with Latches

The MC10/100H681 is a dual supply Hex ECL/TTL transceiver with latches in both directions. ECL controlled Direction and Chip Enable Bar pins. There are two Latch Enable pins, one for each direction.

The ECL outputs are single ended and drive $50\,\Omega$. The TTL outputs are specified to source 12 mA and sink 48 mA, allowing the ability to drive highly capacitive loads. The high driving ability of the TTL outputs make the device ideal for bussing applications.

- Separate Latch Enable Controls for each Direction
- ECL Single Ended 50 Ω I/O Port
- High Drive TTL I/O Ports
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- · Direction and Chip Enable Control Pins
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

Pin	Symbol	Description
1	TI01	TTL I/O BIT 1
2	VT	TTL V _{CC} (5.0 V)
3	GT	TTL GND (0 V)
4	TI00	TTL I/O Bit 0
5	DIR	Direction Control (ECL)
6	CEB	Chip Enable Bar Control (ECL)
7	LEET	Latch Enable ECL-TTL Control (ECL)
8	LETE	Latch Enable TTL-ECL Control (ECL)
9	VEE	ECL Supply (-5.2/-4.5 V)
10	E100	ECL I/O BIT 0
11	El01	ECL I/O BIT 1
12	E102	ECL I/O BIT 2
13	Vcco	ECL V _{CC} (0 V) — Outputs
14	EIO3	TTL I/O BIT 3
15	VCCE	ECL V _{CC} (0 V)
16	EIO4	ECL I/O BIT 4
17	vcco	ECL V _{CC} (0 V) — Outputs
18	EIO5	ECL I/O BIT 5
19	TI05	TTL I/O BIT 5
20	GT	TTL GND (0 V)
21	VT	TTL V _{CC} (5.0 V)
22	T104	TTL I/O BIT 4
23	GT	TTL GND (0 V)
24	VT	TTL VCC (5.0 V)
25	TIO3	TTL I/O BIT 3
26	TIO2	TTL I/O BIT 2
27	VT	TTL VCC (5.0 V)
28	GT	TTL V _{CC} (0 V)

MC10H681 MC100H681

HEX ECL/TTL TRANSCEIVER WITH LATCHES





The ECL output levels are standard V_{OH} and V_{OL} cutoff equal to $-2.0 \text{ V (V_{TT})}$. When the ECL ports are disabled the outputs go to the V_{OL} cutoff level. Multiple ECL V_{CCO} pins are utilized to minimize switching noise.

The TTL ports have standard levels. The TTL input receivers have PNP input devices to significantly reduce loading. Multiple TTL power and ground pins are utilized to minimize switching noise.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

PIN ASSIGNMENT





TRUTH TABLE

CEB	DIR	LEET	LETE	EOUT	TOUT
Н	Х	Х	Х	Z	Z
L	Н	L	L	Z	EIN
L	Н	Н	L	Z	Qo
L	L	· L	L	TIN	Z
L	L	L	Н	Qo	Z

- Hex
 Bi-Directional
- ECL/TTL Translation
- Dual Supply
- ECL Outputs, 50 Ohm S.E., V_{OH}/Cutoff
 TTL Outputs, 48 mA Sink, 12 mA Source
 Multi Power and Ground Pins

- Separate LE Controls

ECL DC CHARACTERISTICS: V_{CCT} = +5.0 V ±10%, V_{EE} = -5.2 ±5% (10H Version); V_{EE} = -4.2 V to -5.5 V (100H Version)

Test	TA = 0°C TA		T _A =	25°C	T _A =	75°C			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
IEE	Supply Current/ECL	_	-113	_	-113	_	-113	mA	
INH	Input HIGH Current	_	225		145		145	μА	
INL	Input LOW Current	0.5		0.5	_	0.3	_	μА	
V _{OH} V _{OL}	Output HIGH Voltage Output LOW Voltage	-1100 -2.1	-840 -2.03	-1100 -2.1	-810 -2.03	-1100 -2.1	-735 -2.03	mV V	50 Ω to -2.1 V

10H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -5.2 ±5%

	T _A = 75°C		T _A = 25°C		T _A = 0°C			Test
x Unit Condition	Max	Min	Max	Min	Max	Min	Parameter	Symbol
- 1	-735 1450	-1070 1050	-810 1480	-1130 1050	-840 1480	-1170 1050	Input HIGH Voltage	VIH
5 mV								

100H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -4.2 V to -5.5 V

Test			0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	-1165 -1810	-880 -1475	mV	

ABSOLUTE RATINGS (Do not exceed):

Power Supply Voltage	V _{EE} (ECL)	-8.0 to 0	Vdc
Power Supply Voltage	V _{CCT} (TTL)	-0.5 to +7.0	Vdc
Input Voltage	V _I (ECL) V _I (TTL)	0.0 to V _{EE} -0.5 to +7.0	Vdc
Disabled 3-State Output	V _{out} (TTL)	0.0 to V _{CCT}	Vdc
Output Source Current Continuous	lout (ECL)	100	mAdc
Output Source Current Surge	I _{out} (ECL)	200	mAdc
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _{amb}	0.0 to +75	°C

MC10H681 • MC100H681

TTL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

Test		T _A =	0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
V _{IH} V _{IL}	Standard Input Standard Input	2.0	0.8	2.0	0.8	2.0	0.8	Vdc	
VIK	Input Clamp	_	-1.2		-1.2	_	-1.2	Vdc	I _{IN} = -18 mA
VOH	Output HIGH Voltage Output HIGH Voltage	2.5 2.0	_	2.5 2.0	_ :	2.5 2.0	_	V	I _{OH} = -3.0 mA I _{OH} = -15 mA
V _{OL}	Output LOW Voltage	_	0.55	_	0.55	_	0.55	٧	I _{OL} = 48 mA
I _{IH} /IOZH I _{IL} /IOZL	Output Disable Current	_	70 200	=	70 200	_	70 200	μА	V _{OUT} = 2.7 V V _{OUT} = 0.5 V
ICCL	Supply Current		63		63	_	63	mA	
ICCH	Supply Current	_	63		63	_	63	mA	:
Iccz	Supply Current		63	-,	63		63	mA	·
los	Output Short Circuit Current	-100	-225	-100	-225	-100	-225	mA	V _{OUT} = 0 V

ECL TO TTL DIRECTION AC CHARACTERISTICS


Test		T _A =	: 0°C	T _A =	25°C	T _A =	75°C		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output	4.0	7.8	4.0	7.8	4.2	8.0	ns	C _L = 50 pF
tPLH tPHL	LEET to Output	6.4 5.8	9.1 7.6	6.4 5.8	9.1 7.6	6.6 6.1	9.3 8.0	ns	C _L = 50 pF
^t PZH ^t PZL	CEB to Output Enable Time	5.5 5.6	8.3 8.5	5.5 5.6	8.3 8.5	4.7 5.7	8.5 8.6	ns :	C _L = 50 pF
tPHZ tPLZ	CEB to Output Disable Time	3.9 3.7	7.6 5.5	3.9 3.7	7.6 5.5	4.1 4.3	7.7 6.0	ns	C _L = 50 pF
t _r /t _f	1.0 Vdc to 2.0 Vdc	0.4	2.2	0.4	2.2	0.4	2.2	ns	C _L = 50 pF

TTL TO ECL DIRECTION AC CHARACTERISTICS

Test		T _A =	= 0°C	T _A =	25°C	T _A =	75°C	1	Condition 50 Ω to -2.0 V 50 Ω to -2.0 V
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit	Condition
^t PLH ^t PHL	Propagation Delay to Output	2.1	4.0	2.1	4.0	2.5	4.5	ns	50 Ω to -2.0 V
^t PLH ^t PHL	CEB to Output	2.3 3.0	4.0 4.6	2.5 3.0	4.0 4.6	2.9 3.3	4.3 5.0	ns	50 Ω to -2.0 V
^t PHL ^t PLH	LETE to Output	2.7	4.2	2.7	4.2	3.0	4.6	ns	50 Ω to -2.0 V
t _r /t _f	Output Rise/Fall Time 20%-80%	0.4	2.2	0.4	2.2	0.4	2.2	ns	50 Ω to -2.0 V

MC10H681 • MC100H681

TEST CIRCUITS AND WAVEFORMS



TTL $\begin{array}{c|c} +7 \text{ V} & \text{OPEN} \\ & & \text{OTHERS} \\ & \text{OTHERS} \\ & \text{OC} \\ & & \text{DEVICE} \\ & \text{UNDER} \\ & & \text{TEST} \\ \end{array}$

Figure 1. Test Circuit ECL

Figure 2. Test Circuit TTL

ECL/TTL




Figure 3. Rise and Fall Times

ECL/TTL




Figure 4. Propagation Delay — Single Ended






Figure 5. 3-State Output Low Enable and Disable Times

TTL





Figure 6. 3-State Output High Enable and Disable Times



MECL 10K

Selector Guide Data Sheets

MECL 10K INTEGRATED CIRCUITS

MC10,100/10,200 Series -30 to 85°C

Function	Selection	(-30° to	+85°C)
----------	-----------	----------	--------

Function Selection — (-30° to +85°C)	r	
Function	Device	Case
NOR Gates		
Quad 2-Input Gate/Strobe	MC10100	620, 648, 775
Quad 2-Input Gate	MC10102	620, 648, 775
Triple 4-3-3 Input Gate	MC10106	620, 648, 775
Dual 3-Input 3-Output Gate	MC10111	620, 648, 775
Dual 3-Input 3-Output Gate	MC10211	620, 648, 775
OR Gates		
Quad 2-Input Gate	MC10103	620, 648, 775
Dual 3-Input 3-Output Gate	MC10110	620, 648, 775
Dual 3-Input 3-Output Gate	MC10210	620, 648, 775
AND Gates		
Quad 2-Input Gate	MC10104	620, 648, 775
Hex Gate	MC10197	620, 648, 775
Complex Gates		
Quad OR/NOR Gate	MC10101	620, 648, 775
Triple 2-3-2 Input OR/NOR Gate	MC10105	620, 648, 775
Dual 4-5 Input OR/NOR Gate	MC10109	620, 648, 775
Dual 3-Input 3-Output OR/NOR Gate	MC10212	620, 648, 775
Triple 2-Input Exclusive OR/NOR Gate	MC10107	620, 648, 775
Quad 2-Input Exclusive OR/NOR Gate	MC10113	620, 648, 775
Dual 2-Wide 2-3 Input OR-AND/OR-AND		
INVERT	MC10117	620, 648, 775
Dual 2-Wide 3-Input OR-AND	MC10118	620, 648, 775
4-Wide 4-3-3-3 Input OR-AND	MC10119	620, 648, 775
4-Wide 3-Input OR-AND/OR-AND		
INVERT	MC10121	620, 648, 775
Buffers/Inverters		
Hex Buffer/Enable	MC10188	620, 648, 775
Hex Inverter/Enable	MC10189	620, 648, 775
Hex Inverter/Buffer	MC10195	620, 648, 775
Line Drivers/Line Receivers		
Triple Line Receiver	MC10114	620, 648, 775
Quad Line Receiver	MC10115	620, 648, 775
Triple Line Receiver	MC10116	620, 648, 775
Quad Bus Receiver	MC10129	620
Quad Bus Driver	MC10192	620, 648, 775
Triple Line Receiver	MC10216	620, 648, 775
Triple 4-3-3 Input Bus Driver	MC10123	620, 648, 775
Dual Bus Driver	MC10128	620
Translators		
Quad TTL-MECL	MC10124	620, 648, 775
		1 000 040 775
Quad MECL-TTL	MC10125	620, 648, 775

Function	Device	Case
Flip-Flop/Latches		
Dual D Master Slave Flip-Flop	MC10131	620, 648, 775
Dual J-K Master Slave Flip-Flop	MC10135	620, 648, 775
Hex D Master Slave Flip-Flop	MC10176	620, 648, 775
Hex D Common Reset Flip-Flop	MC10186	620, 648, 775
Dual D Master Slave Flip-Flop	MC10231	620, 648, 775
Quad Latch	MC10133	620, 648, 775
Quint Latch	MC10175	620, 648, 775
Quad/Common Clock Latch	MC10168	620, 648, 775
Quad/Negative Clock Latch	MC10153	620, 648, 775
Dual Latch	MC10130	620, 648, 775
Encoders	,	
8-Input Encoder	MC10165	620, 648, 775
Decoders	,	
Binary to 1-8 (Low)	MC10161	620, 648, 775
Binary to 1-8 (High)	MC10162	620, 648, 775
Dual Binary to 1-4 (Low)	MC10171	620, 648, 775
Dual Binary to 1-4 (High)	MC10172	620, 648, 775
Parity Generator/Checkers		
12-Bit Parity Generator-Checker	MC10160	620, 648, 775
9 + 2 Bit Parity	MC10170	620, 648, 775
Counters		
Hexadecimal	MC10136	620, 648, 775
Decade	MC10137	620, 648
Biquinary	MC10138	620, 648, 775
Binary Down Counter	MC10154	620, 648
Binary	MC10178	620, 648, 775
Arithmetic Functions		
5-Bit Magnitude Comparator	MC10166	620, 648, 775
4-Bit Arithmetic Function Gen.	MC10181	623, 649
Shift Register		
4-Bit Universal	MC10141	620, 648, 775
Multivibrators		
Monostable Multivibrators	MC10198	620, 648, 775
Multiplexer		
Quad 2-Input/Noninverting	MC10158	620, 648, 775
Dual Multiplexer/Latch	MC10132	620, 648
Dual Multiplexer/Latch	MC10134	620, 648, 775
Quad 2-Input/Inverting	MC10159	620, 648, 775
8-Line	MC10164	620, 648, 775
Quad 2-Input/Latch	MC10173	620, 648, 775
Dual 4-1	MC10174	620, 648, 775



QUAD 2-INPUT NOR GATE WITH STROBE


The MC10100 is a quad NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates.

P_D = 25 mW typ/gate (No Load)


 $t_{pd} = 2.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

QUAD 2-INPUT NOR GATE WITH STROBE




LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST V	OLTAGE V	ALUES								
	(Volts)											
@ Test Temperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	- 1.850	-1.105	- 1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	- 1.440	-5.2							

																3	
				MC10100 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
	Pin Unde			-30°C		+25°C			+85°C							(VCC)	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VEE	Gnd	
Power Supply Drain Current	ΙE	8	_	29	_	21	26	_	29	mAdc	_	-	_	-	8	1,16	
Input Current	linH	4*	_	390	_	_	245	_	245	μAdc	4*	_	_	_	8	1,16	
	١.	9 4*	_	750		-	470	_	470	μAdc	9	I	-	-	8	1,16	
	linL		0.5		0.5			0.3		μAdc		4*			8	1,16	
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	_	-	-	-	8	1,16	
		14	- 1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc					8	1,16	
Logic "0" Output Voltage	VOL	2 14	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	4,5,9	_	-	-	8	1,16	
			- 1.890	-1.675	- 1.850		-1.650	-1.825	-1.615	Vdc	9,10,11				8	1,16	
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	-		-0.910	-	Vdc	_	_	-	9	8	1,16	
		3 14	- 1.080 - 1.080	=	-0.980 -0.980	=	_	-0.910 -0.910	=	1 1	_	_	=	9		1 L	
		15	- 1.080	_	-0.980	_	-	-0.910		1	_	_	_	9		₩	
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	_	_	-1.630		- 1.595	Vdc	_	_	9		8	1,16	
		3	-	1.655	_	-	-1.630	-	-1.595		-	-	9	-		1 1	
		14 15		-1.655 -1.655	_	-	- 1.630 - 1.630	_	- 1.595 - 1.595	V		-	9	_	\ \	♥	
		15		-1.000			-1.030		- 1.555	<u> </u>						<u>'</u>	
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V	
Propagation Delay	t4+2-	2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	l _	_	4	2	8	1,16	
,	t4-2+	2	1.0	3.1	1.0	1	2.9	1.0	3.3	l i	-	-	4	Ī	Ī	l 'i'	
	t9+2-	2	1.0	3.1	1.0		2.9	1.0	3.3		6,10,12	-	9				
Rise Time (20% to 80%)	t ₂₊	2	1.1	3.6	1.1		3.3	1.1	3.7		-	_	4				
Fall Time	t2_	2	1.1	3.6	1.1	↓	3.3	1.1	3.7		_	l _	4		↓		
(20% to 80%)	1 2-	1 -	""			1	1	1	l			l	1	, ∀	7	1	

^{*}Individually test each input applying $V_{\mbox{\scriptsize IH}}$ or $V_{\mbox{\scriptsize IL}}$ to input under test.



QUAD OR/NOR GATE


The MC10101 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12.

P_D = 25 mW typ/gate (No Load)

 $t_{pd} = 2.0 \text{ ns typ}$


 t_r , $t_f = 2.0$ ns typ (20%–80%)

QUAD OR/NOR GATE




DIP

LOGIC DIAGRAM



 $\begin{array}{l} V_{CC1} = Pin \ 1 \\ V_{CC2} = Pin \ 16 \\ V_{EE} = Pin \ 8 \end{array}$



1-01 Lee pin assignment, see tables on page 1-0

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

	TEST VOLTAGE VALUES												
	(Volts)												
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1,825	-1.035	-1.440	-5.2								

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin			N	1C10101					TES	T VOLTAGE A	PPLIED TO PIN	LISTED BELO	w:	l
Characteristic	Symbol	Under Test	-30 Min	O ^O C Max	Min	+25°C	Max	Hin H	5°C Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1E	8	-	29	_	20	26	-	29	mAdc	_	_	. –	_	8	1,16
Input Current	linH	4 12	_	425 850	=	-	265 535	=	265 535	μAdc μAdc	4 12	_	-	-	8	1,16 1,16
	linL	4 12	0.5 0.5	_	0.5 0.5	_	_	0.3 0.3	_	μAdc μAdc	_	4 12	_	_	8	1,16 1,16
Logic "1" Output Voltage	VOH	5 5 2 2	-1.060 -1.060 -1.060 -1.060	-0.890 -0.890 -0.890 -0.890	-0.960 -0.960 -0.960 -0.960	- - -	-0.810 -0.810 -0.810 -0.810	-0.890 -0.890 -0.890 -0.890	-0.700 -0.700 -0.700 -0.700	Vdc	12 4 - -	1 1 1	- - - -	- - -	8	1,16
Logic "0" Output Voltage	VOL	5 5 2 2	-1.890 -1.890 -1.890 -1.890	-1.675 -1.675 -1.675 -1.675	-1.850 -1.850 -1.850 -1.850	-	-1.650 -1.650 -1.650 -1.650	-1.825 -1.825 -1.825 -1.825	-1.615 -1.615 -1.615 -1.615	Vdc 	- 12 4	- - -	- - - -	_ _ _	8	1,16
Logic "1" Threshold Voltage	Vона	5 5 2 2	-1.080 -1.080 -1.080 -1.080	-	-0.980 -0.980 -0.980 -0.980	-	-	-0.910 -0.910 -0.910 -0.910	-	Vdc	- - -		12 4 	- - 12 4	8	1,16
Logic "0" Threshold Voltage	VOLA	5 5 2 2	- - -	-1.655 -1.655 -1.655 -1.655	- - -	1 1 1 1	-1.630 -1.630 -1.630 -1.630	- - -	-1.595 -1.595 -1.595 -1.595	Vdc	- - -	- - -	- - 12 4	12 4 – –	8	1,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2- t4-2+ t4+5+ t4-5-	2 2 5 5	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	- - -	- - - -	4	2 2 5 5	8	1,16
Rise Time (20 to 80%) Fall Time (20 to 80%)	t ₂₊ t ₅₊ t ₂₋ t ₅₋	2 5 2 5	11	3.6 V	1.1		3.3	1;1	3.7		- - -	- - -		2 5 2 5		



QUAD 2-INPUT NOR GATE


The MC10102 is a quad 2-input NOR gate. The MC10102 provides one gate with OR/NOR outputs.

P_D = 25 mW typ/gate (No Load)


 $t_{pd} = 2.0 \text{ ns typ}$

 t_{r} , $t_{f} = 2.0$ ns typ (20%–80%)


QUAD 2-INPUT NOR GATE







 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$



ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

	TEST VOLTAGE VALUES (Volts)												
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	i '
*		Pin					? Test Li			,	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					l
0 1		Under	-30	,		+25°C			5°C		V _{IH max}	V	V	V	V	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		29	_	20	26		29	mAdc	_	_	-	_	8	1,16
Input Current	linH	12	-	425	-		265	_	265	μAdc	12	_	_	-	8	1,16
	linL	12	0.5	-	0.5	-	-	0.3	_	μAdc	-	12	-	-	8	1,16
Logic "1"	Voн	9	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	12	_	-	_	8	1,16
Output Voltage	1	9	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	1 1	13	-	-	-	1	1 1
	1	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	1	-	-	-	-	1	1 1
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	7	-		-	-		
Logic "0"	VOL	9	-1.890		-1.850	-	-1.650	-1.825	-1.615	Vdc	-	_	-	-	8	1,16
Output Voltage	1	9	-1.890			-	-1.650	-1.825	-1.615	l i	-	_	-	-	1	1
	1	15	-1.890		-1.850	-	-1.650	-1.825	-1.615	1	12	-	-	_	1 1	1
		15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	•	13	_	-	-	V	
Logic "1"	VOHA	9	-1.080	-	-0.980	-	_	-0.910	-	Vdc	-	-	12	-	8	1,16
Threshold Voltage	l	9	-1.080	- 1	-0.980	-	-	-0.910		1 1	_	-	13	-	1 1	
	l	15	-1.080	-	-0.980	-	-	-0.910	-	1	-	-	-	12	1 1	1 1
		15	-1.080	-	-0.980	-		-0.910	-	•	-	_	-	13	T	
Logic "0"	VOLA	9	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	_		12	8	1,16
Threshold Voltage		9	-	-1.655	-		-1.630	-	-1.595	1 1	-	-	-	13	1 1	1 1
	l	15	-	-1.655	-	-	-1.630	-	-1.595	↓	-	-	12	-	1 1	1
		15		-1.655			-1.630		-1.595	7	-	-	13		Y	
Switching Times									l							
(50-ohm load)								l					Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t12+15-	15	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	_	-	12	15	8	1,16
	t12-15+	15			1	1	1	1 1		1	-	-	1	15	1 1	1
	t12+9+	9	1 1	1 1	1		1	1 1	1 1		_	-		9		
	t12-9-	9			₩	1 1				1 1	-	-	1 1	9	1 1	1
Rise Time	t15+	15	1,1	3.6	1.1		3.3	1.1	3.7		_	_		. 15		1 1
(20 to 80%)	tg+	9	1 1				l i		l i		_	_		9	1 1	1
Fall Time	1 -	15						1 1			_			15	1 1	
(20 to 80%)	t15- tg_	9	1	🛊	₹		₹ .	♥			_	-	♥	9	♦	▼
(20 to 80%)	L '9-		<u> </u>										L			



QUAD 2-INPUT OR GATE


The MC10103 is a quad 2-input OR gate. The MC10103 provides one gate with OR/NOR outputs.

P_D = 25 mW typ/gate (No Load)


 $t_{pd} = 2.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)


QUAD 2-INPUT OR GATE



LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

						_
		TEST V	OLTAGE V	VALUES		
			(Volts)			
@ Test						_
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE	
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	_
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	٦

		,								+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	4
		Pin			M		Test Limit							PLIED TO		
	1	Under										LOW:		(Vcc)		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	29	-	21	26	-	29	mAdc	_	-		_	8	1,16
Input Current	linH	4.	-	390	-	-	245	_	245	μAdc	4.	-	-	-	8	1,16
	linL	4.	0.5	-	0.5	-	-	0.3	-	μAdc	-	4*	-	-	8	1,16
Logic "1" Output Voltage	VOH	2 9	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4,5 -	-	-,	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	2 9	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	12,13	-		-	8 8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2 9	-1.080 -1.080	_	-0.980 -0.980	:=	-	-0.910 -0.910	_	Vdc Vdc	-	-	4,5	_ 12,13	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2 9	<u>-</u>	-1.655 -1.655	-	. –	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	-	-	_ 12,13	4,5 -	8 8	1,16 1,16
Switching Times (50-ohm load)								-			-		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2+ t12+9-	2 9	1.0 1.0	3.1 3.1	1.0 1.0	2.0	2.9 2.9	1.0 1.0	3.3 3.3	ns	-	· -	4 12	9	8	1,16
Rise Time (20% to 80%)	t2+	2	1.1	3.6	1.1		3.3	1.1	3.7		-	-	4	2		
Fall Time (20% to 80%)	^t 2-	2	1.1	3.6	1.1	V	3.3	1.1	3.7		-	-	4	2		

^{*}Individually test each input applying VIH or VIL to input under test.



QUAD 2-INPUT AND GATE


The MC10104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available.

P_D = 35 mW typ/gate (No Load)


 $t_{pd} = 2.7 \text{ ns typ}$

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

QUAD 2-INPUT AND GATE



LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT 16 VCC2 VCC1 [15 Dout A_{out} Bout 14 Cout 13 🗖 Din Ain 🗆 Ain 🗖 5 12 🗖 Din 11 🗖 Cin Bin 🗌 Bin 🗀 10 🗖 C_{in} D_{out} VEE Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST V	OLTAGE VA	LUES	
			Volts		
@ Test		Γ	Γ		
Temperature	VIH max	VILmin	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
							4 Test L				TEST VO	LTAGE APP	LIED TO PIN	S LISTED BL	EOW:	
	l	l	-30	°C		+25°C		+8!	5°C							(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	39	_	_	35		39	mAdc	_	-	-	-	8	1,16
Input Current	linH*	12	-	425	-	_	265	-	265	μAdc	12,13	_	_	_	8	1,16
	l	13	-	350	-	-	220	-	220	μAdc	13	-	-	-	8	1,16
	linL	12	0.5	_	0.5			0.3		μAdc	-	12	-	- 1	8	1,16
Logic "1"	Voн	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	12,13	_	-	_	8	1,16
Output Voltage		9	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	_	-	-	_	8	1,16
Logic "0"	VOL	15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc		-		-	8	1,16
Output Voltage		9	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	12,13		_	-	8	1,16
Logic "1"	VOHA	9	-1.090	-	-0.980	-	-	-0.910	-	Vdc		-	_	12	8	1,16
Threshold Voltage	1	9 15	-1.090 -1.090	_	-0.980 -0.980	-		-0.910 -0.910	_	1 1	12		13	13		1 1
	1	15	-1.090	_	-0.980	-	_	-0.910	_	♦	13	_	12		🕴	\ \
Lgoic "0"	VOLA	9	_	-1.655	_	_	-1.630	-	-1.595	Vdc	12		13		8	1,16
Threshold Voltage	"	9	-	-1.655	-	-	-1.630	-	-1.595	1	13	- '	12	-	li	"i"
	l	15	-	-1.655	-	-	-1.630	-	-1.595	↓	-	-	-	12	↓	₩.
		15		-1.655			-1.630		-1.595					13	V	
Switching Times* (50-ohm load)	1	1									+1.11 V	Į į	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t12+15+	15	1.0	4.3	1.0	2.2	4.0	1.0	4.2	ns	13	_	12	15	8	1,16
	t12-15-	15		1	1		1			1	1 1	-	1	15	1	
	t 12+9-	9	1 1		1 1	ΙL	l 1	1 1	1 1		l L	-	1	9		
	t12-9+	9		1 1	1 1	▼			1 1		▼	i - 1	▼	9		
	t13+15+	15	↓	1		2.7	1 1	↓	1 1		12 12	-	13	15		
	t13+9-	9		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		2.7	\ \ \		V		12	-	13 1	9		
Rise Time (20 to 80%)	t15+	15 9	1.5	3.7	1.5	2.0	3.5	1.5	3.6			-		15 9		
	tg+	1 -		1 1		1 1	1 1	1	1 1		1 1	_		1		
Fall Time (20 to 80%)	t ₁₅ _ tg_	15 9	↓	↓	↓	₩	↓		↓	\ \	₩	-	! ↓	15	♦	₩
120 10 00/6/	L '9-			L *	· ·	L '	· ·	_ <u> </u>	· ·	'	L'		L'	_ =		

^{*}Inputs 4, 7, 10, and 13 will behave similarly for ac and I_{inH} values. Inputs 5, 6, 11, and 12 will behave similarly for ac and I_{inH} values.



TRIPLE 2-3-2-INPUT OR/NOR GATE


The MC10105 is a triple 2-3-2 input OR/NOR gate.

P_D = 30 mW typ/gate (No Load)


 $t_{pd} = 2.0 \text{ ns typ}$

 $t_{\rm r}$, $t_{\rm f} = 2.0$ ns typ (20%–80%)


TRIPLE 2-3-2-INPUT OR/NOR GATE







 $\begin{array}{ll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	V _{IHA min}	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0,810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	_1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin			^	AC10105 +25°C	Test Li		.00		TEST	VOLTAGE A	PPLIED TO PINS	LISTED BELOV	N:	
Characteristic	Symbol	Under Test	-30 Min	Max	Min	Typ	Max	Hin He	Max	Unit	VIH max	VIL min	V _{IHA min}	VILA max	VEE	(V _{CC}) Gnd
Power Supply Drain Current	İΕ	8	-	23	-	17	21	_	23	mAdc	_	-			8	1,16
Input Current	linH	4	-	425	-	-	265	-	265	μAdc	4	-	-	-	8	1,16
	linL	4	0.5	_	0.5	-	-	0.3	_	μAdc		4	_	_	8	1,16
Logic "1" Output Voltage	Voн	3 2	-1.060 -1.060		-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4	_	_	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	3 2	-1.890 -1.890		-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	4	_	-	=	8 8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	3 2	-1.080 -1.080		-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	_	_	4	4	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	3 2		-1.655 -1.655	-	_	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc		=	4 -	- 4	8	1,16 1,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+3- t4-3+ t4+2+ t4-2-	3 3 2 2	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	- - -	- - -	4	3 3 2 2	8	1,16
Rise Time (20 to 80%) Fall Time (20 to 80%)	t ₃₊ t ₂₊ t ₃₋ t ₂₋	3 2 3 2	1.1	3.6	1.1 		3.3	1;1 ↓	3.7		- -	- - -		3 2 3 2		



TRIPLE 4-3-3-INPUT NOR GATE


The MC10106 is a triple 4-3-3 input NOR gate.

P_D = 30 mW typ/gate (No Load)


 $t_{pd} = 2.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

TRIPLE 4-3-3-INPUT NOR GATE



LOGIC DIAGRAM



DIP PIN ASSIGNMENT VCC1 [16 VCC2 Bout [15 Cout 14 🗖 Cin A_{out} 13 Cin Ain 🖂 12 🗖 C_{in} Ain 🗖 11 🗖 Bin Ain 🗖 10 🗖 Bin Ain 🖂 9 Bin VEE Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST V	OLTAGE VALL	JES	
			(Volts)		
@ Test					
Temperature	VIH max	VIL min	V _{IHA min}	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25 ^o C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin	MC10106 Test Limits -30°C +25°C +85°C								TEST	VOLTAGE A	PPLIED TO PI	S LISTED BEL	OW:	1
		Under	-30	0°C		+25°C		+85	o°C			T		l .		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	I _E	8	-	23	-	17	21	-	23	mAdc	_	-	-	_	8	1,16
Input Current	linH	4	-	425	-	-	265	-	265	μAdc	4	· -	-		8	1,16
	linL	4	0.5	I -	0.5	_		0.3		μAdc	-	4	-	-	8	1,16
Logic "1" Output Voltage	Voн	3 2	-1.060 -1.060		-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc	-		_	_	8	1,16 1,16
Logic "0" Output Voltage	VOL	3 2	-1.890 -1.890		-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825		Vdc	4 9	-	_	_	8 8	1,16 1,16
Logic "1" Threshold Voltage	Vона	3 2	-1.080 -1.080		-0.980 -0.980	-	-	-0.910 -0.910		Vdc	_	_	=	- 4 9	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	3 2	-	-1.655 -1.655	-	-	-1.630 -1.630	-	-1.595 -1.595	Vdc	-	_	4 9	_	8	1,16 1,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+3- t4-3+	3	1.0 1.0	3.1 3.1	1.0 1.0	2.0	2.9 2.9	1.0 1.0	3.3 3.3	ns	- -	_	4	3	8	1,16
Rise Time (20 to 80%)	t3+		1.1	3.6	1.1		3.3	1.1	3.7		-					
Fall Time (20 to 80%)	t3_	•	1.1	3.6	1.1	*	3.3	1.1	3.7	*	-	-	*	*	•	*



TRIPLE 2-INPUT EXCLUSIVE "OR"/EXCLUSIVE "NOR"


The MC10107 is a triple-2 input exclusive OR/NOR gate.

P_D = 40 mW typ/gate (No Load)


 $t_{pd} = 2.8 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

TRIPLE 2-INPUT EXCLUSIVE "OR"/EXCLUSIVE "NOR"




LOGIC DIAGRAM



 $3 = (4 \cdot \overline{5}) + (\overline{4} \cdot 5)$ $2 = (\overline{4} \cdot \overline{5}) + (4 \cdot 5)$

 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$

DIP PIN ASSIGNMENT



*NC = No Connection

Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Femperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1 440	-5.2

									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	1	Pin				10107 Test				TEST	VOLTAGE A	PPLIED TO PIN	S LISTED BELOW:	n	
Characteristic	Symbol	Under	Min	O ^O C Max	Min	25°C Max	Min	5°C Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	(V _{CC})
Power Supply Drain Current	I _E	8		31		28		31	mAdc	5,7,15	-	-	-	8	1.16
Input Current	lin H	4,9,14		425		265	 	265	μAdc	3,7,13				8	1.16
input current	'ın H	5,7,15	-	350	-	220	-	220	μAdc		_	=	_	8	1,16
	lin L		0.5	-	0.5	-	0.3	-	μAdc	-	•		-	8	1,16
Logic "1"	VOH	2	-1.060	-0.890	-0.960		-0.890	-0.700	Vdc	4,5	-	_	-	8	1,16
Output Voltage		2	-1.060	-0.890	-0.960		-0.890	-0.700	1	-	-	-	-		1
!	ł	3	-1.060	-0.890	-0.960		-0.890	-0.700		4	-	-	-		1
		3	-1.060	-0.890	-0.960		-0.890	-0.700	1	5	_			'	
Logic "0"	VOL	2	-1.890	-1.675	-1.850		-1.825	-1.615	Vdc	4	-	-	-	8	1,16
Output Voltage	1	2	-1.890	-1.675	-1.850		-1.825	-1.615	1 1	5	-	-		1	1
	ŀ	3	-1.890	-1.675	-1.850		-1.825	-1.615	1 1	4,5	-	-		1	1
		3	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	'					7	
Logic "1"	VOHA	2	-1.080	-	-0.980		-0.910	-	Vdc	5	-	4	-	8	1,16
Threshold Voltage	• • • • • • • • • • • • • • • • • • • •	2	-1.080	-	-0.980		-0.910	-	1 1	_	_	-	4	1	1
	ł	3	-1.080	-	-0.980		-0.910	- 1	1 1	-	-	4	-	1	1 1
	l	3	-1.080	_	-0.980	-	-0.910	-	T	-		5	-		
Logic "0"	VOLA	2		-1.655	-	-1.630	-	-1.595	Vdc	-	-	4	-	8	1,16
Threshold Voltage		2	- `	-1.655	-	-1.630	-	-1.595	1	-	-	5	-	1	1
	l	3	-	-1.655	-	-1.630	-	-1.595	1 1	5	-	4	-	1	1 1
		3		-1.655		-1.630		-1.595					4		
Switching Times (50 Ω Load)					Min	Typ Max			Unit	+1.1 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t++	Inputs	1.1	3.8	1.1	2.0 3.7	1.1	4.0	ns	5,7,15	-	Input	Corresponding	8	1,16
	t+	4, 9 or 14	1 1	1 1	111	111	1 1	1 1	1 1	1 1		4, 9, or	Ex-OR/Ex-NOR	1	1 1
	t-+	to either	1 1	1 1		111	1 1	1 1	1 1	1 1	-	14	Outputs		1 1
	t	Output	1 1	1 1	1 1 1	V	1 1	1 1	1 1		-	1	1		1 1
	t++	Inputs	1 1	1 1	1 1 1	2.8	1 1		1 1	4,9,14	-	Input	Corresponding	l i	1 1
	t+-	5,7, or 15	1 1	1	111	111	1 1	1 1	1 (1 1	-	5, 7, or	Ex-OR/Ex-NOR		
	t-+	to either	1 1	1 1			1 1	1 1	l i	1	-	15	Outputs		1 1
	't	Output	♦	(♦		* *	1 1	♥	1 1	[♥	-	i	1	1 1	1 1
Rise Time (20 to 80%)	t+	••	1.1	3.5		2.5 3.5		3.8		4,9,14	-	Any Input	Corresponding		
Fall Time (20 to 80%)	t-	••	1.1	3.5	*	2.5 3.5	*	3.8	+	4,9,14	-	Any Input	Ex-OR/Ex NOR Outputs	•	†

^{*}Individually test each input applying V_{IH} or V_{IL} to input under test. **Any Output




DUAL 4-5-INPUT "OR/NOR" GATE

The MC10109 is a dual 4-5 input OR/NOR gate.


P_D = 30 mW typ/gate (No Load)

 $t_{pd} = 2.0 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ}$ (20%–80%)

DUAL 4-5-INPUT "OR/NOR" GATE



LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT 16 VCC2 VCC1 [☐ B_{out} 15 A_{out} Aout ☐ 3 14 🗖 Bout 13 🗖 Bin ' Ain 4 Ain 🗖 5 12 🗖 Bin 11 🗖 Bin Ain 🗆 6 Ain 🗆 7 10 🗖 B_{in} ☐ B_{in} VEE Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

	4	TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test emperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin		o°C		WC 10109 +25°C	9 Test L		5°C		1	EST VOLTAG	E APPLIED TO	PINS BELOW:		
Characteristic	Symbol	Under Test	Min	Max	Min	Typ	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	(V _{CC})
Power Supply Drain Current	1E	8	-	15	-	11	14	-	15	mAdc	_	-	-	-	8	1,16
Input Current	linH	4	-	425	-	-	265	-	265	μAdc	4	-	_		8	1,16
	linL	4	0.5	-	0.5	-	-	0.3	-	μAdc		4			8	1,16
High Output Voltage	Voн	2	-1.060 -1.060		-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 -	-	_	-	8 8	1,16 1,16
Low Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	4	_	-	_	8 8	1,16 1,16
High Threshold Voltage	V _{OHA}	2 3	-1.080 -1.080		-0.980 -0.980	-	_	-0.910 -0.910	-	Vdc Vdc	1 -	_	4	4	8 8	1,16 1,16
Low Threshold Voltage	V _{OLA}	2 3	_	-1.655 -1.655	_	-	-1.630 -1.630		-1.595 -1.595	Vdc Vdc		_	4	4 _	8 8	1,16 1,16
Switching Times (50-ohm load)		,										1	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2+ t4-2- t4+3- t4-3+	2 2 3 3	1.0	3.7	1.0	2.0	2.9	1.0	3.7	ns	- - -	- - -	4	2 2 3 3	8	1,16
Rise Time (20 to 80%)	t ₂₊ t ₃₊ t ₂₋	2 3 2	1.1	4.0	1.1		3.3	1.1	1.0		· _	-		2 3 2		
(20 to 80%)	t3_	3	*	1	1	1	1	1	1	1	_	-		3	7	<u>'</u>



DUAL 3-INPUT 3-OUTPUT "OR" GATE

The MC10110 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR" ing of several levels of gating for minimization of gate and package count.


The ability to control three parallel lines from a single point makes the MC10110 particularly useful in clock distribution applications where minimum clock skew is desired. Three V_{CC} pins are provided and each one should be used.

P_D = 80 mW typ/gate (No Load)


t_{pd} = 2.4 ns typ (All Outputs Loaded)

 t_r , $t_f = 2.2 \text{ ns typ } (20\%-80\%)$

DUAL 3-INPUT 3-OUTPUT "OR" GATE




LOGIC DIAGRAM



V_{CC1} = Pin 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST \	OLTAGE VA	LUES	
			(Volts)		
@ Test Femperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850.	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85-C	-0.700	-1.825	-1.035	-1.440	-5.2	1
	T	Pin				AC10110	Test Lim	its			7507.10	OL TAGE AD	DI IED TO DIA	S LISTED BEL	0111	1
		Under	-30	o°C		+25°C		+8	5°C		IESTV	JL IAGE AP	PLIED TO PIN	IS LISTED BEL		(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	42	_	30	38	-	42	mAdc		_	_	_	8	1,15,1
Input Current	linH	5,6,7	T -	680	_	T -	425	_	425	μAdc		_	_	_	8	1,15,1
	linL	5,6,7	0.5	-	0.5	_	_	0.3	_	μAdc	T -	*	_	_	8	1,15,1
Logic "1"	V _{OH}	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-	-	_	8	1,15,1
Output Voltage		3	-1.060 -1.060	-0.890 -0.890	-0.960	-	-0.810	-0.890 -0.890	-0.700 -0.700	Vdc	6 7	-	-	-	8	1,15,1
		4	-		-0.960		-0.810 -1.650	-1.825	-1.615	Vdc	 				8	1,15,1
Logic "0" Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650	-1.825	-1.615	Vdc Vdc	_	_	_	_	8	1,15,1 1,15,1
Output Voltage		4	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	-	_	_	_	8	1,15,1
Logic "1"	VOHA	2	-1.080	_	-0.980	T -	_	-0.910	T -	Vdc		-	5	_	8	1,15,1
Threshold Voltage	0	3	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-		6	-	8	1,15,1
		4	-1.080		-0.980			-0.910		Vdc			7		8	1,15,1
Logic "0"	VOLA	2	-	-1.655 -1.655	-	-	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	-	-	-	5 6	8	1,15,1
Threshold Voltage		4	_	-1.655	_		-1.630	_	-1.595	Vdc	_	_		7	8	1,15,1
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0
Propagation Delay	t5+2+	2	1.4	3.5	1.4	2.4	3.5	1.5	3.8	ns	-	_	5	2	8	1,15,1
	t5-2-	2	1 1	1	1	1		1 1	1	1	-	-	1 1	2	1 1	'
	t5+3+	3	1 1		1 1	11		1 1		1	-	-	1 1	3		1 1
*	t5-3- t5+4+	4	1			١ .				1.	_	_		4		
	t5-4-	4	♦	1	†		1	†			l. –		1 1	4		1 1
Rise Time	t ₂₊	2	1.0		1.1	2.2		1.2			_			2		
(20 to 80%)	t3+	3	1 1		1 1	1 1		1 1			-	i		3.		
	t4+	4										-		4		
Fall Time	t2-	2						1 1						2		
(20 to 80%)	t3	3	₩	♦	↓	♦	+	♦	♦	♦	-	_	₩	3	♦	♦

^{*}Individually test each input using the pin connections shown.



DUAL 3-INPUT 3-OUTPUT "NOR" GATE

The MC10111 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.


The ability to control three parallel lines from a single point makes the MC10111 particularly useful in clock distribution applications where minimum clock skew is desired. Three V_{CC} pins are provided and each one should be used.

P_D = 80 mW typ/gate (No Load)


tpd = 2.4 ns typ (All Outputs Loaded)

 t_r , $t_f = 2.2 \text{ ns typ } (20\%-80\%)$


DUAL 3-INPUT 3-OUTPUT "NOR" GATE







 $\begin{array}{lll} V_{CC1} &=& Pin \ 1, \ 15 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.

		TEST \	OLTAGE VA	LUES	
			(Volts)		
@ Test Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin	-30	00	, <u>, , , , , , , , , , , , , , , , , , </u>	1C10111 +25°C	Test Lim	its +85	·0o		TEST V	OLTAGE AP	PLIED TO PIN	S LISTED BEL	.ow:	١
Characteristic	Symbol	Under	Min -30	Max	Min	Typ	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	(V _{CC})
Power Supply Drain Current	I _E	8	-	42	-	-7-	38		42	mAdc	_	-	-	_	8	1,15,16
Input Current	linH	5.6.7		680	_	_	425	_	425	μAdc			_	_	8	1,15,16
	linL	5,6,7	0.5	_	0.5	-	-	0.3	_	μAdc	-	•	_	_	8	1,15,16
Logic "1" Output Voltage	VOH	2 3 4	-1.060 -1.060 -1.060	-0.890 -0.890 -0.890	-0.960 -0.960 -0.960	=	-0.810 -0.810 -0.810	-0.890 -0.890 -0.890	-0.700 -0.700 -0.700	Vdc Vdc Vdc	-	=	-	=	8 8 8	1,15,16 1,15,16 1,15,16
Logic "0" Output Voltage	V _{OL}	2 3 4	-1.890 -1.890 -1.890	-1.675 -1.675 -1.675	-1.850 -1.850 -1.850	- - -	-1.650 -1.650 -1.650	-1.825 -1.825 -1.825	-1.615 -1.615 -1.615	Vdc Vdc Vdc	5 6 7	-	=	=	8 8 8	1,15,16 1,15,16 1,15,16
Logic "1" Threshold Voltage	VOHA	2 3 4	-1.080 -1.080 -1.080	-	-0.980 -0.980 -0.980	-	-	-0.910 -0.910 -0.910	- - -	Vdc Vdc Vdc	=	-	-	5 6 7	8 8 8	1,15,16 1,15,16 1,15,16
Logic "0" Threshold Voltage	VOLA	2 3 4	-	-1.655 -1.655 -1.655	-	=	-1.630 -1.630 -1.630	-	-1.595 -1.595 -1.595	Vdc Vdc Vdc		=	5 6 7		8 8 8	1,15,16 1,15,16 1,15,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+	2 2 3 3 4 4	1.4	3.5	1.4	2.4	3.5	1.5	3.8	ns	- - - - -	- - - -	5	2 2 3 3 4 4	8	1,15,16
Rise Time (20 to 80%) Fall Time (20 to 80%)	t2+ t3+ t4+ t2- t3- t4-	2 3 4 2 3	1.0		1.1	2.2	3.5	1.2	3.8		- - - -	- - -		2 3 4 2 3		

^{*}Individually test each input using the pin connections shown.



QUAD EXCLUSIVE OR GATE


The MC10113 is a quad Exclusive OR gate, with an enable common to all four gates. The outputs may be wire-ORed together to perform a 4-bit comparison function (A=B). The enable is active low.


 $P_D = 175 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.5 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20% to 80%)

QUAD EXCLUSIVE OR GATE







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

@ Test		TEST V	OLTAGE VAL	.UES											
Temperature	VIH max	VIH max VIL min VIHA min VILA max VEE													
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2										
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2										
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2										

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin					Test				TEST VO	TAGE APP	LIED TO PIN	S I ISTED RE	OW-	1
	1	Under	-30	°c		+25°C	:	+85	oc			LIAGE ALI		1		(VCC)
Characteristic	Symbol	Test	Min	Max	Min		Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	46	_		42	-	46	mAdc	-	-	_	-	8	1,16
Input Current	lin H	4,7,10,13	_	425	-		265	-	265	μAdc	•	-	_	-	8	1,16
	į.	5,6,11,12	-	350	-		220	-	220	μAdc		-	-	-	8	1,16
	L	9	-	870			545	_	545	μAdc	9			-	8	1,16
	lin L	•	0.5	-	0.5		-	0.3	-	μAdc	-		-	-	8	1,16
Logic "1"	Voн	2	-1.060	-0.890	-0.96	0 -	0.810	-0.890	-0.700	Vdc	4	_	_	-	8	1,16
Output Voltage		3	-1.060	-0.890	-0.96	0 -	0.810	-0.890	-0.700	1 1	7	-	-	-		
	ļ	14	-1.060	-0.890	-0.96	0 -	0.810	-0.890	-0.700	l i	11	-	-	-	1 1	
	<u> </u>	15	-1.060	-0.890	-0.96	0 -	0.810	-0.890	-0.700	7	13	-			1	
Logic "0"	VOL	2	-1.890	-1.675	-1.85	0 -	1.650	-1.825	-1.615	Vdc	-	4	-	-	8	1,16
Output Voltage	1	3	-1.890	-1.675	-1.85		1.650	-1.825	-1.615		-	7	-	-		1 1
	1	14	-1.890	-1.675	-1.85		1.650	-1.825	-1.615	1		11	-	- 1		1
	<u> </u>	15	-1.890	-1.675	-1.85	0 -	1.650	-1.825	-1.615			13		-		
Logic "1"	VOHA	2	-1.080	-	-0.98	0	-	-0.910	-	Vdc	-	-	4		8	1,16
Threshold Voltage	1	3	-1.080	-	-0.98		_	-0.910	-		-	-	6	-		
	1	14	-1.080	-	-0.98		-	-0.910	-	1 1	-	-	10	-		1
		15	-1.080	-	-0.98	0	_	-0.910	-	V	_	-	12	_	V	
Logic "0"	VOLA	2	-	-1.655	-		1.630	-	-1.595	Vdc	-	-	-	5	8	1,16
Threshold Voltage	1	3	-	-1.655	_		1.630	-	-1.595		-	-	-	7		1]
	i	14	-	-1.655	-		1.630	-	-1.595		-	-	-	11		1
		15	_	-1.655			1.630	-	-1.595	7		_		13		
Switching Times (50 Ω Load)				l	Min	Typ	Max			Unit	+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2+	2	1.1	4.7	1.3	2.6	4.5	1.3	5.0	ns	-	-	4	2	8	1,16
	t4-2-	2	1.1	4.7	1.3	2.6	4.5	1.3	5.0		-	-	4	1 1		1 1
	t9+2-	2	1.3	5.2	1.5	3.4	5.0	1.5	5.5		4	-	9			1 1
	t9-2+	2	1.3	5.2	1.5	3.4	5.0	1.5	5.5		4	_	9			1 1
Rise Time (20 to 80%)	t2+	2	1.1	4.2	1.1	2.5	3.9	1.1	4.4		-	-	4			
Fall Time (20 to 80%)	t2-	2	1.1	4.2	1.1	2.5	3.9	1.1	4.4	۲	-		4	•	*	*

^{*}Individually test each input applying VIH or VIL to input under test.



TRIPLE LINE RECEIVER

The MC10114 is a triple line receiver designed for use in sensing differential signals over long lines. An active current source and translated emitter follower inputs provide the line receiver with a common mode noise rejection limit of one volt in either the positive or the negative direction. This allows a large amount of common mode noise immunity for extra long lines.

Another feature of the MC10114 is that the OR outputs go to a logic low level whenever the inputs are left floating. The outputs are each capable of driving 50 ohm transmission lines.

This device is useful in high speed central processors, minicomputers, peripheral controllers, digital communication systems, testing and instrumentation systems. The MC10114 can also be used for MOS to MECL interfacing and it is ideal as a sense amplifier for MOS RAM's.

A VBB reference is provided which is useful in making the MC10114 a Schmitt trigger, allowing single-ended driving of the inputs, or other applications where a stable reference voltage is necessary. See MECL Design Handbook (HB205) pages 226 and 228.


 $P_D = 145 \text{ mW typ/pkg}$

t_{pd} = 2.4 ns typ (Single Ended Input)


t_{pd} = 2.0 ns typ (Differential Input)

 t_r , $t_f = 2.1$ ns typ (20% to 80%)

TRIPLE LINE RECEIVER




DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

*VBB to be used to supply bias to the MC10114 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). VBB can source < 1.0 mA.

When the input pin with the bubble goes positive, its respective output pin with bubble goes positive.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

				TEST VO	LTAGE V	ALUES				
					(Volts)					
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VBB	VIHH*	VILH*	VIHL*	VILL.	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	From	+0.110	-0.890	-1.890	-2.890	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	Pin	+0.190	-0.850	-1.810	-2.850	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	11	+0.300	-0.825	-1.700	-2.825	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	- 11	+0.300	-0.825	-1.700	-2.825	-5.2	j
		Pin			MC10	114 Te:	t Limits						TEST	VOLTAGE A	APPLIED 1	O PINS E	BELOW:				1
	l	Under	-30	0°C		+25°C		+8	5°C		 		Γ								(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	V _{BB}	VIHH*	VILH*	VIHL*	VILL*	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	39	-	28	35	-	39	mAdc	-	4,9,12	-	_	5,10,13		_	-	-	8	1,16
Input Current	linH	4		70	-		45		45	μAdc	4	9,12	_	-	5,10,13	_	-	-	-	8	1,16
	ІСВО	4	-	1.5	-	-	1.0	-	1.0	μAdc	-	9,12	-		5,10,13	-	-	-	-	8,4	1,16
Logic "1" Output Voltage	Voн	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 9,12	9,12 4	_	-	5,10,13 5,10,13	_	_	-	-	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	9,12 4	4 9,12	_	-	5,10,13 5,10,13	_ ·	=	-	-	8 8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2 3	-1.080 -1.080	-	-0.980 -0.980	=	-	-0.910 -0.910	-	Vdc Vdc	9,12	9,12	4 -	4	5,10,13 5,10,13		=	-	-	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2 3	=	-1.655 -1.655	-	_	-1.630 -1.630		-1.595 -1.595	Vdc Vdc	9,12	9,12	4	4 -	5,10,13 5,10,13		-	-	_	8	1,16 1,16
Reference Voltage	VBB	11	-1.420	-1.280	-1.350	-	-1.230	-1.295	-1.150	Vdc	-	-	_	-	5,10,13		-	-	-	8	1,16
Common Mode Rejection Test	VOH	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	-	_		_		4	5 -	- 5	- 4	8	1,16 1,16
	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_	_	-	_	_	_ 4	- 5	5 -	4 -	8 8	1,16 1,16
Switching Times (50-ohm Load)			Min	Max	Min	Тур	Max	Min	Max				Pulse In	Pulse Out						-3.2 V	+2.0 V
Propagation Delay	t4+2+	2	1.0	4.4	1.0	2.4	4.0	0.9	4.3	ns	-	-	4	2	5,10,13	-	-	-	-	8	1,16
	t4-2- t4+3- t4-3+	2 3 3	\	↓	\ \	₩	₩	\ \	1		-	-		2 3 3		-	-		-		
Rise Time (20% to 80%)	t ₂₊	2	1.5 I	3.8	1.5	2.1	3.5	1.5	3.7 I		_	_		2 3		_	=	-	_		
Fall Time (20% to 80%)	t2- t3-	2 3	\	₩	₩	₩	\ \	₩	₩	\ \		-		2 3		-	-	-	_	1	

 $^{^*}$ V_{IHH} — Input logic "1" level shifted positive one volt for common mode rejection tests V_{ILH} — Input logic "0" level shifted positive one volt for common mode rejection tests V_{IHL} — Input logic "1" level shifted negative one volt for common mode rejection tests V_{ILL} — Input logic "0" level shifted negative one volt for common mode rejection tests



QUAD LINE RECEIVER

The MC10115 is a quad differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (VBB) is made available at pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.


Active current sources provide the MC10115 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 9) to prevent upsetting the current source bias network.

P_D = 110 mW typ/pkg (No Load)


 $t_{pd} = 2.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

QUAD LINE RECEIVER



LOGIC DIAGRAM




 $\begin{array}{ll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$

*VBB to be used to supply bias to the MC10115 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). VBB can source < 1.0 mA.

When the input pin with the bubble goes positive, the output goes negative.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

@ Test			EST VOLTAG	E VALUES		
mperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	V _{BB}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	From	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	9	-5.2

	f				MC10	115 Test	Limits			_	FOT 1/01 TA		0.0000.000			l
	l	Pin Under	-30	o°C	+25	5°C	+85	°C			EST VOLTAG	SE APPLIED I	O PINS LISTE	D BELOW:		(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	V _{BB}	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	29	-	26	-	29	mAdc	_	4,7,10,13	_	-	5,6,11,12	8	1,16
Input Current	lin H	4	-	150	-	95		95	μAdc	4	7,10,13	_	_	5,6,11,12	8	1,16
·	ІСВО	4	-	1.5	_	1.0	-	1.0	μAdc	-	7,10,13	_	_	5,6,11,12	8,4	1,16
Logic "1" Output Voltage	V _{OH}	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	7,10,13	4	_	_	5,6,11,12	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	4	7,10,13	-		5,6,11,12	8	1,16
Logic "1" Threshold Voltage	V _{OHA}	2	-1.080	-	-0.980	-	-0.910	_	Vdc	-	7,10,13	_	4	5,6,11,12	8	1,16
Logic "0" Threshold Voltage	VOLA	2	_	-1.655	-	-1.630	_	-1.595	Vdc	_	7,10,13	4	-	5,6,11,12	8	1,16
Reference Voltage	V _{BB}	9	1.420	1.280	-1.350	-1.230	1.295	-1.150	Vdc	_	_	-	-	5,6,11,12	8	1,16
Switching Times (50 Ω Load)										Puls	æln	Pulse	Out		-3.2 V	+2.0 V
Propagation Delay	t ₄₋₂₊ t ₄₊₂₋	2 2	1.0 1.0	3.1 3.1	1.0 1.0	2.9 2.9	1.0 1.0	3.3 3.3	ns 	4	i I	-	2 .	5,6,11,12 	8 	1,16
Rise Time (20% to 80%)	t ₂₊	2	1.1	3.6	1.1	3.3	1.1	3.7						1 1		11
Fall Time (20% to 80%)	t ₂₋	2	1.1	3.6	1.1	3.3	1.1	3.7		1	•		1	. ▼		



TRIPLE LINE RECEIVER

The MC10116 is a triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (VBB) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10116 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 11) to prevent upsetting the current source bias network.


Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.

 $P_D = 85 \text{ mW typ/pkg (No Load)}$


 $t_{nd} = 2.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

TRIPLE LINE RECEIVER



LOGIC DIAGRAM




 $\begin{array}{lll} V_{CC1} &=& Pin \ 1 \\ V_{CC2} &=& Pin \ 16 \\ V_{EE} &=& Pin \ 8 \end{array}$

*VgB to be used to supply bias to the MC10116 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). VgB can source <1.0 mA.

When the input pin with the bubble goes positive, the output pin with the bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

	· ·	TE	ST VOLTAGE	VALUES		
			(Volts)			
@ Test						
Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	V _{BB}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	From	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2	
	ļ	Pin			, N		Test Lim					TEST VOLTA	AGE APPLIED	TO PINS BE	LOW:		
		Under		0°C		+25°C			5°C				T		T	T	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH} max	V _{IL min}	VIHA min	VILA max		VEE	Gnd
Power Supply Drain Current	1Ε	8		23	-	17	21	-	23	mAdc	-	4,9,12	-	-	5,10,13	8	1,16
Input Current	linH	4	-	150	-	-	95	-	95	μAdc	4	9,12		-	5,10,13	8	1,16
	CBO	4	-	1.5	_	-	1.0	-	1.0	μAdc	_	9,12	-		5,10,13	8,4	1,16
High Output Voltage	∨он	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 9,12	9,12 4		-	5,10,13 5,10,13	8	1,16 1,16
Low Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	9,12 4	4 9,12	_	-	5,10,13 5,10,13	8 8	1,16 1,16
High Threshold Voltage	Vона	2 3	-1.080 -1.080	_	-0.980 -0.980	=	-	-0.910 -0.910	-	Vdc Vdc	- 9,12	9,12 -	4 -	- 4	5,10,13 5,10,13	8 8	1,16 1,16
Low Threshold Voltage	VOLA	2 3	-	-1.655 -1.655	_	-	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	 9,12	9,12 	4	4	5,10,13 5,10,13	8	1,16 1,16
Reference Voltage	V _{BB}	11	-1.420	-1.280	-1.350	-	-1.230	-1.295	-1.150	Vdc	_	-	-	t-m	5,10,13	8	1,16
Switching Times (50 Ω Load)			Min	Max	Min	Тур	Max	Min	Max				Pulse In	Pulse Out		-3.2 V	+2.0 V
Propagation Delay	t4+2+ t4-2- t4+3- t4-3+	2 2 3 3	1.0	3.1	1.0	2.0	2.9	1.0	3.3	ns	- - -	- - -	4	2 2 3 3	5,10,13	8	1,16
Rise Time (20% to 80%) Fall Time	t ₂₊ t ₃₊ t ₂₋	2 3 2	1.1	3.6	1.1		3.3		3.7		- - -	- - -		2 3 · 2			
(20% to 80%)	t3-	3	1	V	▼	V	1	_ T	- ▼	7	-			3	1	7	



DUAL 2-WIDE 2-3-INPUT "OR-AND/OR-AND-INVERT" GATE


The MC10117 is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates.


 $P_D = 100 \text{ mW typ/pkg (No Load)}$


t_{pd} = 2.3 ns typ

 t_r , $t_f = 2.2 \text{ ns typ } (20\%-80\%)$

DUAL 2-WIDE 2-3-INPUT "OR-AND/OR-AND-INVERT" GATE







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST V	OLTAGE VA	LUES	
			(Ýolts)		
@ Test emperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin				MC10	117 Test	Limits			TEST V	OLTAGE AP	PLIED TO PIN	S LISTED BEL	.ow:	
		Under	-30			+25°C			5°C							(V _{CC})
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	İΕ	8	-	29	-	20	26	. –	29	mAdc	-	-	_	-	8	1,16
Input Current	lin H*	6	-	425	_	_	265	-	265	μAdc	4	-	-	-	8	1,16
	l	9		560	-	-	350	-	350	μAdc	9	-	-	-	8	1,16
		4		390			245		245	μAdc		4			8	1,16
	lin L	4	0.5	- '	0.5			0.3	_	μAdc		9			8	1,16
Logic "1" Output Voltage	∨он	2	-1.060	890	-0.960	-	810	-0.890	700	Vdc	4,9	-	-	-	8	1,16
		3	-1.060	-0.780	-0.960		-0.700	-0.890	-0.590	Vdc					8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	- 1	- 1	-	-	8	1,16
		3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	4,9				8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	9	-	4	-	8	1,16
		3	-1.080		-0.980			-0.910	_	Vdc	_			4	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	4	8	1,16
		3		-1.655			-1.630		-1.595	Vdc	9		4		. 8	1,16
Switching Times (50 Ω Load)									l	1	+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	9	_	4	2 .	8	1,16
	t4-2-	2	.						11.	1 1	1 1.	-	1 1	2	1	1
	t4+3-	3	١ ↓	1		↓	1	. ↓			ł	-		3		
	t4-3+	-			.						l i			3		. 1
Rise Time	t2+	2 3	0.9	4.1	1.1	2.2	4.0	1.1	4.6		1 (-		2 3		
(20 to 80%)	t3+	_									1	_		·		
Fall Time	t2-	2			•	↓					! ♦	-		2		
(20 to 80%)	t3_	3		· ·	- 1				•	.			T	3		

^{*} Inputs 4, 5, 12 and 13 Have Same I_{in H} Limit Inputs 6, 7, 10 and 11 Have Same I_{in H} Limit



DUAL 2-WIDE 3-INPUT "OR-AND" GATE


The MC10118 is a basic logic building block providing the OR/AND function, useful in data control and digital multiplexing applications.

 $P_D = 100 \text{ mW typ/pkg (No Load)}$


 $t_{nd} = 2.3 \text{ ns typ}$

 $t_{\rm r}$, $t_{\rm f} = 2.5 \text{ ns typ } (20\%-80\%)$

DUAL 2-WIDE 3-INPUT "OR-AND" GATE







V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT VCC1 16 VCC2 15 Bout A_{out} A1in 🔲 14 🔲 B1in A1in 🖂 13 🗖 B1in 12 B1in A1in 🖂 A2in 🗆 11 🔲 B2_{in} 10 🔲 B2_{in} A2in 🗆 VEE [9 🗀 A2_{in}, B2_{in} Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

		TEST V	OLTAGE VAL	.UES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25 ⁰ C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										.00 0	-0.700	-1.023	- 1.000	1.440	-5.2	_
		Pin		_	M		Test Lin		_		TEST	OLTAGE AP	PLIED TO PIN	S LISTED BEL	ow:	
Obii	S	Under	-30 Min	Max	Min	+25°C	Max	+85 Min	OC Max	Unit	V _{IH} max	VIL min	VIHA min	VILA max	VEE	(V _{CC})
Characteristic	Symbol	Test	IVIII	iviax	IVIII			WITH			*III max	"IL min	*IHA MIN	TLA max		
Power Supply Drain Current	İΕ	8		29	-	20	26	-	29	mAdc	_	_	-	-	8	1,16
Input Current	¹in H*	6	_	425	-	_	265	_	265	μAdc	6	-	_	_	8	1,16
		12	-	390	-	-	245	-	245	1	7	_	-	_	1	1 1
		9	_	560	_		350	_	350	7	9	-	-	-	V	V
	lin L	6	0.5	-	0.5	_	_	0.3	_	μAdc	_	6	-	_	8	1,16
		7	l .l.		1	-	-	1 T	-	1	_	7	-	-	1	1
		9	V		▼	-	-	■ ▼		7		9		-		V
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3,9	-	-		8	1,16
Logic "0" Output Voltage	VOL	2	- 1.890	-1.675	- 1.850	-	-1.650	- 1.825	-1.615	Vdc	_	_	10.00	_	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	-		-0.910	-	Vdc	9	-	3	_	8	1,16
Logic "0" Threshold Voltage	VOLA	2	_	-1.655	-	_	-1.630	-	-1.595	Vdc	-	-	_	3	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t6 + 2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	3	- 1	6	2	8	1,16
	t6 - 2-	1 1	1.4	3.9	1.4	2.3	3.4	1.4	3.8		1	-	1	1 1	1 1	1
Rise Time (20 to 80%)	t+		0.8	4.1	1.5	2.5	4.0	1.5	4.6		1 1	-		1		
Fall Time (20 to 80%)	t-	▼	0.8	4.1	1.5	2.5	4.0	1.5	4.6	•	▼	-	. ▼	▼	\ ▼	

^{*} Inputs 3, 4, 5, 12, 13 and 14 Have Same $l_{in\ H}$ Limit Inputs 6, 7, 10 and 11 have same $l_{in\ H}$ Limit



4-WIDE 4-3-3-3-INPUT "OR-AND" GATE


The MC10119 is a 4-Wide 4-3-3-3-Input OR/AND gate with one input from two gates common to pin 10.


 $P_D = 100 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.3 \text{ ns typ}$

 t_{r} , $t_{f} = 2.5$ ns typ (20%–80%)

4-WIDE 4-3-3-3-INPUT "OR-AND" GATE







Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to – 2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

ĺ		TEST	OLTAGE VAL	.UES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin			М	C10119	Test Lim	nits			TEST V	OLTAGE AP	PLIED TO PIN	S LISTED BELO	DW:	
		Under	-30	o _C		+25°C		+85	oc							(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	29	-	20	26	-	29	mAdc	-	-	-	_	8	1,16
Input Current	lin H*	3	-	390	-	-	245	_	245	μAdc	7	-	-	-	8	1,16
		10		495	-	_	310		310	*	10		_		*	*
	lin L	- 7	0.5	-	0.5	-	-	0.3	-	μAdc	_	7	_	-	8	1,16
Logic "1" Output Voltage	VoH	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3,10,15	-	_	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	- 1.825	-1.615	Vdc	-	_	_	_	8	1,16
Logic "1" Threshold Voltage	V _{OHA}	2	-1.080	_	-0.980	_	_	-0.910	-	Vdc	10,15	-	3	- '	8	1,16
Logic "0" Threshold Voltage	VOLA	2	_	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-		3	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t3+2+	2	1.4	3.9	1.4	2.3	3.4	1.4	3.8	ns	10,13		3	2	8	1,16
	t3-2-	1 1	1.4	3.9	1.4	2.3	3.4	1.4	3.8		1 1	-		1	1 1	
Rise Time (20 to 80%)	t+		0.8	4.1	1.5	2.5	4.0	1.5	4.6							
Fall Time (20 to 80%)	t-	₩	0.8	4.1	1.5	2.5	4.0	1.5	4.6	*	*	_	<u> </u>	*	*	₩

^{*}Inputs 3,4,5,6,7,9,11,12,13,14,15 Have Same I_{in H} Limit



4-WIDE "OR-AND/OR-AND-INVERT" GATE


The MC10121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-INVERT function, useful in data control and digital multiplexing applications.


 $P_D = 100 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.3 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

4-WIDE "OR-AND/OR-AND-INVERT" GATE







@ Test

Temperature -30°C

+25°C

VIH max

-0.890

-0.810

VIL min

-1.890

-1.850

TEST VOLTAGE VALUES (Volts)

VIHA min

-1.205

~1.105

VILA max

-1.500

-1.475

3 2 VEE

-5.2

-5.2

ELECTRICAL CHARACTERISTICS

Rise Time

Fall Time

(20 to 80%)

(20 to 80%)

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	T					MC10	121 Test Li	mits								l
		Pin Under	-30	o°C		+25°C		+85	5°C		TEST V	OLTAGE AP	PLIED TO PIN	IS LISTED BEI	LOW:	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		29	_	20	26	-	29	mAdc	-	-	_	_	8	1,16
Input Current	lin H	7		390	_	-	245	T -	245	μAdc	7	-	-	-	8	1,16
		9	_	390 495	_	l -	245 310	-	245 310	↓	9	_	_	_	₩	↓
	 	10	0.5		0.5			0.3	310	μAdc		-			8	1.16
	lin L	9	0.5	_	0.5	_	_	0.3	_	μAdc	_	9	_	_	8	1,16
	}	10		-		-	-	*	-	♥	_	10	_	-	†	🕈
Logic "1"	Voн	3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	-	_	-	8	1,16
Output Voltage		2	- 1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	4,10,13	-	_	-	8	1,16
Logic "0"	VOL	3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	4,10,13	-	-	-	8	1,16
Output Voltage	L	2	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc		_			8	1,16
Logic "1"	VOHA	3	-1.080	-	-0.980	-	-	-0.910	-	Vdc		-	-	4	8	1,16
Threshold Voltage		2	-1.080		-0.980			-0.910		Vdc	10,13	_	4	-	8	1,16
Logic "0"	VOLA	3	-	-1.655	-	-	-1.630	-	~1.595	Vdc		-	4	-	8	1,16
Threshold Voltage	1	2	_	-1.655	-	_	-1.630	-	-1.595	Vdc	10,13			4	8	1,16
Switching Times (50 Ω Load)								-			+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	1	3	1.4	3.6	1.4	2.3	3.4	1.4	3.5	ns	10,13		4	3	8	1,16
1 Topagation Delay	t4+3- t4-3+	3	1 7	l ï	l ï	i	i	i ï	l ii	1 "	1 .5,13	_	1 7	3	Ιĭ	1 ,10
	t4+2+	2	1 1	L	1 I	1	l I	1 L	1 1	1 1		_		2		
	1	1 2		i V				: •		1 1	1 1	1	1 I		1 1	1 1

3

2

3

t4-2-

t3+

t2+

t3~

^{*}This is advance information and specifications are subject to change without notice.



TRIPLE 4-3-3 INPUT BUS DRIVER

The MC10123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with $V_{OL}=-2.1$ Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears a high impedance to the bus, because the output emitter-followers of the MC10123 are "turned-off." This eliminates discontinuities in the characteristic impedance of the bus.


The V_{OH} level is specified when driving a 25-ohm load terminated to -2.0 Vdc, the equivalent of a 50-ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10123, higher impedance values may be used with this part. A typical 50-ohm bus is shown in Figure 1.

PD = 310 mW typ/pkg (No Load)


 $t_{pd} = 3.0 \text{ ns typ}'$


 t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM 4 5 6 7 10 11 12 13 14 V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8



TRIPLE 4-3-3 INPUT BUS DRIVER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 25-ohm resistor to -2.1 volts. Test procedures are shown for only one input an one output. The other inputs and outputs are tested in the same manner.

		TEST V	OLTAGE VALU	JES	
			(Volts)		
@ Test					
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

											0.700	1				1
,		Pin				/C1012	3 Test L	imits			TEST	VOLTAGE A	PPLIED TO PIN	IS LISTED BEL	OW:	
	1	Under	-30	0°C		+25°C		+85	°C			T	I		T	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	82	-	71	75	-	82	mAdc	4,5,6,7,9,10 11,12,13,14	-		7.5	8	1,16
Input Current	linH	4	-	350	-	-	220	-	220	μAdc	4		-		8	1,16
	linL	4	-	-	0.5	-	-	_	_	μAdc		4			8	1,16
Logic "1" Output Voltage	Voн	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	-	_			8	1,16
Logic "0" Output Voltage	VOL	3	-2.1	-2.030	-2.1	-	-2.030	- 2.1	-2.030	Vdc	4,5,6,7,9,12	1	-		8	1,16
Logic "1" Threshold Voltage	: V _{OHA}	. 3	-1.080	-	-0.980	-	-	-0.910	- 1	Vdc	<i>;</i> –	. =		4,5,6,7	8	1,16
Logic "0" Threshold Voltage	VOLA	3	-	-2.010	-	= 1	-2.010	-	-2.010	Vdc	9,12	-	4,5,6,7	-	8	1,16
Switching Times (25-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+3-	3	1.2	4.6	1.2	3.0	4.4	1.2	4.8	ns	-	-	4	3	8-	1,16
	t4-3+	1 1	1.2	4.6	1.2	3.0	4.4	1.2	4.8		-	-	1 1	1	1 1	1 1
Rise Time (20 to 80%)	t3+		1.0	3.7	1.0	2.5	3.5	1.0	3.9	-	-	_				
Fall Time (20 to 80%)	t3_	+	1.0	3.7	1.0	2.5	3.5	1.0	3.9	•	-	-	•	*	†	. *



QUAD TTL TO MECL TRANSLATOR

The MC10124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The MC10124 has TTL compatible inputs, and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a MECL low logic state and all inverting outputs to a MECL high logic state.

Power supply requirements are ground, +5.0 Volts, and -5.2 Volts. Propagation delay of the MC10124 is typically 3.5 ns. The dc levels are standard or Schottky TTL in, MECL 10,000 out.


An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by the MC10115 or MC10116 differential line receivers. The MC10124 is useful in computers, instrumentation, peripheral controllers, test equipment, and digital communications systems.

 P_D = 380 mW typ/pkg (No Load)


 t_{pd} = 3.5 ns typ (+ 1.5 Vdc in to 50% out)

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$


QUAD TTL TO MECL TRANSLATOR



LOGIC DIAGRAM



 $\begin{array}{rcl} & \text{Gnd} & = & \text{Pin 16} \\ \text{V}_{CC} \ (+5.0 \ \text{Vdc}) & = & \text{Pin 9} \\ \text{V}_{EE} \ (-5.2 \ \text{Vdc}) & = & \text{Pin 8} \\ \end{array}$




Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one translator. The other translators are tested in the same manner.

1			TE	ST VOLTA	GE/CURRE	NT VALL	JES				Τ
				٧	olts				r	nA	1 <
@ Test Temperature	VIH	VIL max	V _{IHA} ,	VILA'	VF	V _R	vcc	VEE	4	lin	
- 30°C	+4.0	+0.40	+2.00	+1.10	+0.40	+2.40	+5.00	-5.2	-10	+1.0	1
+25°C	+4.0	+0.40	+1.80	+1.10	+0.40	+2.40	+5.00	-5.2	-10	+1.0	1
+85°C	+4.0	+0.40	+1.80	+0.90	+0.40	+2.40	+5.00	-5.2	-10	+1.0	1

		,								65 C	+4.0	+0.40	+1.80	+0.90	+0.40	+2.40	+5.00	-5.2		+1.0	
		Pin			MC	10124 Te	st Limits				1	TE	ST VOLTAG	E /CUIDDE:	NT ADDITED	TO DIA	C LICTED D	E 1 OW.			
		Under		0°C		+25°C		+85]					NI APPLIEL	TOPIN	2 FIZTED B				
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH	VIL max	VIHA'	VILA	VF	VR	Vcc	VEE	4	_ lin _	Gnd
Negative Power Supply Drain Current	ΙE	8	-	72		-	-66		72	mAdc	-		, =5 ,	-	-	-	9	.8		-	. 16
Positive Power Supply Drain Current	Іссн	9	-	16	-	-	16		18	mAdc	5,6,7,10,11	-	-	. –	-		9	8 .::		-	16
	CCL	9		25		_	25	-	25	mAdc	-		-	-	~~	-	9	8		. ~	5,6,7,10,11,16
Reverse Current	1 _R	6 7	-	200 50	_	-	200 50	-	200 50	μAdc μAdc		=	=	_	5,7,10,11 6	6 7	9	8	-	_	16 16
Forward Current	1F	6 7	-	- 12.8 3.2	-	-	-12.8 -3.2	-	- 12.8 - 3.2	mAdc mAdc	5,7,10,11 6	-	=		6 7	_	9	8	-	_	16 16
Input Breakdown Voltage	BVin	6 7	5.5 5.5	-	5.5 5.5	=	=	5.5 5.5	_	Vdc Vdc	_	_		_	_		9	8	-	6	5,7,10,11,16 6,16
Clamp Input Voltage	V _I	6	-	- 1.5 - 1.5	-	-	-1.5 -1.5	-	-1.5 -1.5	Vdc Vdc	_		. =	-	=	= -	9	8	6	=	16 16
High Output Voltage	V _{OH}	1 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	. =	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	6,7	6,7		= :	=	= '	9	8	1-	Ξ	16 16
Low Output Voltage	VOL	1 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	6,7	6,7		-		-	9	8	-	-	16 16
High Threshold Voltage	V _{OHA}	1 3	-1.080 -1.080		-0.980 -0.980	-	-	-0.910 -0.910	-	Vdc Vdc	6		7	7	_	= 1	9.	8	-		16 16
Low Threshold Voltage	VOLA	1 3	_	-1.655 -1.655	=	_	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	6	·-	7	7	-	-	9	. 8	=	-	16 16
Switching Time (50-12 load)											+6.0 Vdc	Pulse In	Pulse Out				+7.0 Vdc	-3.2 Vdc		1	+2.0 Vdc
Propagation Delay (+3.5 Vdc to 50%)①	t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+	3 3	1.6 1.0 1.5 1.0 1.5 1.0	6.8 6.0 6.8 6.0 6.8 6.0	1.0	3.5	6.0	1.0 1.5 1.0 1.5 1.0 1.5	6.0 6.8 6.0 6.8 6.0 6.8	ns	7 7 6	6 6 7	3 3		= -	-	9	8			16
Rise Time (20% to 80%)	t ₁₊	1	1.0	4.2	1.1	2.5	3.9	1.1	4.3 I		.		1	-	-					-	
Fall Time (80% to 20%)	t ₁ .	1	_	V	1.1	2.5	3.9	*	₩	\ \	<u> </u>	\ \	_ 1		_	-	♥	Y			*

¹ See switching time test circuit. Propagation delay for this circuit is specified from +1.5 Vdc in to the 50% point on the output waveform. The +3.5 Vdc is shown here because all logic and supply levels are shifted 2 volts positive.)

SWITCHING TIME TEST CIRCUIT



NOTE: All power supply and logic levels are shown shifted 2 volts positive.



QUAD MECL TO TTL TRANSLATOR

The MC10125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The VBB reference voltage is available on pin 1 for use in single-ended input biasing. The outputs of the MC10125 go to a low logic level whenever the inputs are left floating.

Power supply requirements are ground, +5.0 Volts and -5.2 Volts. Propagation delay of the MC10125 is typically 4.5 ns. The MC10125 has fanout of 10 TTL loads. The dc levels are MECL 10,000 in and Schottky TTL, or TTL out. This device has an input common mode noise rejection of \pm 1.0 Volt.

An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL logic from the noisy TTL environment. This device is useful in computers, instrumentation, peripheral controllers, test equipment and digital communications systems.


P_D = 380 mW typ/pkg (No Load)

tod


= 4.5 ns typ (50% to + 1.5 Vdc out)

 t_r , t_f = 2.5 ns typ (1.0 V to 2.0 V)

QUAD MECL TO TTL TRANSLATOR



LOGIC DIAGRAM




 $\begin{array}{rcl} & \text{Gnd} & = & \text{Pin 16} \\ \text{V}_{CC} \; (+5.0 \; \text{Vdc}) \; = \; & \text{Pin 9} \\ \text{V}_{EE} \; (-5.2 \; \text{Vdc}) \; = \; & \text{Pin 8} \\ \end{array}$

*VBB to be used to supply bias to the MC10125 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). VBB can source < 1.0 mA.

When the input pin with the bubble goes positive, the output goes negative.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one translator. The other translators are tested in the same manner.

				TEST	VOLTA	GE VA	LUES				
					(Vo	its)					
@ Test		T	1		ſ						
Temperature	V _{IH max}	VIL min	VIHAmin	VILAmax	VIHH	VILH	VIHL	VILL	VBB	Vcc	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	+0.110	-0.890	-1.890	-2890	From	+5.0	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	+0.190	-0.850	-1.810	-2.850	Pin	+5.0	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	+0.300	-0.825	-1.700	-2.825	1	+5.0	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	+0.300	-0.825	-1.700	-2.825	1	+5.0	-5.2		1
		Pin			MC1		est Limits						TEST V	OLTAGE A	PPLIE	то Р	NS LIS	TED BE	LOW:				
	(Under	-30			+25°C			5°C	1	 -						Г —	T					Output
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHAmin	VILAmax	VIHH	VILH	VIHL	VILL	V _{BB}	Vcc	VEE	Gnd	Condition
Negative Power Supply Drain Current	İΕ	8	_	-44	-	-	-40	-	-44	mAdc	_	-	_	-	-	-	-	-	3,7,11,15	9	8	16	-
Positive Power Supply	Іссн	9	_	52		-	52	-	52	mAdc	2,6,10,14	-	-	-	_	-	-	-	3,7,11,15	9	8	16	-
Drain Current	ICCL	9	-	39		-	39	-	39	rnAdc		2,6,10,14	-	-	_		I	I -	3,7,11,15	9	8	16	-
Input Current	I _{in} H ①	2	-	180	T -	-	115	-	115	μAdc	2,6,10,14		_	-	-	_	-		3,7,11,15	9	8	16	-
Input Leakage Current	СВО	2	-	1.5	-	-	1.0	-	1.0	μAdc	-	-	-		-	-	-	-	3,7,11,15	9	2,6,8,10,14	16	-
High Output Voltage	VoH	4	2.5	-	2.5	-	-	2.5	-	Vdc	-	2,6,10,14		-	-	_	-	-	3,7,11,15	9	8	16	-2.0 mA
Low.Output Voltage	VOL	4	-	0.5	-	-	0.5	-	0.5	Vdc	2,6,10,14	-	-	-	-	-	-	-	3,7,11,15	9	8	16	20 mA
High Threshold Voltage	VOHA	4	2.5	-	2.5	-	-	2.5	-	Vdc	-	6,10,14	-	2		-	-	-	3,7,11,15	9	8	16	-2.0 mA
Low Threshold Voltage	VOLA	4	-	0.5	-	_	0.5	-	0.5	Vdc	6,10,14	-	2	-	~	-	-	-	3,7,11,15	9	8	16	20 mA
Indeterminate Input Protection Tests	V _{OLS1}	4		0.5	-	-	0.5	-	0.5	Vdc	-	-	-	-	-	-	-	-	-	9	2,3,6,7,8, 10,11,14,15	16	20 mA
	V _{OLS2}	4	-	0.5	-	-	0.5	-	0.5	Vdc	-	-	-	-	-	-	-	-	-	9	8	16	20 mA
Short-Circuit Current	los	4	40	100	40	-	100	40	100	mA	-	2,6,10,14	-	-	-	-	-	-	3,7,11,15	9	8	4,16	
Reference Voltage	VBB	1	-1.420	-1.28	-1.350	-	-1.230	-1.295	-1.150	Vdc	_	2,6,10,14	-	-	-	-	-	-	3,7,11,15	-	-	-	
Common Mode	Voн	4	2.5	-	2.5	-	-	2.5		Vdc	-	-	-	-	3	2	-	-	-	9	8	16	-2.0 mA
Rejection Tests		4	2.5		2.5		-	2.5	-		-		_		_	_	3	2		9	8	16	-2.0 mA
	VOL	4	-	0.5 0.5	_	-	0.5 0.5	_	0.5 0.5	Vdc	_		-	_	2	3	- 2	3	_	9	8 8	16 16	20 mA 20 mA
Switching Times											Pulse In	Pulse Out	C _L (pF)										
Propagation Delay (50% to +1.5 Vdc)	t6+5- t6-5+ t2+4- t2-4+	5 5 4	1.0	6.0	1.0	4.5	6.0	1.0	6.0	ns	6 6 2	5 5 4	25	- - -			-	-	3,7,11,15	9	8	16	-
Rise Time (+1.0 Vdc to 2.0 Vdc) Fall Time (+1.0 Vdc to 2.0 Vdc)	t4+ t4-		=	3.3	-	-	3.3	-	3.3					-	-	-	-	-				1	-

① Individually test each input, apply VIH max to pin under test.

SWITCHING TIME TEST CIRCUIT





BUS DRIVER

The MC10128 is designed to provide outputs which are compatible with IBM-type bus levels; or, if desired, it will drive TTL type loads and/or provide TTL three-state outputs. The inputs accept MECL 10,000 levels. The MC10128 output levels can be accepted by the MC10129 Bus Receiver.


The operating mode IBM or TTL is selected by tying the external control pins to ground or leaving them open. Leaving a control pin open selects the TTL mode, and tying a control pin to ground selects the IBM mode.


The TTL mode will drive a 25-ohm load, terminated to ± 1.5 Vdc or a 50-ohm load, terminated to ground. The device has totem-pole type outputs, but it also has a disable input for three-state logic operation when the circuit is used in the TTL mode. When in the high state the disable input causes the output to exhibit a high impedance state when it would normally be a positive logic "1" state. When the strobe is in the high state it inhibits the output data in the low state.


Latches are provided on each data input for temporary storage. When the clock input is in the low logic state, information present at the data inputs D1 and D2 will be fed directly to the latch output. When the clock goes high, the input data is latched. The outputs are gated to allow full bus driving and strobing capability.

The MC10128 is useful in interfacing and bus applications in central processors, mini-computers, and peripheral equipment.

BUS DRIVER







mAdc

lOL

+56

I_{OH2}

-100


ELECTRICAL CHARACTERISTICS — TTL MODE

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.

TEST VOLTAGE/CURRENT VALUES TEST VOLTAGE VALUES mAdc μAdc Volts @ Test VILAmax Temperature VIHmax VILmin VIHAmin VEE VCC IOH1 -30°C -0.890 -1.890 -1.205 -1.500 -5.2 **5.00 -50** +25°C -0.810 | -1.850 | -1.105 -1.475 -5.2 **5.00**

									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	5.00	-50	-100	+56	1
		Pin			MC10	128 Te	st Lim	its			TE	ST VOLTA	GE APPLIE	TOP	INSLIS	TED REI	OW:		1
		Under	-30	o°C	+2	oC.	+89	5°C			· · -								
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	vcc	I _{OH1}	I _{OH2}	IOL	Gnd
Negative Power Supply Drain Current	ΙE	8	-	100	-	91	-	100	mAdc	6,11	-	-		8	14	-	F-1	-	1, 9,16
Positive Power Supply Drain Current	¹ cc	14		50	-	50	_	50	mAdc	6,11	-	-	-	8	14		-	-	1, 9,16
Input Leakage Current	linH	3 7 10 11 12	- - - -	490 560 425 425 775	- - - -	620 350 265 265 485	- - - -	620 350 265 265 485	μAdc	3 7 10 11 12	-		-	8	14	-	- - - 	- - - - -	1, 9,16
	linL	All	0.5		0.5	~	0.3	-	μAdc	-				8	14			-	1, ,9 ,16
Logic "1" Output Voltage	Voн	15 15	2.5 2.7	_	2.5 2.7	_	2.5 2.7	-	Vdc Vdc	11 11	-	_	_	8 8	14 14	2,15	2,15	-	1, ,9 ,16 1, ,9 ,16
Logic,"0" Output Voltage	VOL	15 2	_	0.5	-	0.5 0.5	-	0.5	Vdc Vdc	3	-	-	-	8	14 14	-		2,15 2,15	1, ,9 ,16 1, ,9 ,16
Logic "1" Threshold Voltage	VOHA	15 2	2.5 2.5	-	2.5 2.5	=	2.5 2.5	_	Vdc Vdc	11 6	7	_	10 3 3	8	14 14	2,15 2,15		-	1, .9 .16 1, .9 .16
Logic "0" Threshold Voltage	VOLA	15 2	_	0.5 0.5	_	0.5 0.5	-	0.5 0.5	Vdc Vdc	11 6	7,10 7,10	3	-	8	14 14	-	_	2,15 2,15	1, ,9 ,16 1, ,9 ,16
Output Short Circuit Current	¹sc	15 2	-	260 260	-	260 260	-	260 260	mAdc mAdc	11 6	-	_	_	8	14 14	_	_	_	1,2, ,9 ,15,16 1,2, ,9 ,15,16
Switching Times † Propagation Delay										-0.890 V	-1.690 V	Pulse In	Pulse Out						
Data Input	t11+15+ t11-15-	15 15	1.0 1.0	17 17	1.0 1.0	18 18	1.0 1.0	24 24	ns	-	10 10	11 11	15	8	14	_	-	_	1, 9 ,16
Clock Input	t10-15+ t10-15-	15 ① 15 ②	1.0	20 20	1.0 1.0	20 20	1.0 1.0	25 25		-	_	10,11 10,11					-	~	
Reset Input	t7+15- t7+2-	15 ② 2 ②	1.0 1.0	20 20	1.0	20 20	1.0	25 25		11 6	-	7,10 7,10	2			-	-	-	
STROBE Input	t3+15- t3-15+ t3+2- t3-2+	15 15 2 2	1.0 1.0 1.0	17 17 17 17	1.0 1.0 1.0 1.0	18 18 18 18	1.0 1.0 1.0 1.0	24 24 24 24		11 - 6	10	3	15 15 2 2			-	- - -		
Setup Time	t _{setup} H t _{setup} L	15 15	-	-		0.9	-	-		_	_	10,11	15 					-	
Hold Time	thoidH thoidL	15 15	_	_		1.1	-	-		-	-					-	-	-	
Rise Time (20% to 80%) Fall Time (20% to 80%)	t15+ t15-	15 15	1.0	9.0 9.0	1.0 1.0	8.0 8.0	1.0	9.0		_	10 10	11				-	-	-	
(20/0 10 00/0)	110-		:	•				٠.٠						<u> </u>	<u> </u>				

^{*} Apply VILmin individually to pin under test.




A pulse is applied to pin 10.

¹ Output latched to logic Low state prior to test.

² Output latched to logic High state prior to test. † See waveforms

ELECTRICAL CHARACTERISTICS - IBM MODE

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.




		IESI	VOLTAGE/	CURRE	NIVA	LUES		
	TEST V	OLTAGE V	ALUES			mAdc	μΑ	dc
		Volts						
VIHmax	VILmin	VIHAmin	VILAmax	VEE	vcc	lон1	lон2	IOL
-0.890	-1.890	-1.205	-1.500	-5.2	+6.00	-59.3	-30	-230
-0.810	-1.850	-1.105	-1.475	-5.2	+6.00	-59.3	-30	-230
-0.700	-1.825	-1.035	-1.440	-5.2	+6.00	-59.3	-30	-230

MC10128

										-0.700	-1.625	-1.035	-1.440	-5.2	+0.00	-59.5	-30	-230	1
		Pin				128 Te					TF	ST VOLTA	GE APPLIE) TO P	INSLIS	TED BEI	.ow:		
	j	Under	-30	o°C	+25	5°C	+8	5°C											
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Vcc	IOH1	IOH2	IOL	Gnd
Negative Power Supply Drain Current	ΙE	8	-	107	-	97	-	107	mAdc	6,11	-	-	-	8	14	-		-	1,4,9,13,16
Positive Power Supply Drain Current	¹ cc	14	-	73	-	73	-	73	mAdc	6,11	-	-	-	8	14	-	-		1,4,9,13,16
Input Leakage Current	linH	3 7 10 11 12	-	990 560 425 425 775	-	620 350 265 265 485	- - - -	620 350 265 265 485	μAdc	3 7 10 11 12	-	-	-	8	14	-	-	-	1,4,9,13,16
	linL	All	0.5	-	0.5	_	0.3	-	μAdc		•		-	8	14	-			1,4,9,13,16
Logic "1" Output Voltage	Voн	15 15	3.11 	5.85	3.11	- 5.85	3.11	5.85	Vdc Vdc	11 11	_	-	_	8 8	14 14	2,15	2,15		1,4,9,13,16 1,4,9,13,16
Logic "0" Output Voltage	VOL	15 2	-0.5 -0.5	0.15 0.15	-0.5 -0.5	0.15 0.15	-0.5 -0.5	0.15 0.15	Vdc Vdc	3 3	-	-	_	8 8	14 14			2,15 2,15	1,4,9,13,16 1,4,9,13,16
Logic "1" Threshold Voltage	VOHA	15 2	3.11	-	3.11		3.11	_	Vdc Vdc	11 6	7	-	10 3 ³	8 8	14 14	2,15 2,15		-	1,4,9,13,16 1,4,9,13,16
Logic "0" Threshold Voltage	VOLA	15 2	-0.5 -0.5	0.25 0.25	-0.5 -0.5	0.25 0.25	-0.5 -0.5	0.25 0.25	Vdc Vdc	11 6	7,10 7,10	3	_	8 8	14 14	-	-	2,15 2,15	1,4,9,13,16 1,4,9,13,16
Output Short Circuit Current	¹sc	15 2	_	320 320	-	320 320	_	320 320	mAdc mAdc	11 6	-	-	_	8	14 14	-	-	-	1,2,4,9,13,15,16 1,2,4,9 13,15,16
Switching Times † Propagation Delay					Min	Max				-0.890 V	-1.690 V	Pulse In	Pulse Out						
Data Input Clock Input	t11+15+ t11-15- t10-15+ t10-15-	15 15 15 ① 15 ②	1.0	21 -21 20 20	1.0	23.0	1.0	33.0	ns	-	10 10 - -	11 11 10,11 10,11	15	8	14	-	-	-	1,4,9,13,16
Reset Input	t7+15- t7+2-	15 ② 2 ②		20 20						11 6	-	7,10 7,10	2			-			
STROBE Input	t3+15- t3-15+ t3+2- t3-2+	15 15 2 2		21 21 21 21						11 - 6	10	3	15 15 2 2						
Setup Time	t _{setupH}	15 15	-	_	.7 .7	_	-	-		-	-	10,11	15						
Hold Time	tholdH tholdL	15 15	-	-	.7 .7	-	-	_		_	-								
Rise Time (20% to 80%)	t15+	15	1.0	8.0	1.0	8.0	1.0	9.0	1 1	-	10	11					1		1
Fall Time (20% to 80%)	t15-	15	1.0	8.0	1.0	8.0	1.0	9.0	+	-	10	11	+	♦	+			1	+

Apply V_{ILmin} individually to pin under test.


³ A pulse is applied to pin 10.




¹ Output latched to logic Low state prior to test.


② Output latched to logic High state prior to test.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C - TTL MODE



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C - IBM MODE







QUAD BUS RECEIVER

The MC10129 bus receiver works in conjunction with the MC10128 to allow interfacing of MECL 10,000 to other forms of logic and logic buses. The data inputs are compatible with, and accept TTL logic levels as well as levels compatible with IBM-type buses. The clock, strobe, and reset inputs accept MECL 10,000 logic levels.

The data inputs accept the bus levels, and storage elements are provided to yield temporary latch storage of the information after receiving it from the bus. The outputs can be strobed to allow accurate synchronization of signals and/or connection to MECL 10,000 level buses. When the clock is low, the outputs will follow the D inputs, and the reset input is disabled. The latches will store the data on the rising edge of the clock. The outputs are enabled when the strobe input is high. Unused D inputs must be tied to VCC or Gnd. The clock, strobe, and reset inputs each have 50 k ohm pulldown resistors to VEE. They may be left floating, if not used.

The MC10129 will operate in either of two modes. The first mode is obtained by tying the hysteresis control input to V_{EE}. In this mode, the input threshold points of the D inputs are fixed. The second mode is obtained by tying the hysteresis control input to ground. In this mode, input hysteresis is achieved as shown in the test table. This hysteresis is desirable where extra noise margin is required on the D inputs. The outer input pins are unaffected by the mode of operation used.

The MC10129 is especially useful in interface applications for central processors, mini-computers, and peripheral equipment.

 $P_D = 750 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 10 \text{ ns typ}$


V_{CC} Max = 7.0 Vdc

DO 7 0 D D O 14 Q0 C R D O 15 Q1 D2 6 0 D O 2 Q3 Hysteresis Control 5 0 C R Clock 11 0 Reset 10 Q Strobe 12 0 VEE = Pin 8

MC10129

QUAD BUS RECEIVER





TRUTH TABLE

D	С	STROBE	RESET	Q _{n + 1}
φ	φ	L	φ	· L
φ	Н	φ	Н	L
L	L	н	φ	L
φ	Н	Н	L	Qn
Н	L	Н	φ	Н

 $\phi = Don't Care$

1,5,16 1,5,16

5,8 1,16

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input/output combination. Other combinations are tested in the same manner.

• TTL INPUT LEVELS

TEST VOLTAGE VALUES

(Volts)

*IBM INPUT LEVELS

HYSTERESIS MODE

-

									@ Te																			<u> </u>																														
									Tempera		ViHmax	VILmin	VIHAmin	VILAma	VIH	VIL	VIHA.	VILA'	VIH	VIL	VIHA'	VILA'	VIHA"	VILA"	VIHA"	VILA"	v _{cc} ①	VEE] !																													
									-2	sooc	-0.890	-1.890	-1.155	-1.500	3.000		2.000	0.800	3.11	0.150		-	2.90	2.00	2.20	1.30	+5.0	-5.2																														
									+2	25°C	-0.81n	-1.850	-1.105	-1,475	3.000	0.400	2.000	0.800	3.11	0.150	1,700	0.70	2.600	1,700	1.900	1.000	+5.0	-5.2																														
										5°C	-0.700	-1.825	-1.035	-1.440	3.000	0.400	2.000	0.800	3.11	0.150	-	-	2.30	1,400	1.60	0.70	+5.0	-5.2																														
		Pin			мс		Test Limit							<u> </u>	TEST V	OLTAGE	APPLIED				l:	L	1	1.400	1.00	0			1																													
	١.	Under		0°C	L	+25°C			5°C	_					_														4 1																													
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VIH	VIL	VIHA'	VILA'	VIH	VIL	VIHA'	VILA'	VIHA"	VILA"	VIHA"	VILA"	vcc 0	VEE	Gnd																													
Negative Power Supply Drain Current	¹E	8 8	-	167 189	-	-	152 172	-	167 189	mAdd mAdd		12 12	-	-	-	-	-	-	-	-		-	=	-	-	-	9	8 5,8	1,5,16																													
Positive Power Supply Drain Current	¹cc	9	-	8.0	-	-	8.0	-	8.0	mAdd	-	-	-		-	4,6,7,13	-	-	-	4,6,7,13	-	-	-	-	-	-	9	5,8	1,16																													
Input Current	linH	4 6 7 10 11 12 13		150 150 150 720 390 390 150		11111	95 95 95 450 245 245 95		95 95 95 450 245 245 95	μAdc	- - 10,11 11 12		= = = = = = = = = = = = = = = = = = = =	į	4 6 7 - - 13	-	=	-	4 6 7 - - 13	-			-		1117111		9	8	1,16																													
	reo@		Ē	1.5	1.0	=	-10	-	1.0	μAdc	-	-		-	-	4 6 7	-	-	-	4 6 7 13		-	-	-	=	-	9	8	1,16																													
	linL	10 11 12	0.5	-	0.5	Ē	=	0.3	-		-	10 11 12	-	-	-	-	- - - d	c <u>-</u>	-	- - -	=	=	=	=	=	=																																
Logic "1" Output Voltage	VOH	2 3 2 3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vde	12	10,11		-	4 6 4 6	-	-	-	4 6 4 6	-	-	-	=	-	-	-	9	5,8 5,8 8 8	1,16 1,16 1,5,16 1,5,16																													
Logic "0" Output Voltage	VOL	2 3 2 3	-1.89	-1.675	-1.850	=	-1.650	-1.825	-1.615	Vdc	12	10,11	-	-	-	4 6 4 6		-	-	4 6 4 6		-	=	-	=	-	9	5,8 5,8 8	1,16 1,16 1,5,16 1,5,16																													
Logic "1" Threshold Voltage	VOHA	2 @ 2 2 2 2 2 2 2 3	-1.08	-	-0.980		-	-0.910	-	Vdc	11,12 10,12 12	10,11	12 - - -	10 - 11 - -	4 4	-	4	-	4 4	-	4	-	- 4	-	-		9	5,8	1,16 ogic "0" Threshold Voltage	VOLA	2 @ 2@ 2 2 2 2 2 3	-	-1.655	-	-	-1.630		-1.595	Vdc	11,12 10,12 12	10,11	10 - 11 - -	- 12 	4 4	-	111111	- - 4 -	4	11111	111111	- - 4 -		- - - 4	-	-	9	5,8	1,16 1,5,16 1,5,16
Switching Times Propagation Delay									1		+1,11 V	+0.31 V	Pulse In	Pulse Out	+5.0 V	+2.40 V	Fig	ure	+5.0 V	+2.40 V	Fig	jure					+7.0 V	-32V	+2.0 V																													
Data Input	^{₹7+14+} ^{₹7-14-} ^{₹11-14+}	14 14 14	3.7 3.7 2.7	15 15	3.7 3.7 2.7	10.0 10.0 5.0	15 15 9.0	3.7 3.7 2.7	30 40 11	ns 	12 12 12	10,11 10,11 10	7 7 7,11	14 14	-	-			- 1	-		1	Ξ	Ξ	=	-	s 	5,8	1,16																													
Strobe Input	[†] 11-14- [†] 12+14+	14	2.7 1.6	11 8.0	2.7 1.6	5.0 4.0 4.0	9.0 7.0	2.7 1.6	11 8.0		12	10 10,11 10,11	7,11 12 12	14 14 14	7	-		2	7	-		4	-	=	-	-																																
	112-14-	14	1.6	8.0	1.6	5.0	7.0	1.6	8.0		12	10,11	12	14	7	-	1 :		7	-			-		-	_			1 + 1																													

10,11

7,11

12 12

12 10 7,11 14

12

12 10,11 7 14

MECL 10,000 INPUT LEVELS

*When testing choose either TTL or IBM Input Levels.

① Operation and limits shown also apply for V_{CC} = +6.0 V.

¹7+14+ ¹7-14-

^tsetup ^thold t+ 14

Input level on data input taken from +0.4 V up to voltage level given

14 1.5

Input level on data input taken from +4.0 V down to voltage level given

Output latched to logic high state prior to test.

Fall Time

 $V_{IHA},V_{ILA}\text{ are standard logic "1" and logic "0" MTTL threshold voltages.}\\ V_{IHA},V_{ILA},V_{IHA},V_$

30 17

5.0 5.0

3.7 14 30

1.5

18.0 10.0

15.0

4.3 4.3

3.7


- 2.0 15.0

1.5 1.5 2.0 6.6 3.7 30


- 2.0 1.5

5.0


B Pin 5 to VEE, VIL to Data input one at a time



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25° C



NOTE: All power supplies and logic levels are shifted 2 volts positive .





DUAL LATCH

The MC10130 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{C}_E) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (\overline{C}) .

Any change at the D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.


The set and reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.

P_D = 155 mW typ/pkg (No Load)

 $t_{pd} = 2.5 \text{ ns typ}$

 t_r , $t_f = 2.7 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM




V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

TRUTH TABLE


D	C	<u>C</u> E	Q _{n+1}
L	L	L	L
Н	L	L	Н
φ	L	. н	Q _n
φ	Н	L	Qn
φ	Н	Н	Q _n

 $\phi = Don't Care$

DUAL LATCH



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one latch. The other latch is tested in the same manner.

		TEST	VOLTAGE V	ALUES	
@ Test			(Volts)		
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			MC		Test Lin		-0-	r	TEST VO	LTAGE API	PLIED TO PI	NS LISTED B	ELOW:	
Characteristic	Symbol	Under	Min	O ^O C Max	Min	+25°C	Max	+8 Min	5°C Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1 _E	8	_	38	-	30	35	_	38	mAdc	_	_	_	_	8	1,16
Input Current	linH	6,11 9 4,5,7	=	350 425	=	=	220 265	=	220 265	μAdc	6,11 9 4.5	=	-	_	8	1,16
		10,12,13		450		_	285		285	V	7,10,12,13	9			•	1
	linL	4*	0.5		0.5			0.3	_	μAdc	_	4	_	-	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	5	1	-	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	4	-	-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	9	7	_	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	_	9	-	_	8	1,16
Switching Times (50 Ω Load) (See Figure 1)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t ₇₊₂₊ t ₅₊₂₊ t ₄₊₂₋ t ₆₋₂₊	2	1.0	3.6 V 4.3	1.0	2.5 2.7 2.7 —	3.5 ↓ 4.0	1.0	3.8 3.9 3.9 4.1	ns	- 6 6 -	- - - -	7 5 4 6	2	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t ₂₊		↓	3.6 3.6	1.1	2.7 2.7	3.5 3.5	1.1	3.8 3.8	♦	-	-	7	+	₩ ,	•
Setup Time	tsetup	2	2.5	-	2.5	-	† - -	2.5	-	ns	0		6,7	2	8	1,16
Hold Time	thold	2	1.5	-	1.5	-	-	1.5	-	ns	1	_	6,7	2	8	1,16

^{*}All other inputs are tested in the same manner



DUAL TYPE D MASTER-SLAVE FLIP-FLOP

The MC10131 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock \overline{E} nable (C_E) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the \overline{C} lock \overline{E} nable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.


P_D = 235 mW typ/pkg (No Load)

f_{Toq} = 160 MHz typ


 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

DUAL TYPE D MASTER-SLAVE FLIP-FLOP



LOGIC DIAGRAM



CLOCKED TRUTH TABLE

С	D	Q _{n+1}
L	φ	Q _n
Н	L	L
Н	Н	Н

 ϕ = Don't Care

C = CE + CC.


A clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

R	S	Q _{n+1}
L	L	Q _n
L	Н	Н
Н	L	L
Н	Н	N.D.

N.D. = Not Defined

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			MC10	131 T	est Limits				V	OLTAGE APPL	IED TO PINS LIS	STED BELOW:		1
		Under	-30	°C		+25°C		+8	5°C		· · · · · · · · · · · · · · · · · · ·			1		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	V _{ILA max}	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	62	_	45	56		62	mAdc	_	_	_		8	1, 16
Input Current	linH	4	T -	525	-	_	330	_	330	μAdc	4	-	_	_	8	1, 16
		5	-	525	-	-	330	-	330	1 1	5		-	_	1 1	1 1
	1	6	-	350 390	_	_	220 245		220 245		6	_	-	_	1 1	
	ļ	g g		425	_	_	265	_	265		9	_	_	_	♦	♦
Input Leakage Current	linL	4,5,*	0.5	_	0.5	_		0.3	_	μAdc		*		_	8	1, 16
	""-	6,7,9*	0.5	-	0.5	-	-	0.3	-	μAdc	-		_	-	8	1, 16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	5	_	_	_	8	1, 16
Output Voltage		2†	-1.060	-0.890		_	-0.810		-0.700	Vdc	7				8	1, 16
Logic "0"	VOL	3	-1.890	-1.675		-	-1.650	-1.825	-1.615	Vdc	5	-	-	-	8	1, 16
Output Voltage		3t	-1.890	-1.675			-1.650	-1.825	-1.615	Vdc	7	-			8	1, 16
Logic "1" Threshold Voltage	Vона	2 2†	-1.080 -1.080	_	-0.980 -0.980	_	_	-0.910 -0.910	-	Vdc Vdc	=	_	5 7	9	8 8	1, 16 1, 16
Logic "O"	VOLA	3	T -	-1.655	_		-1.630	_	-1.595	Vdc	_	_	5	_	8	1, 16
Threshold Voltage		3t	_	-1.655			-1.630		-1.595	Vdc			7	9	8	1, 16
Switching Times											+1.11 Vdc		Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Clock Input				١	1.8		4.5									4.40
Propagation Delay	t9+2-	2 2	1.7	4.6	1.8	3.0	4.5	1.8	5.0	ns	7	_	9	2 2	8	1, 16
	t9+2+ t6+2+	2	1 1	11					i		7		6	2	1 1	
	t6+2-	2	▼	1 1		♦			🕴				6	2		
Rise Time (20 to 80%)	t ₂₊	2	1.0		1.1	2.5		1.1	4.9		7	_	9	2		
Fall Time (20 to 80%)	t ₂ -	2	1.0	†	1.1	2.5	*	1.1	4.9	*	_	·-	9	2	🗡	*
Set Input																
Propagation Delay	t5+2+	2	1.7	4.4	1.8	2.8	4.3	1.8	4.8	ns	-	-	5	2	8	1, 16
	t12+15+	15				1 1	1 1	1 1			6		12	15		1 1
	t5+3- t12+14-	3 14	♦	♦	♦	₩	♦	♦		♦	9	_	5 12	3 14	♦	♦
Reset Input	112114	<u> </u>	 	<u> </u>	<u> </u>		<u> </u>	<u> </u>					12	14	<u> </u>	
Propagation Delay	t4+2-	2	1.7	4.4	1.8	2.8	4.3	1.8	4.8	ns	-	-	4	2	8	1, 16
	t13+15-	15	1 1			l 1	1 1			1	6	-	13	15	1 1	1 1
	t4+3- t13+14+	3 14			•		1	♦	♦	•	_ 9	_	4 13	3 14		
Setup Time	t _{setup}	7	2.5	Ė	2.5	<u> </u>	-	2.5	-	ns	-		6,7	2	8	1, 16
Hold Time	thold	7	1.5	_	1.5			1.5	-	ns			6,7	2	8	1, 16
Toggle Frequency (Max)	fTog	2	125		125	160	_	125	-	MHz	_		6	2	8	1, 16
oggic . reducticy (max)	1 '10g	۰ ۱	1 120		120	100	I	1 120		141112		_	, ,	i -	, ,	1 ', '0

^{*}Individually test each input; apply VIL min to pin under test.

[†]Output level to be measured after a clock pulse has been applied to the \overline{C}_E input (pin 6)



DUAL MULTIPLEXER WITH LATCH AND COMMON RESET

The MC10132 is a dual multiplexer with clocked D type latches. It incorporates common data select and reset inputs. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for a clocking function. If the common clock is to be used to clock the latch, the clock enable $\overline{(CE)}$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (C_C) .


The data select (A) input determines which data input is enabled. A high (H) level enables data inputs D12 and D22 and a low (L) level enables data inputs D11 and D21. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled when the clock is in the high state, and disabled when the clock is low.


 $P_D = 225 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

DUAL MULTIPLEXER WITH LATCH AND COMMON RESET







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one latch. The outer latches are tested in the same manner.

	TEST VOLTAGE VALUES												
	(Volts)												
@ Test													
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

											.00	0.700	1.020	1.000		0.2	i
			Pin			MC10		st Limits				TEST VOLTAGE APPLIED TO PINS LISTED BELOW:			İ		
			Under	-30	o°C		+25°C		+8	5°C							(Vcc
Characteristi	ic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Current		1E	8	-	60	-	44	55	-	60	mAdc	-	_	_		8	1,16
Input Current		lin H	4	-	460	-	-	290	-	290	μAdc	4	_	-	-	8	1,16
		l	5	-	460	-	-	290	-	290		5	-	- 1	-		1 1
		1	6	-	620	-	-	390	-	390		6	-	-	_		1 1
		Į.	7	-	460	. –		290	-	290		. 7	_	-	-		1 1
			10	-	425	i -	-	265	-	265		10	_		-		1
		L	11		425			265		265		11			_		
		lin L	4*	0.5	-	0.5	-		0.3	-	μAdc	-	4	-	_	8	1,16
Logic "1"		Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	4	7,9,10	-	-	8	1,16
Output Voltage			2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5,11	7,9,10			. 8	1,16
Logic "0"		VOL	3	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	4	7,9,10	-		8	1,16
Output Voltage		02	3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5,11	7,9,10	-	-	8	1,16
Logic "1"		VOHA	2	-1.080	_	-0.980	-	_	-0.910	_	Vdc	-	7,9,10	4	_	8	1,16
Threshold Voltage			2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	11	7,9,10	5	-	. 8	1,16
Logic "0"		VOLA	3	-	-1.655	_	-	-1.630	_	-1.595	Vdc	-	7,9,10	4	_	8	1,16
Threshold Voltage			3	-	-1.655		-	-1.630	_	-1.595	Vdc	11	7,9,10	5	-	8	1,16
Switching Times (50-ohm	load)								4.			+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 \
		1	1	1		1			1								
Propagation Delay	Data	t4+2+	2	1.0	3.6	1.0	-	3.3	1.0	3.7	ns	-	7,9,10	4	2	8	1,16
	Reset	^t 6+2-	1 1	1 1	4.0	1.0	-	3.8	1 1	4.2		7	-	6			1 1
	Clock	t7-2+	1 1	1	6.0	1.0	-	5.7	1	6.3		4	_	7		1	1
	Select	t11+2+		7	4.8	1.0	_	4.6		5.0	7	5	7	11	•	1	
Setup Time	Data	t _{setup}	2	2.5	- 1	2.5	-	-	2.5		ns	-	11	4,10	2	8	1,16
	Select	t _{setup}	2	3.5	-	3.5	_		3.5	_	ns	5	7	10,11	2	8	1,16
Hold Time	Data	thold	2	1.5	-	1.5	_	-	1.5	- "	ns		11	4,10	2	8	1,16
	Select	thold	2	1.0	-	1.0	-	-	1.0	-	ns	5	7	10,11	2	8	1,16
Rise Time (20% to 80%)		t ₂₊	2	1.5	3.7	1.5	_	3.5	1.5	3.8	ns		7,9,10	4	2	8	1,16
Fall Time (20% to 80%)		t2-	2	1.5	3.7	1.5	-	3.5	1.5	3.8	ns	_	7,9,10	4	2	8	1,16

^{*}All other inputs tested in the same manner.



QUAD LATCH

The MC10133 is a high speed, low power, quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs, allowing direct wiring to a bus. When the clock is high, outputs will follow D inputs. Information is latched on the negative going transition of the clock.


The outputs are gated when the output enable (\overline{G}) is low. All four latches may be clocked at one time with the common clock (C_C) , or each half may be clocked separately with its clock enable (\overline{CE}) .


 $P_D = 310 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 4.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

QUAD LATCH







Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

	TEST VOLTAGE VALUES												
	(Volts)												
@ Test Temperature	VIH max	V _{IL min}	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
	1	Pin			M		Test Limit		-	,	TEST V	OLTAGE A	PPLIED TO P	INS LISTED E	BELOW:	1 .
	1	Under	-30	ooc		+25°C		+85	oc							(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		82	_		75		82	mAdc		13			8	1,16
Input Current	linH	3	-	390	-	-	245	-	245	μAdc	3	-	-	-	8	1,16
, , , , , , , , , , , , , , , , , , ,		- 4 - 5		425 560	_	_	265 350	_	265 350		4 5	_	_	_		1 [
,		13	_	560	_	_	350	_	350	\ \ \	13	_		_		▼
	linL	3	0.5	-	0.5	-	-	0.3	-	μAdc	_	3	_	-	8	1,16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3,4	-	_		8	1,16
Output Voltage		2	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	3,13	-	_	-	8	1,16
Logic "0"	VOL	2	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	13	3	_	_	8	1,16
Output Voltage		2 2		↓	↓	-	1	1		↓	3,5,13	-	-			1
Logic "1"		2	-1.080		-0.980		<u> </u>	-0.910		Vdc	3,4	3	_	_ 5	8	1.16
Threshold Voltage	VOHA	2	-1.000	_	-0.560	_	_	-0.910	_	Vac	3,4	_	3	_	l °i	1,16
		- 2		-		-	-		-		3,4			-	1 1	
		2†		-		-	-		-		3	-	-	-		1 1
l		2†† 2††		_		_	_		_		_	_	_	4	1 1	
l		2	ΙI	-		-	-		-		3 -	-	4		1 1	
		2	V		V					V	3	_	13	-	Y	V
Logic "0"	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	3,4	-	5	_	8	1,16
Threshold Voltage		2	_			_		_			4	_		3		
		2†	-		- '	_		_			_	_	-	-		
		2†† 2††	-	♦	-	-		-		₩	3	-	-	_		1
O inti - Time		211	_	<u> </u>			<u>'</u>		· ·	<u> </u>	3	-		13	 '	<u> </u>
Switching Times (50 Ω Load)				1							+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t3+2+	2	1.0	5.6	1,0	4.0	5.4	1.1	5.9	ns	4	_	3	2	8	1,16
	t4+2+	2	↓	5.4 3.2	↓	4.0 2.0	5.4 3.1	1.2 1.0	6.0 3.4		3 *		5	2 2	1 1	
	t5-2+ tSetup	3	2.5	3.2	2.5	0.7	3.1	2.5	3.4		_	_	3	2		
	tHold	3	1.5	-	1.5	0.7	-	1.5	-		-	_	3 .	2		
Rise Time (20% to 80%)	t ₂₊	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8		4	-	. 3	2		
Fall Time (20% to 80%)	t2-	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	•	4	_	3	2	\	1

[†]Output level to be measured after a clock pulse has been applied to the clock input (Pin 4).

VIH max VIL min

^{*}Latch set to zero state before test.

^{††}Data input at proper high/low level while clock pulse is high so that device latches at proper high/low level for test. Levels are measured after device has latched.



DUAL MULTIPLEXER WITH LATCH

The MC10134 is a dual multiplexer with clocked D type latches. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{CE}) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (CC).

The data select inputs determine which data input is enabled. A high (H) level on the A0 input enables data input D12 and a low (L) level on the A0 input enables data input D11. A high (H) level on the A1 input enables data input D22 and a low (L) level on the A1 input enables data input D21.


Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.


P_D = 225 mW typ/pkg (No Load)


 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

DUAL MULTIPLEXER WITH LATCH







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one latch. The other latches are tested in the same manner.

TEST VOLTAGE VALUES (Volts) @ Test Temperature VIL min VIHA min VIH max VILA max -30°C -0.890 -1.890 -1.205 -1.500 +25°C -0.810 -1.850 -1.105 -1.475

VEE

-5.2

-5.2

										+85°C	-0.700	-1.625	-1.035	-1.440	-5.2	
			Pin			C10134					TEST VO	LTAGE APPI	IED TO PINS	LISTED BEL	.ow	1
			Under	-30	o°c	+25	+25°C		+85°C						T	(VCC)
Characteris	itic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current		1E	8	-	60	_	55	_	60	mAdc			_	_	8	1,16
Input Current		lin H	4 5	-	460 460	-	290 290		290 290	μAdc	4 5	_	_	-	8	1,16
			6 7 10	_	425 460 425	-	265 290 265		265 290 265		6 7 10	= -	_	. =		
		lin L	4*	0.5	-	0.5	-	0.3	-	μAdc	-	4	_		8	1,16
Logic "1" Output Voltage		VOH	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 5,6	6,7,10, 7,10	_		8	1,16 1,16
Logic "O" Output Voltage		VOL	2 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_ 6	4,6,7,10, 5,7,10			8	1,16 1,16
Logic "1" Threshold Voltage		VOHA	2 2	-1.080 -1.080	-	-0.980 -0.980	-	-0.910 -0.910	_	Vdc Vdc	 6	6,7,10 7,10	4 5		8	1,16 1,16
Logic "0" Threshold Voltage		VOLA	2 2	_	-1.655 -1.655	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	_ 6	6,7,10 7,10	·- .=	. 4 5	8 8	1,16 1,16
Switching Times (50-ohm load	1)	a									+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	Data Clock Select	t4+2+ t10-2+ t6+2+	2	1.0 1.0 1.0	3.5 6.0 4.8	1.0 1.0 1.0	3.3 5.7 4.6	1.0 1.0 1.0	3.6 6.3 5.0	ns	- 4 5	6,7,10 7 7,10	4 10 6	2	8	1,16
Setup Time	Data Select	t _{setup}	2 2	2.5 3.5	-	2.5 3.5	-	2.5 3.5	_	ns ns	5	6,7 7,11	4,10 6,10	2 2	8 8	1,16 1,16
Hold Time	Data Select	^t hold ^t hold	2 2	1.5 1.0	_	1.5 1.0	_	1.5 1.0	_	ns .ns	5	6,7 7,11	4,10 6,10	2 2	8 8	1,16 1,16
Rise Time (20% to 80%)		t ₂₊	2	1.5	3.7	1.5	3.5	1.5	3.8	ns		6,7,10	4	2	8	1,16
Fall Time (20% to 80%)		t2-	2	1.5	3.7	1.5	3.5	1.5	3.8	ns	-	6,7,10	4	2	8	1,16

^{*}All other inputs tested in the same manner.



DUAL J-K MASTER-SLAVE FLIP-FLOP

DUAL J-K MASTER-SLAVE FI IP-FI OP

The MC10135 is a dual master-slave dc coupled J-K flip-flop. Asynchronous set (S) and reset (R) are provided. The set and reset inputs override the clock.

A common clock is provided with separate \overline{J} - \overline{K} inputs. When the clock is static, the \overline{J} - \overline{K} inputs do not effect the output.

The output states of the flip-flop change on the positive transition of the clock.

 $P_D = 280 \text{ mW typ/pkg (No Load)}$

f_{Tog} = 140 MHz typ

 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

L SUFFIX CERAMIC PACKAGE CASE 620


P SUFFIX PLASTIC PACKAGE CASE 648





FN SUFFIX PLCC CASE 775

LOGIC DIAGRAM



R-S TRUTH TABLE


R	S	Q _{n+1}
L	L	Q _n
L	н	н
H	L	L
н	Н	N.D.

N.D. = Not Defined

CLOCK J-K TRUTH TABLE*

J	K	Q _{n+1}
L	L	$\overline{\alpha}_{n}$
H	L	L
L	H	н
Н	Н	Q _n

*Output states change on positive transition of clock for J-K input condition present.



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

	TEST VOLTAGE VALUES												
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								

																4
	·	·								+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin			N	IC1013					VOL-	TAGE APPLI	ED TO PINS L	ISTED BELO	w:	
	l	Under		0°C		+25°C			5°C							(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8		75		54	68		75	mAdc	-	-	_	_	8	1,16
Input Current	lin H	6,7,9,10,11 4,5,12,13	1 1	425 620	-	1 1	265 390	-	265 390	μAdc μAdc	0	-	_		8 8	1,16 1,16
Input Leakage Current	lin L	4,5,6,7,9, 10,11,12,13	0.5 0.5	1 1	0.5 0.5	1 1	_	0.3 0.3		μAdc μAdc	- =	99	<u> </u>	_	8 8	1,16 1,16
Logic "1" Output Voltage	V _{ОН}	2 2 ③	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	1 1	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5 6	1 1	_	_	8	1,16 1,16
Logic "0" Output Voltage	V _{OL}	. 3 3 ③	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	1 1	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	5 6	1 1	_	_	8	1,16 1,16
Logic "1" Threshold Voltage	Vона	2 2 ④	-1.080 -1.080	-	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	_ 6	1 1	5 —	_	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	3 3 ④	-	-1.655 -1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	_ 6	-	5 -	_	8 8	1,16 1,16
Switching Times Clock Input Propagation Delay Rise Time (20 to 80%) Fall Time (20 to 80%)	t9+2+ t9+2- t2+,t3+ t2-,t3-	2 2 2,3 2,3	1.8 1.8 1.1 1.1	5.0 5.0 4.8 4.8	1.8 1.8 1.1	3.0 3.0 2.0 2.0	4.5	1.8 1.8 1.1 1.1	4.6 4.6 4.7 4.7	ns	- - -	- - -	9 9 9 9	2 2 2,3 2,3	-3.2 Vdc	1,16
Set Input Propagation Delay	t5+2+ t12+15+ t5+3- t12+14-	2 15 3 14	1.8	5.6	1.8	3.0	5.0	1.8 - - -	5.2	ns	-	-	5 12 5 12	2 15 3 14	8	1,16
Reset Input Propagation Delay	t4+2- t4+3+ t13+15- t13+14+	2 3 15 14	1.8	5.6	1.8	3.0	5.0	1.8 	5.2	ns 			4 4 13 13	2 3 15 14	8	1,16
Setup Time	tsetup	7	2.5		2.5	1.0		2.5	_	ns-			6,9 ⑤	2	8	1,16
Hold Time	thold	7	1.5		1.5	1.0		1.5		ns	-	-	6,9 ⑤	2	8	1,16
Toggle Frequency	fTog	2	125	-	125	140	-	125	-	MHz	-	-	9	2	9	1,16

NOTES:

- 1 Individually test each input; apply VIH max to pin under test.
- 2 Individually test each input; apply VIL min to pin under test.
- ③ Output level to be measured after a clock pulse has been applied to the C input (pin 9) VIL min
- Output level to be measured after a clock pulse has been applied to the C input (pin 9)
 VIHA min
- (5) See Figure 2 for timing test diagram.



UNIVERSAL HEXADECIMAL COUNTER

The MC10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature makes the MC10136 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count, or when the counter is being preset.


This device is not designed for use with gated clocks. Control is via S1 and S2.

$$\begin{split} P_D = & 625 \text{ mW typ/pkg (No Load)} \\ f_{count} = & 150 \text{ MHz typ} \\ t_{pd} = & 3.3 \text{ ns typ (C-Q)} \\ & 7.0 \text{ ns typ (C-Cout)} \\ & 5.0 \text{ ns typ (Cin^-Cout)} \end{split}$$


FUNCTION TABLE

C _{in}	S1	S2	Operating Mode
φ	L	L	Preset (Program)
L	L	Η	Increment (Count Up)
Н	L	Н	Hold Count
L	Η	۲	Decrement (Count Down)
Н	Η	L	Hold Count
φ	Н	Н	Hold (Stop Count)

UNIVERSAL HEXADECIMAL COUNTER







Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

LOGIC DIAGRAM S1 90 Carry In 10 0 V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8 Ŧ Q2 QΘ Clock 13 ↔ չ 2 Q2 3 Q3 14 Q0 11 D1 15 Q1 6 D2 5 D3 4 Carry Out 12 D0

NOTE: Flip-flops will toggle when all $\overline{\mathsf{T}}$ inputs are low.

SEQUENTIAL TRUTH TABLE*

			IN	PUTS				0	UTPL	JTS		
S1	S2	DO	D1	D2	D3	Carry	Clock **	Q0	Q1	Q2	Q3	Carry
31	32	- 00	<u> </u>	DZ	- 03	""		40	u.	U2	43	Out
L	L	L	L	н	Н	φ	н	L	L	Н	Н	L
L	н	φ	φ	φ	φ	L	н	Н	L	Н) н	Н
L	н	φ	φ	φ	φ	L	н	L	н	Н	Н	Н
L	H	φ	φ	φ	φ	L	Н	Н	Ŧ	Ŧ	Н	L
L	Н	φ	φ	φ	φ	Н	L	Н	Н	Н	Н	Н
L	н	φ	φ	φ	φ	Н	н	Н	н	Н	Н	Н
н	н	φ	φ	φ	φ	φ	н	н	н	Н	Н	н
L	L	н	Н	L	L	φ	Н	Н	Н	L	L	L
Н	L	φ	φ	φ	φ	L	Н	L	Н	L	L	Н
н	L	φ	φ	φ	φ	L	н	Н	L	L	L	Н
H	L	φ	φ	φ	φ	L	н	L	L	L	L	L
Н	L	φ	φ	φ	φ	L	Н	Н	H	Н	Н	Н

 $[\]phi = {\sf Don't}$ care. * Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.

** A clock H is defined as a clock input transition from a low to a

high logic level.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one output. The other outputs are tested in the same manner.

1		TEST	OLTAGE VA	LUES	
			(Volts)		
@ Test Temperature	V _{IH max}	VIL min	VIHA min	V _{ILA max}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

Conservative											+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
Other Characteristic Oymbol Test Min Max Min Typ Min M			D:-				MC10136	Test Limits				TEGT	VOLTACE A	DDI 15 D TO DI	NE LISTED B	E L OW	1
Nover Supply Drain Current E		1		-30	o°C		+25°C		+85	°C			TOLTAGE A	PPLIED TO PI			(VCC)
Paper Current Paper Pap	Characteristic	Symbol	Test	·Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
1	Power Supply Drain Current	1E	8		138	-	100	125	-	138	mAdd	-	-	-	-	8	1,16
9,10	Input Current	l _{in H}				-	_		-		μAdc			_		8	1,16
In		1		!		i .	1						1	-	1		
In I		!				1					1 1			-	i		1 🕴
Long-IT Long											 			 		<u>'</u>	1.10
Output Voltage Output Voltage Voltage	1													+	 		
Output Voltage	Output Voltage	VOH		-1 060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	12	l _ '		-		
Large 17		VOL	14 ②			-1.850		-1.650	-1.825		Vdc	-	7,9	-	-	8	1, 16
Threshold Voltage VOLA 1132+14- 14 0.8 4.8 1.0 3.3 4.5 1.4 5.0 1.14 1.5 1.5 1.5 1.5 1.6 1.7 1.7 1.7 1.7 1.7 1.7 1.7								_						ļ	<u> </u>		ļ
Threshold Voltage Wintching Times (S0-ohm Load) Propagation Delay Clock Input 113+14+ 14		VOHA		-1.080	-	-0.980	-	-	-0.910		Vdc	-	7.9	12	-		1, 16
Clock Input Clock Input	Logic "0" Threshold Voltage	VOLA	14 ②		-1.655	-	-	-1.630	-	-1.595	Vdc	-	7,9	-	12	8	1, 16
Clock Input Clock	Switching Times (50-ohm Load)											+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Clock Input	Propagation Delay	j	1	1	ļ		1	ļ				1]		
13-44- 4 2.0 10.9 2.5 7.0 10.5 2.4 11.5 7 -		t13+14+							1.4	5.0	ns	12	-	13		8	1, 16
Carry In To Carry Out 133-4													-	1 1			
10-24 10-4													-	↓			
Set Up Time												1	1		1		
Data Inputs 112+13+ 14 3.5 - 3.5 - - 3.5 - 7.9 12,13 14 14 3.5 - 3.5 - 3.5 - 7.9 12,13 14 14 3.5 - 3.5 - 3.5 - 7.9 12,13 14 14 14 14 14 14 14	Carry In 16 Carry Out		4 (3)														
Data Inputs 112+13+ 14 3.5	Set Un Time			1			}		Ì			1			1		
Select Inputs		t12+12+	14			2 5		_	3.5	-			7.9	12.13	14		
Select Inputs 14 60 - 60 - 60 - - 7,13 14 60 17,13 14 60 - 60 - 60 - 7,13 14 60 17,13 14 14 15 - 1.5 - 3.0 - 7,13 7,13 14 15 - 1.5 - 1.5 - 1.5 - 7,13 14 14 15 - 1.5 - 1.5 - 1.5 - 7,13 14 14 15 - 1.5					-		-	-		_	1 1	_			1		1
Triangle Triangle	Select Inputs	1	1		-		_	-				_	_	9 13			ł
Carry In Input 110-13+ 14 2.5 - 2.5 - - 3.0 - 7 9 10,13 14 14 1.5 - 1.5 - 1.5 - 1.5 - 1.5						6.0	-	-		_		-	j –) †		1 1
Hold Time Data Inputs 13+12+ 14	Carry In Input				_		_	-				7	9	10.13	14		
Action Time Data Inputs 113+12+ 14 0 0 0 0 0 0 0 0 0	ĺ	t ₁₀₊₁₃₊	14	1.5	-	1.5	-	-	1.5			7	9	10,13	14		
Select Inputs 113+12- 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Hold Time									-				Į			i l
Select Inputs	Data Inputs	t13+12+		0		0	-	-		-		-			1,4		
1349 14		t13+12-	14		-		-	-	1	-		1 -	7, 9	12, 13	1 1	[[1
Carry in Input t13+10- 14 0 - 0 0 - 7 9 10,13 7 - 10,13 1 10,13 10,13 10,14 14 0 - 0 0 0 - 7 - 10,13 10,13 10,13 10,14 14 0 - 0 0 10,13 10,13 10,13 10,13 10,14 10,14 10,15 10	Select Inputs						1			-		i .	I		1 1		
Carry in mode 133-10- 14		t13+7+					-	-				l .	l .	1			
13+10+ 14+ 14+ 125 150 - 125 - MHz 7 - 13 13+ 14	Carry In Input				-		1	l .		-	V						
Countdown 14 125 125 150 - 125 - MHz 9 -	_		1		1		_		1	ĺ			1	1			
Rise Time	Counting Frequency				-			1		1			1	13	1 1		
(20% to 80%)			1	1			1	1	1	1		1	1		1		
-all Time 14- 4				0.9	3.3	1.1		3.3	1.1	3.5	ns	7	1	1 1	4		
						1 1		1 1				1 (
	(20% to 80%)	t14-	14	↓	♦		2.0	1 +	♦	l †	†	1 🕴	_	l +	14	•	


① Individually apply V_{IL min} to pin under test.

To preserve reliable performance, the MC10136 (plastic-packaged device only) is to be operated in ambier t temperatures above $70^{\circ}\mathrm{C}$ only when 500 lfpm blown air or equivalent heat sinking is provided.


② Measure output after clock pulse V_{IL} $\sqrt{}^{V_{IH}}$ appears at clock input (pin 13)

³ Before test set all Q outputs to a logic high.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



CARRY IN SET UP AND HOLD TIMES



APPLICATIONS INFORMATION

To provide more than four bits of counting capability several MC10136 counters may be cascaded. The Carry In input overrides the clock when the counter is either in the increment mode or the decrement mode of operation. This input allows several devices to be cascaded in a fully synchronous multistage counter as illustrated in Figure 1. The carry is advanced between stages as shown with no external gating. The Carry In of the first device may be left open. The system clock is common to all devices.

The various operational modes of the counter make it useful for a wide variety of applications. If used with MECL III devices, prescalers with input toggle frequencies in excess of 300 MHz are possible. Figure 2 shows such a prescaler using the MC10136 and MC1670. Use of the MC10231 in place of the MC1670 permits 200 MHz operation.

The MC10136 may also be used as a programmable counter. The configuration of Figure 3 requires no additional gates, although maximum frequency is limited to about 50 MHz. The divider modulus is equal to the program input plus one (M=N+1), therefore, the counter will divide by a modulus varying from 1 to 16.

A second programmable configuration is also illustrated in Figure 4. A pulse swallowing technique is used to speed the counter operation up to 110 MHz typically. The divider modulus for this figure is equal to the program input (M = N). The minimum modulus is 2 because of the pulse swallowing technique, and the modulus may vary from 2 to 15. This programmable configuration requires an additional gate, such as ½MC10109 and a flipflop such as ½MC10131.

FIGURE 1 -- 12 BIT SYNCHRONOUS COUNTER




FIGURE 2 - 300 MHz PRESCALER




FIGURE 3 — 50 MHz PROGRAMMABLE COUNTER





FIGURE 4 — 100 MHz PROGRAMMABLE COUNTER






UNIVERSAL DECADE COUNTER


The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10137 suitable for either computers or instrumentation.


Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.


$$\begin{split} P_D = &625 \text{ mW typ/pkg (No Load)} \\ f_{count} = &150 \text{ MHz typ} \\ t_{pd} = &3.3 \text{ ns typ (C-Q)} \\ &= &7.0 \text{ ns typ (C-\overline{C}_{Qut})} \\ &= &5.0 \text{ ns typ (\overline{C}_{in}-\overline{C}_{out})} \end{split}$$



UNIVERSAL DECADE COUNTER







NOTE: Flip-flops will toggle when all $\overline{\mathsf{T}}$ inputs are low.

SEQUENTIAL TRUTH TABLE*

	INPUTS Carry Cic								0	UTPL	JTS	
S1	S2	D0	D1	D2	D3	Carry In	Clock **	Q.0	Q1	Q2	Q3	Carry Out
LLL	L H H	Η φ φ	Η φ φ	Ηφφφ	L φ φ	φ L L	# # #	HLHL	HLLL	HLLL	L H L	H
L L H L	H H H L	φ φ φ φ H	φ φ φ H	φ φ φ φ L	φ φ φ L	L Н Н ф	H		LLLLH	L L L L L	L L L	H H H H
H	L L L	φ φ φ	φ φ φ	φ φ φ	φ φ φ	L L L	H	L H L	HLL	L L L	L L L	H

φ = Don't care.
 *Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
 **A clock H is defined as a clock input transition from a low to a high logic level.

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test Procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST \	OLTAGE VA	LUES	
			(Volts)		
@ Test Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin				MC10137L	Test Limits				TEST	OLTAGE A	PPLIED TO PI	NS LISTED B	FLOW	
4 .	1	Under	-30	o°c	<u> </u>	+25°C		+85	5°C	ļ				1		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min .	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8		165	-	120	150		165	mAdc	-	_		-	- 8	1,16
Input Current	lin H	5,6,11,12	-	350	-	-	220	-	220	μAdc	5,6,11,12		-	- 1	8	1,16
	1	7 9,10	-	425 390	_	-	265 245	_	265 245		7 9,10	= '		_		
	l	13	_	460	_	_	290	_	290	1	13	_	_	_	†	
	lin L		0.5	-	0.5	-		0.3		#Adc		0		 	8	1,16
		All							-0.700	Vdc	12	7.9		-	8	1,16
Logic "1" Output Voltage	VOH	14 ②	-1.060	-0.890	-0.960	-	-0.810	-0.890								
Logic "0" Output Voltage	VOL	14 ②	-1.890	-1.675	-1.85C	-	-1.650	-1.825	-1.615	Vdc	-	7,9	-		8	1,16
Logic "1" Threshold Voltage	Vона	14 ②	-1.080	-	-0.980		-	-0.910		Vdc	-	7,9	12	-	8	1, 16
Logic "0" Threshold Voltage	VOLA	14 ②	_	-1.655	-	-	-1.630	-	-1.595	Vdc		7,9	-	12	8	1; 16
Switching Times (50-ohm Load)											+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	1		1.		İ											
Clock Input	t13+14+	14	0.8	4.8	1.0	3.3	4.5	1.1	5.0	ns	12	-	13	14	8	1, 16
	t13+14-	14	0.8 2.0	4.8 10.9	1.0 2.5	3.3 7.0	4.5 10.5	1.1	5.0 11.5		7	_		14	1 1	
	t13+4+ t13+4-	4	2.0	10.9	2.5	7.0	10.5	2.4	11.5		7	_	+ -	4		
Carry In To Carry Out	110-4-	43	1.6	7.4	1.6	5.0	6.9	1.9	7.5		7	13	10	4	.	1 1
	t10+4+	4	1.6	7.4	1.6	5.0	6.9	1.9	7.5		7	13	10	4		1 1
Set Up Time	í			1	1		l				1	1	i	ì		1 1
Data Inputs	t12+13+	14	3.5	-	3.5	-	-	3.5			-	7,9	12, 13	14		
	t12-13+	14	3.5	-	3.5	-	-	3.5	-		-	7,9	12, 13		l I .	
Select Inputs	t9+13+	14	7.5	-	7.5	-	-	7.5	-		-	-	9,13	1 1		1 1
	t7+13+	14	7.5		7.5	-	-	7.5	-		-	-	7, 13	'		
Carry In Input	t10-13+ t13+10+	14 14	4.5 1.0	-	3.7 -1.0	_	- -	4.5 - 1.0	_		7	9	10, 13 10, 13	14 14		
Hold Time					0	· _			i							1 1
Data Inputs	t13+12+ t13+12-	14 14	0	-	0	-	_	0	-		-	7, 9 7, 9	12, 13 12, 13	14		
Select Inputs	t13+9+ t13+7+	14 14	- 2.5 - 2.5	-	-2.5 -2.5	_	-	- 2.5 - 2.5	-		-	=	9, 13 7, 13			
Carry In Input	t13+10- t10+13+	14 14	1.6 4.0	-	-1.6 3.1	-	-	-1.6 4.0		+	7 7	9	10, 13 10, 13			
Counting Frequency	fcountup fcountdown	14 14	125 125	-	125 125	150 150	-	125 125	-	MHz MHz	7 9	-	13			
Rise Time	t4+	4	0.9	3.3	1.1 .	2.0	3.3	1.1	3.5	ns	7	-		4		
(20% to 80%)	t14+	14	1	l i		2.0		1 .		1 1	1 1	-		14		
Fall Time	t4_	4	ı	1 1	1 1	2.0	1 1	1 4	1	↓	l ↓	-	1 1	4	1 1	1 1
(20% to 80%)	t14-	14	7	i 1	1 1	2.0	1	! !	1 1	1 '	1 1	-	1 7	14	I 1	1 T

¹ Individually apply VIL min to pin under test.

² Measure output after clock pulse VIL

VIH

³ Before test set Q1 and Q2 outputs to a logic low.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C (a) is the minimum time to wait after the (b) Carry In counter has been enabled to clock it. (b) is the minimum time before the counter has been disabled that it may be clocked. (c) is the minimum time before the counter is enabled that a clock pulse Clock may be applied with no effect on the state of the counter. (d) is the minimum time to wait after the counter is disabled that a clock pulse may be applied with no effect in the state of the counter. Carry In (b) and (c) may be negative numbers. Clock Vin $V_{CC-1} = V_{CC2} = +2.0 \text{ Vdc}$ V_{out} Coax NOTE: Coax $t_{\mbox{\scriptsize setup}}$ is the minimum time before the positive transition of the clock pulse (C) that information must 16 be present at the input D or S. thold is the minimum time after the positive tran-Q0 Cin sition of the clock pulse (C) that information must С remain unchanged at the input D or S. D0 Input Pulse t+ = t- = 2.0 ± 0.2 ns (20 to 80%) D1 02 Clock Input (0) D2 TPout D3 03 TPin S1 Cout S2 Clock 50% +0.31 V tC+Q+ tC+Q-0.1 µF 80% Q Output 50% 20% V_{EE} = -3.2 Vdc tO to-+1.11 V С 50% +0.31 V 50-ohm termination to ground lo-^thold H thold L cated in each scope channel input. 50% All input and output cables to the D or S scope are equal lengths of 50-ohm coaxial cable. Wire length should ^tsetup H tsetup L 1/4 inch from TP in to input pin and TPout to output pin. Q Unused outputs are connected to a 50-ohm resistor to ground.



BI-QUINARY COUNTER

The MC10138 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse.

Set or reset input override the clock, allowing asynchronous "set" or "clear." Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits.

 $P_D = 370 \text{ mW typ/pkg (No Load)}$

f_{tog} = 150 MHz typ

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM S0 വ Q1 S3 QЗ 15 9 10 우 13 9 5 P 2 P s D1 D1 Q Q D1 Q D1 O' D2 C1 D2 ď ď O, O ā ā C2 ā C2 C2 ā Clock ○ Reset 0 3 ф āο C2 V_{CC1} = Pin 1 $V_{CC2} = Pin 16$ VEE = Pin 8

COUNTER TRUTH TABLES

BI-QUINARY

(Clock connected to C2 and Q3 connected to C1)


una	40 00	JIIIICC	teu to C	· /
COUNT	Q1	Q2	Q3	Q0
0	L	L	L	L
1	н	L	L	L
2	L	H.	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	L	L	L	н
6	Н	L	L	н
7	L	Н	L	Н
8	Н	Н	L	Н
9	L	L	Н	Н


BCD (Clock connected to C1

COUNT Q0 Q1 Q2 Q3 0 L Н 1 L L L 2 1 н L L 3 Н Н L 4 L L Н L 5 н н L 6 Н н L 1 7 н Н Н 8 Н н

and Q0 connected to C2)

BI-QUINARY COUNTER





ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

		TEST	/OLTAGE	VALUES	
@ Test			(Volts)	
Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

													-1.000	-1.440		•
					ľ	MC10138	Test Limi	its					LTAGE A			ĺ
	1	Pin Under	-31	o°C		+25°C		+8	5°C]	TO PINS	LISTED	BELOW		
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmir	VILAmax	VEE	(V _{CC}) Gnd
Power Supply Drain Current	l _E	8		97		70	88		97	mAdc	9				8	1,16
Input Current	I _{in} H	12		350		i	220		220	i i	12				i	IT
		5,6,10,11		390			245 290	-	245		5,6,10,11 7				1	
		9		460 650	l		410	_	290	♦	9	1			₩	₩
	lin L	All	0.5	000	0.5	-	410	0.3	-	#Adc	-			-	8	1.16
Logic "1"	VOH	3,14(2)		-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	9	-			8	1,16
Output Voltage	"	2,4,13,15		-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5,6,10,11		-		8	1,16
		0														.,
Logic "0"	VOL	3,14 ①	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	.Vdc	5,6,10,11	[-	8	1,16
Output Voltage		2,4,13,15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	9		-	-	8	1,16
Logic "1"		2,4,13,15	-1.080		-0.980	-		-0.910		Vdc	_		5 0 10 11		8	
Threshold Voltage	VOHA	12,4,13,15	-1.080		-0.980		-	-0.910	_	Vac	_		5,6,10,11		ľî	1,16
		3,14②	1 1				-	1	_	↓	_		9		ΙÌ	1
		13,15①	7			-	-	, v				-	7,12		▼	_ ▼
Logic "0"	VOLA	2,4,13,15	-	-1.655	-		-1.630	-	-1.595	Vdc			-	5,6,10,11	8	1,16
Threshold Voltage		2			ļ						-			_		
		3,14 ① 13,15 ②		♦		-	\ \		. ♦	. ♦	-		-	9 7.12	♦	V
Switching Times													Pulse In	Pulse Out	-3.2 V	+2.0 \
(50-ohm Load)				ĺ							:					
Propagation Delay Clock Delays	1.		1.4			3.5	4.0	1.5	5.3				12		8	
50 Ω Loads	t12+15+ t12+14+	15 14	1.4	5.0 5.0	1.5	3.5	4.8 4.8	1.5	5.3	ns	_		12	15 14	l i	1,16
0000	17+13+	13		5.2	1 1		5.0		5.5	l i	-	-	7	13		
	t7+4+	4		1	1		1					-		4		ĺ
	t7+2+	2		l ↓										2	1 1	
	t7+3+	3		. ▼					, v					3	1	
	t12+15-	15 14		5.0 5.0			4.8 4.8		5.3 5.3				12 12	15 14	1 1	
	t12+14- t7+13-	13		5.2			5.0	11	5.5		_	-	7	13	1 1	
	17+4-	4		l ï			1	1 1					ĺ	4		
	t7+2-	2		1		L		i I	1		-			2		
	t7+3-	3		▼	1 1	7	1 1		1 1	1 1	-		∤ ♥	3	1 1	
Set Delay	t11+15+	15		5.2		-	1				-		11	15		
Reset Delay	t11+14-	14		5.2 I							_	_	11 9	14		
neset Delay	t9+14+ t9+15-	15	₩	₩	₩	=	₩	₩	₩		_	_	9	15		
Rise Time	t14+	14	1.1	4.7	1.1	2.5	4.5	1.1	5.0	ns		_	11	14		
(20% to 80%)	t15+	15	1.1	4.7	1.1	Ιij	4.5	1.1	5.0	l "i	-	-	11	15	1 1	
Fall Time	t14-	14	1	T	l L		T	1 1	L		-	-	9	14		
(20% to 80%)	t15-	15	▼	▼	▼	₩	▼	▼	▼	\ \			9	15		
Counting Frequency	fcount	2	125		125	150		125		MHz	-	-	7	2	₩	♥
		15	125		125	150		125		MHz	-		12	15	١.	1 '

*Individually apply V_{I Lmin} to pin under test.

① Set all four flip-flops by applying pulse

*Individually apply V_{I_min} to pin under text.

Set all four flip-flops by applying pulse

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}

V_{I_min}


V_{I_min}


V_{I_min}

V_{I_min}

V_{I_min}

COUNTER STATE DIAGRAM — POSITIVE LOGIC







FOUR-BIT UNIVERSAL SHIFT REGISTER


The MC10141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

P_D = 425 mW typ/pkg (No Load)

f_{Shift} = 200 MHz typ

 $t_{r.} t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM





TRUTH TABLE

SEL	ECT			OUT	PUTS	
S1	S2	OPERATING MODE	Q0 _{n+1}	Q1 _{n+1}	Q2 _{n+1}	Q3 _{n+1}
L	L	Parallel Entry	D0	D1	D2	D3
L	Н	Shift Right*	Q1 _n	Q2 _n	Q3 _n	DR
Н	L	Shift Left*	DL	Q0 _n	Q1 _n	Q2 _n
Н	Н	Stop Shift	Q0 _n	Q1 _n	Q2 _n	Q3 _n


*Outputs as exist after pulse appears at "C" input with input conditions as shown. (Pulse = Positive transition of clock input).

FOUR-BIT UNIVERSAL SHIFT REGISTER





SHIFT FREQUENCY TEST CIRCUIT



All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be <1/4 inch from TP $_{\rm in}$ to input pin and TP $_{\rm out}$ to output pin.

Test Procedures:


- 1. Set D1, D2, D3 = +0.31 Vdc (Logic L) D0 = +1.11 Vdc (Logic H)
- 2. Apply Clock pulse $\prod_{V|L}^{V|H}$ to set Q0 high.
- Maintain Clock Low.
 Set S1 = +0.31 Vdc (Logic L)
 S2 = +1.11 Vdc (Logic H)
- 4. Test Shift Frequency

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST	VOLTAGE	VALUES	
			(Volts)	-	
@ Test		-			
Temperature	V _{IH} max	VIL min	VIHA min	VILA max	VEE
-30 _o C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1			1
		Pin			М	10141					TEST VO	LTAGE A	PPLIED TO I	INS LISTED	BELOW:			['	
Characteristic	Symbol	Under	Min	O ^O C Max	Min	+25°C	Max	+8 Min	5°C Max	Unit	,	L.		,,	[_v	P1	P2	Р3	(Vcc)
Power Supply Drain Current	I _E	8		112	- 101111	Typ 82	102	Willi	112	mAdc	VIH max	VIL min	VIHA min	VILA max	V _{EE}	-	-		1.16
Input Current		5		350		- 02	220		220	#Adc	5				8	-	- -	 -	1,16
Input Current	lin H	6	_	350	_	_	220	_	220	μAde	6		_	_	î	_	_	-	1,10
	1	7	_	390	-	-	245	-	245		7	-	-	_		-	-	- 1	
		4	-	425	-	-	265	-	265		4	-	-	-	▼	-	-	-	▼
	lin L	12	0.5	-	0.5	-	-	0.3	_	μAdc	4,5,6,7,9, 10,11,13	12	-	_	8	-	-	-	1,16
Logic "1" Output Voltage	VOH	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	6	-	_	_	8	4	_	_	1,16
Logic "0" Output Voltage	VOL	3	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	_	_	_	_	8	4	_	_	1,16
Logic "1"	VOHA	3	-1.080	-	-0.980	-	-	-0.910	_	Vdc		Ξ	6	-	8	4	-	-	1,16
Threshold Voltage	0	1 1		-		-			-	1	6	4	-	7		4	-	- 1	1 1
			♦	_	♦	_	_	\ \	_	. ♦	6	(4)	_	_	♦	_	4	4	♦
Logic "0"	VOLA	3	_	-1.655		-	-1.630	_	-1.595	Vdc		Ī		6	8	4	-	-	1,16
Threshold Voltage	0	11	-	1 1	-	-		-		1	-	6	-	7	1 1	4	-	-	1
		♦	_	♦	_	_		_	•	•	6	9	_	_	•	_	-	4	♦
Switching Times (50 Ω Load)															-3.2 V				+2.0
Propagation Delay	t4+3+	3	1.7	3.9	1.8	2.9	3.8	2.0	4.2	ns	2	-	_	-	8	-	-	-	1,16
Setup Time (t _{setup})	t12+4+	14	2.5	-	2.5	-		2.5	-	1	_	-	-	-	l î	-	-	- 1	1,16
Hald Time (a.)	t10+4+	14	5.5	-	5.0 1.5	_	1	5.5 1.5	-		_	-	-	_		-	-	-	1
Hold Time (thold) Rise Time (20% to 80%)	t4+12+	14	1.5	3.4	1.5	2.0	3.3	1.5	3.6			-	_	-	1	-	-	-	1
Fall Time (20% to 80%)	t3+	3	1.0	3.4	1.1	2.0	3.3	1.1	3.6		l 👸	_	_	_		-	_	_	1
Shift Frequency	t ₃ _ fShift	3	150	3.4	150	200	3.5	150	_	MHz	@ @ @	1 -	_	_] _	_] _ '	1
omit i roquerity	Snitt	1	1		1	1 -00	1	l	ı –			1 ~						1 '	



- These tests to be performed in sequence as shown.
 See switching time test circuit for test procedures.
 See shift frequency test circuit for test procedures.
 See shift See shift frequency test circuit for test procedures.
 Reset to one before performing test.



QUAD LATCH


The MC10153 is a high speed, low power, MECL quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is low, outputs will follow D inputs. Information is latched on positive going transition of the clock. The MC10153 provides the same logic function as the MC10133, except for inversion of the clock.


P_D = 310 mW typ/pkg (No Load)


 $t_{pd} = 4.0 \text{ ns typ}$

 $t_{r.} t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

QUAD LATCH







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VA	LUES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			М	C10153	Test Limit	5			TEST	OI TAGE A	PPI IED TO P	INS LISTED E	ELOW.	
		Under	-30	ooc		+25°C		+8	5°C							(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8		83			75	<u> </u>	83	mAdc		13		_	8	1,16
Input Current	linH	3	-	390	-	-	245	-	245	μAdc	. 3	. –	_		8	1,16
		5	-	390 560	_	_	245 350	_	245 350		5	_		_		1 1
		13	_	460	_	_	290	-	290	▼	13	_	_	_	♥	•
	linL	3	0.5	_	0.5	-	_	0.3	-	μAdc	_	3	_		8	1,16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	3	4		_	8	1,16
Output Voltage)	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3	13		-	8	1,16
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	_	3,13	-	_	8	1,16
Output Voltage		2 2	♦	♦	♦	_	♦			♦	3,5 —	13 3,4	_	_	†	\ \
Logic "1"	VOHA	2	-1.080	_	-0.980	-	-	-0.910	-	Vdc	3	4	_	5	8	1,16
Threshold Voltage		2				-	-		-	1 1	-	4	3	-	1	
		2 2†		_		_	_		_		3	4	_	_		
		2††	1 1	_	1 1	-	_		-	1 1			_	_		
		2††		-		-	-		-		-	-	-	_		
		2 2	♦	_	\ \ \	_	_	₩	_	♦	3	_	_	4 13	. ♦	♦
Logic "0"	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	3	4	5	_	8	1,16
Threshold Voltage	l	2 2	_		-	_	1 1	_	1 1		-	4	_	3	1	
		2†	_		_	_		_			_	4	_	_		
	İ	2††	-			i –	1 1	-	1 1	1	3	-	-	-		l
		2††					, v		<u> </u>	T	3			13	<u> </u>	
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t3+2+	2	1.0	5.6	1.0	4.0	5.4	1.1	5.9	ns	_	_	3	2	8	1,16
	t4-2+	2	1.0	5.6	1.0	4.0	5.6	1.2	6.2	1 1	3 *	-	4	2		
	t5-2+	2	1.0	3.2	1.0 2.5	2.0 0.7	3.1	1.0	3.4		-	-	5 3	2 2		
	^t Setup ^t Hold	3	2.5 1.5	_	1.5	0.7		2.5 1.5	_		_	_	3	2		
Rise Time (20% to 80%)	t ₂₊	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8		_	_	3	2		
Fall Time (20% to 80%)	t2-	2	1.0	3.6	1.1	2.0	3.5	1.1	3.8	•	_	_	3	2	\ \	♦
(20/0 to 00/0)	2-	, -	1	0.0		2.0	3.5	1	3.0	' '		_	1 3	1 2	, ,	, ,

[†]Output level to be measured after a clock pulse has been applied to the clock input (Pin 4).

⁷ L VIH max

^{*}Latch set to zero state before test.

^{††}Data input at proper high/low level while clock pulse is low so that device latches at proper high/low level for test. Levels are measured after device has latched.

VIL min



BINARY COUNTER

The MC10154 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.


Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

P_D = 370 mW typ/pkg (No Load)


f_{toggle} = 150 m Hz (typ)


 t_{pd} = 3.5 ns typ (C to Q_0)

 t_{pd} = 11 ns typ (C to Q₃)



BINARY COUNTER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

	1.	TEST V	OLTAGE \	/ALUES	
			(Volts)		
@ Test Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			MC1	0154 Test	Limits					TEST VOI	TAGE AP	PLIED TO		
		Under	-30	o°C		+25°C		+8!	5°C	l		PINS	ISTED BE	ELOW:		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	97	-		88	1	97	mAdc	9	-	-	-	8	1,16
Input Current	linH	12	_	390	-	_	245	-	245	μAdc	12	-	-	-	8	1,16
	1	11	_	350		_	220 410	-	220	μAdc μAdc	11			_	8	1,16 1.16
	linL	•	0.5	650	0.5	H	-	0.3	410	μAdc	-	-			8	1,16
Logic "1" Output Voltage	VOH	14	-1.060	-0.890	-0.960	 	-0.810	-0.890	-0.700	Vdc	9				8	1.16
Logic 1 Output voltage	VOH	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	11	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	14	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	11	_	-		8	1,16
		15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	9		_		8	1,16
Logic "1" Threshold Voltage	VOHA	3	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	5	- ,	8	1,16
	1	14 15	-1.080 -1.080	_	-0.980 -0.980	_		-0.910 -0.910	_	Vdc Vdc	_	_	11 9	_	8	1,16 1,16
Logic "0" Threshold Voltage	- V	3	-1.000	-1.655	-0.300	- -	-1.630	-0.510	-1.595	Vdc	 	<u> </u>		5	8	1,16
Logic o Timeshold Voltage	VOLA	14	_	-1.655		-	-1.630	-	-1.595	Vdc	_	_	-	11	8	1,16
		15	-	-1.655	_	-	-1.630	-	-1.595	Vdc		_	_	9	8	1,16
Switching Times													Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Clock Input	t12+15+	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns	-	-	12	15	8	1,16
Propagation Delay	t12-13-	13	1.9	9.4	2.0	6.0	9.2	2.0	9.8		-	-		13 4		
	t12+4-	3	2.9 3.9	12.3 14.9	3.0 4.0	8.5 11	12 14.5	3.0 4.0	12.8 15.5		_	_		3		
Rise Time (20 to 80%)	t12-3+	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	1 1	_	_		15	1	1
Fall Time (20 to 80%)	1	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	V	_	_	V	15	V	. ▼
Set Input	t15-	15	1.4	5.2	1.5		5.0	1.5	5.5	ns	 		11	15	8	1.16
Reset Input	t11-15+	15	1.4	5.2	1.5	$\vdash \equiv$	5.0	1.5	5.5	ns	 		9	15	8	1,16
neset input	^t 9-15+		1.4	5.2	1.5		3.0									
Counting Frequency	fcount	15	125	-	125	150	-	125	-	MHz	-	-	12	15	8	1,16

^{*}Individually test each input applying VIL to input under test.



QUAD 2-INPUT MULTIPLEXER (NON-INVERTING)


The MC10158 is a quad two channel multiplexer. A common select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, and D31.

 $P_D = 197 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 2.5 \text{ ns typ (Data to Q)}$

3.2 ns typ (Select to Q)

 $t_{\rm f}$, $t_{\rm f}$ = 2.5 ns typ (20%–80%)





TRUTH TABLE

Select	D0	D1	Q
L	φ	L	L
L	φ	Н	Н
Н	L	φ	L
Н	н	φ	Н

 $\phi = Don't care$

QUAD 2-INPUT MULTIPLEXER (NON-INVERTING)





V_{CC} = Pin 16 V_{EE} = Pin 8

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VAI	LUES	
@ Test			(Volts)		
Temperature	V _{IH max}	VIL min	V _{IHA} min	VILA max	VEE
-30 _o C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										.00 0	0.700	-1.025	-1.000	1 -1.440	- J.Z	
		Pin			MC	10158	TEST LIM	ITS			TECT	OLTAGE APP	LIED TO BIS	IC LICTED DI	EL 0W.	
	1	Under	-3	0°C		+25°C		+8	5°C		1 1 1 2 1 4	UL TAGE APP	LIED TOPIN	IS LISTED BI	ELOW:	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	V _{ILA max}	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	53	-	38	48	-	53	mAdc	_	-	-	-	8	16
Input Current	1 in H	9 5	_	360 400	-	-	225 250	-	225 250	μAdc μAdc	9 5	-		- 	8 8	16 16
	linL	5	0.5		0.5		_	0.3	-	μAdc	-	5	_		8	16
Logic "1" Output Voltage	Voн	1	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-	. =	-	. 8	16
Logic "0" Output Voltage	VOL	1	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	-	_	_	8	16
Logic "1" Threshold Voltage	Vона	1	-1.080	-	-0.980		-	-0.910	-	Vdc	-	-	5	-	8	16
Logic "0" Threshold Voltage	VOLA	1	-	-1.655	-	-	-1.630	-	-1.595	Vdc	****	-	-	5	8	16
Switching Times											+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
(50 Ω Load) Propagation Delay										ns			_		8 -	16
Data Input Select Input	t5-1- t9+1+	1	1.3 2.5	3.1 4.8	1.2 2.4	2.5 3.2	3.0 4.5	1.3 2.5	3.2 4.8		6	_	5 9	1,		
Rise Time (20% to 80%)	t ₁₊	1	1.6	3.4	1.5	2.5	3.3	1.6	3.4		_	_	5	1		
Fall Time (20% to 80%)	t ₁₋	1	1.6	3.4	1.5	2.5	3.3	1.6	3.4		-	-	5	1	↓	




QUAD 2-INPUT MULTIPLEXER (INVERTING)

The MC10159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30. A low (L) level enables data inputs D01, D11, D21, and D31. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.


 $P_D = 218 \text{ mW typ/pkg (No Load)}$


t_{pd} = 2.5 ns typ (Data to Q) 3.2 ns typ (Select to Q)

 t_r , $t_f = 2.5$ ns typ (20%–80%)



QUAD 2-INPUT MULTIPLEXER (INVERTING)





ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,{\rm volts}$. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VA	LUES .		
@ Test			(Volts)			_
Temperature	V _{IH max}	VIL min	VIHA min	VILA max	VEE	
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	_
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	_
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	_

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin Under	-3	0°C	M	+25°C	Test Limi		5°C		TEST V	OLTAGE APP	LIED TO PIN	IS LISTED B	ELOW:	(W)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	V _{ILA max}	VEE	(V _{CC}) Gnd
Power Supply Drain Current	ΙE	8		58	-	42	53	-	58	mAdc	-	-	-	-	8	16
Input Current	linH	9 5	-	360 400	-	-	225 250	-	225 250	μAdc μAdc	9 5	_	-	_	8 8	16 16
	linL	5	0.5		0.5		-	0.3	- 、	μAdc	_	5	_	_	8	16
Logic "1" Output Voltage	VOH	1	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700°	Vdc		_	-	-	8	16
Logic "0" Output Voltage	VOL	1	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5	-	_	_	8	16
Logic "1" Threshold Voltage	VOHA	1	-1.080	-	-0.980	-		-0.910	_	Vdc	9	_	-	6	8	16
Logic "0" Threshold Voltage	VOLA	1	-	-1.655	-	-	-1.630		-1.595	Vdc	9	_	6	-	8	16
Switching Times (50 Ω Load) Propagation Delay									·.	ns 	+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Data Input Select Input	t5 + 1- t9 + 1-	1 1	1.1 1.5	3.8 5.3	1.2 1.5	2.5 3.2	3.3 5.0	1.1 1.5	3.8 5.3		6	_ _	5 9	1 1		
Enable Input	t7+1-	1	1.4	5.3	1.5	2.5	5.0	1.4	5.3		3,12	-	7	1		
Rise Time (20% to 80%)	t ₁₊	1	1.0	3.7	1.1	2.5	3.5	1.0	3.7		9	-	5	1		
Fall Time (20% to 80%)	t ₁₋	1	1.0	3.7	1.1	2.5	3.5	1.0	3.7	₩	9	-	5	1 .		



12-BIT PARITY GENERATOR-CHECKER

The MC10160 consists of nine EXCLUSIVE-OR gates in a single package, internally connected to provide odd parity checking or generation. Output goes high when an odd number of inputs are high. Unconnected inputs are pulled to low logic levels allowing parity detection and generation for less than 12 bits.

 $P_D = 320 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 5.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

12-BIT PARITY GENERATOR-CHECKER








INPUT	OUTPUT
Sum of High Level Inputs	Pin 2
Even	Low
Odd	High

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for one set of conditions. Complete testing according to truth table.

		TEST VO	LTAGE VALUE	S	
@ Test			(Volts)		
emperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105 ~	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1
		Pin				C10160	Test Li				TEST	OLTAGE APPLIE	D TO BING I	ICTED DELC	3144	1
		Under	_	0°C		+25°C			5°C		1 E 31 V	OLIAGE AFFLIE	DIOPINS	ISTED BELL	, , , , , , , , , , , , , , , , , , ,	(Vcc
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	İΕ	8	_	86	-	62	78	-	86	mAdc	4,5,9,10,13,14	_	_	-	8	1,16
Input Current	linH*	3 4	_	425 350	-	-	265 220	_	265 220	μAdc μAdc	3 4	_		_	8	1,16 1,16
	linL	3	0.5	_	0.5	-	-	0.3		μAdc	_	3		-	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	3	4,5,6,7,9,10, 11,12,13,14,15	-	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	3,4,5,6,7,9,10, 11,12,13,14,15	_	_	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	_	-0.980	-	_	-0.910	_	Vdc	-	4,5,6,7,9,10,11, 12,13,14,15	3	-	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	3,5,6,7,9,10,11 12,13,14,15	-	4	8	1,16
Switching Times (50 Ω Load)																
Propagation Delay											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Rise Time	t3+2+ t3+2- t3-2- t3-2+ t4+2+ t4+2- t4-2- t4-2-	2	1.8	8.1	2.0	5.0	7.5	2.0	8.0	ns	- 4 - 3 - 3	- - - - - -	3 	2	8	1,16
(20% to 80%) Fall Time (20% to 80%)	t ₂₊		1.1	3.5	1.1	2.0	3.3	1.0	3.5 3.5	ļ	_	-	3	\		

*Pins 3, 6, 7, 11, 12, 15 are similar Pins 4, 5, 9, 10, 13, 14 are similar



BINARY TO 1-8 DECODER (LOW)

The MC10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high.

The MC10161 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders. This design provides the identical 4 ns delay from any address or enable input to any output.


A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1. This system, using the MC10136 control counters, has the capability of incrementing, decrementing or holding data channels. When both S0 and S1 are low, the index counters reset, thus initializing both the mux and demux units. The four binary outputs of the counter are buffered by the MC10101s to send twisted-pair select data to the multiplexer/demultiplexer units.

 $P_D = 315 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 4.0 \text{ ns type}$

 $t_{r,t_f} = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM





TRUTH TABLE

	BLE UTS		PU ⁻	гs	OUTPUTS										
E1	ΕO	С	В	Α	Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7										
L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н			
L	L	L	L	н	н	L	н	н	Н	Н	н	н			
L	L	L	Н	L	н	Н	L	н	н	н	н	н			
L	L	L	Н	н	н	Н	Н	L	Н	н	Н	н			
L	L	H	L	L	н	н	Н	Н	L	н	Н	н			
L	L	н	L	н	н	н	Н	н	н	L	н	н			
L	L	н	Н	L	н	н	н	н	н	н	L	н			
L	L	н	Н	н	н	н	н	Н	Н	н	н	L			
Н	φ	φ	φ	φ	н	н	н	н	н	н	н	н			
φ	Н	φ	φ	φ	Н	Н	Н	Н	н	н	н	н			

MC10161

BINARY TO 1-8 DECODER (LOW)






Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input/output combination. Other combinations are tested according to the truth table.

		TEST V	OLTAGE VAL	_UES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1 825	-1.035	-1.440	-5.2

		Pin			M	210161	Test Limit:	3			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					1
		Under	-30	0°C		+25°C		+8	5°C		1231 V	JETAGE AFT	LIED TO FIN	3 2131 20 622	OW.	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	84	-	61	76	-	84	mAdc	2,7,9,14,15	-	_	_	8	1,16
Input Current	linH	14	-	350	-	-	220		220	μAdc	14	-		_	8	1,16
	linL	14	0.5	-	0.5	-		0.3	-	μAdc	_	14	_	_	8	1,16
Logic "1" Output Voltage	VOH	13 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	2 15		=	_	8	1,16 1,16
Logic "0" Output Voltage	VOL	13	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	14				8	1,16
Logic "1" Threshold Voltage	VOHA	13 13	-1.080 -1.080	_	-0.980 -0.980	-	_	-0.910 -0.910	_	Vdc Vdc	_	_	2 15	-	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	13	_	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	14	-	8	1,16
Switching Times (50 Ω Load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t14+13- t14-13+	13 13	1.5 1.5	6.2 6.2	1.5 1.5	4.0 4.0	6.0 6.0	1.5 1.5	6.4 6.4	ns	-		14	13	8	1,16
Rise Time (20% to 80%)	t13+	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5		-	-				
Fall Time (20% to 80%)	t13-	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	▼	-	-	7	*	1	





BINARY TO 1-8 DECODER (HIGH)

The MC10162 is designed to convert three lines of input data to a one-of-eight output. The selected output will be high while all other outputs are low. The enable inputs, when either or both are high, force all outputs low.

The MC10162 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders.

This device is ideally suited for demultiplexer applications. One of the two enable inputs is used as the data input, while the other is used as a data enable input.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1 of the MC10161 data sheet.


 $P_D = 315 \text{ ns typ/pkg (No Load)}$


 $t_{pd} = 4.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM Ē0 2-6.00 5 Q1 4 Q2 -13 Q4 -- 12 Q5 -11 Q6 __ 10 Q7 V_{CC1} = Pin 1 $V_{CC2} = Pin 16$ VEE = Pin 8 TRUTH TABLE INPUTS OUTPUTS **Q3** Q4 ĒΟ Ē1 С Α Q0 Q1 Q2 Q5 Q6 **Q**7 L L L L Н н L L L L L L L L н L н L i. L L L L L 1. L L L L Н Н L L L Н L L L L L н L L Н L L L L L L L L L Н н L L Н L L Н Н L L L L L Н L L L L L н L н L н Н L L L L L L φ L L L φ $\phi = Don't Care$

BINARY TO 1-8 DECODER (HIGH)





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only input/output combination. Other combinations are tested according to the truth table.

		TEST V	OLTAGE VA	LUES	
			(Volts)		
@Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
						MC1016	2 Test Li	nits			TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
		Pin Under	-31	оос		+25°C		+8	5°C		TEST V	JLIAGE API	PLIED IO PI	NS LISTED	BELOW:	(vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	84	-	61	76	-	84	mAdc	-	-	-		8	1,16
Input Current	linH	14	-	350	-	-	220	-	220	μAdc	14	-	-	-	8	1,16
	linL	14	0.5	-	0.5	-	-	0.3	_	μAdc	-	14	-	-	8	1,16
Logic "1" Output Voltage	Voн	13	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	14	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	13 13	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	2 15	_	=	-	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	13	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	14	-	8	1,16
Logic "O" Threshold Voltage	VOLA	13 13	_	-1.655 -1.655	_	-	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	-		2 15	_	8 8	1,16 1,16
Switching Times - (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t14+13+	13	1.5	6.2	1.5	4.0	6.0	1.5	6.4	ns	_	_	14	13	8	1,16
	t14-13-	13	1.5	6.2	1.5	4.0	6.0	1.5	6.4		-	_	1 1			
Rise Time (20% to 80%)	t+	13	1.0	3.3	1.1	2.0	3.3	1,1	3.5		-	-				
Fall Time (20% to 80%)	t-	13	1.0	3.3	1.1	2.0	3.3	1.1	3.5	*	-	-	•	♦		



8-LINE MULTIPLEXER

8-LINE MULTIPLEXER

The MC10164 is a high speed, low power eight-channel data selector which routes data present at one-of-eight inputs to the output. The data is routed according to the three bit code present on the address inputs. An enable input is provided for easy bit expansion.


 $P_D = 310 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 3.0 \text{ ns typ (Data to Output)}$

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM Enable 2 X0 6 X1 5 X2 4 X3 3 X4 11 -X5 12 - $V_{CC1} = Pin 1$ X6 13 -VCC2 = Pin 16 VEE = Pin 8 X7 14 _ TRUTH TABLE ADDRESS INPUTS ENABLE С В z L X0 L L L Н X1 L L Н X2 L н ХЗ L L X4 Н X5 н Н 1 t Н Н X6 L Н X7 L Н φ φ $\phi = Don't Care$

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC CASE 775



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST V	OLTAGE VA	LUES										
	(Volts)													
@Test														
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE									
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2									
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2									

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			М	C10164	Test Limi				TEST V	N TAGE APP	I IED TO PIN	IS LISTED BE	LOW	
		Under	-30	°C		+25°C		+8	5°C		1231 V	DETAGE ATT	LIED TO THE	IS CISTED BE	LOW	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	83	_	60	75	-	83	mAdc	-	-	_	_	8	1,16
Input Current	lin H	2	_	425	-	-	265	-	265	μAdc	4	-	_	_	8	1,16
	lin L	4	0.5	_	0.5	-	-	0.3	-	μAdc	-	4	-	-	8	1,16
Logic "1" Output Voltage	VOH	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	4,9	_	_	_	8	1,16
Logic "0" Output Voltage	VOL	15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	9	-	_	_	8	1,16
Logic "1" Threshold Voltage	VOHA	15	-1.080	-	-0.980	-	_	-0.910	_	Vdc	4,9	-	-	2	8	1,16
Logic "0" Threshold Voltage	VOLA	15	-	-1.655	_	-	-1.630	-	-1.595	Vdc	9	_	-	2	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t4+15+ t4-15- t7+15+ t7-15- t2+15- t2-15+	15 15 15 15 15 15	1.5 1.5 1.9 1.9 0.9	4.9 4.9 6.5 6.5 3.5	1.5 1.5 2.0 2.0 1.0	3.0 3.0 4.0 4.0 2.0	4.7 4.7 6.2 6.2 3.1 3.1	1.6 1.6 2.2 2.2 1.0 1.0	5.0 5.0 6.7 6.7 3.3 3.3	ns	9 9 5 5 7,5 7,5	- - - - -	4 4 7 7 2 2	15	8	1,16
Rise Time (20% to 80%)	t+	15		3.3 1	1.1		3.3	1.2	3.6		9	_	4			
Fall Time (20% to 80%)	t-	15	₹	▼	1.1	▼	3.3	1.2	3.6	▼	9	-	4	V	■ ■	•


APPLICATION INFORMATION

The MC10164 can be used wherever data multiplexing or parallel to serial conversion is desirable. Full parallel gating permits equal delays through any data path. The output of the MC10164 incorporates a buffer gate with

eight data inputs and an enable. A high level on the enable forces the output low. The MC10164 can be connected directly to a data bus, due to its open emitter output and output enable.

Figure one illustrates how a 1-of-64 line multiplexer can be built with eight MC10164's wire ORed at their outputs and one MC10161 to drive the enables on each multiplexer, without speed degradation over a single MC10164 being experienced.

FIGURE 1 - 1-OF-64 LINE MULTIPLEXER





8-INPUT PRIORITY ENCODER

The MC10165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.


The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.

 $P_D = 545 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = 4.5 \text{ ns typ (Data to Output)}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

8-INPUT PRIORITY ENCODER



TRUTH TABLE

		D	ΑΤΑ Ι	NPUT	rs			OUTPUTS					
D0	D1	D2	D3	D4	D5	D6	D7	ОЗ	Q2	Q1	Q0		
Н	φ	φ	φ	φ	φ	φ	φ	Н	L	L	L		
L	н	φ	φ	φ	φ	φ	φ	Н	L	L	н		
L	L	н	φ	φ	φ	φ	φ	Н	L	Н	L		
L	L	L	Н	φ	φ	φ	φ	н	L	Н	н		
L	L	L	L	H	φ	φ	φ	н	н	L	L		
L	L	L	L	L	н	φ	φ	н	н	L	н		
L	L	L	L	L	L	н	φ	н	н	н	L		
L	L	L	L	L	L	L	Н	н	н	н	н		
L	L	L	L	L	L	L	L	L	L	L	L		

 $\phi = Don't Care$

DIP PIN ASSIGNMENT VCC1 [16 VCC2 **Q2** Q1 15 Q0 [14 🔲 Q3 Clock 13 D2 D0 🖂 12 D5 D7 🗀 11 D4 D1 🗖 7 10 D D3 VEE [9 D D6 Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

LOGIC DIAGRAM V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8 - 3 Q0 - 2 Q1 - 15 Q2 14 Q3 Numbers at ends of terminals denote pin numbers for L and P packages. Numbers in parenthesis denote pin numbers for F package.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST \	OLTAGE V	ALUES	
			(Volts)		
@ Test Temperature	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	Symbol	Pin	MC10165 Test Limits								TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
Characteristic		Under Test	-30°C		+25°C			+85°C			TEGI VOLINGEN		1	Г		(VC
			Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VEE	Gn
Power Supply Drain Current	ΙE	8	_	144	-	105	131	_	144	mAdc	-	-	_	_	8	1,1
Input Current	lin H	4	-	390	-	-	245	_	245	μAdc	4	-	_	_	8	1,1
	L	5		350			220	_	220	μAdc	5 ①	-	-		8	1,1
	lin L	4 5	0.5 0.5	_	0.5 0.5	_	_	0.3	_	μAdc μAdc	-	4 5①	_	_	8	1,1
Logic "1"	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	6	4	-	_	8	1,1
Output Voltage	J	3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	1 1	1 1	1	-	_		1
	1	14	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	١ ↓			-	_	↓	
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	<u> </u>	'					
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	4	-	-	8	1,1
Output Voltage	1	3 14	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615	1	-		-	-		1 1
	l	15	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615 -1.615	♦	_	♦	_	_	♦	1
Logic "1"	VOHA	2	-1.080	_	-0.980			-0.910	-	Vdc	_	4	6		8	1.1
Threshold Voltage	1011	3	-1.080	-	-0.980	-	_	-0.910	_	1 1	l –	l i	l ī	_	l ī	l "i
	l	14	-1.080	-	-0.980	-	-	-0.910	-	↓	_	1	1 1	_	1 1	1
	<u> </u>	15	-1.080		-0.980	-	_	-0.910		7	_	7			V	
Logic "0"	VOLA	2		-1.655	-	-	-1.630	-	-1.595	Vdc	-	4	_	6	8	1,1
Threshold Voltage	į.	3	-	-1.655	-	-	-1.630	-	-1.595	1 1			-	l 1		ll
	l	14	_	-1.655 -1.655	=	_	-1.630 -1.630	_	-1.595 -1.595	♦	-	•	-	₩	•	
Switching Times (50-ohm Load)	 	13		-1.033	-		-1.030		-1.555	Unit	+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0
Propagation Delay	1									<u> </u>	 				 	_
Data Input	t5+14+	14	2.0	7.0	3.0	l –	7.0	2.0	8.0	ns	l –	4	5	14	8	1,1
Clock Input	t5-14-	14	1 1	1 1	1	l –	1 1	1 1	1 1	1 1	-	1	5	14		1
	t7+3+	3				-				11	-		7	3		
	t11+15+	15 2	₩	₩	↓	-	₩	₩	₩	1 I	-		11	15 2		
	t13+2+	1 -	'.	l . <u>'</u> _	\ <u>'</u>	-	l .'.	1	l		_	,	13	1		
	t4-3+	3 3	1.5	4.5	2.0	-	4.0	1.5 I	4.5	1 1	7	-	4	3		1 1
	t4-3-	148	1 1	1 1	1 1	1 =	1 1			1 1	7	_	1 1	3 14		
	t4-14+ t4-14-	14② 14③	♥	♥	♥	l =	♥	♥	♥	l		_	♦	14		
Setup Time		3	6.0	_	6.0	3.4		6.0	_			_	4.7	3		1
	t _{setup} H	Ιĭ	6.0	_	6.0	3.0	_	6.0	_		_	_	1 71	١		
Hold Time	thold H	1 1	1.0	l _	1.0	-2.3	_	1.0	_	1 1	_	_	1 1	1 1		
	thold L		1.0	-	1.0	-2.3	_	1.0	_		I -	_	*			
Rise Time (20% to 80%)	t3+	1 1	1.1	3.5	1.1	2.0	3.3	1.1	3.5		l _	4	7			
Fall Time (20% to 80%)	t3-	♦	1.1	3.5	1.1	2.0	3.3	1.1	3.5	♦		4	7	♦	♦	
ran inne (20% to 60%)	13-	1 7		1 3.5	1	1 2.0	1 3.0	1	1	, ,		l 4	ı ′	, ,	, ,	

¹ The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.

Output latched to low state prior to test.
 Output latched to high state prior to test.


^{*} To preserve reliable performance, the MC10165P (plastic-packaged device only) is to be operated in ambient temperatures above 70°C only when 500 lfpm blown air or equivalent heat sinking is provided.

APPLICATION INFORMATION

A typical application of the MC10165 is the decoding of system status on a priority basis. A 64 line priority encoder is shown in the figure below. System status lines are con-

nected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one of 64 different system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER





5-BIT MAGNITUDE

COMPARATOR

5-BIT MAGNITUDE COMPARATOR

The MC10166 is a high speed expandable 5-bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. A = B can be obtained by NORing the two outputs with an additional gate. A high level on the enable function forces both outputs low. Multiple MC10166s may be used for larger word comparisons.

P_D = 440 mW typ/pkg (No Load)

t_{pd} = Data to output 6.0 ns typ E to output 2.5 ns typ

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM B4 10 -A3 12 A2 13 R2 14 Α1 **B**1 A0 V_{CC1} = Pin 1 B0 VCC2 = Pin 16 VEE = Pin 8 Ē 15 **TRUTH TABLE** Inputs Outputs Ē В A < BA > BΑ н х х L L L Word A = Word B L L Word A > Word B н L


Word A < Word B

L

Н

L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648 FN SUFFIX PLCC

CASE 775



L

Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST VO	LTAGE V	ALUES	
			Volts		
@ Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
-30 _o C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	ı
		Pin	MC10166 Test Limits													İ
		Under	-3	0°C		+25°C		+8	5°C			GE APPLIED				(V _{CC})
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	117	-	85	106	-	117	mAdc	-	4,7,10,11,14	-	-	8	1,16
Input Current	linH	5	-	350	-		220	-	220	μAdc	5	_	_	-	8	1,16
	linL	5	0.5	-	0.5	_	_	0.3	-	μAdc	_	5	-	_	8	1,16
Logic "1" Output Voltage	Voн	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5 4	=	_	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	=	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	5,15 4,15	-	-	_	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2 3	-1.080 -1.080	_	-0.980 -0.980	=	_	-0.910 -0.910	_	Vdc Vdc	5 4	-	-	15 15	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2 3	-	-1.655 -1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	5 4	_	15 15	_	8 8	1,16 1,16
Switching Times (50 Ω Load) Propagation Delay Data to Output	t9+2+ t9-2- t11-2+ t11+2- t7+3+	2 2 2 2 2 3 3	1.0	8.0	1.0	6.0	7.6	1.0	8.4	ns	+1.11 V - - 12 12 6 6	, 11111	9 9 11 11 7 7 7	2 2 2 2 3 3 3	-3.2 V	+2.0 V
Enable to Output Rise Time (20% to 80%) Fall Time (20% to 80%)	t15-3+ t15+3- t2+ t2-	3 3 2 2		3.8 3.8 3.6 3.6	1.1 1.1	2.5 2.5 2.0 2.0	3.6 3.6 3.5 3.5	1.1 1.1	4.0 4.0 3.8 3.8		10 10 - -	- - -	15 15 9 9	3 3 2 2		

APPLICATION INFORMATION FIGURE 1 - 9-BIT MAGNITUDE COMPARATOR A5B5A6B6A7B7A8B8 A0B0A1B1A2B2A3B3A4B4 B24 В4 1 A2 A3 A4 B1 B2 B3 B4 1 A2 A3 A4 B1 B2 B3 B4 ΑO B23 В3 A23 A3 A<B MC10166 MC10166 B22 R2 A > B A < B A > B A < B Α2 A22 -B21 B1 A>B A21 **B20** во A20 AO B19 -В4 A19 -Α4 в18 в3 A>B A<B A = B B17. R2 For 9-Bit Word A2 B16 -A16-B15 -A15 ~ A0 B14. B4 В4 Α4 A14-B13 вз **B3** A3 A<B Δ13-A34<R B12 **B2** В2 A2 В11-A>B B1A>B -A >B B10во в0 A0 Δ10-AΩ В9 В4 49 вз в8 **8**A A3 A<B The MC10166 compares the magnitude of two 5-bit 87. R2 words. Two outputs are provided which give a high level Δ2 В6 B1 A>B for A > B and A < B. The A = B function can be obtained Α6 A 1 by wire-ORing these outputs (a low level indicates A = B) B5 or by NORing the outputs (a high level indicates A = B). Α5 For longer word lengths, the MC10166 can be serially expanded or cascaded. Figure 1 shows two devices in a serial expansion for a 9-bit word length. The A > B and вз. вз A < B outputs are fed to the A0 and B0 inputs respectively ΑЗ A3 A < B В2 В2 of the next device. The connection for an A = B output is also shown. The worst case delay time of serial expansion В1 B1 A>B is equal to the number of comparators times the data-to-A 1 Α1 во во output delay. ΑO For shorter delay times than possible with serial expansion, devices can be cascaded. Figure 2 shows a 25-bit FIGURE 2 — 25-BIT MAGNITUDE COMPARATOR cascaded comparator whose worst case delay is two datato-output delays. The cascaded scheme can be extended to longer word lengths.



QUAD LATCH

The MC10168 is a Quad Latch with common clocking to all four latches. Separate output enabling gates are provided for each latch, allowing direct wiring to a bus. When the clock is high, outputs will follow the D inputs. Information is latched on the negative-going transition of the clock.

 $P_D = 310 \text{ mW typ/pkg (No Load)}$

 $t_{pd} = \overline{G} \text{ to } Q = 2 \text{ ns typ}$


D to Q = 3 ns typ


C to Q = 4 ns typ

 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM <u>a</u> 2 Q0 G0 6 Q1 Q1 D1 02 11 Q2 G2 12 G3 10 - 15 Q3 <u>03</u> **TRUTH TABLE** Ğ $\underline{\alpha}_{n+1}$ С D D3 14 φ φ L L φ Q_n L н L L $V_{CC1} = Pin 1$ V_{CC2} = Pin 16 V_{EE} = Pin 8 н н Н $\phi = don't care$

QUAD LATCH





Each MECL 10,000 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. The other inputs and outputs are tested in the same manner.

		TEST	VOLTAGE	VALUES	
			(Volts)		
@ Test Temperature	VIHmax	VILmin	VIHAmin	V _{ILAmax}	VEE
-30°C	-1.890	-1.890	-1.205	-1.500	-5.2
+25°C	-1.810	-1.850	~1.105	-1.475	-5.2
+85°C	-0.700	-1.825	~1.035	-1.440	-5.2

										+85°C	-0.700	-1.825	~1.035	-1.440	-5.2	1
		Pin	MC10168 Test Limits					TES	ST VOLT	AGE APPL	IED TO PI	NS				
	1	Under	-30	o°c		+25°C		+8	5°C		1	LIS	TED BEL	OW:		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	-	82	-	60	75	-	82	mAdc	-	-		_	8	1,16
Input Current	linH	3,7,9,14	_	390	-	-	245	_	245	μAdc	•	-	-	_	8	1,16
	i	4,5,10,12	-	425	-	-	265	-	265	1	•	-	-	-	↓	1
		13	-	460			290	_	290	V	13	_	_	-	V	
	linL		0.5	-	0.5	-	-	0.3	-	μAdc	-	١ .	-	-	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	3,13	_	-	_	8	1,16
		6	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	7,13		-		8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	3,5	-	_	_	8	1,16
		6	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	4,7	-	_		8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	_	-0.980	_	-	-0.910	_	Vdc	13	-	3	-	8	1,16
		6	-1.080		-0.980		-	-0.910	_	Vdc	13	-	7		8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	-	-	-1.630	_	-1.595	Vdc	13	-	-	3	8	1,16
		6		-1.655			-1.630		-1.595	Vdc	13		_	7	88	1,16
Switching Times			1			l					+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
(50 Ω Load)	-	_		l						1		Ī				
Propagation Delay: Data	t3+2+	2	1.0	5.6	1.0	3.0	5.4	1.1	5.9	ns	-	-	3	2	8	1,16
Gate	t5-2+	2	1 1	3.2 5.8	1 1	2.0 4.0	3.1 5.6	1.0 1.2	3.4 6.2	1 1	-	-	5 13	2		
Clock	t13+2+	2	♥	5.8	♥	4.0	0.0	1.2	0.2	1	1 -	-	13	2	1 1	1 1
Setup Time	t3+13+	2	2.5	-	2.5	-	-	2.5	-		-	-				
Hold Time	t13+3+	2	1,0	-	1.0	-	-	1.0	-		-	-				
Rise Time (20% to 80%)	t ₂₊	2		3.6	1.1	2.0	3.5	1.1	3.8		-	-	3	2		
Fall Time (20% to 80%)	t ₂ -	2	♦	3.6	1.1	2.0	3.5	1.1	3.8	♥	-	-	3	2	♦	♥

^{*}Individually test each input applying VIH or VIL to input under test.



9 + 2-BIT PARITY GENERATOR-CHECKER

The MC10170 is a 11-bit parity circuit, which is segmented into 9 data bits and 2 control bits.

Output A generates odd parity on 9 bits; that is, Output A goes high for an odd number of high logic levels on the bit inputs in only 2 gate delays.

The Control Inputs can be used to expand parity to larger numbers of bits with minimal delay or can be used to generate even parity. To expand parity to larger words, the MC10170 can be used with the MC10160 or other MC10170's. The MC10170 can generate both even and odd parity.


 $P_D = 300 \text{ mW typ/pkg (No Load)}$


t_{pd} = 2.5 ns typ (Control Inputs to B Output) 4.0 ns typ (Data Inputs to A Output)


6.0 ns typ (Data Inputs to B Output)

 $t_r, t_f = 2.0 \text{ ns typ } (20\%-80\%)$

9 + 2-BIT PARITY GENERATOR-CHECKER







Each MECI 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST V	OLTAGE VA	LUES	
@ Test			(Volts)		
Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										100 C	-0.700	-1.025	-1.035	-1.440	-5.2	l
		Pin			MC	10170 Tes	t Limits				TEST VOL	TAGE APP	LIED TO PL	NS LISTED I	BELOW:	1
		Under	-30	0°C		+25°C		+8!	5°C							(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	_	78	_	57	71	-	78	mAdc	-	-	-	-	-	1,16
Input Current	linH	3	_	350	T -	-	200	-	220	μAdc	3	-	_	_	8	1,16
		5		350	-	-	220		220	μAdc	5	-	-	_	8	1,16
	linL	3	0.5	-	0.5	_	_	0.3	-	μAdc	-	3	_	-	8	1,16
Logic "1" Output Voltage	VoH	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	3,4,5		-	-	8	1,16
		15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	14	-	_	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	4,5		-	-	8	1,16
		15	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	13,14	-	-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	_	_	-0.910	T -	Vdc	-	-	5	-	8	1,16
		15	-1.080	-	-0.980			-0.910	-	Vdc	-	-	13	-	8	1,16
Logic "0" Threshold Voltage	VOLA	2	_	-1.655	-	-	-1.630	_	-1.595	Vdc	-		-	5	8	1,16
		15		-1.655	_	-	-1.630	_	-1.595	Vdc	-		_	13	8	1,16
Switching Times (50-ohm Load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay					1				l							
	t13+15+	15	1.5	4.2	1.5	2.5	4.0	1.5	4.4	ns	-	-	13	15	8	1,16
	^t 14-15-	15	1.5	4.2	1.5	2.5	4.0	1.5	4.4		-	-	14	15		
	t3+2-	2	2.0	6.6	2.0	4.0	6.0	2.0	6.6	1 1	-	-	3	2	1	1 1
	t3-15+	15	4.0	9.5	4.0	6.0	8.8	4.0	9.5	, ,	-	-	3	15	1	7
Rise Time																
(20% to 80%)	t ₂₊	2	1.5	4.3	1.5	2.0	3.9	1.5	4.3	ns	_	-	3	2	8	1,16
Fall Time		1														
(20% to 80%)	t2-	2	1.5	4.3	1.5	2.0	3.9	1.5	4.3	ns	-	-	3	2	8	1,16



DUAL BINARY TO 1-4-DECODER (LOW)


The MC10171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

P_D = 325 mW typ/pkg (No Load)

 $t_{pd} = 4.0 \text{ ns typ}$

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$


LOGIC DIAGRAM




TRUTH TABLE

ENA	BLE IN	PUTS	INP	UTS				OUTI	PUTS			
Ē	Ē0	Ē1	Α	В	Q10	Q11	Q12	Q13	Q00	Q01	Q02	Q03
L	L	L	L	L	L	Н	Н	н	L	Н	Н	Н
L	L	L	L	Н	Н	L	Н	H	Н	L	. н	н
L	L	L	Н [L	н	Н	L	Н	н	Н	L	н
L	L	L	H	Н	Н	l H	Н	L	н	Н	н	L
L	L	H	L	L	Н	Н	Н	Н	L	Н	н	Н
L	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	н
Н	φ	φ	φ	φ	Н	Н	Н	Н	Н	Н	Н	н
4 - D	on't C	250										

BINARY TO 1-4-DECODER (LOW)





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test Procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VAI	UES										
@ Test		(Volts)												
Temperature -30°C	VIHmax	VILmin	VIHAmin	VILAmax	VEE									
+25°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+85°C	-0.810	-1.850	-1.105	-1.475	-5.2									
.05 0	-0.700	-1.825	-1.035	-1.440	-5.2									

											-0.700	-1.625	-1.035	-1.440	-5.2	j
		Pin		MC10171 Test Limits							TEST VC	I TAGE APP	LIED TO PIN	S LISTED BE	LOW:	l
	Í	Under	-30	o°C		+25°C		+8!	5°C							(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	85	-	65	77	_	85	m Adc	2,7,9,14,15	-	-		8	1,16
Input Current	linH	14	_	350	-	-	220	_	220	μAdc	14	-	_	-	8	1,16
	linL	14	0.5	-	0.5	-		0.3	-	μAdc	-	14	-	-	8	1,16
Logic "1" Output Voltage	VOH	6 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	15 15	_	_	-	8	1,16 1,16
Logic "0" Output Voltage	VOL	13	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	-	2,7,9,14,15	_	_	8	1,16
Logic "1" Threshold Voltage	VOHA	6 13	-1.080 -1.080	-	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc		_	15 15	_	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	6 13	_	-1.655 -1.655	_	_	-1.630 -1.630	-	-1.595 -1.595	Vdc Vdc	_	2,9,14,15 2,7,14,15	_	7 9	8 8	1,16 1,16
Switching Times (50 Ω Load)												+0.31 V	Puise In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	^t 7+6+ ^t 7-6-	6 6	1.5	6.2	1.5	4.0	6.0	1.5	6.4	ns	-	2,9,14,15	7	6 6	8	1,16
	t7+13+ t7-13-	13 13	V	*	₩		₩	+			_			13 13		
Rise Time (20% to 80%)	t6+ t13+ t6-	6 13 6	1.0	3.3	1.1	2.0	3.3	1.1	3.4		_	-		6 13 6		
Fall Time (20% to 80%)	t ₁₃ -	13	*	٧	٧	†	*	٧	Y	+	-	-	\	13		🕴



DUAL BINARY TO 1-4-DECODER (HIGH)


The MC10172 is a binary-coded 2 line to dual 4 line decoder with selected outputs high. With either $\overline{E}0$ or $\overline{E}1$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

P_D = 325 mW typ/pkg (No Load)

 $t_{nd} = 4.0 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

Ē	Ē1	ĒΟ	Α	В	Q10	Q1 1	Q1 2	Q1 3	Q0 0	Q0 1	Q0 2	Q0 3
L	Н	Н	L	L	Н	L	L	L	Н	L	L	L
L	Н	Н	L	Н	L	н	L	L	L	Н	L	L
L	Н	Н	н	L	L	L	Н	L	L	L	н	L
L	Н	Н	н	Н	L	L	L.	Н	L	L	L	Н
L	L	Н	L	L	L	L	L	L	Н	L	L	L
L	Н	L	L	L	н	L	L	L	L	L	L	L
Н	φ	φ	φ	φ	L	L	L	L	L	L	L	L
φ =	Don	't Car	е									

DUAL BINARY TO 1-4-DECODER (HIGH)



L SUFFIX

CERAMIC PACKAGE CASE 620


P SUFFIX
PLASTIC PACKAGE
CASE 648





FN SUFFIX PLCC CASE 775

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

		TEST V	OLTAGE VAI	UES	
			(Volts)		
@ Test					
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										+85-C	-0.700	-1.825	-1.035	-1.440	-5.2	ı
		Pin		MC10172 Test Limits								I TAGE APP	LIED TO PIN	SLISTED BE	OW:	İ
	ł	Under	-30	o°C		+25°C		+8!	5°C		1201 0	LIAGE ALL	2.20 101			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	-	85	_	62	77	_	85	mAdc	-	-	_		8	1,16
Input Current	linH	14	-	350	-	-	220	_	220	μAdc	14	-	_		8	1,16
	linL	14	0.5		0.5	-	-	0.3	-	μAdc	_	14	-	-	8	1,16
Logic "1" Output Voltage	Voн	6 13	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	2 14	_	_	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	13	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	15	2,7,9,14	-	-	8	1,16
Logic "1" Threshold Voltage	Vона	6 13	-1.080 -1.080	-	-0.980 -0.980	_	-	-0.910 -0.910	_	Vdc Vdc		_	2 14	-	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	6 13	-	-1.655 -1.655		_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc		2,9,14 2,7,14		7 9	8 8	1,16 1,16
Switching Times (50 Ω Load)											+1.11 V	+0.31 V	Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	^t 7+6- ^t 7-6+ ^t 7+13- ^t 7-13+ ^t 6+	6 6 13 13 6	1.5 	3.3	1.5 	4.0	6.0 V 3.3	1.5 	6.4 ↓ 3.4	ns	2 2 14 14 2	9,14 9,14 2,9 2,9 9,14	7	6 6 13 13 6	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t13+ t6- t13-	13 6 13		1				1	 		14 2 14	2,9 9,14 2,9		13 6 13		



QUAD 2-INPUT MULTIPLEXER/LATCH


The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

P_D = 275 mW typ/pkg (No Load)

 $t_{pd} = 2.5 \text{ ns typ}$

 t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM





TRUTH TABLE

SELECT	CLOCK	Q0 _{n+1}
Н	L	D00
L	L	D01
φ	Н	Q0 _n

 $\phi = Don't Care$

QUAD 2-INPUT MULTIPLEXER/LATCH





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

	TEST VOLTAGE VALUES										
	(Volts)										
@ Test											
Temperature	VIH max	VIL min	VIHA min	VILA max	VEE						
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2						
+25°C	-0.810	-1.850	~1.105	-1 475	-5.2						
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2						

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin					Test Lim				VOLT	AGE APPLI	ED TO PINS I	ISTED BELO	OW:	1
		Under	-30	o°c		+25°C		+8!	5°C							(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	V _{ILA max}	VEE	Gnd
Power Supply Drain Current	1E	8	-	73	-		66	-	73	mAdc	-	-			8	16
Input Current	linH	5 6 7	_	470 470 400	-	-	295 295 250	-	295 295 250	μAdc	5 6 7			-	8	16
		9	_	400	_	-	250	-	250	+	9	-	-		†	†
Input Leakage Current	linL	All	0.5	-	0.5		-	0.3	-	μAdc		•	-	-	8	16
Logic "1" Output Voltage	Voн	1 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	6,9 5	7 7	_	-	8 8	16 16
Logic "0" Output Voltage	VOL	1 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	9	7	-	-	8 8	16 16
Logic "1" Threshold Voltage	VOHA	1 2	-1.080 -1.080	_	-0.980 -0.980	_		-0.910 -0.910	_	Vdc Vdc	9	7	6 5	-	8	16 16
Logic "0" Threshold Voltage	VOLA	1 2	-	-1.655 -1.655	-	-	-1.630 -1.630		-1.595 -1.595	Vdc Vdc	9	7 7	-	6 5	8	16 16
Switching Times Propagation Delay Data Input	^t 6+1+	1	0.8	3.7	1.0	2.5	3.5	1,1	5.3	ns	+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc 8	+2.0 Vda
	t6-1- t5+1+ t5-1-			1		1			↓		9		6 5 5			
Clock Input	t7-1+ t7-1-		1.6 1.6	7.2 7.2	1.6 1.6	4.5 4.5	6.8 6.8	1.4 1.4	6.8 6.8		-	-	5,7 5,7			
Select Input	t9+1+ t9+1- t9-1+ t9-1-		1.1	6.2	1.3	3.5	5.7	1.2	6.7		6 5 5 6	7	9			
Setup Time Data Input Select Input	t _{setup}		2.0 3.0	- -	2.0 3.0	1.5 2.5	- -	2.0 3.0	- -		- 6	*	5,7 7,9			
Hold Time Data Input Select Input	thold		2.5 1.5	_	2.5 1.5	0.0 -0.5	-	2.5 1.5	-		_ 6		5,7 7,9			
Rise Time (20 to 80%)	t+		1.2	4.0	1.5	2.0	3.5	1.4	4.0		5		7			
Fall Time (20 to 80%)	t-	*	1.2	4.0	1.5	2.0	3.5	1.4	4.0	*	-		7	*	†	*

^{*}VILmin applied to each input pin, one at a time.



DUAL 4 TO 1 MULTIPLEXER


The MC10174 is a high speed dual channel multiplexer with output enable capability. The select inputs determine one of four active data inputs for each multiplexer. An output enable forces both outputs low when in the high state.

 $P_D = 305 \text{ mW typ/pkg (No Load)}$

tpd = 3.5 ns typ (Data to output)

 $t_{r,} t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM





TRUTH TABLE

ENABLE	ADDRESS	SINPUTS	OUTPUTS		
Ē	В	Α	Q0	Q1	
Н	φ	φ	L	L	
L	L	L	D00	D10	
L	L	Н	D01	D11	
L	Н	L	D02	D12	
L	н	н	D03	D13	

 $\phi = Don't Care$

DUAL 4 TO 1 MULTIPLEXER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established in an ambient temperature of 25°C, while the circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

	TEST VOLTAGE VALUES											
	(Volts)											
@Test												
) emperature	VIH max	VIL min	VIHA min	VILA max	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2							

	-									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			٨	AC10174	Test Lin	nits			TEST V	1 TACE ADD	LIED TO BIN	S LISTED BE	LOW	
		Under	-30	oc		+25°C		+8	5°C		1E31 VC	JETAGE AFF	LIED TO FIN	S LISTED BE	LOW	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	80	-	58	73	80	-	mAdc	-	-	_		8	1,16
Input Current	l _{in H}	4 14	_	350 525	_	_	220 330	-	220 330	μAdc	4 14	_		_	8	1,16 1,16
	lin L	4	0.5	-	0.5	_	-	0.3	_	μAdc	_	4	_	-	8	1,16
Logic ''1" Output Voltage	Voн	15	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	13	_	-	_	8	1,16
Logic "0" Output Voltage	VOL	15	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	14	_	-	_	8	1,16
Logic "1" Threshold Voltage	VOHA	15	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	13	-	8	1,16
Logic "0" Threshold Voltage	VOLA	15	-	-1.655	-	_	-1.630	-	-1.595	Vdc		-	14	-	8	1,16
Switching Times (50 Ω Load)											+1.11 V		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay Rise Time (20% to 80%)	t13+15+ t13-15- t7+15- t7-15+ t14+15- t14-15+ t+	15 15 15 15 15 15	1.4 1.4 1.9 1.9 1.0	5.0 5.0 6.6 6.6 3.3 3.3	1.5 1.5 2.0 2.0 1.0 1.0	3.5 3.5 5.0 5.0 2.0 2.0 2.0	4.7 4.7 6.2 6.2 3.1 3.1 3.3	1.4 1.4 2.1 2.1 0.9 0.9	5.0 5.0 6.6 6.6 3.4 3.4 3.6	ns	- 11 11 13	- - - - -	13 13 7 7 14 14 14	15	8	1,16
(20% to 80%) Fall Time (20% to 80%)	t-	15	•	3.4	1.1	2.0	3.3	1.1	3.6	♦	♦	-	14	♦	*	•



QUINT LATCH

The MC10175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high state.

 $P_D = 400 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.5 \text{ ns typ (Data to Output)}$


 t_r $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM D0 10 --- 14 Q0 - 15 Q1 D1 12 -D2 13 -D3 D4 Q4 CO C1 V_{CC1} = Pin 1 Reset V_{CC2} = Pin 16 VEE = Pin 8 **TRUTH TABLE** D CO C1 Reset Q_{n+1} L Н L н Ĺ Qn Ĥ φ L Q n φ H Н

 $\phi = Don't Care$

QUINT LATCH





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

	TEST VOLTAGE VALUES												
		(Volts)											
@ Test													
emperature	VIH max	VIL min	VIHA min	VILA max	VEE								
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2								
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2								
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2								
	1	i		ł i									

										+85°C	-0.700	-1.825	-1.035	1.440	-5.2	
		Pin				MC10175L	. Test Lim				VOLT	AGE APPLIE	D TO PINS L	ISTED BELC	w:	
		Under	-30	o°c		+25°C		+8	5°C							
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH} max	V _{IL min}	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	107	-	78	97	_	107	mAdc	-	_	-	-	8	1,16
Input Current	linH	6	-	460	_	_	290	-	290	μAdc	6	_	-	-		
	1	7	-	460	-	-	290	-	290		7	-	-	-	1	
		10	_	460 1000	_	_	290 650	_	290 650	\	10 11	_	_	_	į.	↓
Input Leakage Current	linL	All	0.5	-	0.5	_	-	0.3	-	μAdc	-	0	-	-	8	1,16
Logic "1" Output Voltage	Voн	14 15	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	10 12	6 6	_	_	8 8	1,16 1,16
Logic "0" Output Voltage	VOL	14 15	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_	6,10 6,12	_	_	8 8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	14 15	-1.080 -1.080	_	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	_	6 6	10 12	_	8 8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	14 15	_	-1.655 -1.655	-	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	-	6 6	_	10 12	8 8	1,16 1,16
Switching Times					T						+1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Data Input	t10+14+	14	1.0	3.6	1.0	-	3.5	1.0	3.6	ns	_	6,7	10	14	8	1,16
Clock Input	t10-14- t6-14+ t6-14-			3.6 4.7 4.7		- - -	3.5 4.3 4.3		3.6 4.4 4.4		-	6,7 7 7	10 10,6 10,6	1		1
Reset Input	t11+4 - t11+14-	4 14	1.0 1.0	4.0 4.0	1.0 1.0	_	3.9 3.9	1.0 1.0	4.2 4.2	ns †	5 10	6 6	7,11 7,11	4 ② 14 ②	8 8	1,16 1,16
Setup Time Hold Time	t _{setup}	14 14	2.5 1.5	_	2.5 1.5	=	_	2.5 1.5	_	ns 	_	7 7	6,10 6,10	14	8	1,16
Rise Time (20 to 80%)	t+	14	1.0	3.6	1.1	l –	3.5	1.1	3.7		-	6,7	10			
Fall Time (20 to 80%)	t-	14	1.0	3.6	1.1	-	3.5	1.1	3.7	+		6,7	10	†	†	†

 $[\]ensuremath{\textcircled{\footnote{100}{300}}}$ Individually test each input; apply VIL $_{\mbox{min}}$ to pin under test.

② Output latched to high logic state prior to test.



HEX "D" MASTER-SLAVE FLIP-FLOP


The MC10176 contains six high-speed, master slave type "D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive-going Clock transition. Thus, outputs may change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device.

 $P_D = 460 \text{ mW typ/pkg (No Load)}$

f_{toggle} = 150 MHz (typ)

 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM




CLOCKED TRUTH TABLE

С	D	Q _{n+1}
L	φ	Q _n
Н*	L	L
H*	Н	Н


 $\phi = Don't Care$

*A clock H is a clock transition from a low to a high state.

HEX "D" MASTER-SLAVE FLIP-FLOP



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

V_{CC2} = Pin 16 V_{EE} = Pin 8

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one data input, and the clock input, and for one output. Other inputs and outputs tested in the same manner.

	TEST VOLTAGE VALUES											
			(Volts)									
@Test Temperature	VIHmax	VILmin	VIHAmin	VILA max	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2							

MC10176

											l	1	l			1
		Pin Under		0°C	MC10176		nits	1	5°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
Characteristic	Symbol	Test	Min	Max	Min	+25°C Typ	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	(V _{CC}) Gnd
Power Supply Drain Current	1 _E	8	-	121	_	88	110	-	121	mAdc	_	-	-	-	8	1,16
Input Current	linH	5 9	-	350 495	-	-	220 310	-	220 310	μAdc	5 9	-	_ _	-	8	1,16 1,16
Input Leakage Current	r _{inL}	5 9	0.5 0.5	_	0.5 0.5	_ _	-	0.3 0.3	-	μAdc μAdc	-	5 9	_ _	-	8 8	1,16 1,16
Logic "1" Output Voltage	VOH	2† 15†	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5 12	-		-	8	1,16 1,16
Logic "0" Output Voltage	VOL	2† 15†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	_	5 12	_	-	8	1,16 1,16
Logic "1" Threshold Voltage	VOHA	2† 15†	-1.080 -1.080	_	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	_	_	5 12	_	8	1,16 1,16
Logic "0" Threshold Voltage	VOLA	2† 15†	_	-1.655 -1.655	-	_	-1.630 -1.630	_ _	-1.595 -1.595	Vdc Vdc	-	-	- -	5 12	8 8	1,16 1,16
Switching Times Clock Input **											+ 1.11 Vdc	+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Progagation Delay Rise Time (20 to 80%) Fall Time (20 to 80%)	t9+2+ t9+2- t2+ t2-	2 2 2 2	1.6 1.6 1.0 1.0	4.6 4.6 4.1 4.1	1.6 1.6 1.1 1.1	- - -	4.5 4.5 4.0 4.0	1.6 1.6 1.1 1.1	5.0 5.0 4.4 4.4	ns	- - - -	- - -	5,9	2	8	1,16
Setup Time	tsetup	2	2.5	-	2.5	-	-	2.5	-	ns		-	5.9	2	8	1,16
Hold Time	thold	2	1.5	_	1.5	-	-	1.5	-	ns	-	-	5,9	2	8	1,16
Toggle Frequency	ftog	2	125	_	125	150	_	125	_	MHz	_	_	_	_	8	1,16

 $^{^\}dagger$ Output level to be measured after a clock pulse has been applied to C input (pin 9) $_{
m VIH}$ max $_{
m VIL}$ min




BINARY COUNTER

The MC10178 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.


Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.


 $P_D = 370 \text{ mW typ/pkg (No Load)}$ $f_{toggle} = 150 \text{ MHz (typ)}$

 t_r , $t_f = 2.7$ ns typ (20%–80%)



BINARY COUNTER





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

	TEST VOLTAGE VALUES											
	(Voits)											
@ Test Temperature	ViHmax	VILmin	VIHAmin	VILAmax	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2							

										+85-6	-0.700	-1.825	-1.035	-1.440	-5.2	ı
		Pin			М		Test Limit			,			LTAGE AF)	1
	1	Under	-30	o°C		+25°C		+8!	5°C]	L	PINS	LISTED BI	ELOW:		(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	_	97	-		88	-	97	mAdc	9	_	-	-	8	1,16
Input Current	linH	12	_	390	_		245	-	245	μAdc	12	-			8	1,16
•		11	-	350	-	-	220	-	220	μAdc	11	-	-	-	8	1,16
	1	9	-	650	-	-	410	-	410	μAdc	9	-	-	-	8	1,16
	linL		0.5		0.5	-	-	0.3	-	μAdc	_	•	_	-	8	1,16
Logic "1" Output Voltage	Voн	14	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	9	_		_	8	1,16
		15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	11				8	1,16
Logic "0" Output Voltage	VOL	14	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	11	-	-	-	8	1,16
		15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	9				8	1,16
Logic "1" Threshold Voltage	VOHA	3	-1.080		-0.980	_	_	-0.910	_	Vdc	-	-	5	-	8	1,16
	1	14	-1.080	-	-0.980	-	-	-0.910	-	Vdc	- 1	-	11	-	8	1,16
		15	-1.080		-0.980			-0.910		Vdc			9	_	- 8	1,16
Logic "0" Threshold Voltage	VOLA	3	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	5	8	1,16
	1	14	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	11 9	8	1,16
		15		-1.655			-1.630		-1.595	Vdc						
Switching Times	1	1		1	1	1	(Pulse In	Pulse Out	-3.2 Vdc	
Clock Input	t12+15+	15	1.4	5.0	1.5	3.5	4.8	1.5	5.3	ns	-	-	12	15	8	1,16
Propagation Delay	t12-13-	13	1.9	9.4	2.0	6.0	9.2	2.0	9.8	1 1	-	-	1 1	13		1 1
	t12+4-	4	2.9	12.3	3.0	8.5	12	3.0	12.8	1 1	-	_	l i	4		()
	t12-3+	3	3.9	14.9	4.0	11	14.5	4.0	15.5	1 1	-	-	1 1	3	1	1 1
Rise Time (20 to 80%)	t15+	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0	₩	-	-	♦	15	•	•
Fall Time (20 to 80%)	t15-	15	1.1	4.7	1.1	2.5	4.5	1.1	5.0		l	l –	· ·	15		<u>'</u>
Set Input	t11-15+	15	1.4	5.2	1.5	_	5.0	1.5	5.5	ns	T -	T -	11	15	8	1,16
Reset Input	t9-15+	15	1.4	5.2	1.5	-	5.0	1.5	5.5	ns	-		9	15	8	1,16
Counting Frequency	fcount	15	125		125	150		125	_	MHz	-	-	12	15	8	1,16

^{*}Individually test each input applying VIL to input under test.



4-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR


The MC10181 is a high-speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four-bit words. Full internal carry is incorporated for ripple through operation.


Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).


When used with the MC10179, full-carry look-ahead, as a second order look ahead block, the MC10181 provides high speed arithmetic operations on very long words.


 $\begin{array}{l} P_D = 600 \text{ mW typ/pkg (No Load)} \\ t_{pd} \text{ (typ): A1 to F} = 6.5 \text{ ns} \\ C_n \text{ to } C_{n+4} = 3.1 \text{ ns} \\ A1 \text{ to } P_G = 5.0 \text{ ns} \\ A1 \text{ to } P_G = 4.5 \text{ ns} \\ A1 \text{ to } C_{n+4} = 5.0 \end{array}$

4-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR









Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

		TEST	VOLTAGE VAL	UES	
			(Volts)		
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE
-30°C	-0.890	- 1.890	-1.205	-1.500	-5.2
+25 ^o C	-0.810	1.850	- 1.105	-1.475	-5.2
+85°C	-0.700	-1.825	- 1.035	-1.440	-5.2

										785 C	-0.700	-1.625	- 1.035	-1.440	-3.2	
		Pin			M		1 Test Lim				т	EST VOLTAG	E APPLIED TO F	INS BELOW:		
,	i	Under	- 30	oc ·		+25°C		+8	5°C		<u> </u>					
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	12	_	159	_	-	145	_	159	mAdc	_		_		12	1,24
Input Current	linH	9		390	-	-	245	-	245	μAdc	9	-	-	-	12	1,24
		10	-	350	_ '	-	220	l	220	1	10	-	-	-	1	1
		11	-	390	-	-	245	-	245		11	-	-	-		
	l	13	-	320	-		200	-	200		13	- !	-	-	1 1	
		14	-	425	-		265	-	265		14	-	-	-		
		15 .		425	-	-	265	-	265		15	- !	-	-		
	l	16	-	350	-	-	220	-	220		16	-	-	-		
	l	17		425	-		265	-	265		17	-	_	_		
		18	-	350	_	-	220	-	220		18	_	_	_		
	l .	19	-	390	-	-	245	-	245	1	19	- 1	-	_		
	l	20	-	390	-	-	245 220	-	245		20 21	_	-	_		
	i	21	-	350	-	-	290	-	220		22		-	_		
		22 23	-	460	_	_	290	-	290 200	•	22	_	_	-	. ♦	
				320				0.3							12	1,24
Input Leakage Current	linL	9 10	0.5	_	0.5	_	_	0.3	-	μAdc	_	9 10	_	-	12	1,24
	ļ ·	11	1 1	_		-	_	1 1	_		_	11	_	-		
	Ī	13	1 1	_		_				1	_	13	_	_	11.	
		14	1 1	_		_	_	1 1	_		_	14	_			
1	1	15		_		_	_		_		_	15	_		1 1	
ŀ	l	16	11	_		_ :	_	1 1	_			16	_	_		
	ł	17	11	-		_	-	11	_		_	17	_	_		
	1	18	11	_		-	_	1 1			-	18	-	-		l i
1	l	19	1 1	-		-	-		-			19	-	-		
	Į.	20		- 1		-	-		_			20		-		
}		. 21	1	-		-	_	11	-		-	21	-	-	1 1 .	
		22	ΙŢ	i - I		-	-	1 1	-	l 1	-	22	-	-	l I	1
1	l	23	▼	-	•			V			-	23			V	
High Output Voltage	VOH	•	- 1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc			-		12	1,24
Low Output Voltage	VOL	•	-2.000	- 1.675	-1.990	-	-1.650	-1.920	-1.615	Vdc					12	1,24
High Threshold Voltage	V _{OHA}	•	- 1.080		-0.980	-	_	-0.910	_	Vdc		_		···	12	1,24
Low Threshold Voltage	VOLA		-	- 1.655	_	-	-1.630	_	-1.595	Vdc	_	-	••	••	12	1,24

^{*}Test all input-output combinations according to Function Table.

^{**} For threshold level test, apply threshold input level to only one input pin at a time

	1						AC Sv	vitchin	g Chara	cterist	ics	
	1	ļ			-3	0 ⁰ С *		+25°C	;	+8	5°C *	
Characteristic	Symbol	Input	Output	Conditions [†]	Min	Max	Min	Тур	Max	Min	Max	Unit
Propagation Delay	t++, t	Cn	Cn+4	A0,A1,A2,A3	1.0	5.1	1.1	3.1	5.0	1.1	5.4	ns
Rise Time, Fall Time	t+,t-	Cn	Cn+4	A0,A1,A2,A3	1.0	3.2	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++, t+-	Cn	F1	A0	1.7	7.2	2.0	4.5	7.0	2.0	7.5	ns
	t-+, t	1			1.7	7.2	2.0	4.5	7.0	2.0	7.5	
Rise Time, Fall Time	t+, t-	1	1	<u> </u>	1.3	5.3	1.5	3.0	5.0	1.5	5.3	1
Propagation Delay	t++, t+-	A1	F1	_	2.6	10.4	3.0	6.5	10	3.0	10.8	ns
	t-+, t	1			2.6	10.4	3.0	6.5	10	3.0	10.8	
Rise Time, Fall Time	t+, t-		1		1.3	5.4	1.5	3.0	5.0	1.5	5.3	
Propagation Delay	t++, t	A1	P_{G}	S0,S3	1.6	7.0	2.0	5.0	6.5	2.0	7.0	ns
Rise Time, Fall Time	t+, t-	A1	PG	\$0,\$3	0.8	3.7	1.1	2.0	3.5	1.1	3.8	ns
Propagation Delay	t++, t	A1	G_{G}	A0,A2,A3,Cn	1.1	7.4	2.0	4.5	7.0	1.3	7.7	ns
Rise Time, Fall Time	t+, t-	A1	GG	A0,A2,A3,C _n	1.2	5.1	1.5	4.0	5.0	1.2	5.3	ns
Propagation Delay	t+-, t-+	A1	Cn+4	A0,A2,A3,C _n	1.7	7.3	2.0	5.0	7.0	2.0	7.8	ns
Rise Time, Fall Time	t+, t-	A1	Cn+4	A0,A2,A3,C _n	1.0	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++, t-+	В1	F1	S3, C _n	2.7	11.3	3.0	8.0	11	3.0	11.9	ns
Rise Time, Fall Time	t+, t-	B1	F 1	S3,Cn	1.2	5.3	1.5	3.5	5.0	1.5	5.3	ns
Propagation Delay	t++, t	B1	PG	S0, A1	1.6	7.7	2.0	6.0	7.5	2.0	8.0	ns
Rise Time, Fall Time	t+, t-	B 1	PG	S0, A1	1.0	3.6	1.1	2.0	3.5	1.1	3.9	ns
Propagation Delay	t++, t	B1	GG	S3, Cn	1.7	8.2	2.0	6.0	8.0	2.0	8.6	ns
Rise Time, Fall Time	t+, t-	B1	GĞ	\$3.C _n	1.4	5.2	1.5	3.0	5.0	1.2	5.4	ns
Propagation Delay	t+-, t-+	В1	Cn+4	S3, C _n	1.8	8.2	2.0	6.0	8.0	2.0	8.7	ns
Rise Time, Fall Time	t+, t-	В1	C _{n+4}	S3,Cn	0.9	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++, t+-	М	F1		2.4	10.3	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+, t-	M	F 1	_	1.1	5.1	1.5	4.0	5.0	1.5	5.3	ns
Propagation Delay	t+-, t-+	S1	F1	A1, B1	2.5	10.7	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+, t-	S1	F1	A1, B1	1.0	5.4	1.5	3.0	5.0	1.5	5.4	ns
Propagation Delay	t-+, t+-	S1	PG	A3, B3	1.7	8.3	2.0	6.0	8.0	2.0	8.4	ns
Rise Time, Fall Time	t+, t-	S1	PG	A3, B3	0.8	5.1	1.1	3.0	5.0	1.1	5.2	ns
Propagation Delay	t+-, t-+	S1	Cn+4	A3, B3	1.6	9.3	2.0	6.0	9.0	2.0	9.9	ns
Rise Time, Fall Time	t+, t-	S1	C _{n+4}	A3, B3	0.9	5.3	1.1	3.0	5.0	1.0	5.2	ns
Propagation Delay	t+-, t-+	S1	GG	A3, B3	1.5	9.6	2.0	6.0	9.0	1.9	9.7	ns
Rise Time, Fall Time	t+, t-	S1	GG	A3, B3	0.8	6.2	0.8	3.0	6.0	0.8	6.5	ns

[†]Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc. $V_{CC1} = V_{CC2} = +2.0 \ Vdc$, $V_{EE} = -3.2 \ Vdc$

^{*}L Suffix Only



HEX "D" MASTER-SLAVE FLIP-FLOP/WITH RESET

The MC10186 contains six high-speed, master slave type "D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive-going Clock transition. Thus, outputs may change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device. A COMMON RESET IS INCLUDED IN THIS CIRCUIT. RESET ONLY FUNCTIONS WHEN CLOCK IS LOW.


P_D = 460 mW typ/pkg (No Load)

f_{toggle} = 150 MHz (typ)


 t_{r} , $t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM D0 5 -2 Q0 D1 6 -3 Q1 D2 7 -Q2 D3 10 13 Q3 D4 11 14 Q4 15 Q5 Clock 9 **CLOCKED TRUTH TABLE** Reset С Q Q_{n+1} Q_n Н L L L $V_{CC} = Pin 16$ $V_{FF} = Pin 8$ L Н н н н L φ $\phi = Don't Care$ *A clock H is a clock transition from a low to a high state.

HEX "D" MASTER-SLAVE FLIP-FLOP/WITH RESET







Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one data input, the clock input, and the reset input, and for one output. Other inputs and outputs tested in the same manner.

		TEST	VOLTAGE '	VALUES	
@ Test			(Volts)		
Temperature	VIHmax	VILmin	VIHAmin	VILAmax	VEE
-30 _o C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-1.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

										, 03 C	-0.700	-1.025	-1.035	1.440	-5.2	
		Pin										TACE A	PLIED TO P	NC LICTED	BEL OW.	
	l	Under	-30	o°c		+25°C		+8!	5°C		IEST VO	L IAGE A	PEIED TO F	INS LISTED	BELOW:	(Vcc
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	121		88	110	-	121	mAdc	-	-	-	-	8	16
Input Current	linH	5	_	350	-	_	220	-	220	μAdc	5	-	-	_	8	16
		9	-	495	-	-	310	-	310	1	9	-	-	-	8	16
		1		920			575		575	V	1				8	16
Input Leakage Current	linL	5	0.5	-	0.5	-	-	0.3	-	μAdc	-	5	-	-	8	16
Logic "1"	Vон	2†	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	_	_	_	8	16
Output Voltage		15†	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	12		-		8	16
Logic "0"	VOL	2†	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	_	5	_	-	8	16
Output Voltage		15†	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc		12	-	-	8	16
Logic "1"	VOHA	2†	-1.080	-	-0.980	-	_	-0.910	-	Vdc	_	_	5	_	8	16
Threshold Voltage		15†	-1.080	_	-0.980	-	-	-0.910	-	Vdc	-	-	12	-	8	16
Logic "0"	VOLA	2†		-1.655	_	_	-1.630	_	-1.595	Vdc	-	-	_	5	8	16
Threshold Voltage		15†		-1.655	-	-	-1.630		-1.595	Vdc				12	8	16
Switching Times	1										+1.11	+0.31			-3.2	+2.0
Propagation Delay				l	l	ļ			ļ	1	Vdc	Vdc	Pulse In	Pulse Out	Vdc	Vdc
(50 Ω Load)	t1+3-	3	1.6	4.6	1.6	2.5	4.5	1.6	5.0	ns	6	-	1,9	3	8	16
100 10 2020,	t ₁₊₄₋	4	1 1	1 1		2.5		1 1		! !	7	-	1,9	4	1 1 '	11
	t9+2+	2	1 1		1 1	3.5				1 1	-	-	5,9	2		
	t9+2-	2	♦	♥	♦	3.5	♥	♦	♥		-	-			(
Rise Time (20 to 80%)	t ₂₊	2	1.0	4.1	1.1	1.8	4.0	1.1	4.4	♦		-	♦	•	♦	1
Fall Time (20 to 80%)	t ₂₋	2	1.0	4.1	1.1	1.8	4.0	1.1	4.4	<u> </u>						└ '
Setup Time	t _{setup}	2	2.5		2.5	2.5		2.5		ns			5,9	2	8	16
Hold Time	^t hold	2	1.5		1.5	-1.5		1.5		ns		_	5,9	2	8	16
Toggle Frequency	ftog	2	125	_	125	150	_	125	-	MHz	_	-	-	_	8	16

†Output level to be measured after a clock pulse. VII appears at clock input (pin 9).



HEX BUFFER WITH ENABLE

The MC10188 is a high-speed hex buffer with a common Enable input. When Enable is in the high state, all outputs are in the low state. When Enable is in the low state, the outputs take the same state as the inputs.

Power Dissipation = 180 mW typ/pkg (No Load)
Propagation Delay = 2.0 ns typ (B - Q)
2.5 ns typ (A - Q)


LOGIC DIAGRAM


9 X Out 2 6 3 7 4 0 13

12.

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for one set of conditions. Complete testing according to truth table.

		TES	ST VOLTAGE	VALUES	
@ Test			(Volts)		
Temperature	V _{IHmax}	VILmin	VIHAmin	V _{ILAmax}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

									+85°C	-0.700	-1.825	-1.035	~1.440	-5.2	
		Pin	30	o°C	Test L	imits 5°C		5°C	Ī	TEST VO	LTAGE APP	LIED TO PIN	IS LISTED B	ELOW	
Characteristic	Symbol	Under Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	(VCC) Gnd
Power Supply Drain Current	ΙE	8	_	46	_	42	_	46	mAdc	-		_	-	8	1,16
Input Current	linH	5	_	425	-	265	_	265	μAdc	5	_		_	8	1,16
	linH	9	_	460	-	290	_	290	μAdc	9	_		_	8	1,16
Logic "1" Output Voltage	VOН .	, 2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	5	_	_	_	8	1,16
Logic "0" Output Voltage	V _{OL}	2	1.890	-1 675	-1.850	-1.650	-1.825	-1.615	Vdc	_	9		_	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080		-0.980	_	-0.910	_	Vdc	_	_	5	_	8	1,16
Logic "0" Threshold Voltage	V _{OLA}	2	_	-1.655	_	-1.630	-	-1.595	Vdc	_	_		5	8	1,16
Switching Times									ns			Pulse in	Pulse Out	-3.2 V	+2.0 V
(50 Ω Load) Propagation Delay	^t PHL ^t PLH					·									
Enable Data		2 2	1.1 1.0	3.9 3.3	1.1 1.0	3.5 2.9	1.1 1.0	3.9 3.3		_	_	9 5 I	2	8	1, 16
Rise Time, Fall Time (20% to 80%)	t _{TLH} , t _{THL}	2	1.1	3.7	1.1	3.3	1.1	3.7	🔻	_	_	♦	♦	\ \	▼




HEX INVERTER WITH ENABLE

The MC10189 provides a high-speed Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low state. When Enable is in the high state all outputs are low.

P_D = 200 MW typ/pkg (No Load)

t_{pd} = 2.0 ns (Y-Q) = 2.5 ns (X-Q)

LOGIC DIAGRAM





TRUTH TABLE

ı	Inp	uts	Output
	Х	Υ	OUT
	L	L	н
	L	H	L
	Н	٦	Ŀ
	Н	Н	L

V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

HEX INVERTER WITH ENABLE





Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for one set of conditions. Complete testing according to truth table.

		TES	ST VOLTAGE	VALUES	
@ Test			(Volts)		
Temperature	VIHmax	VILmin	VIHAmin	ViLAmax	VEE
-30°C	-0.890	-1.890	-1.205	- 1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

rutii table.									+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	l
	T	Pin			Test L	imits					·	·	.		
		Under	-30	o∘c	+2	5°C	+8	5°C]	TEST VO	LTAGE APP	LIED TO PIN	IS LISTED B	ELOW	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	V _{ILmin}	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	_	44	_	40	_	44	mAdc	_	-	_		8	1,16
Input Current	linH	5		425	_	265	-	265	μAdc	5	_	_	-	8	1,16
	linH	9	-	890	-	555	-	555	μAdc	9	_	_	_	8	1,16
Logic "1" Output Voltage	VOH	2	-1.060	-0.890	-0.960	-0.810	-0.890	-0.700	Vdc	_	5	_	-	8	1,16
Logic "0" Output Voltage	VOL	2	1.890	-1.675	-1.850	-1.650	-1.825	-1.615	Vdc	9	_	_	_	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080		-0.980	_	-0.910	_	Vdc	_	_	_	5	8	1,16
Logic "0" Threshold Voltage	VOLA	2	_	-1.655	_	-1.630	_	-1.595	Vdc	_	_	5	-	8	1,16
Switching Times (50 Ω Load)									ns			Pulse In	Puise Out	-3.2 V	+ 2.0 V
Propagation Delay	tPHL.														
Enable Data	, PLH	2 2	1.1 1.0	3.9 3.3	1.1 1.0	3.5 2.9	1.1 1.0	3.9 3.3		_	- -	9 5 	2	8	1, 16
Rise Time, Fall Time (20% to 80%)	t _{TLH} ,	2	1.1	3.7	1.1	3.3	1.1	3.7	₩	_	-	+	\	♦	₩




QUAD MST TO MECL 10,000 TRANSLATOR


The MC101090 is a quad translator for interfacing from IBM MST-type logic signals to standard MECL 10,000 logic levels. This circuit features differential inputs for high noise environments or may be used with single ended lines by tieing one of the inputs to ground. Since the MC10190 is designed to accept signals centered around ground, it is a useful interface element for many communication systems. When pin 9 is connected to V_{CC} the circuit becomes a line receiver for MECL signals. The outputs go to a low level whenever the inputs are left floating.

 P_D = 215 mW typ/pkg (No Load) t_{pd} = 2.5 ns typ t_{r} , t_f = 2.0 ns typ (20%–80%)

QUAD MST TO MECL 10,000 TRANSLATOR




LOGIC DIAGRAM



V_{CC1} = Pin1 V_{CC2} = Pin 16 V_{EE} = Pin 8 V_{SS} = Pin 9 Translator V_{CC} = Pin 9 Receiver

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

VEE

-5.2

VSS*

+1.25

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

TEST VOLTAGE VALUES (Volts) @ Test VIHmax VILmin VILAmin VILAmax VIHM* VILM* VIHH* VILH* VIHL. VILL. -0.890 -1.890 -1.205 -1.500 +0.374 -0.523 +0.186 -0.850 -1.486 -2.53 +1.25 -30°C -0.810 -1.850 -1.105 -1.475 +0.440 -0.490 +0.186 -0.850 -1.486 -2.53

									+8	35°C	-0.700	-1.825	-1.035	-1.440	+0.548	-0.454	+0.186	-0.850	-1.486	-2.53	+1.25	-5.2	}
		Pin		0°C	MC1	0190 +25 ⁰ C	Test Limi		5°C				TEST	VOLTAG	E APPLIE	D TO PIN	S LISTED	BELOW:					(VCC)
Characteristic	Symbol	Under Test	Min	Max	Min	Typ	Max	Min	Max	Unit	VIHmax	VILmin	VILAmin	VILAmax	VIHM+	VILM*	VIHH+	VILH.	VIHL*	VILL.	v _{ss} .	VEE	Gnd
Power Supply Drain Current	1E	8	-	57	-	41	52	-	57	mAdo	4,6,10,12	5,7,11,13	-	-	-	-	-	-	-	T -	9	8	1,16
	¹cc	9	T -	27	-	22	27	-	27	mAdd	4,6,10,12	5,7,11,13	_	-	-	-	-	-	-	T -	9	8	1,16
Input Current	linH	4 5	-	70 70	_	-	45 45	-	45 45	μAdd μAdd		5 4	_	-	-	_	_	_	-	-	9	8	1,16
Reverse Leakage Current	1 _{CBO}	4	-	1.5	-	T -	1.0	-	1.0	μAdo	-	-	-	-	-	-	-	-	-	-	9	4,8	1,16
Logic "1" Output Voltage	Voн	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	5 -	4 -	-	-	5	_ 4	-	_	_	-	9	8	1,9,16 1,16
Logic "0" Output Voltage	VOL	2 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	4	5	-	_	4	- 5	-	-	=	-	9	8 8	1,9,16 1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080		-0.980	-	_	-0.910	-	Vdc	~	-	5	4	-		-	-	-	T -	T -	8	1,9,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655		-	-1.630	_	-1.595	Vdc	-	-	4	5	-			-		T -	-	8	1,9,16
Common Mode Rejection Test	Voн	2 2	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	_	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	_	-	-	-	-	_	5 -	4 -	- 5	- 4	_	8	1,9,16 1,9,16
	VOL	2 2	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	=	-	-	-	-	-	4	5 -	4	- 5	-	8	1,9,16 1,9,16
Switching Times													Pulse In	Pulse Out							+3.25 V	-3.2 V	+2.0 V
(50 ohm load) Propagation Delay	t4-2+ t4+2-	2 2	1.0 1.0	3.9 3.9	1.0 1.0	2.5 2.5	3.7 3.7	1.0 1.0	4.1 4.1	ns ns	-	-	4	2 2	-	-	-	-	-	-	9	8 8	1,5,6,11,1 1,5,6,11,1
Rise Time (20% to 80%)	t ₂₊	2	1.1	4.5	1.5	2.0	4.3	1.1	4.7	ns	-		4	2	_	-	-	-	-	T =	9	8	1,5,6,11,1
Fall Time (20% to 80%)	t ₂₋	2	1.1	4.5	1.5	2.0	4.3	1.1	4.7	ns	-	-	4	2	-	-	-	-	-	-	9	8	1,5,6,11,1

^{*}V_{SS} = IBM Supply Voltage

VIHM = Input Logic "1" for IBM levels.


V_{ILM} = Input Logic "0" for IBM levels. VIHH = Input logic "1" level shifted positive for common mode rejection tests.

VILH = Input logic "0" level shifted positive for common mode rejection tests.

V_{1HL} = Input logic "1" level shifted negative for common mode rejection tests.

VILL = Input logic "0" level shifted negative for common mode rejection tests.

SWITCHING TIME TEST CIRCUIT



All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP $_{\rm In}$ to input pin and TP $_{\rm Out}$ to output pin.



QUAD BUS DRIVER

The MC10192 contains four line drivers with complementary outputs. Each driver has a Data (D) input and shares an \overline{E} nable (\overline{E}) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K MECL input signals and provides a nominal signal swing of 800 mV across a 50 Ω load at each output collector. Outputs can drive higher values of load resistance, provided that the combination of I_R drop and load return voltage V_{LR} does not cause an output collector to go more negative than -2.4 V with respect to V_{CC} . To avoid output transistor breakdown, the load return voltage should not be more positive than +5.5 V with respect to V_{CC} . When the \overline{E} input is high, both output transistors of a driver are nonconducting. When not used, the \overline{E} inputs, as well as the D inputs, may be left open.


Open Collector Outputs Drive Terminated Lines or Transformers


50 k Ω Input Pulldown Resistors on All Inputs (Unused Inputs May Be Left Open)


Power Dissipation = 575 mW typ/pkg (No Load) Propagation Delay = 3.5 ns typ (\overline{E} — Output)

3.0 ns typ (D — Output)

QUAD BUS DRIVER







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to ground volts. Test procedures are shown for one set of conditions. Complete testing according to truth

:	Y	TEST VOLTAGE VALUES											
@ Test	(Volts)												
Temperature	VIHmax	V _{ILmin}	VIHAmin	VILAmax	VEE								
-30°C	- 0.890	- 1.890	- 1.205	- 1.500	- 5.2								
+ 25°C	-0.810	- 1.850	- 1.105	- 1.475	- 5.2								
+85°C	-0.700	- 1.825	- 1.035	- 1.440	-52								

									T 00 C	-0.700	- 1.025	- 1.035	- 1.440	-5.2	
				Test Limits							,				1
		Pin Under	-3	10°C	+ 2	:5°C	+ 8	35°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW					
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIHmax	V _{ILmin}	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	ΙE	8	_	154		140	_	154	mAdc	-	-	_	_	8	16
Input Current	linH	5	_	350	_	220	_	220	μAdc	5		_	_	8	16
	linL	5	0.5		0.5	-	0.3		μAdc	_	5	_		8	16
Logic "1" Output Current High	ЮН	2	_	_	_	2.0	_		mAdc	_	5,6,10,11	_	_	8	16
Logic "0" Output Current Low	lOL	2	13.5	+ 18	14	18	14	19	mAdc	5,6,10,11	-	_	_	8	16
Logic "1" Output Current High	ОНС	2		2.0	_	2.0	_	2.0	mAdc	_	5,7,9,10,11	_	6	8	16
Logic "0" Output Current Low	lorc	2	13.5	-	14		14		mAdc	5,10,11	7,9	6	_	8	16
Logic "0" Output Sink Current Low	los	2	13.3	_	13.9	_	13.3		mAdc	5,6,10,11		-	. –	8	16
Load Return Voltage Absolute Max Rating (Note 1)	V _{LR}			5.5		5.5	-	5.5	Volts		_	_	_	8	16
Output Voltage Low (Note 2)	Vols				- 2.4				Volts	<i>7.</i> –	_		_	8	16
Switching Times (50 Ω Load) Propagation Delay	tPHL tPLH								ns			:			
E to Output D to Output Rise Time, Fall Time (20% to 80%)	tTLH tTHL		=	_ _ _	2.0 1.5 —	6.0 4.5 3.3	_	=							

NOTE 1 The 5.5 V value is a maximum rating, do not exceed. A 270 OHM resistor will prevent output transistor breakdown.

NOTE 2 Limitations of load resistor and load return voltage combinations. Refer to page 1 description.



HEX INVERTER/BUFFER

The MC10195 is a Hex Buffer Inverter which is built using six EXCLUSIVE NOR gates. There is a common input to these gates which when placed low or left open allows them to act as inverters. With the common input connected to a high logic level the MC10195 is a hex buffer, useful for high fanout clock driving and reducing stub lengths on long bus lines.


 $P_D = 200 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.8 \text{ ns typ (B-Q)}$


 $t_{pd} = 3.8 \text{ ns typ (A-Q)}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

HEX INVERTER/BUFFER







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

		TEST V	DLTAGE \	/ALUES	
			Volts		
@ Test Temperature	V _{IHmax}	VILmin	VIHAmin	V _{ILAmax}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	~1.440	-5.2

	1	Pin			M	C10195	Test Limi	ts			VOLTAGE APPLIED TO PINS LISTED BELOW:					1
		Under	-30	°C		+25°C		+8!	5°C		VOLTAG	. AFFEI		13 LISTED	BELOW:	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	_	54	_	39	49	-	54	mAdc	-	-	-		8	1,16
Input Current	linH	5 9	_	425 460	_	_	265 290	_	265 290	μAdc μAdc	5 9	_	_	_	8	1,16 1,16
	linL	5	0.5	-	0.5	-	-	0.3	-	μAdc	-	5		-	8	1,16
Logic "1" Output Voltage	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	-	-	-	-	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	9	_	-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080	-	-0.980	_	-	-0.910	_	Vdc		-	-	5	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655	_	-	-1.630	-	-1.595	Vdc	_	-	5		8	1,16
Switching Time (50 ohm load)													Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Propagation Delay	t5+2- t7-4+ t10+13+ t11-14- tg-14-	2 4 13 14 14	1.1	4.2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1.1 ↓ ↓ 1.1	2.8	4.0 V 5.0	1.1 V 1.1	4.4 V 5.4	ns	-		5 7 10 11 9	2 4 13 14	8	1,16
Rise Time (20% to 80%)	t ₂₊	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0				5	2		
Fall Time (20% to 80%)	t2-	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0	₩	-	-	5	2	V	+



HEX "AND" GATE

The MC10197 provides a high speed hex AND function with strobe capability.


 $P_D = 200 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2.8 \text{ ns typ (B-Q)}$


 $t_{pd} = 3.8 \text{ ns typ (A-Q)}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

HEX "AND" GATE







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

:		TEST V	OLTAGE \	/ALUES	
			Volts		
@ Test Temperature	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2

		Pin	MC10197 Test Limits							VOLTAGE APPLIED TO PINS LISTED BELOW:						
	1	Under	-30	o°C		+25°C		+85	5°C		LUZIAC				DELOW.	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VEE	Gnd
Power Supply Drain Current	1E	8	-	54	-	39	49	-	54	mAdc	_	-	_	-	8	1,16
Input Current	linH	5 9		425 460	_	_	265 290	-	265 290	μAdc μAdc	5 9	-	_	-	8	1,16 1,16
	linL	5	0.5	-	0.5	-	0.3	-	-	μAdc	-	5	-	-	8	1,16
Logic "1" Output Voltage	Vон	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5,9	_	_	_	8	1,16
Logic "0" Output Voltage	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	-	-	-	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.080		-0.980	-	-	-0.910	_	Vdc	9	-	5	_	8	1,16
Logic "0" Threshold Voltage	VOLA	2	-	-1.655			-1.630		-1.595	Vdc	. , 9	-	_	5	8	1,16
Switching Time (50 ohm load)						-						+1.11Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
Propagation Delay	t ₅₊₂₊ t ₉₊₂₊	2 2	1.1 1.1	4.2 5.3	1.1 1.1	2.8 3.5	4.0 5.0	1.1 1.1	4.4 5.5	ns	-	9 5	5 9	2	8	1,16
Rise Time (20% to 80%)	t ₂₊	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0			9	5			
Fall Time (20% to 80%)	t ₂ -	2	1.1	4.7	1.1	2.5	4.5	1.1	5.0	+	-	9	5	+	+	



MONOSTABLE MULTIVIBRATOR

The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).


For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are standard MECL 10,000. Test conditions are per Table 2. Each "Precondition" referred to in Table 2 is per the sequence of Table 1.


PD = 415 mW typ/pkg (No Load) tpd = 4.0 ns typ Trigger Input to Q 2.0 ns typ Hi-Speed Input to Q


Min Timing Pulse Width Max Timing Pulse Width Min Trigger Pulse Width Min Hi-Speed	PW _{Qmin} PW _{Qmax} PW _T PW _{HS}	10 ns typ ¹ >10 ns typ ² 2.0 ns typ 3.0 ns typ
Trigger Pulse Width Enable Setup Time	. .	1.0 ns tvp
Enable Hold Time	^t set ^t hold	1.0 ns typ

 $[\]begin{array}{l} 1 \; C_{Ext} = 0 \; (\text{Pin 4 open}), \; R_{Ext} = 0 \\ (\text{Pin 6 to V}_{EE}) \\ 2 \; C_{Ext} = 10 \; \mu\text{F}, \; R_{Ext} = 2.7 \; \text{k}\Omega \end{array}$



MONOSTABLE MULTIVIBRATOR






TRUTH TABLE

INF	UT	OUTPUT
E Pos	ĒNeg	
L	L	Triggers on both positive & negative input slopes
L	Н	Triggers on positive input slope
Н	L	Triggers on negative input slope
н	Н	Trigger is disabled


TABLE 1 — PRECONDITION SEQUENCE



- 1. At t=0 a.) Apply V_{IHmax} to Pin 5 and 10. b.) Apply V_{ILmin} to Pin 15. c.) Ground Pin 4.
- 2. At t ≥10 ns a.) Open Pin 1.
 - b.) Apply -3.0 Vdc to Pin 4. Hold these conditions for
- 3. Return Pin 4 to Ground and perform test as indicated in Table 2.

TABLE 2 — CONDITIONS FOR TESTING OUTPUT LEVELS

(See Table 1 for Precondition Sequence)



Pins 1, 16 = V_{CC} = Ground Pins 6, 8 = V_{EE} = 5.2 Vdc Outputs loaded 50 Ω to -2.0 Vdc

		Pin Con	ditions	
Test P.U.T	. 5	10	13	15
Precondition	1	1		
V _{OH} 2	1		V _{IL} min	
V _{OH} 3			P1	
Precondition				
V _{OL} 3	1		VIL min	
V _{OL} 2	}		P1	
Precondition				
V _{OHA} 2				VILA max
V _{OHA} 3	1	1	}	VIHA min
Precondition				
VOHA 2			V _{IL} min	
VOHA 3	1		P3	
Precondition	1			
VOHA 2			P2	
VOHA 3		İ	P3	
Precondition				
VOHA 2		VIH max	P2	
VOHA 3		VIH max	P3	
Precondition		l	1	
V _{OHA} 2	1	VIH max	P1	
V _{OHA} 3		VIH max	P1	

			Pin Con	ditions	
Test I	P.U.T.	5	10	13	15
Precond	lition				
VOHA	2		VIHA min	P1	
VOHA	3		VILA max	P1	
Precond	lition				
VOLA	3				VILA max
VOLA	2				VIHA min
Precond	lition				
VOLA	2			VIL min	
VOLA	3			V _{IL} min	
Precond	lition				
VOLA	3			P2	
VOLA	2			Р3	
Precond	lition				
VOLA	3	İ	VIH max	P2	
VOLA	2		VIH max	P3	
Precond	lition				
VOLA	3	VIHA min	VIH max	P1	
VOLA	2	VILA max		P1	
Precond	lition				
VOLA	3	VIH max	VIHA min	P1	
VOLA	2	V _{IH} max	VILA max	P1	

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $\,-2.0\,$ volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs tested in the same manner.

TEST VOLTAGE VALUES														
	Volts													
V_{IHmax}	V_{ILmin}	VIHAmin	VILAmax	VEE										
-0.890	-1.890	-1.205	-1.500	-5.2										
-0.810	-1.850	-1.105	-1.475	-5.2										
-0.700	-1.825	-1.035	-1.440	-5.2										
	-0.890 -0.810	V _{IHmax} V _{ILmin} -0.890 -1.890 -0.810 -1.850	VIHmax VILmin VIHmin -0.890 -1.890 -1.205 -0.810 -1.850 -1.105	VIHmax VILmin VIHAmin VILAmax -0.890 -1.890 -1.205 -1.500 -0.810 -1.850 -1.105 -1.475										

MC10198


										+85°C	-0.700	-1.825	-1.035	-1.440	-5.:	2_]
		Pin	L		MC1	0198 TE	ST LIMI	TS								
		Under	-30	oc.		+25°C		+85	°C		VOLT	AGE APPI	LIED TO PIN	S LISTED BE	LOW:	(VCC)
Characteristic	Symbol	Test	Min .	Max	Min	Тур	Max	Min	Max	Unit	V _{IHmax}	VILmin	VIHAmin	VILAmax	VEI	
Power Supply Drain																
Current	1E	8	_	110		80	100	-	110	mAdc	-	-	-	-	6,8	1,4,16
Input Current	linH	5.10	_	415	_	-	260	_	260	μAdc	5,10	_	_	_	6,8	1,4,16
	1	13	-	350	-		220	-	220	1	13	- 1	-	-		
		15	_	560	_	_	350	_	350	۱ 🌡	15	_		-	J	1 1
	linL	5	0.5		0.5	_	- 350	0.3	-	μAdc	- 13	5	_		1	1
Logic "1"	VOH	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc		13	_		6.8	1.4.16
Output Voltage	1011	3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	13 4	-	-		6,8	1,4,16
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	¹³ (4)		_	-	6,8	1,4,16
Output Voltage		3	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc	_ 4)	13		-	6,8	1,4,16
Logic "1"	VOHA	2	-1.080	-	-0.980	-	-	-0.910	_	Vdc	-		-	15	6,8	1,16,4
Threshold Voltage		3	-1.080	-	-0.980	-	_	-0.910	-	Vdc	-		15	-	6,8	1,16,4
Logic "0"	VOLA	2	-	-1.655	~	-	-1.630	-	-1.595	Vdc	_	-	15	-	6,8	1,16,4
Threshold Voltage		3	_	-1.655	-		-1.630	L =	-1.595	Vdc		-		15	6,8	1,16,4
Switching Times	l		l								1.11 Vdc		Pulse In	Pulse Out	-3.2 V	dc +2.0 Vdc
Trigger Input	tT+Q+	3	2.5	6.5	2.5	4.0	5.5	2.5	6.5	ns	10	-	13	3	6,8	1,16,4
	tT-Q+	3	2.5	6.5	2.5	4.0	5.5	2.5	6.5	l I	5	- 1	13	3		1 1
Hi-Speed Trigger Input	tHS+Q+	3	1.5	3.2	1.5	2.0	2.8	1.5	3.2		-	-	15	3		
Minimum Timing Pulse Width	PWQmin	3	-	-	-	10.0	-	-	-		-	-	-	2		
Maximum Timing Pulse Width	PWQmax	3	-	-	-	>10	-		-	ms	-	-	-	3		
Minimum Trigger Pulse Width	PWT	3	-	-	-	2.0	-	-	-	ns I	-	-	13	3		
Minimum Hi-Speed Trigger Pulse Width	PWHS	3	-	-	-	3.0	-	-	-		-	-	15	3		
Rise Time (20% to 80%)		3	1.5	4.0	1.5	l –	3.5	1.5	4.0]					
Fall Time (20% to 80%)		3	1.5	4.0	1.5	-	3.5	1.5	4.0	11	1		_			
Enable Setup Time	tsetup(E	3	-	- 1	-	1.0	-	-	-	I₩	-	-	5 5	3	₩ .	1 1
Enable Hold Time	thold(E)	3		-		1.0					L -	_	5	3		1 1


Notes: 1 The monostable is in the timing mode at the time of this test.

② CEXT = 0 (Pin 4 open)
REXT = 0 (Pin 6 tied to VEE)
③ CEXT = 10 µF (Pin 4)
REXT = 2.7 k (Pin 6)


 $\text{ 4} \quad \text{ } \quad$


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C





Unused outputs are tied to a 50ohm resistor to ground.





be < 1/4 inch from TP_{in} to input pin and TPout to output pin.

APPLICATIONS INFORMATION

Circuit Operation:

PULSE WIDTH TIMING — The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with R_{Ext}. Pin 7, the external pulse width control, is a constant voltage node (-3.60 V nominally). A resistance connected in series from this node to V_{EE} sets a constant timing current I_T. This current determines the discharge rate of the capacitor:

$$I_T = C_{Ext} \frac{\Delta V}{\Delta T}$$

where

 ΔT = pulse width ΔV = 1.9 V change in capacitor voltage

Then:

$$\Delta T = C_{Ext} \frac{1.9 \text{ V}}{I_T}$$

If Rext + Rint are in series to VEE:

$$I_T = [(-3.60 \text{ V}) - (-5.2 \text{ V})] \div [R_{Ext} + 284 \Omega]$$

 $I_T = 1.6 \text{ V}/(R_{Ext} + 284)$

The timing equation becomes:

$$\Delta T = [(C_{Ext})(1.9 \text{ V})] + [1.6 \text{ V}/(R_{Ext} + 284)]$$

 $\Delta T = C_{Ext} (R_{Ext} + 284) 1.19$

FIGURE 1 —




Figure 2 shows typical curves for pulse width versus C_{Ext} and R_{Ext} (total resistance includes R_{Int}). Any low leakage capacitor can be used and R_{Ext} can vary from 0 to 16 k-ohms.

2. TRIGGERING — The \overline{E}_{POS} and \overline{E}_{Neg} inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is shown on the first page of the data sheet.

The device is totally retriggerable. However, as duty cycle approaches 100%, pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance C_{Ext} . Figure 3 shows typical recovery time versus capacitance at $I_T = 5$ mA.

FIGURE 2 — TIMING PULSE WIDTH versus CExt and RExt





FIGURE 3 — RECOVERY TIME versus C_{Ext} @ I_T = 5 mA



3. HI-SPEED INPUT — This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high-speed input. The MC10198 triggers on the rising edge, using this input, and input pulse width should narrow, typically less than 10 nanoseconds.

USAGE RULES:

- 1. Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times.
- The E inputs should <u>not</u> be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a -0.7 to -0.9 voltage level.
- For optimum temperature stability; 0.5 mA is the best timing current I_T. The device is designed to have a constant voltage at the EXTERNAL PULSE WIDTH CONTROL over temperature at this current value.
- 4. Pulse Width modulation can be attained with the EXTERNAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
 - (a) The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 4. A graph of pulse width versus timing current (C_{Ext} = 13 pF) is shown in Figure 5.

FIGURE 5 — PULSE WIDTH versus I_T @ C_{Ext} = 13 pF

IT - TIMING CURRENT

(b) A control voltage can also be used to vary the pulse width using an additional resistor (Figure 6). The current (I_T + I_C) is set by the voltage drop across R_{Int} + R_{Ext}. The control current IC modifies I_T and alters the pulse width. Current I_C should never force I_T to zero. R_C typically 1 kΩ.

FIGURE 4 ---






FIGURE 6 ---



5. The MC10198 can be made non-retriggerable. The Q output is fed back to disable the trigger input during the triggered state (Logic Diagram). Figure 7 shows a positive triggered configuration; a similar configuration can be made for negative triggering.

FIGURE 7 —





DUAL 3-INPUT 3-OUTPUT "OR" GATE

The MC10210 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR" -ing of several levels of gating for minimization of gate and package count.


The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10210 particularly useful in clock distribution applications where minimum clock skew is desired.

P_D = 160 mW typ/pkg (No Loads)


tpd = 1.5 ns typ (All Output Loaded)

 t_{Γ} , $t_{f} = 1.5 \text{ ns typ (20\%-80\%)}$

DUAL 3-INPUT 3-OUTPUT "OR" GATE




LOGIC DIAGRAM



V_{CC1} = Pin 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.

	TEST VOLTAGE VALUES													
	(Volts)													
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE									
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2									
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2									
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2									
	1				_									

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin				1C10210	Test Lim	its			TEST V	OLTACE AD	DI JED TO DIA	E LISTED BEI	OW	}
		Under	-30	o°C		+25°C		+8	5°C		TEST VOLTAGE APPLIED TO PINS LISTED BELOW:		(Vcc)			
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1 _E	8	_	42	-	_	38	-	42	mAdc	-	-	_		8	1,15,16
Input Current	linH	5,6,7	T	650	-	_	410	_	410	μAdc	•	-	_	-	8	1,15,16
	linL	5,6,7	0.5	_	0.5	-	-	0.3	-	μAdc	-	•	-		8	1,15,16
Logic "1"	VOH	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-		_	8	1,15,16
Output Voltage		3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	6	-	-		8	1,15,16
		4	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	7	-		-	8	1,15,16
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	-	_	_	8	1,15,16
Output Voltage		3	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	-	_	-	8	1,15,16
		4	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc		-			8	1,15,16
Logic "1"	VOHA	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-		5	-	8	1,15,16
Threshold Voltage	1	3	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	6	-	8	1,15,16
		4	-1.080	-	-0.980			-0.910	-	Vdc	_		7		8	1,15,16
Logic "0"	VOLA	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	_	_	5	8	1,15,16
Threshold Voltage		3	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	6	8	1,15,16
		4	_	-1.655			-1.630	_	-1.595	Vdc			_	7	8	1,15,16
Switching Times (50-ohm load)											İ		Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t5+2+	2	1.0	2.6	1.0	1.5	2.5	1.0	2.8	ns	_	_	5	2	8	1,15,16
	t5-2-	2	1 1		1 1	1 1		1	1 1	1	l –	-	1 1	2	1 1	
	t5+3+	3	1 1		1 1	1	1 1	1	1 1	1 1	-	-	1	3	1 1	1 1
	t5-3-	3									-	-		3	1 1	
	t5+4+	4				i					-	-		4		
	t5-4-	4					li	1 1			-	_	1 1	4		
Rise Time	t ₂₊	2									-	-		2		
(20 to 80%)	t3+	3									-	-		3		
	t4+	4									-	-	1	4		1 1
Fall Time	t2-	2		1		1	1 1	1 1		1 1	-	-		2		1 1
(20 to 80%)	t3-	3	1	↓	↓	1 1	↓	↓	↓		-	-	1 1.	3	1 1	
	l ta	1 4	1 7	. ▼		. ▼		· 7	1	t V	I –	_	1 V	1 4		

^{*}Individually test each input using the pin connections shown.



DUAL 3-INPUT 3-OUTPUT "NOR" GATE

The MC10211 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.


The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10211 particularly useful in clock distribution applications where minimum clock skew is desired.

P_D = 160 mW typ/pkg (No Loads)


t_{pd} = 1.5 ns typ (All Output Loaded)

 t_r , $t_f = 1.5 \text{ ns typ } (20\%-80\%)$

DUAL 3-INPUT 3-OUTPUT "NOR" GATE




LOGIC DIAGRAM



V_{CC1} = Pin 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.

		TEST VOLTAGE VALUES													
			(Volts)												
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE										
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2										
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2										
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2										

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin				AC 10211	Test Lin	its			TEST V	OL TACE AD	DI IED TO BIN	IS LISTED BEL	OW.	1
		Under	-30	o _C		+25°C		+89	5°C		1 IEST VI	JE I AGE AP	PLIED TO PIN	IS LISTED BEL	.Ovv:	(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1 _E	8	-	42	-	30	38		42	mAdc	_	-	_	-	8	1,15,16
Input Current	linH	5,6,7	-	650	_	-	410	-	410	μAdc	•	_			8	1,15,16
	linL	5,6,7	0.5	_	0.5	_	_	0.3	-	μAdc	~	•	-	-	8	1,15,16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	_	-0.810	-0.890	-0.700	Vdc	-	-	-	_	8	1,15,16
Output Voltage	1	3	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc	-	-	-	-	8	1,15,16
		4	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc					8	1,15,16
Logic "0"	VOL	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	5	-	-	-	8	1,15,16
Output Voltage		3	-1.890	-1.675 -1.675	-1.850	-	-1.650 -1.650	-1.825	-1.615	Vdc	6	-	-	-	8	1,15,16
		+	-1.890	~1.6/5	-1.850	_	-1.650	-1.825	-1.615	Vdc	<u> </u>				88	1,15,16
Logic "1"	VOHA	2	-1.080		-0.980	_	-	-0.910	-	Vdc	-	_	-	5	8	1,15,16
Threshold Voltage		3	-1.080 -1.080	_	-0.980 -0.980	_	_	-0.910 -0.910	_	Vdc Vdc	_	_	_	6	8	1,15,16
Logic "0"	V	2	-1.000	-1.655	-0.500		-1.630	-0.510	-1.595	Vdc	 		5	 	8	1,15,16
Threshold Voltage	VOLA	3	_	-1.655		_	-1.630	_	-1.595	Vdc	_	_	6		8	1,15,16
rineshold voltage		4	_	-1.655	_	_	-1.630	_	-1.595	Vdc	_	_	7		8	1,15,16
Switching Times																
(50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t5+2-	2	1.0	2.6	1.0	1.5	2.5	1.0	2.8	ns	-	_	5	2	8	1,15,16
	t5-2+	2	1 1	- 1	1		1 1	1 1	1	1 1	, –	-	1 1	2		
	t5+3-	3									-	-	1 1	3		
	t5-3+	3			1 1	1 1	1 1		1 1		-	_		3		
	t5+4-	4			1 1			1 1	1 1			-		4		
	t5-4+	4		1	1 1				1 1	1 1	-	_	1 1	4	1 1	
Rise Time	t2+	2				1 1	1 1				i –	-	1 1	2	1 1	
(20 to 80%)	t3+	3					1 1				-	-	1 1	3		1
	t4+	4			1				1		-	-	1 1	4		
Fall Time	t2-	2									- 1	-		2		
(20 to 80%)	t3_	3				1 I	1 1	1 L	1		-	-	1 1	3	1 1	1 1
	ta-	4	♥	₩	\ \ \	₩ .	1 ▼	▼	▼	\ V	_	1 -	1	4	1 🔻	1

^{*}Individually test each input using the pin connections shown.




HIGH SPEED DUAL 3-INPUT 3-OUTPUT OR/NOR GATE

The MC10212 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10212 particularly useful in clock distribution applications where minimum clock skew is desired.

 $\begin{array}{ll} P_D &= 160 \text{ mW typ/pkg (No Load)} \\ t_{pd} &= 1.5 \text{ ns typ (All Outputs Loaded)} \\ t_r, t_f &= 1.5 \text{ ns typ } (20\%\!-\!80\%) \end{array}$


HIGH SPEED DUAL 3-INPUT 3-OUTPUT OR/NOR GATE



DIP

PIN ASSIGNMENT

LOGIC DIAGRAM



V_{CC1} = Pins 1, 15 V_{CC2} = Pin 16 V_{EE} = Pin 8

Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

9 🔲 B_{in}

VEE [

Each MECL 10,000 series circuit has been designed to meet the dc specification shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gate is tested in the same manner.

		TEST VOLTAGE VALUES													
		(Volts)													
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE										
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2										
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2										
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2										

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin					Z Test Limi				TEST VO	N TAGE API	PI IED TO PIN	S LISTED BEL	OW.	
		Under	-30	o°C		+25°C		+89	°C		1 1251 40	JE I AGE AI	2120 10111	O LIGITED BEE		(VCC)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	. 42	-	30	38	-	42	mAdc	-	-	-	-	8	1,15,16
Input Current	1 inH	5,6,7	-	650	-	-	410	-	410	μAdc	5,6,7*	_	-	-	8	1,15,16
	linL	5,6,7	0.5	_	0.5	-	-	0.3	_	μAdc	-	5,6,7*	_	-	8	1,15,16
Logic "1"	VOH	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	-	-	-	8	1,15,16
Output Voltage	ŀ	3	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	- 1	-	-	-	8	1,15,16
	 		-1.060	-0.890	-0.960	 -	-0.810 -1.650	-0.890	-0.700	Vdc	 				8	1,15,16
Logic "0" Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	5	_	_	_	8	1,15,16 1,15,16
Catpat Voltage	1	4	-1.890	-1.675	-1.850	_	-1.650	-1.825	-1.615	Vdc	5	_	_	_	8	1,15,16
Logic "1"	VOHA	2	-1.080	-	-0.980	-		-0.910		Vdc	-	_	5		8	1,15,16
Threshold Voltage		3	-1.080	-	-0.980	-	-	-0.910		Vdc	- 1	_	-	5	8	1,15,16
		4	-1.080	-	-0.980			-0.910	-	Vdc				5	8	1,15,16
Logic "0"	VOLA	2	-	-1.655 -1.655	-		-1.630	-	-1.595	Vdc	-	-	-	5	8	1,15,16
Threshold Voltage		3		-1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc		_	5 5		8	1,15,16 1,15,16
Switching Times (50-ohm load)													Pulse In	Pulse Out	-3.2 V	+2.0 V
Propagation Delay	t5+2+	2	1.0	2.6	1.0	1.5	2.5	1.0	2.8	ns	, _	_	5	2	8	1,15,16
, ,	t5-2-	2	1 1	١.	1	1	1	1	1		-	-	li	2	1	
	t5+3-	3			1 [1 1	1			1 1	-	-		3		1 1
	t5-3+ t5+4-	4					1 1				1 -	_		3		1 1
	t5-4+	4				1 1	1 1				_	-	1 1	4		
Rise Time	t ₂₊	2									_	-		2		
(20 to 80%)	t3+	3									-	-		3		
	t4+	4	1 1 1		1 1			1 1			-	-	1 1	4		1 1 .
Fall Time	t2-	2 3				1 1			1 1		-	-	1 1	2		
(20 to 80%)	t3 t4	4	♦	♦	₩	V	₩	₩	\ \	♦	_	_	♦	4	♦	

^{*}Individually test each input using the pin connections shown.



HIGH SPEED TRIPLE LINE RECEIVER

The MC10216 is a high speed triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10216 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} (pin 11) to prevent upsetting the current source bias network.

Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.


P_D = 100 mW typ/pkg (No Load)

 t_{pd} = 1.8 ns typ (Single ended)


= 1.5 ns typ (Differential)

 t_r , $t_f = 1.5 \text{ ns typ } (20\%-80\%)$

HIGH SPEED TRIPLE LINE RECEIVER



LOGIC DIAGRAM




V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

*VBB to be used to supply bias to the MC10216 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor.

When the input pin with bubble goes positive, it's respective output pin with bubble goes positive.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-line Package. For PLCC pin assignment, see tables on page 1-35.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to $-2.0\,$ volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

ſ		TE	ST VOLTAGE	VALUES		
ſ			(Volts)			
@ Test						
Temperature	VIH max	V _{IL min}	VIHA min	VILA max	V _{BB}	VEE
-30°C	-0.890	-1.890	-1.205	-1.500	From	-5.2
+25°C	-0.810	-1.850	-1.105	-1.475	Pin	-5.2
+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2

										+85°C	-0.700	-1.825	-1.035	-1.440	11	-5.2	1
		Pin			N		Test Lim					TEST VOLT	AGE APPLIED	TO PINS RE	LOW:		
		Under	-3	0°C		+25°C		+8	5°C			1237 VOL17	TOL ATTERE	1011163 BE			(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IH max}	V _{IL min}	VIHA min	VILA max	VBB	VEE	Gnd
Power Supply Drain Current	ΙE	8	-	27	-	20	25	-	27	mAdc	4,9,12	-	-	_	5,10,13	8	1,16
Input Current	linH	4	-	180	-	-	115	-	115	μAdc	4	9,12	_	-	5,10,13	8	1,16
	ICBO	4 9	_	1.5 1.5	-	_	1.0 1.0	-	1.0 1.0	μAdc μAdc	-	9,12 4,12	_	_	5,10,13 5,10,13	8,4 8,9	1,16 1,16
High Output Voltage	VOH	2 3	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960	-	-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc Vdc	4 9,12	9,12 4	_	_	5,10,13 5,10,13	8 8	1,16 1,16
Low Output Voltage	VOL	2 3	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	_	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	9,12 4	4 9,12	_	_	5,10,13 5,10,13	8	1,16 1,16
High Threshold Voltage	VOHA	2	-1.080 -1.080	-	-0.980 -0.980	-	_	-0.910 -0.910	-	Vdc Vdc	9,12	9,12	4 -	- 4	5,10,13 5,10,13	8	1,16 1,16
Low Threshold Voltage	VOLA	2 3	_	-1.655 -1.655	_	_	-1.630 -1.630	_	-1.595 -1.595	Vdc Vdc	9,12	9,12	4	4	5,10,13 5,10,13	8	1,16 1,16
Reference Voltage	VBB	11	-1.420	-1.280	-1.350	-	-1.230	-1.295	-1.150	Vdc	-	_		_	5,10,13	8	1,16
Switching Times (50-ohm Load)													Pulse In	Pulse Out		-3.2 Vdc	+2.0 Vdc
Propagation Delay	t4+2+ t4-2- t4+3- t4-3+	2 2 3 3	1.0	2.6	1.0	1.8*	2.5	1.0	2.8	ns	- - -	- - -	4	2 2 3 3	5,10,13	8	1,16
Rise Time (20% to 80%) Fall Time (20% to 80%)	t ₂₊ t ₃₊ t ₂₋ t ₃₋	2 3 2 3				1.5					_ _ _			3 2			

*Delay is 1.5 ns when inputs are driven differentially Delay is 1.8 ns when inputs are driven single ended



HIGH SPEED DUAL TYPE D MASTER-SLAVE FLIP-FLOP

The MC10231 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable ($\overline{\text{Cp}}$) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the $\overline{\text{Clock Enable}}$ inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master-slave construction.

 $P_D = 270 \text{ mW typ/pkg (No Load)}$


 $t_{pd} = 2 \text{ ns typ}$


from a low to a high state.


t_{Tog} = 225 MHz typ

 t_{r} , $t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$

HIGH SPEED DUAL TYPE D MASTER-SLAVE FLIP-FLOP







Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table after the thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs tested in the same manner.

		TEST	VOLTAGE VAL	JES								
(Volts)												
@ Test Temperature	VIH max	VIL min	VIHA min	VILA max	VEE							
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2							
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2							
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2							

										+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
		Pin			MC102	31 Tes	t Limits				VOLTAGE APPLIED TO PINS LISTED BELOW:					
		Under	-30	°C		+25°C		+8	5°C							(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	1E	8	-	72	-	52	65	-	72	mAdc		-		_	8	1, 16
Input Current	linH	4	-	650	-	_	410	-	410	μAdc	4	_	-	_	8	1, 16
	1	5 6	-	650	-		410	-	410		5 6	-	-	_		1 1
		7	_	350 350	_	_	220 220	_	220 220		7	-	_	_		
	1	9	-	460	_	_	290	_	290	•	9	-	_	-		*
Input Leakage Current	linL	4,5,*	-	-	0.5	-	-	-	-	μAdc	-	•	-	-	8	1, 16
		6,7,9*		_	0.5	-		_	_	μAdc		<u> </u>			8	1, 16
Logic "1"	Voн	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	5	_	-	-	8	1, 16 1, 16
Output Voltage	 	2†	-1.060	-0.890	-0.960		-0.810		-0.700	Vdc	7				8	
Logic "0" Output Voltage	VOL	3 3†	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850	-	-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc Vdc	5 7		_	_	8	1, 16 1, 16
Logic "1"	VOHA	2	-1.080	1.070	-0.980		- 1.000	-0.910	-	Vdc		 	5	 	8	1, 16
Threshold Voltage	VOHA	2†	-1.080	_	-0.980	_	_	-0.910	_	Vdc	_	_	7	9	8	1, 16
Logic "O"	VOLA	3	-	-1.655	_	_	-1.630	_	-1.595	Vdc	_		5	-	8	1, 16
Threshold Voltage	024	3†	-	-1.655	-	-	-1.630	-	-1.595	Vdc		-	7	9	8	1, 16
													Pulse	Pulse		
Switching Times Clock Input				j)	}		1		+1.11 Vdc		In	Out	-3.2 Vdc	+2.0 Vdc
Propagation Delay	t9+2-	2	1.5	3.4	1.5	2.0	3.3	1.6	3.7	ns		_	9	2	8	1, 16
· · · · · · · · · · · · · · · · · · ·	t6+2+	2	1.5	3.4	1.5	2.0	3.3	1.6	3.7	l ï	7	-	6	2	1	1 1
Rise Time (20 to 80%)	t ₂₊	2	0.9	3.3	1.0	1.3	3.1	1.0	3.6		7	_	9	2		
Fall Time (20 to 80%)	t2-	2	0.9	3.3	1.0	1.3	3.1	1.0	3.6	*	-	_	9	2	†	🔻
Set Input		l	1	-			1	†	 						 	
Propagation Delay	t5+2+	2	1.1	3.4	1.1	2.0	3.3	1.2	3.7	ns	-	-	5	2	8	1, 16
	t12+15+	15	1 1	1 1		1 1					6	-	12	15	1	
	t5+3+	3 14	₩	↓	₩	↓	\	₩	1		9	_	5	3		.
Reset Input	t12+14-	14		<u> </u>			<u>'</u>		T .		3	-	12	14	'	'
Propagation Delay	t4+2-	2	1.1	3.4	1.1	2.0	3.3	1.2	3.7	ns	_	_	4	2	8	1, 16
	t13+15-	15	l ii	1	1 1	1	1	l ï	1 1	i	6	-	13	15	l ĭ	
	t4+3-	3						1 1	l	l i	-		4	31		
	t13+14+	14	 _	*			<u> </u>	_ T	1	7	9		13	14		<u> </u>
Setup Time	tSetup	7	1.5		1.0		_	1.5	_	ns	-	-	6,7	2	8	1, 16
Hold Time	^t Hold	7	0.9		0.75			0.9		ns			6,7	2	8	1, 16
Toggle Frequency (Max)	fTog	2	200	-	200	225	-	200	-	MHz		-	6	2	8	1, 16

^{*}Individually test each input; apply V_{IL min} to pin under test.

[†]Output level to be measured after a clock pulse has been applied to the \overline{C}_E input (pin 6)



MECL III

Selector Guide

Data Sheets

MECL III INTEGRATED CIRCUITS

MC1600 Series (-30 to +85°C)

Function Selection — (-30 to +85°C)

Function	Device	Case
Gates		
Dual 4-Input OR/NOR	MC1660	620
Quad 2-Input NOR	MC1662	620
Triple 2-Input Exclusive OR	MC1672	620
Flip-Flops		
Master-Slave Type D	MC1670	620
UHF Prescaler Type D	MC1690(1)	620
(1) Obsolete use MC12090		

11	Obsolete	HSA	MC12090

Function	Device	Case
Multivibrator	• .	
Voltage-Controlled	MC1658	620, 648 751B, 775
Oscillator		
Emitter Coupled	MC1648	632, 646 751, 775
Comparator		
Dual A/D	MC1650/ MC1651	620
Receiver		
Quad-Line	MC1692	620



VOLTAGE-CONTROLLED OSCILLATOR

The MC1648 requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C). FOR MAXIMUM PERFORMANCE $Q_{\rm I} \geqslant 100$ AT FREQUENCY OF OPERATION.

A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). The MC1648 was designed for use in the Motorola Phase-Locked Loop shown in Figure 9. This device may also be used in many other applications requiring a fixed or variable frequency clock source of high spectral purity. (See Figure 2.)

The MC1648 may be operated from a +5.0 Vdc supply or a -5.2 Vdc supply, depending upon system requirements.


Supply Voltage	Gnd Pins	Supply Pins
+5.0 Vdc	7, 8	1, 14
-5.2 Vdc	1, 14	7, 8

MC1648 PIN CONVERSION DATA NON-STANDARD

	Tank	Vcc	VCC	Output	AGC	VEE	VEE	Bias Point
8 D	1	2	3	4	5	6	7	8
14 L, P	12	14	1	3	5	7	8	10
20 FN	18	20	2	4	8	10	12	14

*Note -- All unused pins are not connected.

LOGIC DIAGRAM



Input Capacitance = 6.0 pF typ Maximum Series Resistance for L (External Inductance) = 50 Ttyp Power Dissipation = 150 mW typ/pkg (+5.0 Vdc Supply) Maximum Output Frequency = 225 MHz typ

> V_{CC1} = Pin 1 V_{CC2} = Pin 14 V_{EE} = Pin 7

VOLTAGE-CONTROLLED OSCILLATOR



L SUFFIX CERAMIC PACKAGE CASE 632



P SUFFIX PLASTIC PACKAGE CASE 646



D SUFFIX
PLASTIC PACKAGE
CASE 751



FN SUFFIX PLASTIC PACKAGE CASE 775





FIGURE 1 — CIRCUIT SCHEMATIC



		TEST VOLTAGE/CU	JRRENT VALUES	
@ Test		(Volts)		mAdc
Temperature	V _{IHmax}	V _{ILmin}	Vcc	IL
	MC1648			
−30°C	+ 2.0	+1.5	5.0	-5.0
+ 25°C	+ 1.85	+ 1.35	5.0	-5.0
+85°C	+ 1.7	+1.2	5.0	- 5.0

Note: SOIC "D" Package guaranteed -30° to +70°C only


ELECTRICAL CHARACTERISTICS

Supply Voltage = +5.0 Volts


		}	30°	C		+ 25	°C		+ 85°	C		
Characteristic	Symbol	Mir	1	Max	Mir	,	Max	Mir	•	Max	Unit	Conditions
Power Supply Drain Current	ΙE	_		_	_		41	_			mAdc	Inputs and outputs open.
Logic "1" Output Voltage	Vон	3.95	5 4	.185	4.0	4	4.25	4.1	ı	4.36	Vdc	V _{ILmin} to Pin 12, I _L @ Pin 3.
Logic "0" Output Voltage	VOL	3.1	6	3.4	3.2	: [3.43	3.22	2 3	3.475	Vdc	VIHmax to Pin 12, IL @ Pin 3.
Bias Voltage	V _{Bias} *	1.6	;	1.9	1.4	5	1.75	1.3		1.6	Vdc	V _{ILmin} to Pin 12.
		Min	Тур	Max	Min	Ty	Max	Min	Тур	Max		
Peak-to-Peak Tank Voltage	V _{P-P}	_	_	I —	_	400) —	_	_		mV	
Output Duty Cycle	Vdc	_	_	_	_	50	_	_	_	_	%	See Figure 3.
Oscillation Frequency	fmax**	Ι_	225	_	200	225	5 -	_	225	—	MHz	

^{*}This measurement guarantees the de potential at the bias point for purposes of incorporating a varactor tuning diode at this point. **Frequency variation over temperature is a direct function of the $\Delta C/\Delta$ Temperature and $\Delta L/\Delta$ Temperature.

FIGURE 2 — SPECTRAL PURITY OF SIGNAL OUTPUT FOR 200 MHz TESTING



B.W. = 10 kHzCenter Frequency = 100 MHz Scan Width = 50 kHz/div Vertical Scale = 10 dB/div



*The 1200 ohm resistor and the scope termination imped-ance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

[TEST VOLTAGE/CI	JRRENT VALUES	
@ Test		(Volts)		mAdc
Temperature	V _{IHmax}	V _{ILmin}	VEE	IL.
	MC1648			
−30°C	-3.2	-3.7	-5.2	- 5.0
+ 25°C	-3.35	- 3.85	-5.2	-5.0
+ 85°C	- 3.5	- 4.0	-5.2	-5.0

Note: SOIC "D" Package guaranteed -30° to +70°C only


ELECTRICAL CHARACTERISTICS

Supply Voltage = -5.2 Volts

			- 30°	С	-	+ 25	°C		+ 85°	C		
Characteristic	Symbol	Mir	1	Max	Min		Max	Mir		Max	Unit	Conditions
Power Supply Drain Current	ΙE	_		_	_		41	_		_	mAdc	Inputs and outputs open.
Logic "1" Output Voltage	VoH	- 1.0	45 –	0.815	- 0.9	96	-0.75	-0.8	39	-0.64	Vdc	V _{ILmin} to Pin 12, I _L @ Pin 3.
Logic "0" Output Voltage	VOL	- 1.8	39 -	1.65	- 1.8	35	- 1.62	- 1.8	33 -	1.575	Vdc	VIHmax to Pin 12, IL @ Pin 3.
Bias Voltage	V _{Bias} *	-3.	6	- 3.3	- 3.7	75	-3.45	-3.	9	-3.6	Vdc	V _{ILmin} to Pin 12.
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
Peak-to-Peak Tank Voltage	V _{P-P}	_	_	_	_	400	—	_		_	mV	
Output Duty Cycle	Vdc	_	_	_	_	50	_	_	_	_	%	See Figure 3.
Oscillation Frequency	f _{max} **	_	225	_	200	225	5 —	_	225		MHz	

^{*}This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor tuning diode at this point.
**Frequency variation over temperature is a direct function of the ΔC/Δ Temperature and ΔL/Δ Temperature.

FIGURE 3 — TEST CIRCUIT AND WAVEFORMS



OPERATING CHARACTERISTICS


Figure 1 illustrates the circuit schematic for the MC1648. The oscillator incorporates positive feedback by coupling the base of transistor Q6 to the collector of Q7. An automatic gain control (AGC) is incorporated to limit the current through the emitter-coupled pair of transistors (Q7 and Q6) and allow optimum frequency response of the oscillator.

In order to maintain the high Ω of the oscillator, and provide high spectral purity at the output, transistor $\Omega 4$ is used to translate the oscillator signal to the output differential pair $\Omega 2$ and $\Omega 3$. $\Omega 2$ and $\Omega 3$, in conjunction with output transistor $\Omega 1$, provides a highly buffered output which produces a square wave. Transistors $\Omega 9$ and $\Omega 11$ provide the bias drive for the oscillator and output buffer. Figure 2 indicates the high spectral purity of the oscillator output (pin 3).

When operating the oscillator in the voltage controlled mode (Figure 4), it should be noted that the cathode of the varactor diode (D) should be biased at least "2" VBE above V_{EE} ($\approx 1.4 \text{ V}$ for positive supply operation).


When the MC1648 is used with a constant dc voltage

FIGURE 4 — THE MC1648 OPERATING IN THE VOLTAGE CONTROLLED MODE



to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Figure 5.

FIGURE 5 — NOISE DEVIATION TEST CIRCUIT AND WAVEFORM



NOTE: Any frequency deviation caused by the signal generator and MC1648 power supply should be determined and minimized prior to testing.

TRANSFER CHARACTERISTICS IN THE VOLTAGE CONTROLLED MODE USING EXTERNAL VARACTOR DIODE AND COIL. Ta = 25° C

FIGURE 6




FIGURE 7





FIGURE 8



Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figures 6, 7, and 8. Figures 6 and 8 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6.0 pF typical). Figure 7 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The 1.0 k Ω resistor in Figures 6 and 7 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased. The larger-valued resistor (51 k Ω) in Figure 8 is required to provide isolation for the high-impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:

$$\frac{f_{max}}{f_{min}} = \frac{\sqrt{C_D(max) \, + \, C_S}}{\sqrt{C_D(min) \, + \, C_S}}$$

where $f_{min} = \frac{1}{2\pi \sqrt{L(C_D(max) + C_S)}}$

C_S = shunt capacitance (input plus external capacitance).

 ${
m C}_{D}={
m varactor}$ capacitance as a function of bias voltage.

Good RF and low-frequency bypassing is necessary on the power supply pins. (See Figure 2.)

Capacitors (C1 and C2 of Figure 4) should be used to bypass the AGC point and the VCO input (varactor diode), guaranteeing only dc levels at these points.

For output frequency operation between 1.0 MHz and 50 MHz a 0.1 μ F capacitor is sufficient for C1 and C2. At higher frequencies, smaller values of capacitance should be used; at lower frequencies, larger values of capacitance. At high frequencies the value of bypass capacitors depends directly upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimize unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the MC1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0 volt supply is used, -5.2 volts if a negative supply is used) as shown in Figure 10.

At frequencies above 100 MHz typ, it may be desirable to increase the tank circuit peak-to-peak voltage in order to shape the signal at the output of the MC1648. This is accomplished by tying a series resistor (1.0 kM minimum) from the AGC to the most positive power potential (+5.0 volts if a +5.0 volt supply is used). Figure 11 illustrates this principle.

APPLICATIONS INFORMATION

The phase locked loop shown in Figure 9 illustrates the use of the MC1648 as a voltage controlled oscillator. The figure illustrates a frequency synthesizer useful in tuners for FM broadcast, general aviation, maritime and landmobile communications, amateur and CB receivers. The system operates from a single +5.0 Vdc supply, and requires no internal translations, since all components are compatible.

Frequency generation of this type offers the advantages of single crystal operation, simple channel selection, and elimination of special circuitry to prevent harmonic lockup. Additional features include dc digital switching (preferable over RF switching with a multiple crystal system), and a broad range of tuning (up to 150 MHz, the range being set by the varactor diode).


The output frequency of the synthesizer loop is determined by the reference frequency and the number programmed at the programmable counter; fout = Nfref. The channel spacing is equal to frequency (fref).

For additional information on applications and designs for phase locked-loops and digital frequency synthesizers, see Motorola Brochure BR504/D, Electronic Tuning Address Systems, (ETAS).

Figure 10 shows the MC1648 in the variable frequency mode operating from a +5.0 Vdc supply. To obtain a sine wave at the output, a resistor is added from the AGC circuit (pin 5) to VFE.

Figure 11 shows the MC1648 in the variable frequency mode operating from a +5.0 Vdc supply. To extend the useful range of the device (maintain a square wave output

FIGURE 9 — TYPICAL FREQUENCY SYNTHESIZER APPLICATION



above 175 MHz), a resistor is added to the AGC circuit at pin 5 (1.0 k-ohm minimum).

Figure 12 shows the MC1648 operating from +5.0 Vdc and +9.0 Vdc power supplies. This permits a higher voltage swing and higher output power than is possible from the MECL output (pin 3). Plots of output power versus

total collector load resistance at pin 1 are given in Figures 13 and 14 for 100 MHz and 10 MHz operation. The total collector load includes R in parallel with Rp of L1 and C1 at resonance. The optimum value for R at 100 MHz is approximately 850 ohms.

FIGURE 10 — METHOD OF OBTAINING A SINE-WAVE OUTPUT




FIGURE 11 — METHOD OF EXTENDING THE USEFUL RANGE OF THE MC1648 (SQUARE WAVE OUTPUT)





FIGURE 12 — CIRCUIT USED FOR COLLECTOR OUTPUT OPERATION



*QL ≥ 100

FIGURE 13 — POWER OUTPUT versus COLLECTOR LOAD





FIGURE 14 — POWER OUTPUT versus COLLECTOR LOAD





MC1650 MC1651


DUAL A/D CONVERTER

The MC1650 and the MC1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The MC1650 provides high impedance Darlington inputs, while the MC1651 is a lower impedance option, with higher input slew rate and higher speed capability.

The clock inputs $(\overline{C}_a \text{ and } \overline{C}_b)$ operate from MECL III or MECL 10,000 digital levels. When \overline{C}_a is at a logic high level, Q0 will be at a logic high level provided that $V_1>V_2$ (V_1 is more positive than V_2). $\overline{Q}0$ is the logic complement of Q0. When the clock input goes to a low logic level, the outputs are latched in their present

Assessment of the performance differences between the MC1650 and the MC1651 may be based upon the relative behaviors shown in Figures 4 and 7.

LOGIC DIAGRAM



- PD = 330 mW typ/pkg (No Load)
- t_{pd} = 3.5 ns typ (MC1650)
 - = 3.0 ns typ (MC1651)
- Input Slew Rate = 350 V/μs (MC1650)
 - $= 500 \text{ V/}\mu\text{s} (MC1651)$
- Differential Input Voltage: 5.0 V (-30°C to +85°C)
- Common Mode Range:
 - -3.0 V to +2.5 V (-30°C to +85°C) (MC1651)
 - -2.5 V to +3.0 V (-30°C to +85°C) (MC1650)
- Resolution: ≤ 20 mV (-30°C to +85°C)
- Drives 50 Ω lines

Number at end of terminal denotes pin number for L package (Case 620).


DUAL A/D CONVERTER



TRUTH TABLE

Ē	V ₁ , V ₂	Q0 _{n+1}	<u> </u>
Н	$V_1 > V_2$	Н	L
Н	V ₁ < V ₂	L	Н
L	φφ	Q0 _n	Ō0n

φ = Don't Care



				Т	EST VOL	TAGE VAL	UES					
@ Test					(Volts)							
Temperature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	V _{A1}	V _{A2}	VA3	V _{A4}	V _{A5}	V _{A6}	VCC3	VEE3
−30°C	-0.875	- 1.89	-1.18	- 1.515	+0.02	-0.02					+5.0	-5.2
+ 25°C	-0.81	- 1.85	-1.095	- 1.485	+0.02	-0.02	1	See N	lote 4		+5.0	- 5.2
+ 85°C	- 0.7	- 1.83	- 1.025	- 1.44	+0.02	-0.02					+5.0	-5.2

		-3	0°C	+2	5°C	+8	5°C				TEST V	OLTAGE A	PPLIED	TO PI	NS LIS	TED B	ELOW		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	VIHmax	V _{ILmin}	VIHAmin	VILAmax	V _{A1}	V _{A2}	V _{A3}	V _{A4}	V _{A5}	V _{A6}	Gnd
Power Supply Drain Current Positive Negative	Icc IE	_	_	_	25* 55*	_	_	mAdc	 4,13	4,13 —	_	_	6,12 6,12	_	_	=	_	=	1,5,11,16 1,5,11,16
Input Current MC1650 MC1651	lin	_	_		10 40	=	-	μAdc	4	13 —	_	_	12	_	6	=	=	=	1,5,11,16
Input Leakage Current MC1650 MC1651	IR	_	_	_	7.0 10	1 1	-	μAdc	4	13 —	_	_ :	12	_	_	_	6	_	1,5,11,16
Clock Input Current	linH	_	_	_	350	_	_	μAdc	4	13	_	_	6,12	_	_	—	_	_	1,5,11,16
Logic "1" Output Voltage Logic "0" Output Voltage	VOL	- 1.045 - 1.89	- 0.875 - 1.65	- 0.96 - 1.85	- 0.81 - 1.62	- 0.89 - 1.83	-0.7 -1.575	Vdc	4,13				6,12 	5,11 		 5,11 6,12 6,12 6,12 5,11			1.5,11,16 1,6,12,16 1,16 1,5,11,16 1,5,11,16 1,6,12,16 1,16 1,5,11,16 1,5,11,16 1,5,11,16 1,5,11,16 1,5,11,16 1,5,11,16
Logic "1" Threshold Voltage ²	VOHA	- 1.065	_	-0.98	_	-0.91	_	Vdc	 	13	4 - 4 -	- 4 - 4	6 - 6	6	_ _ _ _	_ _ _	_ _ _	- - -	1,5,16
Logic "0" Threshold Voltage ²	VOLA	_	-1.63	_	- 1.6	_	- 1.555	Vdc	_ _ _	13	4 4 	- 4 - 4	6 - 6	6 6	_ _ _	_ _ _	1 - 1		1,5,16

NOTES: 1. All data is for 1/2 MC1650 or MC1651, except data marked
(*) which refers to the entire package.
2. These tests done in order indicated. See Figure 5.


3. Maximum Power Supply Voltages (beyond which device life may be impaired):
|VEE| + |VCC| ≥ 12 Vdc


All Temperatures	VA3	V _{A4}	V _{A5}	V _{A6}
MC1650	+3.0	+ 2.98	- 2.5	- 2.48
MC1651	+ 2.5	+2.48	-3.0	- 2.98

MC1650/MC1651

CIRCUIT SCHEMATIC

MC1650 Inputs V160-V₂ 5 -------- - D





		SW	/ITCHING	TEST VOLT	AGE VAL	JES	
@ Test				(Volts)			
Temperature	V _{R1}	V _{R2}	V _{R3}	VX	V _{XX}	V _{CC} ¹	V _{EE} 1
−30°C	+ 2.0			+1.04	+2.0	+7.0	-3.2
+ 25°C	+ 2.0	See N	lote 4	+1.11	+2.0	+7.0	-3.2
+85°C	+ 2.0			+1.19	+ 2.0	+7.0	- 3.2


	Symbol	-30°C		+25°C		+ 85°C			Conditions	
Characteristic		Min	Max	Min	Max	Min	Max	Unit	(See Figures 1–3)	
Switching Times Propagation Delay (50% to 50%) V-Input	^t pd	2.0	5.0	2.0	5.0	2.0	5.7	ns	V_{R1} to V_2 , V_X to Clock, P_1 to V_1 , or, V_{R2} to V_2 , V_X to Clock, P_2 to V_1 , or, V_{R3} to V_2 , V_X to Clock, P_3 to V_1 .	
Clock ²		2.0	4.7	2.0	4.7	2.0	5.2		V_{R1} to V_2 , P_1 to V_1 and P_4 to Clock, or, V_{R1} to V_1 , P_1 to V_2 and P_4 to Clock	
Clock Enable ³	t _{setup}		_	2.5	_	_	_	ns	V _{R1} to V ₂ , P ₁ to V ₁ , P ₄ to Clock	
Clock Aperture ³	tap		_	1.5	-	_	_	ns		
Rise Time (10% to 90%)	t+	1.0	3.5	1.0	3.5	1.0	3.8	ns	V _R to V ₂ , V _X to Clock, P ₁ to V ₁ .	
Fall Time (10% to 90%)	t-	1.0	3.0	1.0	3.0	1.0	3.3	ns		

NOTES: 1. Maximum Power Supply Voltages (beyond which device life may be impaired:

| Vcc| + |VEE| ≥ 12 Vdc.
| Unused clock inputs may be tied to ground.
| See Figure 3.

4.	All Temperatures	VR2	V _{R3}
Γ	MC1650	+4.9	-0.4
Γ	MC1651	+44	-0.9


FIGURE 1 — SWITCHING TIME TEST CIRCUIT @ 25°C




Note: All power supply and logic levels are shown shifted 2.0 volts positive.
50 ohm termination to ground located in each scope channel input.
All input and output cables to the scope are equal lengths of 50 ohm coaxial cable.

FIGURE 2 — SWITCHING AND PROPAGATION WAVEFORMS @ 25°C

The pulse levels shown are used to check ac parameters over the full common-mode range.






TEST PULSE LEVELS


	P	1	P	2	P3		
	MC1650	MC1651	MC1650	MC1651	MC1650	MC1651	
VIH	+2.1 V	+2.1 V	+5.0 V	+4.5 V	-0.3 V	-0.8 V	
VR	+2.0 V	+2.0 V	+4.9 V	+4.4 V	-0.4 V	-0.9 V	
VIL	+1.9 V	+1.9 V	+4.8 V	+4.3 V	-0.5 V	- 1.0 V	

FIGURE 3 — CLOCK ENABLE AND APERTURE TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



50 ohm termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50 ohm coaxial cable.

ANALOG SIGNAL POSITIVE AND NEGATIVE SLEW CASE




Clock enable time = minimum time between analog and clock signal such that output switches, and tpd (analog to Q) is not degraded by more than 200 ps.

---- Clock aperture time = time difference between clock enable time and time that output does not switch and
V is less than 150 mV.

Note: All power supply and logic levels are shown shifted 2.0 volts positive.


FIGURE 4 — PROPAGATION DELAY (t_{pd}) versus INPUT PULSE AMPLITUDE AND CONSTANT OVERDRIVE


TEST CIRCUIT



POSITIVE PULSE DIAGRAM Positive


NEGATIVE PULSE DIAGRAM





Input Switching time is constant at 1.5 ns (10% to 90%).

PROPAGATION DELAY versus PULSE AMPLITUDE



PROPAGATION DELAY versus OVERDRIVE




FIGURE 5 — LOGIC THRESHOLD TESTS (WAVEFORM SEQUENCE DIAGRAM)





FIGURE 6 — TRANSFER CHARACTERISTICS (Q versus Vin)








FIGURE 7 — OUTPUT VOLTAGE SWING versus FREQUENCY



(B) TYPICAL OUTPUT LOGIC SWING versus FREQUENCY








FIGURE 8 — INPUT CURRENT versus INPUT VOLTAGE

TEST CIRCUIT








VOLTAGE-CONTROLLED MULTIVIBRATOR

The MC1658 is a voltage-controlled multivibrator which provides appropriate level shifting to produce an output compatible with MECL III and MECL 10,000 logic levels. Frequency control is accomplished through the use of voltage-variable current sources which control the slew rate of a single external capacitor.

The bias filter may be used to help eliminate ripple on the output voltage levels at high frequencies and the input filter may be used to decouple noise from the analog input signal.



VOLTAGE-CONTROLLED MULTIVIBRATOR



L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX
PLASTIC PACKAGE
CASE 648



D SUFFIX PLASTIC PACKAGE CASE 751B



FN SUFFIX PLASTIC PACKAGE CASE 775





FIGURE 1 - CIRCUIT SCHEMATIC



	TEST VOLTAGE VALUES									
@ Test	Vdc ±1%									
Temperature	VIH	VIL	V ₃	VIHA						
−30°C	0	-2.0	- 1.0	+ 2.0						
+ 25°C	0	-2.0	- 1.0	+ 2.0						
+85°C	0	-2.0	-1.0	+ 2.0						

FI FCTRICAL CHARACTERISTICS (VEE = -5.2 V VCC = 0 V (GND)

		-3	0°C	+2	5°C	+ 8	5°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	ΙΕ	_	. —	_	32	_	_	mAdc	V _{IH} to V _{CX} Limit applies for 1 or 2
Input Current	linH	_	_		350	_	_	μAdc	VIH to VCX1
"Q" High Output Voltage	Vон	- 1.045	-0.875	-0.96	- 0.81	-0.89	-0.7	Vdc	V ₃ to V _{CX} . Limits apply
"Q" Low Output Voltage	Voi	- 1.89	- 1.65	- 1.85	-1.62	- 1.83	- 1.575	Vdc	for 1 or 2

AC CHARACTERISTICS ($V_{FF} = -3.2 \text{ V V}_{CC} = +2.0 \text{ V}$)

	Symbol	Min	Max	Min	Тур	Max	Min	Max	Unit	Conditions (See Figure 2)
Rise Time (10% to 90%)	t ⁺		2.7		1.6	2.7	l –	3.0	ns	
Fall Time (10% to 90%)	t-		2.7		1.4	2.7	_	3.0	ns	VIHA to VCX, CX14 from
Oscillator Frequency	fosc1	130	_	130	155	175	110		MHz	pin 11 to pin 14.
	f _{osc2}		_	78	100	120	_	_	MHz	V _{IHA} to V _{CX} , CX2 ⁵ from pin 11 to pin 14.
Tuning Ratio Test	TR ³	_	_	3.1	4.5	_	_	_	_	CX2 ⁵ from pin 11 to pin 14.


- NOTES: 1. Germanium diode (0.4 drop) forward biased from 11 to 14 (11


 2. Germanium diode (0.4 drop) forward biased from 14 to 11 (11

 3. TR = Output frequency at V_{CX} = Gnd
 Output frequency at V_{CX} = -2.0 V

 4. C_{X1} = 5.0 pF connected from pin 11 to pin 14.
 5. C_{X2} = 10 pF connected from pin 11 to pin 14.

FIGURE 2 — AC TEST CIRCUIT AND WAVEFORMS





50 ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50 ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin.

Note: All power supply and logic levels are shown shifted 2.0 volts positive.

FIGURE 3 — OUTPUT FREQUENCY versus CAPACITANCE FOR VARIOUS VALUES OF INPUT VOLTAGE




FIGURE 4 — RMS NOISE DEVIATION versus OPERATING FREQUENCY





FIGURE 5 — FREQUENCY CAPACITANCE PRODUCT versus CONTROL VOLTAGE (VCX)



VCX, INPUT VOLTAGE (Vdc)

 $\label{eq:VEE} \begin{array}{ll} V_{EE}=\ -5.2\ V,\ V_{CC}=\ 0\ V. \\ \text{FOR USE AT VEE}=\ 0\ V,\ V_{CC}=\ +5\ V\ (V_{CXP}=\ +5\ V\ -\ V_{CX}) \end{array}$ V_{CXP} = POSITIVE INPUT VOLTAGE.



ELECTRICAL CHARACTERISTICS


		-3	0°C	+2	5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE		_	_	28	_	_	mAdc
Input Current	linH	_	_		350	_	_	μAdc
Switching Times Propagation Delay	t+- t-+	0.6 0.6	1.8 1.6	0.6 0.6	1.7 1.5	0.6 0.6	1.9 1.7	ns
Rise Time, Fall Time (10% to 90%)	t+,t-	0.6	2.2	0.6	2.1	0.6	2.3	ns

LOGIC DIAGRAM Ain1 4 -A_{in2} 5 Ain3 6 A_{in4} 7 Bin1 10 -Bin2 11 -15 B_{out} Bin3 12 Bin4 13 out = in1 + in2 + in3 + in4 $\overline{out} = \overline{in1 + in2 + in3 + in4}$ $\begin{array}{l} V_{CC1} = Pin~1 \\ V_{CC2} = Pin~16 \\ V_{EE} = Pin~8 \end{array}$ $t_{pd} = 0.9 \text{ ns typ (510 ohm load)}$ = 1.1 ns typ (50 ohm load) P_D = 120 mW typ/pkg (No load) Full Load Current, I_L = −25 mAdc max

MC1660

DUAL 4-INPUT OR/NOR GATE










QUAD 2-INPUT NOR GATE


ELECTRICAL CHARACTERISTICS

		-3	0°C	+2	5°C	+ 8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_		_	56		_	mAdc
Input Current	linH	_	_	_	350	_	<u> </u>	μAdc
Switching Times Propagation Delay	t-+ t+-	0.6 0.6	1.6 1.8	0.6 0.6	1.5 1.7	0.6 0.6	1.7 1.9	ns
Rise Time, Fall Time (10% to 90%)	t+, t-	0.6	2.2	0.6	2.1	0.6	2.3	ns











MASTER-SLAVE FLIP-FLOP

Master slave construction renders the MC1670 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the "Master" portion of the flip-flop. The data present in the "Master" is transferred to the "Slave" when clock inputs (C1 "OR" C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.

While either C1 "OR" C2 is in the high state, the "Master" (and data input) is disabled.

Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.

Power Dissipation = 220 mW typ (No Load)

 $f_{Tog} = 350 \text{ MHz typ}$

TRUTH TABLE

R	S	D	С	Q _{n+1}
L	Н	φ	φ	н
н	L	· φ	φ	L
н	Н	φ	φ	N.D.
L	L	L	L	Q _n
L	L	L		L
L	L	L	Н	Q _n Q _n H
L	L	Н	L	Q _n
L	L	Н		н
L	L	Н	Н	Qη


φ = Don't Care ND = Not Defined C = C1 + C2

ELECTRICAL CHARACTERISTICS

		-3	O°C	+2	5°C	+ 85°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	-	_	48	_	_	mAdd
Input Current	linH							μAdc
Set, Reset		_	l —	 	550	-	—	
Clock	İ	 	l —	 —	250	 	l —	
Data	1	-	_	 	270	_	 -	
Switching Times								ns
Propagation Delay	t _{pd}	1.0	2.7	1.1	2.5	1.1	2.9	
Rise Time (10% to 90%)	t+	0.9	2.7	1.0	2.5	1.0	2.9	ns
Fall Time (10% to 90%)	t-	0.5	2.1	0.6	1.9	0.6	2.3	ns
Setup Time	ts"1"	_	_	0.4	_	_	I —	ns
	ts"0"	_		0.5		_	_	
Hold Time	tH"1"	_	_	0.3	_	_	_	ns
	tH"0"	_	-	0.5	_	_	_	
Toggle Frequency	fTog	270	_	300	_	270	_	MHz

MASTER-SLAVE FLIP-FLOP









FIGURE 1 - TOGGLE FREQUENCY WAVEFORMS



The maximum toggle frequency of the MC1670 has been exceeded when either:

- 1. The output peak-to-peak voltage swing falls below 600 millivolts,
 OR
- 2. The device ceases to toggle (divide by two).

FIGURE 2 — MAXIMUM TOGGLE FREQUENCY (TYPICAL)





Figure 2 illustrates the variation in toggle frequency with the dc offset voltage ($V_{\mbox{Bias}}$) of the input clock signal.

Figures 4 and 5 illustrate minimum clock pulse width recommended for reliable operation of the MC1670.


FIGURE 3 — TYPICAL MAXIMUM TOGGLE FREQUENCY



Temperature	-30°C	+ 25°C	+85°C
V _{Bias}	+0.66 Vdc	+0.71 Vdc	+0.765 Vdc


Note: All power supply and logic levels are shown shifted 2.0 volts positive.

FIGURE 4 — MINIMUM "DOWN TIME" TO CLOCK OUTPUT LOAD = 50 Ω



1.0 ns/DIV.

FIGURE 5 — MINIMUM "UP TIME" TO CLOCK OUTPUT LOAD = 50 Ω







ELECTRICAL CHARACTERISTICS

			-3	0°C	+2	5°C	+8	5℃	
Characterist	ic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain C	urrent	ΙE	_	_	_	55	_	_	mAdc
Input Current									μAdc
	A Inputs	linH	-	-	 	350	-	 —	1
	B Inputs	linH	_	_		270	_	—	
Switching Times									ns
Propagation Delay	A Inputs	t++,t-+	_	2.1	_	1.9	_	2.4	1
	Ailiputs	t+-,t	_	2.2		2.0	_	2.5	
	B inputs	t++,t-+	-	2.6	-	2.4		2.9	
D: T: (400)	•	t+-,t	-	2.6	_	2.4	_	2.9	
Rise Time (10% to 90%)		t+	_	2.7	_	2.5	_	2.9	ns
Fall Time (10% to 90	J%)	t-	_	2.4	_	2.2	_	2.6	ns

TRIPLE 2-INPUT EXCLUSIVE-OR GATE








V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

t_{pd} = 1.1 ns typ (510 ohm load) = 1.3 ns typ (50 ohm load)

 $P_D = 220 \text{ mW typ/pkg}$

Full Load Current, IL = -25 mAdc max

Number at end of terminal denotes pin number for L package.





MC1690 OBSOLETE USE MC12090


ELECTRICAL CHARACTERISTICS

		-3	0°C	Γ.	+ 25°	С	+8	5°C	
Characteristic	Symbol	Min	Max	Mir	n [Vlax	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	_	T	59	_	_	mAdc
Input Current Pins 7, 9 Pins 11, 12	linH	_	_	_	- 1 '	250 270	_	_	μAdc
Switching Times				Min	Тур	Max			ns
Propagation Delay	tpd	_	_	_	1.5	_	_	_	
Rise Time, Fall Time (10% to 90%)	t+,t-	-	_	-	1.3	-	_	_	ns
Setup Time	tsetup	_	_	-	0.3	_	_	_	ns
Hold Time	thold	_	_	_	0.3	_		_	
Toggle Frequency	fTog	500		500	540	_	500	_	MHz

UHF PRESCALER TYPE D FLIP-FLOP



LOGIC DIAGRAM



 $\begin{array}{l} V_{CC1} = Pin~1\\ V_{CC2} = Pin~16\\ V_{EE} = Pin~8 \end{array}$

 $P_D = 200 \text{ mW typ/pkg (No Load)} \ f_{Tog} = 500 \text{ MHz min}$

TRUTH TABLE

С	D	Q _{n+1}
L	φ	Q _n
Н	φ	Q _n
	L	L
	Н	н

C = C1 + C2 D = D1 + D2

φ = Don't Care




FIGURE 1 — TOGGLE FREQUENCY TEST CIRCUIT





FIGURE 2 — TOGGLE FREQUENCY WAVEFORMS



The maximum toggle frequency of the MC1690 has been exceeded when either:

- The output peak-to-peak voltage swing falls below 600 millivolts,
 OR
 OR
- 2. The device ceases to toggle (divide-by-two).


Note: All power supply and logic levels are shown shifted 2.0 volts positive.





ELECTRICAL CHARACTERISTICS

		-3	−30°C		5°C	+8	5°C	
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	_	_	_	50	-	-	mAdc
Input Current	lin	_	_		250	_	_	μAdc
Input Leakage Current	IR	_	_	_	100	_	_	μAdc
Reference Voltage	V _{BB}	- 1.375	- 1.275	- 1.35	- 1.25	-1.3	-1.2	Vdc
Switching Times Propagation Delay	t-+ t+-	0.6 0.6	1.6 1.8	0.6 0.6	1.5 1.7	0.6 0.6	1.7 1.9	ns
Rise Time, Fall Time (10% to 90%)	t+,t-	0.6	2.2	0.6	2.1	0.6	2.3	ns









APPLICATION INFORMATION

The MC1692 quad line receiver is used primarily to receive data from balanced twisted pair lines, as indicated in Figure 1. The line is driven with a MC1660 OR/NOR gate. The MC1660 is terminated with 50 ohm resistors to -2.0 volts. At the end of the twisted pair a 100 ohm termination resistor is placed across the differential line receiver inputs of the MC1692. Illustrated in Figure 2 is the sending and receiving waveforms at a data rate of 400 megabits per second over an 18 foot twisted pair

cable. The waveform picture of Figure 3 shows a 5.0 nanosecond pulse being propagated down the 18 foot line. The delay time for the line is 1.68 ns/foot.

The MC1692 may also be applied as a high frequency schmitt trigger as illustrated in Figure 4. This circuit has been used in excess of 200 MHz. The MC1692 when loaded into 50 ohms will produce an output rising edge of about 1.5 nanoseconds.

FIGURE 1 — LINE DRIVER/RECEIVER




FIGURE 2 - 400 MBS WAVEFORMS




FIGURE 3 - PULSE PROPAGATION WAVEFORMS





FIGURE 4 - 200 MHz SCHMITT TRIGGER





MECL Memories

Selector Guide

Data Sheets

5

MECL Memories INTEGRATED CIRCUITS

Device	Organization (Word x Bit)	Access Time	Pins	Case
ECL 10K, 10H				
MC10H145	16 x 4	6	16	620, 648, 775
MCM10145	16 x 4	15	16	620
MCM10146	1024 x 1	29	16	620

Device	Organization (Word x Bit)	Access Time	Pins	Case
PROMS	15			
MCM10149*25	256 + 4	25	16	620



64-BIT REGISTER FILE (RAM)

The MCM10145 is a 64-Bit RAM organized as a 16 x 4 array. This organization and the high speed make the MCM10145 particularly useful in register file or small scratch pad applications. Fully decoded inputs, together with a chip enable, provide expansion of memory capacity. The Write Enable input, when low, allows data to be entered; when high, disables the data inputs. The Chip Select input when low, allows full functional operation of the device; when high, all outputs go to a low logic state. The Chip Select, together with open emitter outputs allow full wire-ORing and data bussing capability. On-chip input pulldown resistors allow unused inputs to remain open.


- Typical Address Access Time = 10 ns
- Typical Chip Select Access Time = 4.5 ns
- Operating Temperature Range = 0° to +75°C
- 50 kΩ Pulldown Resistors on All Inputs
- Fully Compatible with MECL 10,000
- Pin-for-Pin Compatible with the F10145


MECL

64-BIT REGISTER FILE (RAM)



L SUFFIX CERAMIC PACKAGE CASE 620





MODE		INPUT		OUTPUT							
	CS	CS WE Dn Qn									
Write "0"	L	L L L L									
Write "1"	L	L	Η	L							
Read	L	н	φ	α							
Disabled H ϕ ϕ L											

FUNCTIONAL DESCRIPTION:

The MCM10145 is a 16 word x 4-bit RAM. Bit selection is achieved by means of a 4-bit address A0 thru A3.

The active-low chip select allows memory expansion up to 32 words. The fast chip select access time allows memory expansion without affecting system performance.

The operating mode of the RAM (CS input low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode—the output is low and the data present at D_n is stored at the selected address. With \overline{WE} high the chip is in the read mode—the data state at the selected memory location is presented non-inverted at Q_n .

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	Vin	0 to VEE	Vdc
Output Source Current — Continuous — Surge	. 10	< 50 < 100	mAdc
Junction Operating Temperature	TJ	< 165	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

DC TEST VOLTAGE VALUES (Volts)										
Test Temperature	V _{IHmax}	VIHmax VILmin VIHAmin VILAmax V								
0°C	-0.840	-1.870	-1.145	-1.490	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+75°C	-0.720	-1.830	-1.045	-1,450	-5.2					

ELECTRICAL CHARACTERISTICS


Each MECL Memory circuit has been designed to meet the de and ac specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


			٨	ACM 10145	Test Limi	ts			
	1	00	c	+25	5°C	+75	o°C		
DC Characteristics	Symbol	Min	Max	Min	Max	Min	·Max	Unit	Conditions
Power Supply Drain Current	lee .		130		125	-	120	mAdc	Typ I _{EE} @ 25 ^o C = 90 mA All outputs and inputs open. Measure pin 8.
Input Current High	I _{in} H	_	220	_ ·	220	-	220	μAdc	Test one input at a time, all other inputs are open. Vin = VIH.
Input Current Low	l _{in} L	0.5	-	0.5	·	0.3		μAdc	Test one input at a time, all other inputs are open. Vin = VIL.
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic "0" Output Voltage	VOL	-1.870	-1.665	-1.850	-1.650	-1.830	-1.625	Vdc	
Logic "1" Threshold Voltage	Vона	-1.020	-	-0.980	-	-0.920		Vdc	Threshold testing is performed and guaranteed on one input at
Logic "0" Threshold Voltage	VOLA	-	-1.645	-	-1.630	-	-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or V_{ILA} . Load 50 Ω to -2.0 V .

			Test Limit	s		
Characteristic	Symbol	Min	Тур	Max	Unit	Conditions
Read Mode						See Figures 2 and 3.
Chip Select Access Time	tACS	2.0	4.5	8.0	ns	Measured from 50% of input to 50% of
Chip Select Recovery Time	tRCS	2.0	5.0	8.0	ns	output. See Note 1.
Address Access Time	tAA	4.0	10	15	ns	
Write Mode						
Write Pulse Width	tw	8.0	-	_	ns	tWSA = 5 ns
Data Setup Time Prior to Write	twsp	0	-6.0	_	ns	Measured at 50% of input to 50% of
Data Hold Time After Write	twHD	3.0	0 -	_	ns	output.
Address Setup Time Prior to Write	twsa	5.0	1.0	-	ns	tw = 8 ns. See Figure 4.
Address Hold Time After Write	tWHA	1.0	-3.0		ns	•
Chip Select Setup Time Prior to Write	twscs	0	-5.0	-	ns	
Chip Select Hold Time After Write	twncs	0	-6.0	-	ns	
Write Disable Time	tws	2.0	5.0	8.0	ns	
Write Recovery Time	twR	2.0	5.0	8.0	ns	
Chip Enable Strobe Mode						
Data Setup Prior to Chip Select	tCSD	0	-6.0	-	ns	Guaranteed but not tested on standard
Write Enable Setup Prior to Chip	tcsw	0	-3.0	-	ns	product. See Figure 5.
Select	"					
Address Setup Prior to Chip Select	tCSA	0	-3.0	_	ns	
Data Hold Time After Chip Select	tCHD	2.0	-1.0	-	ns	
Write Enable Hold Time After Chip	tCHW	0	-6.0	-	ns	
Select					l .	
Address Hold Time After Chip Select	tCHA	4.0	-1.0	_	ns	
Chip Select Minimum Pulse Width	tcs	18	12	-	ns	
Rise and Fall Time						Measured between 20% and 80% points
Address to Output	tr, tf	1.5	3.0	7.0	ns	
CS to Output	t _r , t _f	1.5	3.0	5.0	ns	
Capacitance						
Input Capacitance	Cin	-	4.0	6.0	pF	
Output Capacitance	Cout	_	5.0	8.0	pF	

Notes:

- ${\bf 1.}\ \ {\bf The\ maximum\ Address\ Access\ Time\ is\ guaranteed\ to\ be\ the\ worst-case\ bit\ in\ the\ memory.}$
- 2. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.







1024 x 1-BIT RANDOM ACCESS MEMORY

The MCM10146 is a 1024-bit Read/Write Random Access Memory organized 1024 words by 1 bit. Data is selected or stored by means of a 10-bit address (A0 through A9) decoded on the chip. The chip is designed with a separate data in line, a non-inverting data output, and an active-low chip select.

This device is designed for use in high-speed scratch pad, control, cache and buffer storage applications.

- Fully Compatible with MECL 10,000
- Temperature Range of 0° to 75°C (see note 1)
- Emitter-Follower Output Permits Full Wire-ORing (see note 3)
- Power Dissipation Decreases with Increasing Temperature
- Typical Address Access of 24 ns
- Typical Chip Select Access of 4.0 ns

PIN DESIGNATION


CS Chip Select Input
A0 to A9 Address Inputs
Din Data Inputs
Dout Data Output
WE Write Enable Input


MECL

1024 X 1-BIT RANDOM ACCESS MEMORY



L SUFFIX CERAMIC PACKAGE CASE 620





TRUTH TABLE

MODE		OUTPUT		
	CS	WE	Din	D _{out}
Write "0"	L	L	L	L
Write "1"	L	L	н	L
Read	L	н	φ	a
Disabled	Н	φ	φ	L

φ = Don't Care.

FUNCTIONAL DESCRIPTION:

This device is a 1024 \times 1-bit RAM. Bit selection is achieved by means of a 10-bit address, A0 to A9.

The active-low chip select is provided for memory expansion up to 2048 words.

The operating mode of the RAM (CS input low) is controlled by the \overline{WE} input. With \overline{WE} low, the chip is in the write mode, the output, D_{Out} , is low and the data state present at D_{in} is stored at the selected address. With \overline{WE} high, the chip is in the read mode and the data stored at the selected memory location will be presented non-inverted at D_{Out} . (See Truth Table)

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage (V _{CC} = 0)	VEE	-8 to 0	Vdc
Base Input Voltage (V _{CC} = 0)	V _{in}	0 to VEE	Vdc
Output Source Current — Continuous — Surge	10	< 50 < 100	mAdc
Junction Operating Temperature	TJ	< 165	°c
Storage Temperature Range	T _{stg}	-55 to +150	°C


DC TEST VOLTAGE VALUES (Volts)										
Test Temperature	V _{IHmax}	VIHmax VILmin VIHAmin VILAmax V								
0°C	-0.840	-1.870	-1.145	-1.490	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+75°C	-0.720	-1.830	-1.045	-1.450	-5.2					

ELECTRICAL CHARACTERISTICS

Each MECL Memory circuit has been designed to meet the de and as specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

				/CM10146	Test Limi	ts			
	ļ	00	°C	+2	5°C	+75	5°C	1	
DC Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Power Supply Drain Current	†EE		150		145	-	125	mAdc	Typ I _{EE} @ 25°C = 100 mA All outputs and inputs open. Measure pin 8.
Input Current High	l _{in} H	_	220	-	220	_	220	μAdc	Test one input at a time, all other inputs are open. Vin = VIH.
Input Current Low	linL	0.5	-	0.5	-	0.3	-	μAdc	Test one input at a time, all other inputs are open. Vin = VIL.
Logic "1" Output Voltage	Voн	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	Load 50 Ω to -2.0 V
Logic ''0'' Output Voltage	VOL	- 1.870	-1.665	- 1.850	-1.650	- 1.830	-1.625	Vdc	
Logic "1" Threshold Voltage	Vона	-1.020	_	-0.980	_	-0.920	-	Vdc	Threshold testing is performed and guaranteed on one input at
Logic "0" Threshold Voltage	VOLA	-	-1.645	-	-1.630		-1.605	Vdc	a time. $V_{in} = V_{IHA}$ or V_{ILA} . Load 50 Ω to -2.0 V .

FIGURE 1 - SWITCHING TEST CIRCUIT AND WAVEFORMS




Guaranteed with V_{EE} = -5.2 Vdc \pm 5.0%, T_A = 0°C to 75°C (see Note 1). Output Load see Figure 1.

	MCM10146 Test Limits							
Characteristic	Symbol	Min Typ		Max	Unit	Conditions		
Read Mode						See Figures 2 and 3.		
Chip Select Access Time	tACS	2.0	4.0	7.0	ns	Measured at 50% of input to 50% of output.		
Chip Select Recovery Time	tRCS	2.0	4.0	7.0	ns	See Note 2.		
Address Access Time	tAA	8.0	24	29	ns			
Write Mode						See Figure 4.		
Write Pulse Width (To guarantee writing)	tW	25	20	-	ns	twsa = 8.0 ns. Measured at 50% of input to 50% of output.		
Data Setup Time Prior to Write	twsp	5.0	0	-	ns			
Data Hold Time After Write	twHD	5.0	0	-	ns			
Address Setup Time Prior to Write	tWSA	8.0	0	-	ns	tw = 25 ns		
Address Hold Time After Write	tWHA	2.0	0	-	ns			
Chip Select Setup Time Prior to Write	twscs	5.0	0	-	ns			
Chip Select Hold Time After Write	twhcs	5.0	0	-	ns			
Write Disable Time	tws	2.8	5.0	7.0	ns			
Write Recovery Time	twR	2.8	5.0	7.0	ns			
Rise and Fall Time						Measured between 20% and 80% points.		
Output Rise and Fall Time	t _r , t _f	1.5	2.5	4.0	ns	When driven from CS or WE inputs.		
Output Rise and Fall Time	t _r , t _f	1.5	4.0	8.0	ns	When driven from Address inputs.		
Capacitance						Measured with a pulse technique.		
Input Lead Capacitance	Cin	-	4.0	5.0	pF			
Output Lead Capacitance	Cout	-	7.0	8.0	ρF			

Notes:

- (1) Contact your Motorola Sales Representative for details if extended temperature operation is desired.
- (2) The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- (3) For proper use of MECL Memories in a system environment, consult: "MECL System Design Handbook."
- (4) Typical limits are at V_{EE} = -5.2 Vdc, T_A = 25°C and standard loading.





MCM10149*25

256 x 4-BIT PROGRAMMABLE READ-ONLY MEMORY

This device is a 256-word x 4-bit field programmable read only memory (PROM). Prior to programming, all stored bits are at logic 1 (high) levels. The logic state of each bit can then be changed by on-chip programming circuitry. The memory has a single negative logic chip enable. When the chip is disabled $\overline{(CS)}$ = high), all outputs are forced to a logic 0 (low).


- Typical Address Access Time of 20 ns
- Typical Chip Select Access Time of 8.0 ns
- 50 kΩ Input Pulldown Resistors on All Inputs
- Power Dissipation (540 mW typ @ 25°C)
 Decreases with Increasing Temperature


MECL

1024-BIT PROGRAMMABLE READ-ONLY MEMORY



L SUFFIX CERAMIC PACKAGE CASE 620





5

ELECTRICAL CHARACTERISTICS

		0°C		+25°C		+75°C		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	1EE	-	155		150	-	145	mAdc
Input Current High	linH	_	265	-	265	-	265	μAdc

.55°C and +125°C test values apply to MC105xx devices only

Forcing Function	Parameter	o°c	25°CÛ	75°C ^①
V _{IHmax} =	VOHmax VOHmin	-0.840 -1.000	-0.810 -0.960	-0.720 -0.900
	V _{OHAmin}	-1.020	-0.980	-0.920
VIHAmin		-1.130	-1.105	-1.045
VILAmax		-1.490	-1.475	-1.450
	V _{OLAmax}	-1.645	-1.630	-1.605
	V _{OLmax}	-1.665	-1.650	-1.625
V _{ILmin} ¹	VOLmin	-1.870	-1.850	-1.830
VILmin	I _{NLmin}	0.5	0.5	0.3

NOTES: ① 0-75°C temperature range, 50Ω to -2.0V.

SWITCHING CHARACTERISTICS (Note 1)

		MCM10149*25 T _A = 0 to +75°C, V _{EE} = -5.2 Vdc ±5%				
Characteristics	Symbol	Min	Max	Unit	Conditions	
Read Mode Chip Select Access Time Chip Select Recovery Time Address Access Time	tACS tRCS	2.0 2.0 7.0	10 10 25	ns	Measured from 50% of input to 50% of output. See Note 1.	
Rise and Fall Time	t _r , t _f	1.5	7.0	ns	Measured between 20% and 80% points.	
Capacitance Input Capacitance Output Capacitance	C _{in} C _{out}	_	5.0 8.0	pF	Measured with a pulse technique.	

NOTES: 1. Test circuit characteristics: $R_T = 50 \Omega$, MCM10149;

 $C_L \le 5.0 \text{ pF}$ (including jig and stray capacitance)

Delay should be derated 30 ps/pF for capacitive load up to 50 pF

- 2. The maximum Address Access Time is guaranteed to be the Worst-Case Bit in the Memory.
- 3. For proper use of MECL Memories in a system environment, consult MECL System Design Handbook.
- V_{CP} = V_{CC} = Gnd for normal operation.

*To be determined; contact your Motorola representative for up-to-date information.

PROGRAMMING THE MCM10149 T

During programming of the MCM 10149, input pins 7, 9, and 10 are addressed with standard MECL 10K logic levels. However, during programming input pins 2, 3, 4, 5, and 6 are addressed with 0 V \leq V $_{IH}$ \leq +0.25 V and VEE \leq V $_{IL}$ \leq -3.0 V. It should be stressed that this deviation from standard input levels is required only during the programming mode. During normal operation, standard MECL 10,000 input levels must be used.

With these requirements met, and with $V_{CP} = V_{CC} =$

0 V and V_{EE} = -5.2 V \pm 5%, the address is set up. After a minimum of 100 ns delay, V_{CP} (pin 1) is ramped up to +12 V \pm 0.5 V (total voltage V_{CP} to V_{EE} is now 17.2 V, +12 V -[-5.2 V]). The rise time of this V_{CP} voltage pulse should be in the 1-10 μ s range, while its pulse width (t_{W1}) should be greater than 100 μ s but less than 1 ms. The V_{CP} supply current at +12 V will be approximately 525 mA while current drain from V_{CC} will be approximately 175 mA. A current limit should therefore be

MCM10149*25

set on both of these supplies. The current limit on the V_{CP} supply should be set at 700 mA while the V_{CC} supply should be limited to 250 mA. It should be noted that the V_{EE} supply must be capable of sinking the combined current of the V_{CC} and V_{CP} supplies while maintaining a voltage of $-5.2 \ V \pm 5\%$.

Coincident with, or at some delay after the V_{CP} pulse has reached its 100% level, the desired bit to be fused can be selected. This is done by taking the corresponding output pin to a voltage of $+2.85\,\text{V}\pm5\%$. It is to be noted that only one bit is to be fused at a time. The other three unselected outputs should remain terminated through their 50 ohm load resistor to $-2.0\,\text{V}$. Current into the selected output is 5.0 mA maximum.


After the bit select pulse has been applied to the appropriate output, the fusing current is sourced out of the chip select pin 13. The 0% to 100% rise time of this current pulse should be 250 ns max. Its pulse width should be greater than 100 μs . Pulse magnitude is 50 mA \pm 5.0 mA. The voltage clamp on this current source is to be -6.0 V.

After the fusing current source has returned 0 mA, the bit select pulse is returned to its initial level, i.e., the output is returned through its load to $-2.0\,\mathrm{V}$. Thereafter, VCP is returned to 0 V. Strobing of the outputs to determine success in programming should occur no sooner than 100 ns after VCP has returned to 0 V. The remaining bits are programmed in a similar fashion.

† NOTE: For devices that program incorrectly, return serialized units with individual truth tables. Noncompliance voids warranty.

PROGRAMMING SPECIFICATIONS

The following timing diagrams and fusing information represent programming specifications for the MCM10149.




The timing diagram is shown for programming one bit. Note that only one bit is blown at a time. All addressing must be done 100 ns prior to the beginning of the V_{CP} pulse, i.e., V_{CP} = 0 V. Likewise, strobing of the outputs to determine success in programming should occur no sooner than 100 ns after V_{CP} returns to 0 V.

Note that the fusing current is defined as a positive current out of the chip select, pin 13. A programming duty cycle of \leq 15% is to be observed.

Definitions and values of timing symbols are as follows

Symbol	Definition	Value
^t r1	Rise Time, Programming Voltage	≥ 1 μs
tw1	Pulse Width, Programming Voltage	\geqslant 100 μ s $<$ 1 ms
^t D1	Delay Time, Programming Voltage Pulse to Bit Select Pulse	≥ 0
tw2	Pulse Width, Bit Select	≥ 100 μs
^t D2	Delay Time, Bit Select Pulse to Programming Voltage Pulse	≥ 0
t _{D3}	Delay Time, Bit Select Pulse to Programming Current Pulse	≥ 1 μs
^t r3	Rise Time, Programming Current Pulse	250 ns max
t _{w3}	Pulse Width, Programming Current Pulse	≥ 100 μs
^t D4	Delay Time, Programming Current Pulse to Bit Select Pulse	≥ 1 μs





Phase-Locked Loop

Selector Guide

Data Sheets

PHASE-LOCKED LOOP INTEGRATED CIRCUITS

Motorola offers the designer an array of devices to perform phase-locked loop functions, such as prescalers, phase detectors, and oscillators.

		:			10 J
Description	Pins	Device	Temp	DIP'S	SM
Control Function					
Counter Control Logic	16	MC12014	0 to +75°C	P,L	1
Counter					<u> </u>
Dual Voltage-Controlled Multivibrator	14	MC4024	0 to +75°C	P,L	Г
Dual Voltage-Controlled Multivibrator	14	MC4324	-55° to +125°C		,
Programmable Modulo-N Counters (N = 0-9)	16	MC4016	0 to +75°C	P,L	
Programmable Modulo-N Counters (N = 0-9)	16	MC4018	0 to +75°C	P,L	
Programmable Modulo-N Counters (N = 0-9)	16	MC4316	-55° to +125°C	P,L	
Detector					
Analog Mixer	14	MC12002	-30° to +85°C	P,L	
Phase-Frequency Detector	14	MC4044	0 to +75°C	P,L	
Phase-Frequency Detector	14	MC4344	-55° to +125°C		
Phase-Frequency Detector	14	MC12040	0 to +75°C	P,L	FN
Oscillator					
130 MHz Voltage-Controlled Multivibrator	20	MC12101	0 to +75°C	Р	FN
200 MHz Voltage-Controlled Multivibrator	20	MC12100	0 to +75°C	P	FN
Crystal Oscillator	16	MC12061	0 to +75°C	P,L	D 00
Low Power Voltage-Controlled Oscillator Voltage-Controlled Multivibrator	8 16	MC12148 MC1658	-40° to +85°C -30° to +85°C	P,L	D,SD D,FN
Voltage-Controlled Oscillator	14	MC1648	-30° to +85°C	P,L	D,FN
Prescaler	1 '-	11101040	30 10 100 0		0,111
	Τ.	14040074	0.4 7000	_	
1.1 GHz ÷ 256 Prescaler 1.1 GHz ÷ 32/33, ÷ 64/65 Dual Modulus Prescaler	8	MC12074 MC12028A	0 to +70°C -40° to +85°C	P	D
1.1 GHz ÷ 32/33, ÷ 64/65 Dual Modulus Prescaler	8	MC12028B	-40° to +85°C	P	D
1.1 GHz ÷ 64 Prescaler	8	MC12073	0 to +70°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler	8	MC12022A	-40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler	8	MC12022B	-40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler	8	MC12022SLA	-40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler	8	MC12022SLB	-40° to +85°C	P	D
1.1 GHz ÷64/65, ÷128/129 Dual Modulus Prescaler 1.1 GHz ÷64/65, ÷128/129 Dual Modulus Prescaler	8	MC12022TSA MC12022TSB	-40° to +85°C -40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler with Stand-By Mode	8	MC1202213B	-40° to +85°C	P	D D
1.1 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler with Stand-By Mode	8	MC12036B	-40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Low Power Dual Modulus Prescaler	8	MC12052A	-40° to +85°C	P	D
1.1 GHz ÷64/65, ÷128/129 Low Power Dual Modulus Prescaler	8	MC12052B	-40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Low Voltage Dual Modulus Prescaler	8	MC12022LVA	-40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Low Voltage Dual Modulus Prescaler	8	MC12022LVB	-40° to +85°C	P	D
1.1 GHz ÷ 64/65, ÷ 128/129 Low Voltage Dual Modulus Prescaler	8	MC12022TVA MC12022TVB	-40° to +85°C -40° to +85°C	P	D
1.1 GHz ÷64/65, ÷128/129 Low Voltage Dual Modulus Prescaler 1.3 GHz ÷256 Prescaler	8	MC120221VB	0 to +85°C	P	D
1.3 GHz ÷ 256 Prescaler	8	MC12078	0 to +85°C	P	D
2.0 GHz ÷ 32/33, ÷ 64/65, Dual Modulus Prescaler	8	MC12034A	-40° to +85°C	P	Ď
2.0 GHz ÷32/33, ÷64/65, Dual Modulus Prescaler	8	MC12034B	-40° to +85°C	P	D
2.0 GHz ÷32/33, ÷64/65 Low Voltage Dual Modulus Prescaler	8	MC12033A	-40° to +85°C	P	D
2.0 GHz ÷ 32/33, ÷ 64/65 Low Voltage Dual Modulus Prescaler	8	MC12033B	-40° to +85°C	Р	D
2.0 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler	8	MC12032A	-40° to +85°C	P	D
2.0 GHz ÷ 64/65, ÷ 128/129 Dual Modulus Prescaler 2.0 GHz ÷ 64/65, ÷ 128/129 Low Voltage Dual Modulus Prescaler	8	MC12032B MC12031A	-40° to +85°C -40° to +85°C	P	D
2.0 GHz ÷ 64/65, ÷ 128/129 Low Voltage Dual Modulus Prescaler	8	MC12031A	-40° to +85°C	P	D
225 MHz ÷ 20/21 Dual Modulus Prescaler	8	MC12019	-40° to +85°C	P,L	D
225 MHz ÷ 32/33 Dual Modulus Prescaler	8	MC12015	-40° to +85°C	P,L	D
225 MHz ÷ 40/41 Dual Modulus Prescaler	8	MC12016	-40° to +85°C	P,L	D
225 MHz ÷ 64 Prescaler	8	MC12023	0 to +70°C	Р	D
225 MHz ÷ 64/65 Dual Modulus Prescaler	8	MC12017	-40° to +85°C	P,L	D
480 MHz ÷ 5/6 Dual Modulus Prescaler	16	MC12009	-30° to +85°C	P,L	-
520 MHz ÷128/129 Dual Modulus Prescaler 520 MHz ÷64/65 Dual Modulus Prescaler	8	MC12018 MC12025	-40° to +85°C -40° to +85°C	P,L P	D
550 MHz ÷ 10/11 Dual Modulus Prescaler	16	MC12023	-30° to +85°C	P.L	"
550 MHz ÷ 8/9 Dual Modulus Prescaler	16	MC12013	-30° to +85°C	P,L	
750 MHz ÷ 2 UHF Prescaler	16	MC12090	0 to +75°C	P,L	1



MC4316 MC4016 MC4018

PROGRAMMABLE MODULO-N COUNTERS

The monolithic devices are programmable, cascadable, modulo-N-counters. The MC4316/4016 can be programmed to divide by any number (N) from 0 thru 9, the MC4018 from 0 thru 15.

The parallel enable (PE) input enables the parallel data inputs D0 thru D3. All zeros are entered into the counter by applying a logic "0" level to the master reset (MR) and PE inputs. This causes the counter to stop counting (count = 0). All data inputs are independent of the logic level of the Clock.

Modulo-N counters are useful in frequency synthesizers, in phase-locked loops, and in other applications where a simple method for frequency division is needed.

All Types:

Input Loading Factor: Clock, PE = 2 D0, D1, D2, D3, Gate = 1

Total Power Dissipation = 250 mW typ/pkg Propagation Delay Time:

 $\overline{MR} = 4$

Clock to Q3 = 50 ns typ Output Loading Factor = 8 Clock to Bus = 35 ns typ

PROGRAMMABLE MODULO-N COUNTERS



L SUFFIX CERAMIC PACKAGE **CASE 620**



P SUFFIX PLASTIC PACKAGE **CASE 648**


PIN ASSIGNMENT

MC4316/4016

COUNT		OUT	PUT	
COUNT	Q3	Q2	Q1	QΟ
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1 1
6	0	1	1	0
5	0	1	0	1 1
4	0	1	0	0
3	0	0	1	1
2	0	0	1	0
1	0	0	0	1
0	0	0	0	0

MC4316/4016 MC4018

V_{CC} = Pin 16 Gnd = Pin 8




MC4018


COUNT	l	OUI	PUI	
COUNT	Q3	Q2	Q1	Q0
15	1	1	1	1
14	1	1	1	0
13	1	1	0	1
12	1 1 1	1	0	0
11	1	0	-1	1 0
10	1 1 1	0	1	
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1
6	0	1	1	0
5	0	1	0	1
4	0	1	0	0
3	0	0	1	0
6 5 4 3 2 1	0 0 0 0 0	0	1	
1	0		0	1
0	0	0	0	0

LOGIC DIAGRAMS

MC4316/4016



MC4018



G

MC4316/4016 MC4018

0 4	Gate	00	7_0
5	Clock	Q1	9-0
11	D0 D1	Q2	15
0 14	D2	Q3	1-0
3	D3 PE	R	13
100	MR	Bus	12_0


							Ť	EST CURF	ENT/VOLT	AGE VALUE	s			
				m/						Vol	ts			
	@ Test Temperature	I _{OL1}	I _{OL2}	lOL3	ГОН	¹IC	VIL	VIH	VIHH	VILT	VIHT	vcc	VCCL	Vccн
	(-55°C	12.8	13.8	9.6	-1.6	-	0.4	2.4	5.5	0.8	2.0	5.0	4.5	5.5
MC4316		12.8	13.8	9.6	-1.6	-10	0.4	2.4	5.5	0.8	2.0	5.0	4.5	5.5
	+125°C	12.8	13.8	9.6	-1.6	-	0.4	2.4	5.5	0.8	2.0	5.0	4.5	5.5
	(0°c	12.8	13.8	9.6	-1.6	-	0.4	2.5	5.5	0.8	2.0	5.0	4 75	5.25
MC4016/4018	425°C	12.8	13.8	9.6	-1.6	-10	0.4	2.5	5.5	0.8	2.0	5.0	4.75	5.25
	+75°C	12.8	13.8	9.6	-1.6	-	0.4	2.5	5.5	0.8	2.0	5.0	4.75	5.25

															+75°C	12.8	13.8	9.6	-1.6	-	0.4	2.5	5.5	0.8	2.0	5.0	4.75	5.25	_
		Pin				C4316			<u> </u>			6/401								TE	ST CURREN	IT/VOLTAG	E APPLIE	D TO PINS L	STED BEL	ow:			
		Under	-	55°C	_	25°C		25°C	-	°c	_	5°C		5°C		<u> </u>								T		_	T		1
Characteristic	Symbol	Test	Mir	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	IOL1	IOL2	IOL3	ЮН	lic	VIL	VIH	VIHH	VILT	VIHT	Vcc	VCCL	Vссн	Gnd
Input									1																				
Forward Current	HL1	2	-		-	-1.6		-1.6	-	-1.6	-	-1.6	-	-1.6	mAdc	- 1	-	- 1	-	-	2	10	-	-		İ		16	3,8
	1	3	-	-3.2	-	-3.2		-3.2 -1.6	-	-3.2 -1.6	_	-3.2 -1.6	1 -	-3.2 -1.6		-	-	-	_	-	3	4 3	-	-		-	Į	!	8,12
		5	-	-1.6	-	-1.6		-1.6	-	-1.6		-1.6	-	-1.6		-	-	_	_	1	5	10		-	1 -		1		3,8
		6	-	-3.2		-3.2		-3.2	-	-3.2	-	-3.2	-	-3.2		-	_	_	_	1 .	6	-	_	-	-	1	ì		8
		10	-	-6.4	-	-6.4	-	-6.4	~	-6.4	-	-6.4	-	-6.4		-	- 1	-	-	-	10	2,5,11,14	-	-			-	1	3.8
	1	11	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	-	-1.6	ا ا	-	-	- 1	-	-	11	10	-	-		-	1		1
		14	_	-1.6	-	-1.6	-	-1.6		-1.6	-	-1.6	-	-1.6	, T				-		14	10	-	-					
	IL2	2	-	-1.4	-	-1.4		-1.4	-	-1.4	-	-1.4	-	-1.4	mAdc	-	-	-	-		2	10	-		-		16		3,8
		3	-	-2.8	-	-2.8 -1.4	**	-2.8 -1.4	_	-2.8	-	-2.8	-	-2.8 -1.4		-	-	-	_		3	3	-	~	-				8,12 8
	1	5	-	-1.4	1 -	-1.4		-1.4	-	-1.4		-1.4	-	-1.4		1	_	_	_	-	5	10	_	_					3,8
	1	6*	-	-2.8	-	-2.8	-	-2.8	-	-2.8		-2.8	-	-2.8	1	-	-	-		İ	6			-	-				8
	1	10	-		-	-5.6		-5.6	-	-5.6	-	-5.6		-5.6				- 1		l	10	2,5,11,14	-	-	-			1	3,8
	1	11	-		-	-1.4		-1.4		-1.4	-	-1.4	-	-1.4	↓	-		- 1	-	ļ	11	10	-		-			İ	1
	L	14	-		<u> </u>	-1.4	-	-1.4	-	-1.4	-	-1.4		-1.4	7						14	10	-		-	<u> </u>	7	<u> </u>	<u> </u>
Leakage Current	THE	2	-	40	-	40	-	40	-	40	-	40		40	μAdc	-	-	-	-	-	-	2	-	-	-			16	8,10
		3	-	80	-	80	-	80	-	80	-	80	-	80		-	-	-	-	-	-	3 4	_			1		1 1	4,8
		4 5	-	40	_	40	_	40 40	-	40	_	40 40	-	40		-	_			-		5					İ	1 1	3,8 8,10
		6	_	80	_	80	-	80		80	_	80	-	80					_			6	_		_			1 1	8
		10	-	160	-	160	-	160	-	160	-	160	-	160		_		- 1	_	ĺ	-	10	-		-				2,5,8,11,1
		11	-	40	~	40	-	40	-	40	-	40		40	1	-	-	-	-			11	-	1	-			1	8,10
		14		40	-	40	-	40	-	40	-	40	-	40			-	-	-		-	14	-					<u> </u>	8,10
	Чнн	2	1.0	-	1.0	-	1.0	-	1.0		1.0	-	1.0		mAdc	-	-		-	I	-	- 1	2	-	-			16	8,10
	1 .	3		-		-	il	-		-		-		-	1	-	-	-	-		-	-	3	-	-		Î		4,8
		4 5		-		-		-	1	-		-		-		-	-	-	-		-	-	5	-	-			1 1	3,8 8,10
		6		1 =		-		-	1	1 -		_		_			_	-	_				6		1 -		1 .	1	8
		10		-		-		-		-				_		_	_	_	_	-	_	_	10				1	i	2,5,8,11,1
	1	11	1	~	11	-	1 1		L	-	1	-	1	-	i L	-	-	-	-	-	-	-	11	-	-		-	1	8,10
		14	7	<u> </u>		-	7	-		-			7		7	-	_			<u> </u>	-	-	14	-	-				8,10
Clamp Voltage	VIC	2**	-	-	-	-1.5	-		-	-	-	-1.5	_	-	Vdc	-	-		_	2		-	_			-	16	-	8
Output																													
Output Voltage	VOL	1	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	Vdc	1	-	-	-	-	-	- 1	-	2,3,5,11,14	-		16	10	8
		1 12	1 =		-	0.4	-	0.4	1	0.4	-	0.4	1	0.4	1	- 1	1	12	_	-	_		=	2,3,5,11,14	2,5,11,14		16	16	1
	VOH	1	2.4		2.4	0.5	2.4		2.5	-	2.5	0.5	2.5	0.5	Vdc	-	-	-	1	-		-		3	2,5,11,14	+-	16	 	8
Short-Circuit Current	los	1	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	-20	-65	mAdc	-		-	÷	-	3	2,5,11,14	-	-	-	16	-	-	1,8
		13#	-1.8	3 -3.8	-1.8	-3.8	-1.8	-3.8	-1.8	-3.8	-1.8	-3.8	-1.8	-3.8	mAdc	~		_			-	-				16	<u> </u>	<u> </u>	8,13
Power Requirements (Total Device)				1					1				1			l	1											1	
Power Supply Drain	¹cc	16	-	-	-	65	_		l -	-	-	65	_	-	mAdc	-	-	_	_	_	-	_	_	1 -	-	16	-		8
TOTTE SUPPLY DIAM	1,00	,,,	1 -	1 .	1	1 30	1	L				_ 55	L	l	L	1					L	L		L	L	1	i	L	1

^{**}Test all inputs in the same manner.


[#]Test applies only to the MC4316/4016 and MC4018.

SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 9950-50hm resistor and the scope termination impedance constitute a 2001 attenuator probe. Coax shall be CT-070-50 or equivalent.

 C_{T} = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitance.



SWITCHING TIME TEST PROCEDURES (TA = 25°C) (Letters shown in test columns refer to waveforms.)

				INPUT		OUTP	UT			
		Clock	Gate	D0, D1, D2	D3,PE, MR	Bus	Q3		LIMITS	3
TEST	SYMBOL	Pin 6	Pin 4	Pins 5,11,14	Pins 2,3,10	Pin 12	Pin 1	Min	Max	Unit
Toggle Frequency (Check before measuring propagation delay.)	f _{tog}	т	т	Gnd	2.5 V	_	U	8.0	_	МНг
Propagation Delay Clock to Bus	t _{PLH}	V	v	Gnd	2.5 V	w	-	-	65	ns
Propagation Delay Gate to Q3	t _{PLH}	Y	Y	Gnd	2.5 V	_	z	_	35	ns
Propagation Delay Clock 1 to Q3 MC4316/4016 MC4018	^t PHL	· ·	·	Gnd	2.5 V	_	×	-	45 78	ns ns

OPERATING CHARACTERISTICS

MC4316/4016, MC4018

Operation of both counters is essentially the same. The MC4316/4016 has a maximum modulus of ten while the MC4018 is capable of dividing by up to sixteen. Minor differences in the programming procedure will be covered in the discussion of cascaded stages.

Suitable connections for operating a single stage are shown in Figure 1, as well as appropriate waveforms. The desired modulus is applied to the data inputs D0, D1, D2, and D3 in binary (MC4018) or binary coded decimal (MC4016) positive logic format. If a number greater than nine (BCD 1001) is applied to the MC4016, it treats the most significant bit position as a zero; if for example. binary fourteen (1110) were applied to an MC4016, the counter would divide by six. BCD eight is programmed in Figure 1. As PE is taken low the states on the parallel inputs are transferred to their respective outputs. Subsequent positive transitions of the input clock will decrement the counter until the all zero state is detected by the bus gate. The resulting positive transition of the bus line is internally inverted and fed back to the preset gating circuitry but does not yet preset the counter since the gateclock input is still high. As the clock returns to the low state the counter is set to the programmed state. taking the bus line low. The net result is one positive pulse on the bus line for every N clock pulses. The output pulse width is approximately equal to one clock pulse


Operation will continue in this fashion until the data on the programmable inputs is changed. Since the preset circuitry is inhibited except when the counter is in the zero state, preset data may be changed while clocking is occurring. If it is necessary to enter a new number before the counter has reached zero this can be done by momentarily taking $\overline{\text{PE}}$ low. Countdown will continue from the new number on the next positive clock transition.

The counters can be made to divide by 10 (MC4016) or 16 (MC4018) by inhibiting the preset logic. This may be done by either holding the gate input high or by holding the bus line low.

The normal connections for cascading stages are indicated in Figure 2, with the appropriate waveforms. Note that the gate input of each stage is connected to the clock; all bus outputs are tied to one of the internal pullup resistors, R. The total modulus for cascaded MC4016s is determined from $N_T=N_0+10N_1+100N_2+\ldots$; N_T for MC4018s is given by $N_T=N_0+16N_1+256N_2+\ldots$ Stated another way, the BCD equivalent of each decimal digit is applied to respective MC4016 stages while the data inputs of the MC4018 stages are treated as part of one long binary number. The difference in programming is illustrated in Figure 2 where $N_T=245$ is coded for both counter types.

Cascaded operation can be further clarified by referring to the timing diagram of Figure 2. For the MC4016, counting begins with the first positive clock transition after the data has been set in. After the five clock pulses, the least-significant stage has been counted down to zero. The bus line does not go high at this time since the three bus terminals are wire-ORed and the other two stages are not in the zero state. Since no reset occurs, the next positive






OPERATING CHARACTERISTICS: MC4316/4016, MC4018

clock edge advances the least significant stage to the nine (1001) state, causing the second stage to be decremented. The process continues in this manner with the least significant stage now dividing by ten. The second stage eventually counts down to zero and also reverts to di-

viding by ten. Each pulse out of the second stage decrements the third until it reaches zero. At this time the bus line goes high; it remains high until the clock goes low, causing all three stages to be reset to the programmed count again.

FIGURE 2 — CASCADED OPERATION



APPLICATIONS INFORMATION

A typical system application for programmable counters is illustrated in the frequency synthesizer shown in Figure 4. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output, f_{VCO} , of a voltage controlled oscillator to a reference frequency, f_{ref} . Circuit operation is such that $f_{VCO} = Nf_{ref}$, where N is the divider ratio of the feedback counter.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divide-by-M ECL circuit as shown in Figure 5. For this configuration, f_{VCO} = NMf_{ref}, where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where

FIGURE 4 -- MTTL PHASE-LOCKED LOOP






FIGURE 5 — MTTL-MECL PHASE-LOCKED LOOP



1 See Motorola Application Note AN-535 and the MC4344/4044 Data Sheet for detailed explanation of overall circuit operation.



the upper limit is established by the required channel spacing. Since $f_{VCO}=Nf_{ref}$ in the non-prescaled case, if N is changed by one, the VCO output changes by f_{ref} or the synthesizer channel spacing is just equal to f_{ref} . When the prescaler is used as in Figure 5, $f_{VCO}=NMf_{ref}$, and a change of one in N results in the VCO changing by Mf_{ref} , i.e., if f_{ref} is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set $f_{ref}=$ channel spacing/M but this leads to more stringent loop filter requirements.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 6.2 It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M + 1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M + 1), the modulus control

counter for division by N_{mc} , and the programmable counter for division by N_{pc} . The prescaler will divide by (M+1) until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle. For this configuration,


$$f_{out} = \frac{f_{in}}{MN_{pc} + N_{mc}}$$

In terms of the synthesizer application, $f_{VCO} = (MN_{pc} + N_{mc}) f_{ref}$ and channels can be selected every f_{ref} by letting N_{pc} and N_{mc} take on suitable integer values, including zero.

A simplified example of this technique is shown in Figure 7. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 when connected as shown in Figure 7. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain.

A specific example of this technique is shown in Figure 8. There the feedback divider circuitry required for generating frequencies between 144 MHz and 178 MHz with 30 kHz channel spacing is shown.²

FIGURE 7 — FREQUENCY DIVISION: $f_0 = f_{in}/MN_{pc} + N_{mc}$



2. This application is discussed in greater detail in the MC12014 Counter Control Logic data sheet.

6




Figure 9 shows a frequency synthesizer system for the aircraft band of 108 to 136 MHz with a channel spacing of 50 kHz. For a system of this type it is desirable to use direct-reading thumbwheel switches for channel selection. To implement this system with these constraints, it is necessary to calculate the required reference frequency (fref). Figure 9 requires a reference frequency of 10 kHz and N4 must be programmed to only 0 and 5.

For any phase-locked loop system it is desirable to maintain as high a reference frequency as possible while meeting the system requirements. The higher the reference frequency, the higher the number of sampling pulses received by the phase detector per unit time. This results in (1) easier filtering of the control voltage,

(2) faster lock-up time, and (3) less noise in the output spectrum. The higher reference frequency is also desirable because the reference frequency appears as sidebands on the output frequency and the farther the sidebands are away from the output the better the system. Another advantage of the higher reference frequency is the smaller divide ratio required in the programmable counter chain. This is advantageous when calculating realizable resistors for the filter.

Figure 10 shows the implementation of the aircraft band synthesizer with 25 kHz channel spacing (the 25 kHz spacing has been proposed to the FCC). Figure 10 shows the system using an MC4018 as the first counter, and has a reference frequency of 6.25 kHz to obtain the direct programming.

FIGURE 9 — 108 TO 136 MHz FREQUENCY SYNTHESIZER WITH 50 kHz CHANNEL SPACING





FIGURE 10 — 108 TO 136 MHz FREQUENCY SYNTHESIZER WITH 25 kHz CHANNEL SPACING




 $N = 1600N_1 + 160N_2 + 16N_3 + N_4$

Figure 11 shows the FM band implemented with the MC4016 and has a 100 kHz reference frequency.

The MC4316/4016 covers phase-locked loop applica-

tions where the channel spacing is 1 x $10^{\rm h}$ Hz. The MC4018 is used when the most significant digit is between 9 and 15.

FIGURE 11 — 88 TO 108 MHz FREQUENCY SYNTHESIZER WITH 200 kHz CHANNEL SPACING



MC4324 MC4024

DUAL VOLTAGE-CONTROLLED MULTIVIBRATOR

The MC4324/4024 consists of two independent voltagecontrolled miltivibrators with output buffers. Variation of the output frequency over a 3.5-to-1 range is guaranteed with an input dc control voltage of 1.0 to 5.0 voltage.

Operating frequency is specified at 25 MHz at 25°C. Operation to 15 MHz is possible over the specified temperature range. For higher frequency requirements, see the MC1648 (200 MHz) or the MC1658 (125 MHz) data sheet.

This device was designed specifically for use in phase-locked loops for digital frequency control. It can also be used in other applications requiring a voltage-controlled frequency, or as a stable fixed frequency oscillator (3.0 MHz to 15 MHz) by replacing the external control capacitor with a series mode crystal.

Maximum Operating Frequency = 25 MHz Guaranteed @ 25°C

Power Dissipation = 150 mW typ/pkg Output Loading Factor = 7

DUAL VOLTAGE-CONTROLLED MULTIVIBRATOR



L SUFFIX CERAMIC PACKAGE CASE 632 (TO-116)



P SUFFIX PLASTIC PACKAGE CASE 646 (MC4024 only)


TYPICAL APPLICATIONS

FIGURE 1 — ASTABLE MULTIVIBRATOR

+5.0 V 25 pF +5.0 V 4 0 3 014 6 7 fout


f_{out} = 10 MHz

FIGURE 2 — CRYSTAL CONTROLLED MULTIVIBRATOR




slightly by adjusting P1.


FIGURE 3 — VOLTAGE-CONTROLLED MULTIVIBRATOR



V_{in} = 2.5 V to 5.5 V f_{Out} = 1.0 MHz min, 5.0 MHz max

PIN ASSIGNMENT





TEST CURRENT/VOLTAGE VALUES

VIH

5.0

5.0

5.0

5.0

ЮН

- 1.6

- 1.6 5.0

- 1.6

- 1.6

- 1.6

Volts

VCCL

4.5

4.5

4.5

4.75

4.75

4.75

Vссн

5.5

5.5

5.5

5.25

5.25

5.25

VCC

5.0

5.0

5.0

5.0

5.0

5.0


		Pin		MC	4324 1	est Lir	nits				MC4	024 Te	st Limi	ts			FOT 0115	DENTA	(0) 74.05.45	DI IED TO DI			
		Under	_ - E	56°C	+2	25°C	+ 1:	25°C	0	°C	+2	25°C	+7	5°C		1 '	ESI CUH	MEN I/V	OLTAGE AP	PLIED TO PI	AS FISTED B	ELOW:	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	lOL1	lOL2	ЮН	ViH	Vcc	VCCL	Vccн	Gnd
Input																							
Forward Current	lin	2	_	100	 -	100	-	100	_	100	_	100	-	100	μAdc	_		l —	2	_	_	14	5,7,9
		12		100	_	100	_	100	_	100	_	100	-	100	μAdc	-		l —	12	_	_	14	5,7,9
Output																							
Output Voltage	VOL	6	_	0.4	_	0.4	-	0.4	_	0.4	-	0.4	_	0.4	Vdc	6	_		2	_	1,4,14	_	5,7,9
		8	-	11	l –		-		-		-		-	1		8	_	l –	12	_	10,13,14	_	
		6	-	ΙL	-	ΙL	-	l I	-	1	-	L	-			-	6	l –	2	_		1,4,14	
		8	_		_		_		_		_		_		₹	_	8	_	12	_		10,13,14	₩ .
	VOH	6	2.4	_	2.4	_	2.4	-	2.5	_	2.5		2.5	1	Vdc	_		6	2	_	1,3,14	_	5,7,9
		8	2.4	_	2.4	_	2.4	_	2.5	_	2.5	_	2.5	_	Vdc	-	_	8	12	-	11,13,14	_	5,7,9
Short-Circuit Current	los	6	- 20	- 65	- 20	- 65	- 20	- 65	20	~ 65	- 20	- 65	- 20	~ 65	mAdc	_			2	1,3,14	_		5,6,7,9
		8	- 20	- 65	- 20	- 65	- 20	- 65	- 20	- 65	- 20	-65	- 20	- 65	mAdc	_	_	l –	12	11,13,14	_	_	5,7,8,9
Power Requirements (Total Device)																							
Power Supply Drain	lcc	1,3,14	-	-	_	37	-	_	_	-	_	37	-	-	mAdc	_	_	l –	2,4,10,12	1,13,14	_	-	5,7,9


MC4024

+ 25°C


+ 75°C 9.8 11.2 -1.6 5.0

FIGURE 4 --- AC TEST CIRCUIT AND WAVEFORMS





MC4324 • MC4024



NOTE: Frequency deviation values of either the signal generator or power supply should be determined prior to testing.

APPLICATIONS INFORMATION

Suggested Design Practices

Three power supply and three ground connections are provided in this circuit (each multivibrator has separate power supply and ground connections, and the output buffers have common power supply and ground pins). This provides isolation between VCM's and minimizes the effect of output buffer transients on the multivibrators in critical applications. The separation of power supply and ground lines also provides the capability of disabling one VCM by disconnecting its V_{CC} pin. However, all ground lines must always be connected to insure substrate grounding and proper isolation.

General design rules are:

- Ground pins 5, 7, and 9 for all applications, including those where only one VCM is used.
- Use capacitors with less than 50 nA leakage at plus and minus 3.0 volts. Capacitance values of 15 pF or greater are acceptable.
- When operated in the free running mode, the minimum voltage applied to the DC Control input should be 60% of V_{CC} for good stability. The maximum voltage at this input should be V_{CC} + 0.5 volt.
- 4. When used in a phase-locked loop, the filter design should have a minimum DC Control input voltage of 1.0 volt and a maximum voltage of V_{CC} + 0.5 volt. The maximum restriction may be waived if the output impedance of the driving device is such that it will not source more than 10 mA at a voltage of V_{CC} + 0.5 volt.
- The power supply for this device should be bypassed with a good quality RF-type capacitor of 500 to 1000 pF. Bypass capacitor lead lengths should be kept as short as possible. For best results, power

supply voltage should be maintained as close to +5.0 V as possible. Under no conditions should the design require operation with a power supply voltage outside the range of 5.0 volts \pm 10%.

External Control Capacitor (C_X) Determination (See Table 1)

The operating frequency range of this multivibrator is controlled by the value of an external capacitor that is connected between X1 and X2. A tuning ratio of 3.5-to-1 and a maximum frequency of 25 MHz are guaranteed under ideal conditions ($V_{CC}=5.0$ volts. $T_{A}=25^{\circ}C$). Under actual operating conditions, variations in supply voltage, ambient temperature, and internal component tolerances limit the tuning ratio (see Figures 7 thru 12). An improvement in tuning ratio can be achieved by providing a variable tuning capacitor to facilitate initial alignment of the circuit.

Figures 5 through 9 show typical and suggested design limit information for important VCM characteristics. The suggested design limits are based on operation over the suggested through the supply voltage of 5.0 volts \pm 5% unless otherwise noted. They include a safety factor of three times the estimated standard deviation.

Figures 5 and 6 provide data for any external control capacitor value greater than 100 pF. With smaller capacitor values, the curves are effectively moved downward. For example, a typical curve of frequency versus control voltage would be very nearly identical to the lower suggested design limit of Figure 5 if a 15 pF capacitor is used. To use Figure 5 divide on the ordinate by the capacitor

MC4324 • MC4024

TABLE 1 — EXTERN	IAL CONTRO	OL CAPACIT	OR VALUE	DETERMINA	TION		
CONFIGURATION				٧	ALUES OF	K	
CONFIGURATION	TA	vcc	K1	K2	К3	K4	K5
$\begin{array}{c c} C_X \\ \hline X1 & X2 \\ \hline \end{array}$ With $C_X = \frac{K1}{f_{OM}} - 5$,		5.0 V	385	150	600	110	1.0
$V_{in} \circ - V_{in} \circ $	25°C ±3°C	5.0 V ±5%	325	175	680	125	1.14
[cxv]		5.0 V ± 10%	290	190	750	140	1.25
$\begin{array}{ c c c }\hline CXF & CX = CXV + CXF \\\hline X1 X2 & \end{array}$		5.0 V	335	165	660	120	1.10
Vin o	0°C to 75°C	5.0 V ±5%	280	190	750	140	1.25
Choose C _{XF} and C _{XV} such that C _X can be adjusted to:		5.0 V ± 10%	250	200	840	150	1.40
$\frac{K1}{fOH} - 5 \leqslant C\chi \leqslant \frac{K3}{fOH} - 5$		5.0 V	300	175	690	125	1.15
With $V_{in} = V_{CC} = 5.0 \text{ V, adjust}$ C_X to obtain: $f_{out} = K5 \text{ (fOH)}$	– 55°C to 125°C	5.0 V ± 5%	260	200	780	145	1.30
Then: $f_{OL} \le \frac{K4}{K1} f_{OH}$		5.0 V ± 10%	230	210	860	155	1.45
	L			<u> </u>	L	·	L

Definitions: $f_{OH} = Output$ frequency with $V_{in} = V_{CC}$ $f_{OL} = Output$ frequency with $V_{in} = 2.5$ V

(Frequencies in MHz, Cx in pF)

value in picofarads to obtain output frequency in megahertz. In Figure 6 the ordinate axis is multiplied by the capacitor value in picofarads to obtain the gain constant (Ky) in radians/second/volt.

Frequency Stability

When the MC4324/4024 is used as a fixed-frequency oscillator (V_{in} constant), the output frequency wll vary slightly because of internal noise. This variation is indicated by Figure 10 for the circuit of Figure 11. These variations are relatively independent (< 10%) of changes in temperature and supply voltage.

10-to-1 Frequency Synthesizer

A frequency synthesizer covering a 10-to-1 range is shown in Figure 14. Three packages are required to complete the loop: The MC4344/4044 phase-frequency detector, the MC4324/4024 dual voltage-controlled multivibrator, and the MC4318/4018 programmable counter.


Two VCM's (one package) are used to obtain the required frequency range. Each VCM is capable of operating over a 3-to-1 range, thus VCM1 is used for the lower portion of the times ten range and VCM2 covers the upper end. The proper divide ratio is set into the programmable counter and the VCM for that frequency is selected by control gates. The other VCM is left to be free running since its output is gated out of the feedback path.

Normally with a single VCM the loop gain would vary over a 10-to-1 range due to the range of the counter ratios. This affects the bandwidth, lockup time, and damping ratio severely. Utilizing two VCM's reduces this change in loop gain rom 10-to-1 to 3-to-1 as a result of the different sensitivities of the two VCM's due to the different frequency ranges. This change of VCM sensitivity (3-to-1) is of such a direction of compensate for loop gain variations due to the programmable counter.

The overall concept of multi-VCM operation can be expanded for ranges greater than 10-to-1. Four VCM's (two packages) could be used to cover a 100-to-1 range.

MC4324 • MC4024

FIGURE 12 — 10-TO-1 FREQUENCY SYNTHESIZER



		Inj	out			VCM1	VCM2	fout
÷N	D3	D2	D1	DO	Α	kHz	kHz	kHz
1	0	0	0	1	1	1	х	1
2	0	0	1	0	1	2	×	2
3	0	0	1	1	1	3	×	3
4	0	1	0	0	0	×	4	4
5	0	1	0	1	0	×	5	5
6	0	1	1	0	0	X	6	6
7	0	1	1	1	0	×	7	7
8	1	0	0	0	0	Х	8	8
9	1	0	0	1	0	х	9	9
10	1	0	1	0	0	X	10	10



MC4344 MC4044

PHASE-FREQUENCY DETECTOR

The MC4344/4044 consists of two digital phase detectors, a charge pump, and an amplifier. In combination with a voltage controlled multivibrator (such as the MC4324/4024 or MC1648), it is useful in a broad range of phase-locked loop applications. The circuit accepts TTL waveforms at the R and V inputs and generates an error voltage that is proportional to the frequency and/or phase difference of the input signals. Phase detector #1 is intended for use in systems requiring zero frequency and phase difference at lock. Phase detector #2 is used if quadrature lock is desired. Phase detector #2 can also be used to indicate that the main loop, utilizing phase detector #1, is out of lock.

Operating Frequency = 8 MHz typ
Input Loading Factor: R, V = 3
Output Loading Factor (Pin 8) = 10
Total Power Dissipation = 85 mW typ/pkg
Propagation Delay Time = 9.0 ns typ
(thru phase detector)


PHASE-FREQUENCY DETECTOR





L SUFFIX CERAMIC PACKAGE CASE 632 (TO-116)

P SUFFIX
PLASTIC PACKAGE
CASE 646
MC4044 only










MC4344 • MC4044

ELECTRICAL CHARACTERISTICS



INPUT	IN	PUT		OU	FPUT	
STATE	R	V	U1	D1	U2	D2
1	0	0	×	×	1	1
2 3	1	0	×	×	0	1
	1	1 0	×××	×	1	0
4	1	0	×	×	0	1
5	0	0	×	х	1	1
6	1 0 1	0	X X 0	x	0	1
7	0	0	0	1	1	1
8	1	0	0	1	0	1
9	0 0	0	0	1	1	1
10	0	1.	0	1	1	1
11	0	0	1	1	1	1
12		1	1	1	1	1
13	0	0	1	0	1	1
14	0	1	1	0	1	1
15	0	0	1	0	1	1
16	1 0	0	1 1	0	0	1
17	0	0	1	1	1	1

TRUTH TABLE

This is not strictly a functional truth table; i.e., it does not show all possible modes of operation. It is useful for dc testing.

- 1. X indicates output state unknown.
- A more also surputs state unknown.
 U1 and D1 outputs are sequential; i.e., they must be sequenced in order shown.
- U2 and D2 outputs are combinational; i.e., they need only inputs shown to obtain outputs.

TEST CURRENT/VOLTAGE VALUES
Volts

																Г		m/				Г				V	olts				1
															Test perature	OL	юнт	I _{OH2}	lin	lic	1A	VIL	VIH	VIHH	VILT	VIHT	Vout	Vcc	VCCL	Vccн]
														- (-55°C	20	-1.6	-1.0	Ι-	-	0.002	0.4	2.4	-	1.1	2.0	1.5	5.0	4.5	5.5)
													MC43		+25°C		-1.6	-1.0	1.0	- 10	0.002		2.4	5.5	1.1	1.8		5.0	4.5	5.5	1
														- 5	+125°C	20		-1.0	1-	 -	0.002		2.4	-	0.9	1.8		5.0	4.5	5.5	4
)	0°C +25°C	20		-1.0	1.0	-10	0.002		2.5	-	1.1	2.0		5.0	4.75	5.25	1
													MC40	")	+75°C	20		-1.0	1.0		0.002	0.4	2.5	5.5	0.9	1.8		5.0	4.75	5.25	1
	T	T	T	M	4344	Test Li	mits		_	M	C4044	Test L	imits		.,,, ,		1-1.0			-		-	_		-	_				1 3.23	1
	1	Pin		55°C	+2	5°C	+12	25°C	0	°C		25°C		5°C	T	⇤		TES	CUI	HHEN	17/00	LTAC	SE AF	PPLIED	TOPI	NS LI	STED	BELOV	W:	,	1
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	ŀοι	юнт	IOH2	1 _{in}	11C	I _A	VIL	VIH	VIHH	VILT	νип	r Vout	Vcc	VCCL	Vссн	Gn
Input Forward Current	hr.	1 3 11	-	-4.8 -4.8 -1.6		-4.8 -4.8 -1.6	=	-4.8 -4.8	=	-4.8 -4.8] -	-4.8 -4.8	-	-4.8 -4.8	1	-	=	-	-		-	1 3	-	-	-	-	-			14	7
Leakage Current	ЧН	+ "	+-	120	+=	120	-	120	+÷	120		120		120		<u> </u>	-	-	+-	+-		11		-	-	-	 -			-	
ccoxage corrent	1 '18	3		120	10	120		120	1 -	120		120		120		1.	1 -	-	1-	-	-	-	3		-	-	1.			14	1 7
	ı	111	-	5.0	1 -	5.0	-	5.0	- 1	5.0	-	5.0	-	5.0	11	-	-	-	1	-	-	-	-	-]			1		4	5.
	Чин	1	+-	40	1-	1.0	i i	40	+-	40	+=	1.0	t	40	mAdc	-	-		+	-		-	11	1	-	-	<u></u>	+		14	7
		3 11	1	-	-	Ť		-	-	10	-	1	1 -	-	1	-		-	1	1	-		-	3	-	-				Ĭ.	Í
Clamp Voltage	Vic	1 3	-		_	-1.5 -1.5		-	-	Ē	T-	-1.5	1	-	Vdc Vdc	-				3	-	-		=	-	-			14		7
Output (Note 1) Output Voltage	VOH	6	2.4		2 4		2.4	T	2.5	_	2.5	_	2.5	-	Vdc	_	6	_	1	_	_		_	_	1,3	_			14		,
		12	2.4	-	2.4	+-	2.4	-	2.5	+-	2.5	1	2.5	 -	Vdc	-	12	=							1,3	1	ļ۰		14		7
	VOL	6	Ι	0.4	T	0.4		0.4	Ε.	0.4	1:	0.4	1	0.4	Vdc	6	1	-		-	-	-	-		1	1,3	Ė		14		7
	V _{OH}	'2	2.4	+-	2.4	+-	2.4	-	2.5	 -	2.5	-	2.5	-	Vdc	-	12	-	+	F	-	-	-	-	3	1,3	÷		14	-	1 7
	VOH	6	24	1	2.4	-	2.4	-	2.5	-	2.5	+=	2.5		Vdc	-	6		 -	-	-	-	-		1,3	÷	-	-	14	-	7
	VOL	12		0.4	1	0.4	2.9	0.4	2.5	0.4		0.4	<u> </u>	0.4		12	<u> - </u>	-	Ŀ						3	1	_		14	Ĺ	7
	L:-	<u> </u>	ļ.	1.	1	<u> -</u>	-	-	Ī.	-	E	Ŀ	-	-	1=	=	1 =	-	-	-	-			-	1,3	i	Ļ_		14		7
	VOL	13	2.4	0.4	2,4	0.4	2.4	0.4	2.5	0:4	2.5	0.4	2.5	0.4	Vdc Vdc	13	2		-	-	-	-	-		1,3 1,3				14 14		7
	V _O L	2 13	2.4	0.4	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4		13	2	-	-	4		-		-	1	3			14 14		7
	VOH	13	2.4 2.4	-	2.4 2.4	-	2.4 2.4	-	2.5 2.5	-	2.5 2.5	-	2.5 2.5		Vdc Vdc		13		-	-	-	-	-	-	1,3 1,3				14 14		7
	VOH	13	2.4 2.4	-	2.4 2.4	-	2.4 2.4	1	2.5 2.5	-	2.5 2.5	1.	2.5 2.5		Vdc Vdc	-	2 13	-	-	-	-		_		1	3			14 14		1,
	VOL	13	2.4	0.4	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc Vdc	2	13		2					-	1,3 1,3				14	1	7
	VOL	13	2.4	0.4	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc Vdc	2	13	-	-	1	-	- 1	-	-	1	3			14		7
	VOL	2 13	2.4	0.4	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc Vdc	2	13		-	-		.	-	-	1,3				14		7
	VOH	13	2.4	0.4	2.4	0.4	2.4	0.4	2.5	0.4	2.5	0.4	2.5	0.4	Vdc Vdc	2	13		-	1	-	-		Ĩ.,	3	1			14 14		7
	VOH	13	2.4	-	2.4	-	2.4	-	2.5 2.5	-	2.5	-	2.5 2.5	-	Vdc Vdc	-	2				_				1,3	-			14 14		7 7
Short Circuit Current (Note 1)	los	• 2 6 12 • 13	-20	*-65	-20	-65	-20	-65	-20 	-65	-20	-65	-20	-65	mAdc							-		-	-	-		14			2,3,7 1,3,6, 1,3,7,1 1,3,7,1
Leakage Current (Note 1)	OLK	• 2	† <u>-</u>	250	-	250	+	250	†	250	†-	250	Ė	250	μAdc	-	~			1	-	-		-	-	-	-	2,14 6,14	-		1,3,
uviote 1)	1	12	-	1	-	1	-	1	-		E	1	-	1	1	-	-			-	-	-		-	-	-	j . I	6,14 12,14 13,14			1,3,7 1,3,7
Diode Voltage	VF	5	-	-	0.5	Ė	-	-	-	Ė	0.5	Ť		-	Vdc	Ē	-	-	5	-	-	-	-	-							4.7
Output Voltage	VEH	10	15		1.5	-	1.5	=	1.5		15	-	1.5	-	Vdc	-	-	10	-	-	-				11	-			14	-	7
Output Current	10	8	0.2	-	08	-	1.0	-	0.5	-	0.8	-	1.0	-	mAdc	-	-		-	-	9					-	\vdash	· .	<u> </u>	8	7
Leakage Current	101 K	8	-	120		120		120	-	120	T - "	120	1 -	120	uAdc	١.								- (- 1	- 1		ı i		8	7.9

The output state of Pin 2 or Pin 13 depends upon the sequence that has been applied to the R and V inputs as shown in the Truth Table. In testing output voltage, the outputs of the device are tested by sequencing through the indicated input states according to the Truth Table. Procedures solventhed by a colouble state it "I are necessary to charge the state of the securetial court (When testing the state of the securetial court (When testing the state of the securetial court (When testing the state of the state of the state of the securetial court (When testing the state of the state

APPLICATION

Operation of the MC4344/4044 is best explained by initially considering each section separately. If phase detector #1 is used, loop lockup occurs when both outputs U1 and D1 remain high. This occurs only when all the negative transitions on R, the reference input, and V, the variable or feedback input, coincide. The circuit responds only to transitions, hence phase error is independent of input waveform duty cycle or amplitude variation. Phase detector #1 consists of sequential logic circuitry, therefore operation prior to lockup is determined by initial conditions.

When operation is initiated, by either applying power to the circuit or active input signals to R and V, the circuitry can be in one of several states. Given any particular starting conditions, the flow table of Figure 1 can be used to determine subsequent operation. The flow table indicates the status of U1 and D1 as the R and V inputs are varied. The numbers in the table which are in parentheses are arbitrarily assigned labels that correspond to stable states that can result for each input combination. The numbers without parentheses refer to unstable conditions. Input changes are traced by horizontal movement in the table; after each input change, circuit operation will settle in the numbered state indicated by moving horizontally to the appropriate R-V column. If the number at that location is not in parentheses, move vertically to the number of the same value that is in parentheses. For a given input pair, any one of three stable states can exist. As an example, if R = 1 and V = 0, the circuit will be in one of the stable states (4), (8), or (12).


FIGURE 1 - PHASE DETECTOR #1 FLOW TABLE



R-V	R-V	R-V	R-V	U1	D1
0-0	0-1	1-1	1-0	5	
(1)	2	3	(4)	0	1
5	(2)	(3)	8	0	1
(5)	6	7	8	1	1
9	(6)	7	12	1	1
5 5	2	(7)	12	1	1
	2	7	(8)	1	1
(9) 5	(10)	11	12	1	0
5	6	(11)	(12)	1	0

Use of the table in determining circuit operation is illustrated in Figure 2. In the timing diagram, the input to R is the reference frequency; the input to V is the same frequency but lags in phase. Stable state (4) is arbitrarily assumed as the initial condition. From the timing diagram and flow table, when the circuit is in stable state (4), outputs U1 and D1 are "0" an "1" respectively. The next input state is R-V = 1-1; moving horizontally from stable state (4) under R-V = 1-0 to the R-V = 1-1 column, state 3 is indicated. However, this is an unstable condition and the circuit will assume the state indicated by moving vertically in the R-V = 1-1 column to stable state (3). In this

FIGURE 2 — PHASE DETECTOR #1 TIMING DIAGRAM



6

MC4344 • MC4044

instance, outputs U1 and D1 remain unchanged. The input states next become R-V = 0-1; moving horizontally to the R-V = 0-1 column, stable state (2) is indicated. At this point there is still no change in U1 or D1. The next input change shifts operation to the R-V = 0-0 column where unstable state 5 is indicated. Moving vertically to stable state (5), the outputs now change state to U1-D1 = 1-1. The next input change, R-V = 1-0, drives the circuitry to stable state (8), with no change in U1 or D1. The next input, R-V = 1-1, leads to stable state (7) with no change in the outputs. The next two input state changes cause U1 to go low between the negative transitions of R and V. As the inputs continue to change, the circuitry moves repeatedly through stable states (2), (5), (8), (7), (2), etc., as shown, and a periodic waveform is obtained on the U1 terminal while D1 remains high.

A similar result is obtained if V is leading with respect to R, except that the periodic waveform now appears on D1 as shown in rows e-h of the timing diagram of Figure 2. In each case, the average value of the resulting waveform is proportional to the phase difference between the two inputs. In a closed loop application, the error signal for controlling the VCO is derived by translating and filtering these waveforms.

The results obtained when R and V are separated by a fixed frequency difference are indicated in rows i-l of the timing system. For this case, the U1 output goes low when R goes low and stays in that state until a negative transition on V occurs. The resulting waveform is similar

to the fixed phase difference case, but now the duty cycle of the U1 waveform varies at a rate proportional to the difference frequency of the two inputs, R and V. It is this characteristic that permits the MC4344/4044 to be used as a frequency discriminator; if the signal on R has been frequency modulated and if the loop bandwidth is selected to pass the deviation frequency but reject R and V, the resulting error voltage applied to the VCO will be the recovered modulation signal.

Phase detector #2 consists only of combinatorial logic, therefore its characteristics can be determined from the simple truth table of Figure 3. Since circuit operation requires that both inputs to the charge pump either be high or have the same duty cycle when lock occurs, using this phase detector leads to a quadrature relationship between R and V. This is illustrated in rows a–d of the timing diagram of Figure 3. Note that any deviation from a fifty percent duty cycle on the inputs would appear as phase error.

Waveforms showing the operation of phase detector #2 when phase detector #1 is being used in a closed loop are indicated in rows e-j. When the main loop is locked, U2 remains high. If the loop drifts out of lock in either direction a negative pulse whose width is proportional to the amount of drift appears on U2. This can be used to generate a simple loss-of-lock indicator.


Operation of the charge pump is best explained by considering it in conjunction with the Darlington amplifier included in the package (see Figure 4). There will be

(b) R (c) U2 (d) D2 (e) R (f) V (g) U2 (f) U

FIGURE 3 — PHASE DETECTOR #2 OPERATION

a pulsed waveform on either PD or PU, depending on the phase-frequency relationship of R and V. The charge pump serves to invert one of the input waveforms (D1) and translates the voltage levels before they are applied to the loop filter. When PD is low and PU is high, Q1 will be conducting in the normal direction and Q2 will be off. Current will be flowing through Q3 and CR2; the base of Q3 will be two Vpc drops above ground or approximately 1.5 volts. Since both of the resistors connected to the base of Q3 are equal, the emitter of Q4 (base of Q5) will be approximately 3.0 volts. For this condition, the emitter of Q5 (DF) will be on VRF below this voltage, or about 2.25 volts. The PU input to the charge pump is high (> 2.4 volts) and CR1 will be reverse biased. Therefore Q5 will be supplying current to Q6. This will tend to lower the voltage at the collector of Q7, resulting in an error signal that lowers the VCO frequency as required by a "pump down" signal.

FIGURE 4 -- CHARGE PUMP OPERATION




When PU is low and PD is high, CR1 is forward biased and UF will be approximately one V_{BE} above ground (neglecting the $V_{CE(sat)}$ of the driving gate). With PD high, Q1 conducts in the reverse direction, supplying base current for Q2. While Q2 is conducting, Q4 is prevented from supplying base drive to Q5; with Q5 cut off and UF low there is no base current for Q6 and the voltage at the collector of Q7 moves up, resulting in an increase in the VCO operating frequency as required by a "pump up" signal.


If both inputs to the charge pump are high (zero phase difference), both CR1 and the base-emitter junction of Q5 are reverse biased and there is no tendency for the error voltage to change. The output of the charge pump varies between one VBE and three VBE as the phase difference of R and V varies from minus 2π to plus 2π . If this signal is filtered to remove the high-frequency components, the phase detector transfer function, K_{cp} , of approximately 0.12 volt/radian is obtained (see Figure 5).

The specified gain constant of 0.12 volt/radian may not be obtained if the amplifier/filter combination is improperly designed. As indicated previously, the charge pump delivers pump commands of about 2.25 volts on the postitive swings and 0.75 volt on the negative swings for a mean no-pump value of 1.5 volts. If the filter amplifier is biased to threshold "on" at 1.5 volts, then the pump up

and down voltages have equal effects. The pump signals are established by VBFs of transistors with milliamperes of current flowing. On the other hand, the transistors included for use as a filter amplifier will have very small currents flowing and will have correspondingly lower VRES — on the order of 0.6 volt each for a threshold of 1.2 volts. Any displacement of the threshold from 1.5 volts causes an increase in gain in one direction and a reduction in the other. The transistor configuration provided is hence not optimum but does allow for the use of an additional transistor to improve filter response. This addition also results in a non-symmetrical response since the threshold is now approximately 1.8 volts. The effective positive swing is limited to 0.45 volt while the negative swing below threshold can be greater than 1.0 volt. This means that the loop gain when changing from a high frequency to a lower frequency is less than when changing in the opposite direction. For type two loops this tends to increase overshoot when going from low to high and increases damping in the other direction. These problems and the selection of external filter components are intimately related to system requirements and are discussed in detail in the filter design section.

FIGURE 5 — PHASE DETECTOR TEST





6


PHASE-LOCKED LOOP COMPONENTS General

A basic phase-locked loop, when operating properly, will acquire ("lock on") an input signal, track it in frequency, and exhibit a fixed phase relationship relative the input. In this basic loop, the output frequency will be identical to the input frequency (Figure 6). A fundamental loop consists of a phase detector, amplifier/filter, and voltage-controlled oscillator (Figure 7). It appears and acts like a unity gain feedback loop. The controlled variable is phase; any error between fin and fout is amplified and applied to the VCO in a corrective direction.

FIGURE 6 — BASIC PHASE-LOCKED LOOP FREQUENCY RELATIONSHIP



FIGURE 7 — FUNDAMENTAL PHASE-LOCKED LOOP



Simple phase detectors in digital phase-locked loops usually put out a series of pulses. The average value of these pulses is the "gain constant," K_{cb} , of the phase detector — the volts out for a given phase difference, expressed as volts/radian.

The VCO is designed so that its output frequency range is equal to or greater than the required output frequency range of the system. The ratio of change in output frequency to input control voltage is called "gain constant," K_O. If the slope of fout to V_{in} is not linear (i.e., changes greater than 25%) over the expected frequency range, the curve should be piece-wise approximated and the appropriate constant applied for "best" and "worst" case analysis of loop performance.

System dynamics when in lock are determined by the amplifier/filter block. Its gain determines how much phase error exists between fin and fout, and filter characteristics shape the capture range and transient performance. This will be discussed in detail later.

Loop Filter

Fundamental loop characteristics such as capture range, loop bandwidth, capture time, and transient response are controlled primarily by the loop filter. The loop behavior is described by gains in each component block of Figure 8. The output to input ratio reflects a second order low pass filter in frequency response with a static gain of N:


$$\frac{\theta_{O}(s)}{\theta_{I}(s)} = \frac{K_{\phi}K_{F}K_{V}}{s + \frac{K_{\phi}K_{F}K_{V}}{N}}$$
(1)

where: $K_F = \frac{1 + T_1 s}{T_2 s}$ (2)

 $T_1 = R_2C$ and $T_2 = R_1C$ of Figure 4. Therefore,

$$\frac{\theta_{O}(s)}{\theta_{I}(s)} = \frac{N(1 + T_{1}s)}{\frac{s^{2}NT_{2}}{K_{ch}K_{V}} + T_{1}s + 1}$$
(3)

FIGURE 8 — GAIN CONSTANTS



 K_{ϕ} = Phase Detector Gain (volts/radian)

KF = Amplifier/Filter Gain

K_V = VCO Gain (radians/second/volt)

N = Integer Divisor

Both ω_n (loop bandwidth or natural frequency) and ζ (damping factor) are particularly important in the transient response to a step input of phase or frequency (Figure 9), and are defined as:

$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{V}}{NT_{2}}}$$
 (4)

$$\zeta = \sqrt{\frac{\kappa_{\phi} \kappa_{V}}{N T_{2}}} \left(\frac{T_{1}}{2}\right) \tag{5}$$

Using these terms in Equation 3,

$$\frac{\theta_{Q}(s)}{\theta_{I}(s)} = \frac{N(1 + T_{1}s)}{\frac{s^{2}}{\omega_{n}^{2}} + \frac{2\zeta s}{\omega_{n}} + 1}$$
(6)

In a well defined system controlling factors such as ω_n and ζ may be chosen either from a transient basis (time domain response) or steady state frequency plot (roll-off point and peaking versus frequency). Once these two design goals are defined, synthesis of the filter is relatively straight-forward.


Constants K_{ϕ} , K_{V} , and N are usually fixed due to other design constraints, leaving T_{1} and T_{2} as variables to set ω_{n} and ζ . Since only T_{2} appears in Equation 4, it is the easiest to solve for initially.

$$T_2 = \frac{K_{\phi}K_{V}}{N\omega_{n}^2} \tag{7}$$

From Equation 5, we find

$$T_1 = \frac{2\zeta}{\omega_n} \tag{8}$$





Using relationships 7 and 8, actual resistor values may be computed:

$$R_1 = \frac{K\phi K_V}{N\omega_n^2 C}$$
 (9)

$$R_2 = \frac{2\zeta}{\omega_n C} \tag{10}$$

Although fundamentally the range of R_1 and R_2 may be from several hundred to several thousand ohms, sideband considerations usually force the value of R_1 to be set first, and then R_2 and C computed.

$$C = \frac{K_{\phi}K_{V}}{N\omega_{n}^{2}R_{1}} \tag{11}$$


Calculation of passive components R₂ and C (in synthesizers) is complicated by incomplete information on N, which is variable, and the limits of ω_{Π} and ζ during that variance. Equally important are changes in Ky over the output frequency range. Minimum and maximum values of ω_{Π} and ζ can be computed from Equations 4 and 5 when the appropriate worst case numbers are known for all the factors.

Amplifier/filter gain usually determines how much phase error exists between fin and fout, and the filter characteristic shapes capture range and transient performance. A relatively simple, low gain amplifier may usually be used in the loop since many designs are not constrained so much by phase error as by the need to make fin equal fout. Unnecessarily high gains can cause

problems in linear loops when the system is out of lock if the amplifier output swing is not adequately restricted since integrating operational amplifier circuits will latch up in time and effectively open the loop.

The internal amplifier included in the MC4344/4044 may be used effectively if its limits are observed. The circuit configuration shown in Figure 10 illustrates the placement of R₁, R₂, C, and load resistor R_L (1 kΩ). Due to the non-infinite gain of this stage (A $\gamma \approx 30$) and other non-ideal characteristics, some restraint must be placed on passive component selection. Foremost is a lower limit on the value of R₂ and an upper limit on R₁. Placed in order of priority, the recommendations are as follows: (a) R2 > 50 Ω, (b) R1/R2 \leq 10, (c) 1 kΩ < R1 < 5 kΩ.

FIGURE 10 — USING MC4344/4044 LOOP AMPLIFIER




Limit (c) is the most flexible and may be violated with either higher sidebands and phase error $(R_1>5~k\Omega)$ or lower phase detector gain $(R_1<1~k\Omega)$. If limit (b) is exceeded, loop bandwidth will be less than computed and may not have any similarity to the prediction. For an accurate reproduction of calculated loop characteristics one should go to an operational amplifier which has sufficient gain to make limit (b) readily satisfied. Limit (a) is very important because T $_1$ in Equation 5 is in reality composed of three elements:

$$T_1 = C\left(R_2 - \frac{1}{q_m}\right) \tag{12}$$

where $g_{\mathbf{m}} = \text{transconductance of the common emitter amplifier.}$

Normally g_m is large and T_1 nearly equals R_2C , but resistance values below 50 Ω can force the phase-compensating "zero" to infinity or worse (into the right half plane) and give an unstable system. The problem can be circumvented to a large degree by buffering the feedback with an emitter follower (Figure 11). Inequality (a) may then be reduced by at least an order of magnitude $(R_2 > 5 \; \Omega)$ keeping in mind that electrolytic capacitors used

FIGURE 11 — AMPLIFIER CAPABLE OF HANDLING LOWER R2



as C may approach this value by themselves at the frequency of interest (ω_n) .

Larger values of R₁ may be accommodated by either using an operational amplifier with a low bias current (Ib < 1.0 μA) as shown in Figure 12 or by buffering the internal Darlington pair with an FET (Figure 13). It is vitally important, however, that the added device be operated at zero VGS. Source resistor R4 should be adjusted for this condition (which amounts to IDSS current for the FET). This insures that the overall amplifier input threshold remains at the proper potential of approximately two base-emitter drops. Use of an additional emitter follower instead of the FET and R₄ (Figure 14) gives a threshold near the upper limit of the phase detector charge pump. resulting in an extremely unsymmetrical phase detector gain in the pump up versus pump down mode. It is not unusual to note a 5:1 difference in K_{ϕ} for circuits having the bipolar buffer stage. If the initial design can withstand this variation in loop gain and remain stable, the approach should be considered since there are no critical adjustments as in the FET circuit.

FIGURE 12 — USING AN OPERATIONAL AMPLIFIER TO EXTEND THE VALUE OF R1




FIGURE 13 — FET BUFFERING TO RAISE AMPLIFIER INPUT IMPEDANCE





FIGURE 14 — EMITTER FOLLOWER BUFFERING OF AMPLIFIER INPUT



DESIGN PROBLEMS AND THEIR SOLUTIONS

Dynamic Range

A source of trouble for all phase-locked loops, as well as most electronics is simply overload or lack of sufficient dynamic range. One limit is the amplifier output drive to the VCO. Not only must a designer note the outside limits of the dc control voltage necessary to give the output frequency range, he must also account for the worst case of overshoot expected for the system. Relatively large damping factors ($\zeta=0.5$) can contribute significant amounts of overshoot (30%). To be prepared for the worst case output swing the amplifier should have as much margin to positive and negative limits as the expected swing itself. That is, if a two-volt swing is sufficient to give the desired output frequency excursion, there should be at least a two-volt cushion above and below maximum expected steady-state values on the control line.

This increase in range, in order to be effective, must of course by followed by an equivalent range in the VCO or there is little to be gained. Any loss in loop gain will in general cause a decrease in ζ and a consequent increase in overshoot and ringing. If the loss in gain is caused by saturation or near saturation conditions, the problem tends to accelerate towards a situation where the system settles in not only a slow but oscillator manner as well.

Loss of amplifier gain may not be due entirely to normal system damping considerations. In loops employing digital phase detectors, an additional problem is likely to appear. This is due to amplifier saturation during a step input when there is a maximum phase detector output simultaneous with a large transient overshoot. The phase detector square wave rides on top of the normal transient and may even exceed the amplifier output limits imposed above. Since the input frequency will exceed the R2C time constant, gain KF for these annoying pulses will be R₂/R₁. Ordinarily this ratio will be less than 1, but some circumstances dictate a low loop gain commensurate with a fairly high ω_n . For these cases, R_2/R_1 may be higher than 10 and cause pulse-wise saturation of the amplifier. Since the dc control voltage is an average of phase detector pulses, clipping can be translated into a reduction in gain with all the "benefits" already outlined, i.e., poor settling time. An easy remedy to apply in many cases is a simple RC low pass section preceding or together with the integrator-lag section. To make transient suppression independent of amplifier response, the network may be imbedded within the input resistor R1 (Figure 15) or be implemented by placing a feedback capacitor across R2 (Figure 16). Besides rounding off and inhibiting pulses, these networks add an additional pole to the loop and may cause further overshoot if the cutoff frequency (ω_c) is too close to ω_n . If at all possible the cutoff point should be five to ten times ω_n . How far ω_c can be placed from ωn depends on the input frequency relationship to ω_n since f_{in} is, after all, what is being filtered. A side benefit of this simple RC pulse "flattener" is a reduction in fin sidebands around fout for synthe-

6

sizers with N > 1. However, a series of RC filters is not recommended for either extended pulse suppression or sideband improvement as excess phase will begin to build up at the loop crossover ($\approx \omega_n$) and tend to cause instability. This will be discussed in more detail later.

FIGURE 15 — IMPROVED TRANSIENT SUPPRESSION WITH R1 — C_c





FIGURE 16 — IMPROVED TRANSIENT SUPPRESSION WITH R2 — $C_{\rm C}$



Spurious Outputs

Although the major problem in phase-locked loop design is defining loop gain and phase margin under dynamic operating conditions, high-quality synthesizer designs also require special consideration to minimize spurious spectral components — the worst of which is reference-frequency sidebands. Requirements for good sideband suppression often conflict with other performance goals — loop dynamic behavior, suppression of VCO noise, or suppression of other in-loop noise. As a result, most synthesizer designs require compromised specifications. For a given set of components and loop dynamic conditions, reference sidebands should be predicted and checked against design specifications before any hardware is built.

Any steady-state signal on the VCO control will produce sidebands in accordance with normal FM theory. For small spurious deviations on the VCO, relative sideband-to-carrier levels can be predicted by:

$$\frac{\text{sidebands}}{\text{carrier}} \cong \frac{V_{ref} K_V}{2 \omega_{ref}} \tag{13}$$

where $\mbox{V}_{ref} = \mbox{peak voltage value of spurious frequency}$ at the VCO input.

Unwanted control line modulation can come from a variety of sources, but the most likely cause is phase detector pulse components feeding through the loop fil-

ter. Although the filter does establish loop dynamic conditions, it leaves something to be desired as a low pass section for reference frequency components.

For the usual case where ω_{ref} is higher than 1/T₂, the K_F function amounts to a simple resistor ratio:

$$K_{F}(j\omega)$$
 $\simeq -\frac{R_{2}}{R_{1}}$ (14) $\omega = \omega_{ref}$

By substitution of Equations 9 and 10, this signal transfer can be related to loop parameters.

$$K_{F}(j\omega) = \frac{2\zeta N\omega_{n}}{K_{\phi}K_{V}} = \frac{V_{ref}}{V_{\phi}}$$

$$\omega = \omega_{ref}$$
(15)

where V_{ref} = peak value of reference voltage at the VCO input, and

 V_{ϕ} = peak value of reference frequency voltage at the phase detector output.

Sideband levels relative to reference voltage at the phase detector output can be computed by combining Equations 13 and 15:

$$\frac{\text{sideband level}}{f_{\text{Out}} \text{ level}} = V_{\phi} \left(\frac{\zeta N \omega_{\text{N}}}{\omega_{\text{ref}} K_{\phi}} \right)$$
 (16)

From Equation 16 we find that for a given phase detector, a given value of R_1 (which determines V_ϕ), and given basic system constraints (N, f_{ref}), only ζ and ω_n remain as variables to diminish the sidebands. If there are few limits on ω_n , it may be lowered indefinitely until the desired degree of suppression is obtained. If ω_n is not arbitrary and the sidebands are still objectionable, additional filtering is indicated.

One item worthy of note is the absence of Ky in Equation 16. From Equation 15 it might be concluded that decreasing Ky would be another means for reducing spurious sidebands, but for constant values of ζ and ω_n this is not a free variable. In a given loop, varying Ky will certainly affect sideband voltage, but will also vary ζ and ω_n .

On the other hand, the choice of ω_{Π} may well affect spectral purity near the carrier, although reference sideband levels may be quite acceptable.

In computing sideband levels, the value of V_{ϕ} must be determined in relation to other loop components. Residual reference frequency components at the phase detector output are related to the dc error voltage necessary to supply charge pump leakage current and amplifier bias current. From these average voltage figures, spectral components of the reference frequency and its harmonics can be computed using an approximation that the phase detector output consists of square waves τ seconds


MC4344 • MC4044

wide repeated at t second intervals (Figure 17). A Fourier analysis can be summarized for small ratios of τ/t by:

- (1) the average voltage (V_{avg}) is $A(\tau/t)$
- (2) the peak reference voltage value (V_φ) is twice V_{avg}, and
- (3) the second harmonic (2f_{ref}) is roughly equal in amplitude to the fundamental.

By knowing the requirements for (1) due to amplifier bias and leakage currents, values for (2) and (3) are uniquely determined.

FIGURE 17 — PHASE DETECTOR OUTPUT



An example of this sideband approximation technique can be illustrated using the parameters specified for the synthesizer design included in the applications information section.

$$\begin{array}{ll} \text{N}_{max} = 30 & \omega_{n} = 4500 \text{ rad/s} \\ \text{KV} = 11.2 \times 10^6 \text{ rad/s/V} & \text{R}_{1} = 2 \text{ k}\Omega \\ \text{K}_{\phi} = 0.12 \text{ V/rad} & \text{f}_{ref} = 100 \text{ kHz} \\ \zeta = 0.8 & \end{array}$$

Substituting these numbers into Equation 16:

$$\frac{\text{sideband}}{f_{\text{out}}} = V_{\phi} \frac{(0.8)(30)(4500)}{2\pi(10^5)(0.111)}$$

$$= V_{\phi} (1.55)$$

$$= V_{\phi} (1.81)$$
(17)

The result illustrates how much reference feedthrough will affect sideband levels. If 1.0 mV peak of reference appears at the output of the phase detector, the nearest sideband will be down 56.2 dB.

If the amplifier section included in the MC4344/4044 is used, with $R_L=1~k\Omega$, some approximations of the value of V_{ϕ} can be made based on the input bias current and the value of R_1 . The phase detector must provide sufficient average voltage to supply the amplifier bias current, I_b , through R_1 ; when the bias current is about 5.0 μA and R_1 is 2 kΩ, V_{aVg} must be 10 mV. From the assumptions earlier concerning the Fourier transform, and with the help of Figure 18, we can see that the phase detector duty cycle will be about 1.7% (A = 0.6 V), giving a fundamental (reference) of 20 mV peak. If this value for V_{ϕ} is substituted into Equation 18, the resulting sideband ratio represents 30 dB suppression due to this component alone.

In addition to the amplifier bias current, another factor to consider is transistor Q5 reverse leakage current I_L flowing into pin 10 of the MC4344/4044 charge pump. I_L is generally less than 1.0 μ A and is no more than 5.0 μ A over the temperature range. A typical design value for 25°C is 0.1 μ A. Both I_L and amplifier bias current I_B are

in a direction to déplenish the charge on filter capacitor C. A second charge pump leakage, $|_{L}'$, attributed by diode CR1 flows out of pin 5. This current, however, is in a direction to help supply $|_{B}$ and $|_{L}$ and thus tends to minimize the discharge of C. Typically $|_{L}'$ is much less than $|_{L}$ and, since it is also in a direction to minimize discharge of the filter capacitor, it will be ignored in the following discussion. The total charge removed from C must be replaced by current supplied by the charge pump during the next up-date opportunity. This current flows through R1. To minimize the effects of $|_{B}$ and $|_{L}$ a relative small value of R1 should be chosen. A minimum value of 1 k Ω is a good choice.

FIGURE 18 — OUTPUT ERROR CHARACTERISTICS

DUTY	PHASE		
CYCLE	ERROR	Vavg	$V_{\phi(peak)}$
(%)	(Deg)	(mV)	(mV)
0.1	0.36	0.6	1.2
0.2	0.30	1.2	2.4
0.3	1.08	1.8	3.6
0.4	1.44	2.4	4.8
0.5	1.80	3.0	6.0
0.6	2.16	3.6	7.2
0.7	2.52	4.2	8.4
0.8	2.88	4.8	9.6
0.9	3.24	5.4	10.8
1.0	3.60	6.0	12.0
2.0	7.2	12.0	24.0
3.0	10.8	18.0	35.9
4.0	14.4	24.0	47.9
5.0	18.0	30.0	59.8
6.0	21.6	36.0	71.6
7.0	25.2	42.0	83.3
8.0	28.8	48.0	95.0
9.0	32.4	54.0	106.6
10.0	36.0	60.0	118.0

After values for C and R₂ have been computed on the basis of loop dynamic properties, the overall sideband to f_{out} ratio computation can be simplified.

Since

$$\begin{array}{l} V_{\phi} = 2 \ V_{avg} \\ V_{avg} = (I_{b} + I_{L}) \ R_{1} \\ V_{\phi} = 2 \ (I_{b} + I_{L}) \ R_{1} \\ \end{array} = 2R_{1} \ (I_{b} + I_{L}) \left(\frac{R_{2}}{R_{1}}\right) \\ V_{ref} = V_{\phi} \ \left(\frac{R_{2}}{R_{1}}\right) \\ \end{array} = 2R_{2} \ (I_{b} + I_{L})$$

we find that

$$\frac{\text{sideband}}{f_{\text{out}}} = \frac{V_{\text{ref}}K_{\text{V}}}{2w_{\text{ref}}} \tag{19}$$


$$\frac{\text{sideband}}{f_{\text{out}}} = \frac{2R_2(I_b + I_L)K_V}{2\omega_{\text{ref}}} \tag{20}$$

Equation 20 indicates that excellent suppression could be achieved if the bias and leakage terms were nulled by current summing at the amplifier input (Figure 19). This has indeed proved to be the case. Experimental results indicate that greater than 60 dB rejection can routinely

6

be achieved at a constant temperature. However when nulling fairly large values (> 100 nA), the rejection becomes quite sensitive since leakages are inherently a function of temperature. This technique has proved useful in achieving improved system performance when used in conjunction with good circuit practice and reference filtering.

FIGURE 19 — COMPENSATING FOR BIAS AND LEAKAGE CURRENT



Additional Loop Filtering

So far, only the effects of fundamental loop dynamics on resultant sidebands have been considered. If further sideband suppression is required, additional loop filtering is indicated. However, care must be taken in placement of any low pass rolloff with regard to the loop natural frequency (ω_n). On one hand, the "corner" should be well below (lower than) ω_{ref} and yet far removed (above) from ω_n . Although no easy method for placing the roll-off point exists, a rule of thumb that usually works is: $\omega_c = 5\omega_n$ (21)

Reference frequency suppression per pole is the ratio of ω_C to $\omega_{ref}.$

$$SB_{dB} \cong n \ 20 \ log_{10} \left(\frac{\omega_{C}}{\omega_{ref}}\right)$$
 (22)

where n is the number of poles in the filter.

Equation 22 gives the additional loop suppression to ω_{ref} ; this number should be added to whatever suppression already exists.

For non-critical applications, simple RC networks may suffice, but if more than one section is required, loop dynamics undergo undesirable changes. Loop damping factor decreases, resulting in a high percentage of overshoot and increased ringing since passive RC sections tend to accumulate phase shift more rapidly than signal suppression and part of this excess phase subtracts from the loop phase margin. Less phase margin translates into a lower damping factor and can, in the limit, cause outright oscillation.

A suitable alternative is an active RC section, Figure 20, compatible with the existing levels and voltages. An active two pole filter (second order section) can realize a more gradual phase shift at frequencies less than the cutoff point and still get nearly equal suppression at frequencies above the cutoff point. Sections designed with a slight amount of peaking ($\zeta \cong 0.5$) show a good compromise between excess phase below cutoff ($\omega_{\rm C}$), without peaking enough to cause any danger of raising the loop gain for frequencies above $\omega_{\rm D}$. A fairly non-critical section may simply use an emitter follower as the active device

with two resistors and capacitors completing the circuit (Figure 21). This provides a $-12\,dB/octave$ ($-40\,dB/decade$) rolloff characteristic above ω_n , though the attenuation may be more accurately determined by Equation 22. If the sideband problem persists, an additional section may be added in series with the first. No more than two sections are recommended since at that time either (1) the constraint between ω_n and ω_{ref} is too close, or (2) reference voltage is modulating the VCO from a source other than the phase detector through the loop amplifier.

FIGURE 20 — OPERATIONAL AMPLIFIER LOW PASS FILTER





FIGURE 21 — EMITTER FOLLOWER LOW PASS FILTER




NOTE: If V_O ≥ V_{CC} - 1.0 V, this stage is susceptible to power supply noise.

Operation without charge pump phase detector #1 of the MC4344/4044 can be implemented quite successfully in many applications without using the charge pump and internal darlington amplifier approach. An operational amplifier filter can be used to process the error information appearing at U1 and D1 (pins 13 and 2) directly (Figure 22). This phase detector/filter approach offers a potentially superior performing system because:

- a. Charge pump delay time is eliminated.
- b. Charge pump input signed threshold level need not be overcome before error information is obtained.
 This can result in a substantial improvement in the

FIGURE 22—TYPICAL FILTER AND SUMMING NETWORK



4044's transfer function linearity in the vicinity of zero phase error between the R and V inputs.

- c. The filter amplifier ground location can be separated from the phase detector ground.
- d. An "optimum" filter amplifier input threshold of approximately two diode drops need not be established.

The filter discussions and relationships developed for integrator-log filter sections can be applied to the system of Figure 22 and the previously derived equations can be used to determine values for R1. R2 and C.

It may be desirable to split each of the R1 resistors and incorporate a capacitor to ground in a manner similar to that shown in Figure 15. This should improve transient suppression and provide integration of the U1 and D1 signals to better enable the operational amplifier to develop corrective error information from very narrow U1 and D1 pulse widths.


Phase error for the circuit in Figure 22 will result from input offset voltage in the operational amplifier, resistor mismatch and mismatch between the phase detector output states appearing at U1 and D1. Phase error can be trimmed to zero initially by adjusting either the amplifier input offset or one of the R1 resistors.

VCO Noise

Effects of noise within the VCO itself can be evaluated by considering a closed loop situation with an external noise source, e_n , introduced at the VCO(Figure 23). Resultant modulation of the VCO by error voltage, $\epsilon_{\rm r}$ is a second order high pass function:


$$\begin{split} \frac{\epsilon}{e_{n}} &= \frac{S^{2}}{S^{2} + \frac{ST_{1}K\phi K_{V}}{T_{2}N} + \frac{K\phi K_{V}}{T_{2}N}} \\ &= \frac{S_{2}}{S^{2} + 2\zeta\omega_{n}S + \omega_{n}^{2}} \end{split} \tag{23}$$

FIGURE 23 — EFFECTS OF VCO NOISE



This function has a slope of 12 dB/octave at frequencies less than ω_{Π} (loop natural frequency), as shown in Figure 24. This means that noise components in the VCO above ω_{Π} will pass unattenuated and those below will have some degree of suppression. Therefore choice of loop natural frequency may well rest on VCO noise quality.






Other Spurious Responses

Spurious components appearing in the output spectrum are seldom due to reference frequency feedthrough alone. Modulation of any kind appearing on the VCO control line will cause spurious sidebands and can come in through the loop amplifier supply, bias circuitry in the control path, a translator, or even the VCO supply itself. Some VCOs have a relatively high sensitivity to power supply variation. This should be investigated and its effects considered. Problems of this nature can be minimized by operating all devices except the phase detector, charge pump, and VCO from a separate and well isolated supply. A common method uses a master supply of about 10 or 12 volts and two regulators to produce voltages for the PLL — one for all the logic (including the phase detector) and the other for all circuitry associated with the VCO control line.

Sideband and noise performance is also a function of good power supply and regulator layout. As mentioned earlier, extreme care should be exercised in isolating the control line voltage to the VCO from influences other than the phase detector. This not only means good voltage regulation but ac bypassing and adherence to good grounding techniques as well. Figure 25 shows two separate regulators and their respective loads. Resistor Rs is a small stray resistance due to a common thin ground return for both RL1 and RL2. Any noise in RL2 is now reproduced (in a suppressed form) across RL1. Load current from RL1 does not affect the voltage across RL2. Even though the regulators may be quite good, they can hold VO constant only across their outputs, not necessarily across the load (unless remote sensing is used).

FIGURE 25 — LOOP VOLTAGE REGULATION



6

One solution to the ground-coupled noise problem is to lay out the return path with the most sensitive regulated circuit at the farthest point from power supply entry as shown in Figure 26.

Even for regulated subcircuits, accumulated noise on the ground bus can pose major problems since although the cross currents do not produce a differential load voltage directly, they do produce essentially common mode noise on the regulators. Output differential load noise then is a function of the input regulation specification. By far the best way to sidestep the problem is to connect each subcircuit ground to the power supply entry return line as shown in Figure 27.

FIGURE 26 — REGULATOR LAYOUT






FIGURE 27 — REGULATOR GROUND CONNECTION



In Figures 25 and 27, R_{L1} and R_{L2} represent component groups in the system. The designer must insure that all ground return leads in a specific component group are returned to the common ground. Probably the most overlooked components are bypass capacitors. To minimize sidebands, extreme caution must be taken in the area immediately following the phase detector and through the VCO. A partial schematic of a typical loop amplifier and filter is shown in Figure 28 to illustrate the common grounding technique.

Bypassing in a phase-locked loop must be effective at both high frequencies and low frequencies. One capacitor in the 1.0-to-10 μF range and another between 0.01 and 0.001 μF are usually adequate. These can be effectively utilized both at the immediate circuitry (between supply and common ground) and the regulator if it is some distance away. When used at the regulator, a single electrolytic capacitor on the output and a capacitor pair at the input is most effective (Figure 29). It is important, again, to note that these bypasses go from the input/output pins to as near the regulator ground pin as possible.

FIGURE 29 — SUGGESTED BYPASSING PROCEDURE



APPLICATIONS INFORMATION

Frequency Synthesizers

The basic PLL discussed earlier is actually a special case of frequency synthesis. In that instance, $f_{out} = f_{in}$, although normally a programmable counter in the feedback loop insures the general rule that $f_{out} = Nf_{in}$ (Figure 30). In the synthesizer f_{in} is usually constant (crystal controlled) and f_{out} is changed by varying the programmable divider (\div N). By stepping N in integer increments, the output frequency is changed by f_{in} per increment. In comparison

FIGURE 30 — PHASE-LOCKED LOOP WITH PROGRAMMABLE COUNTER





FIGURE 28 — PARTIAL SCHEMATIC OF LOOP AMPLIFIER AND FILTER



munication use, this input frequency is called the "channel spacing" or, in general, it is the reference frequency.

There is essentially no difference in loop dynamic problems between the basic PLL and synthesizers except that synthesizer designers must contend with problems peculiar to loops where N is variable and greater than 1. Also, sidebands or spectral purity usually require special attention. These and other aspects are discussed in greater detail in AN-535. The steps for a suitable synthesis procedure may be summarized as follows:

Synthesis Procedure

- 1. Choose input frequency. $(f_{ref} = channel spacing)$
- 2. Compute the range of digital division:

$$N_{max} = \frac{f_{max}}{f_{ref}}$$

$$N_{min} = \frac{f_{min}}{f_{ref}}$$

3. Compute needed VCO range:

$$(2f_{max} - f_{min}) < f_{VCO} < (2f_{min} - f_{max})$$

- 4. Choose minimum & from transient response plot. Figure 9. A good starting point is $\zeta = 0.5$.
- 5. Choose ω_n from needed response time (Figure 9):

$$\omega_n = \frac{\omega_n t}{t}$$

6. Compute C:

$$C = \frac{K_{\phi}K_{V}}{N_{\text{max}\omega_{n}}^{2}R_{1}}$$

7. Compute R2:

$$R_2 = \frac{2\zeta_{min}}{\omega_n C}$$

Compute ζ_{max}:

$$\zeta_{\text{max}} = \zeta_{\text{min}} \sqrt{\frac{N_{\text{max}}}{N_{\text{min}}}}$$

- Check transient response of ζ_{max} for compatibility with transient specification.
- 10. Compute expected sidebands:

$$\frac{\text{sideband}}{f_{out}} \cong \frac{(I_b + I_L)R_2K_V}{\omega_{ref}} \tag{A}$$

(I_I is about 100 nA at $T_{.I} = 25^{\circ}C$.)

11. If step 10 yields larger sidebands than are acceptable, add a single pole at the loop amplifier by splitting R₁ and adding C_c as shown in Figure 15:

$$C_C \cong \frac{0.8}{R_1 \omega_n}$$

Added sideband suppression (dB) is:

$$dB \approx 20 \log_{10} \frac{1}{\sqrt{1 + \frac{\omega_{ref}^2}{25(\omega_n)^2}}}$$
 (B)

12. If step 11 still does not give the desired results, add a second order section at $\omega_c = 5 \omega_n$ using either the configuration of Figure 20 or 21. The expected improvement is twice that of the single pole in step 11.

$$dB \approx 40 \log_{10} \frac{1}{\sqrt{1 + \frac{\omega_{ref}^2}{25(\omega_{n})^2}}}$$
 (C)

Total sideband rejection is then the total of 20 log₁₀(A) + (B) + (C).

Design Example (Figure 31)

Assume the following requirements:

Output frequency, $f_{out} = 2.0 \text{ MHz}$ to 3.0 MHz Frequency steps, $f_{in} = 100 \text{ kHz}$

Lockup time between channels (to 5%) = 1.0 ms Overshoot < 20%.

Minimum sideband suppression = -30 dB

From the steps of the synthesis procedure:

1.
$$f_{ref} = f_{in} = 100 \text{ kHz}$$

$$\begin{array}{l} \text{2. N}_{\mbox{max}} = \frac{f_{\mbox{max}}}{f_{\mbox{ref}}} = \frac{3.0 \mbox{ MHz}}{0.1 \mbox{ MHz}} = 30 \\ \text{N}_{\mbox{min}} = \frac{f_{\mbox{min}}}{f_{\mbox{ref}}} = \frac{2.0 \mbox{ MHz}}{0.1 \mbox{ MHz}} = 20 \\ \end{array}$$

3. VCO range:

The VCO output frequency range should extend beyond the specified minimum-maximum limits to accommodate the overshoot specification. In this instance fout should be able to cover an additional 20% on either end. End limits on the VCO are:

$$\begin{array}{ll} f_{out} max & \geqslant 3.0 \ + \ 0.2 (1.0) \ = \ 3.2 \ MHz \\ f_{out} min & \leqslant 2.0 \ - \ 0.2 (1.0) \ = \ 1.8 \ MHz \end{array}$$

This VCO range (≈ 1.8:1) is realizable with the MC4324/4024 voltage controlled multivibrator. From Figure 5 of the MC4324/4024 data sheet we find the required tuning capacitor value to be 120 pF and the VCO gain, Ky, typically 11 x 106 rad/s/v.

- From the step response curve of Figure 9, $\zeta = 0.8$ will produce a peak overshoot less than 20%.
- Referring to Figure 9, overshoot with $\zeta = 0.8$ will settle to within 5% at $\omega_n t = 4.5$. Since the required lock-up time is 1.0 ms,

$$\omega_n = \frac{\omega_n t}{t} = \frac{4.5}{t} = \frac{4.5}{0.001} = (4.5)(10^3) \text{rad/s}$$

6. In order to compute C, phase detector gain and R1 must be selected. Phase detector gain, K_{ϕ} , for the MC4344/4044 is approximately 0.1 volt/radian with R₁ = 1 k Ω . Therefore,

$$C = \frac{(0.1)(11 \times 10^6)}{(30)(4.5 \times 10^3)^2(10^3)} = 1.8 \ \mu F$$

7. At this point, R2 can be computed:

$$R_2 = \frac{2\zeta_{min}}{\omega_n C} = \frac{1.6}{(4.5 \times 10^3)(1.8 \times 10^{-6})} = 200 \ \Omega$$

8.
$$\zeta_{\text{max}} = \zeta_{\text{min}} \sqrt{\frac{N_{\text{max}}}{N_{\text{min}}}} = 0.98$$

 Figure 9 shows that ζ = 0.98 will meet the settling time requirement.

 Sidebands may be computed for two cases: (1) with I_L (charge pump leakage current) nominal (100 nA), and (2) with I_L maximum (5.0 μA). A value of 5 μA will also be assumed for the amplifier bias current, i...

$$\left. \frac{\text{sideband}}{f_{out}} \right|_{max} = \frac{(10 \times 10^{-6})(200)(11 \times 10^{6})}{6.28 \times 10^{5}} \cong 35 \times 10^{-3}$$

The sideband-to-center frequency ratio nominally will be:

$$\frac{\text{sideband}}{\text{fout}}\bigg|_{\text{nom}} = \frac{5.1}{10} \times 35 \times 10^{-3}$$

= $20 \log_{10}(17.85 \times 10^{-3}) \cong -35 \text{ dB}$

If desired additional sideband filtering can be obtained as noted in steps 11 and 12.

11. By splitting ${\bf R_1}$ and ${\bf C_{C'}}$ further attenuation can be gained. The magnitude of ${\bf C_{C}}$ is approximately:

$$C_C = \frac{0.8}{R_1 \omega_n} = \frac{0.8}{(10^3)(4.5)(10^3)} \cong 0.18 \ \mu F$$

Improvement in sidebands will be:


$$20 \log_{10} \frac{1}{\sqrt{1 + \frac{(2\pi \times 10^5)^2}{25(4.5 \times 10^3)^2}}} = -28 \text{ dB}$$

Nominal suppression is now – 63 dB. Worst-case is 6 dB higher than nominal suppression of –57 dB. This is well within the –30 dB design requirement, step 12 is included for completeness only.

12. Attenuation of a second order filter is double that of the single order filter section described in step11. The calculations for a second order filter indicate an additional – 56 dB of sideband rejection. Figures 20 and 21 show two second order filter configurations. If R is assigned a value of 10 k Ω then C may be calculated.

$$C \, = \, \frac{0.1}{\omega_{n} R} \, = \, \frac{0.1}{(4.5 \, \times \, 10^{3})(10^{4})} \, = \, 0.0022 \, \, \mu F$$

FIGURE 31 — CIRCUIT DIAGRAM OF TYPE 2 PHASE-LOCKED LOOP



6

MC4344 • MC4044

Clock Recovery from Phase-Encoded Data


The electro-mechanical system used for recording digital data on magnetic tape often introduces random variations in tape speed and data spacing. Because of this and the encoding technique used, it is usually necessary to regenerate a synchronized clock from the data during this read cycle. One method for doing this is to phaselock a voltage controlled multivibrator to the data as it is read (Figure 32).

A typical data block using the phase encoded format is shown in row 1 of Figure 33. The standard format calls for recording a preamble of forty "0"s followed by a single "1"; this is followed by from 18 to 2048 characters of data and a postamble consisting of a "1" followed by forty "0"s. The encoding format records a "0" as a transition from low to high in the middle of a data cell. A "1" is indicated by a transition from high to low at the data cell midpoint. When required, phase transitions occur at the end of data cells. If a string of either consecutive "0"s or consecutive "1"s is recorded, the format duplicates the original clock; the clock is easily recovered by straight forward synchronization with a phase-locked loop. In the general case, where the data may appear in any order, the phase-encoded data must be processed to obtain a single pulse during each data cell before it is applied to the phase detector. For example, if the data

consisted only of alternating "1"s and "0"s, the phaseencoded format would result in a waveform equal to onehalf the original clock frequency. If this were applied directly to the loop, the VCM would of course move down to that frequency. The encoding format insures that there will be a transition in the middle of each data time. If only these transitions are sensed they can be used to regenerate the clock. The schematic diagram of Figure 32 indicates one method of accomplishing this.

The logic circuitry generates a pulse at the midpoint of each data cell which is then applied to the reference input of the phase detector. The loop VCM is designed to operate at some multiple of the basic clock rate. The VCM frequency selected depends on the decoding resolution desired and other system timing requirements. In this example, the VCM operates at twenty-four times the clock rate (Figure 33, Row 12).

Referring to Figure 32 and the timing diagram of Figure 33, the phase-encoded data (Figure 33, Row 1) is combined with a delayed version of itself (output of flip-flop A row 3) to provide a positive pulse out of G3 for every transition of the input signal. Portions of the data block are shown expanded in row 2 of Figure 33. Flip-flop A delays the incoming data of one-half of a VCM clock period. Gates G1, G2 and G3 implement the logic Exclusive OR of waveforms 1 and 3 except when inhibited by DGATE (row 4) or the output of G12 (row 7). DGATE and



its complement, DGATE, serve to initialize the circuitry and insure that the first transition of the data block (a phase transition) is ignored. The MC7493 binary counter and the G5-G12 latch generate a suitable signal for gating out G3 pulses caused by phase transitions at the end of a data cell, such as the one shown dashed in row 6.

The initial data pulse from G3 sets G12 low and is combined with DGATE in G7 to reset the counter to its zero state. Subsequent VCM clock pulses now cycle the counter and approximately one-third of the way through the next data cell the counter's full state is decoded by G11, generating a negative transition. This causes G12 to go high, removing the inhibit signal until it is again reset by the next data transition. This pulse also resets the counter, continuing the cycle and generating a positive pulse at the midpoint of each data cell as required.

Acquisition time is reduced if the loop is locked to a frequency approximately the same as the expected data rate during inter-block gaps. In Figure 32,this is achieved by operating the remaining half of the dual VCM at slightly less than the data rate and applying it to the reference input of the phase detector via the G8-G9-G10 data selector. When data appears, DGATE and DGATE cause the output of G3 to be selected as the reference input to the loop.

The loop parameters are selected as a compromise between fast acquisition and jitter-free tracking once synchronization is achieved. The resulting filter component values indicated in Figure 32 are suitable for recovering the clock from data recorded at a 120 kHz rate, such as would result in a tape system operating at 75 i.p.s. with a recording density of 1600 b.p.i. Synchronization is achieved by approximately the twenty-fourth bit time of the preamble. The relationship between system requirements and the design procedure is illustrated by the following sample calculation:

Assume a -3.0 dB loop bandwidth much less than the input data rate (≈ 120 kHz), say 10 kHz. Further, assume a damping factor of $\zeta = 0.707$. From the expression for loop bandwidth as a function of damping factor and undamped natural frequency, ω_{n} , calculate ω_{n} as:

$$\omega_{-3} dB = \omega_{n} \left(1 + 2\zeta^{2} + \sqrt{2 + 4\zeta^{2} + 4\zeta^{4}} \right)^{1/2}$$
 (24)

or for $\omega_{-3~dB} = (2\pi)10^4 \text{ rad/s}$ and $\zeta = 0.707$:

$$\omega_{\rm n} = \frac{(2\pi)10^4}{2.06} = (3.05)10^4 \, {\rm rad/s}$$

As a rough check on acquisition time, assume that lockup should occur not later than half-way through a 40-bit preample, or for twenty 8.34 µs data periods.

$$\omega_{\rm n}t = (3.05)10^4(20)(8.34)10^{-6} = 5.1$$
 (26)

From Figure 9, the output will be within 2 to 3% of its final value for $\omega_n t \approx 5$ and $\zeta = 0.707$. The filter components are calculated by:

$$\frac{K_{\phi}K_{V}}{R_{1}CN} = \omega_{n}^{2} \tag{27}$$

and

$$\frac{K_{\phi}K_{V}R_{2}}{R_{1}N} = 2\zeta\omega_{n} \tag{28}$$

where $\begin{array}{ll} K_{\varphi} = 0.115 \text{ v/rad} \\ K_{V} = (18.2) \ 10^{6} \ \text{rad/s/volt} \\ N = 24 = \text{Feedback divider ratio} \\ \omega_{n} = (3.05) \ 10^{4} \ \text{rad/s} \\ \zeta = 0.707 \\ \hline \frac{K_{\varphi}K_{V}}{N} = \frac{(0.115)(18.2)10^{6}}{24} = (8.72)10^{4} \end{array}$

From Equation 27:

$$R_1C = \frac{K_\phi K_V}{N\omega_n^2} = \frac{(8.72)10^4}{(3.05)^2 10^8} = (9.34)10^{-5}$$

From Equation 28:

$$\frac{R_2}{R_1} = \frac{2\zeta \omega_n N}{K_\phi K_V} = \frac{2(0.707)(3.05)10^4}{(8.72)10^4} = 0.494 \approx \frac{1}{2}$$

Let $R_1 = 3.0 \text{ k}\Omega$; then $R_2 = 1.5 \text{ k}\Omega$ and

$$C = \frac{(9.34)10^{-5}}{(3.0)10^3} = (3.1)10^{-8}$$


or using a close standard value, use $C=0.033~\mu F$. Now add the additional prefiltering by splitting R_1 and selecting a time constant for the additional section so that it is large with respect to R_2C_2 .

$$10(\frac{1}{2}R_1)C_C = R_2C$$

or

$$C_C = \frac{2R_2C}{10R_1} = \frac{2(1.5)10^3(3.3)10^{-8}}{10(3.0)10^3} = 3300 \text{ pF}$$

MC4344 • MC4044






ANALOG MIXER


The MC12002 is a double balanced analog mixer, including an input amplifier feeding the mixer carrier port and a temperature compensated bias regulator. The input circuits for both the amplifier and mixer are differential amplifier circuits. The on-chip regulator provides all of the required biasing.

This circuit is designed for use as a balanced mixer in high-frequency wide-band circuits. Other typical applications include suppressed carrier and amplitude modulation, synchronous AM detection, FM detection, phase detection, and frequency doubling, at frequencies up to UHF.

ANALOG MIXER







PIN ASSIGNMENT Regulator 14 🗖 Vcc Bypass Local 2 Oscillator [13 Resistor Load Input Local 12 Data Output Oscillator [Input Alternate Signal [11 Data Output Input Regulator Null Adjust Bypass Mixer Signal Null Adjust Input Mixer Signal VEE [Input

										TES	T VOL	TAGE V	ALUES	
											•	Volts		
										VIH	max	V _{ILmin}	VCC	
ELECTRICAL CHARA	CTERIST	ICS								+:	2.9	+ 2.0	+5.0	1
					т	est Lim	its			VOLT		PPLIED .	TO PINS W	
		Pin Under		0°C		5°C		5°C						
Characteristic	Symbol		Min	Max	Min	Max	Min	Max	Unit	VIH	max	VILmin	VCC	Gn
Power Supply Drain	Icc	14				16			mAdc				11,12,14	<u> </u>
Input Current	linH	2	_	_	_	0.75	-		mAdc		2	_	11,12,14	
]	3 8	_	_	_	0.75 0.75	_	_	mAdc mAdc		3	_	11,12,14 11,12,14	
	}	9	_	_	_	0.75	_		mAdc) }	_	11,12,14	
	linL	2			-0.7				mAdc			2	11.12.14	
	InL	3	_		-0.7		_	_	mAdc	-	_	3	11,12,14	
	1	8	_	_	-0.7	_	-	-	mAdc	-	-	8	11,12,14	5,6
		9			-0.7				mAdc			9	11,12,14	5,6,
Output Current	101	11	_	_	0.7	1.3	_	_	mAdc	-	-	-	11,12,14	7
		12		_	0.7	1.3	_		mAdc				11,12,14	7
	102	11	_	_	2.1	3.9	_	_	mAdc	-	-	-	11,12,14	
		12			2.1	3.9			mAdc				11,12,14	
	lout	11		_	4.2	7.8			mAdc		,9	-	11,12,14	
	1	11 12	_	_	4.2 4.2	7.8 7.8	_	_	mAdc mAdc		,8 ,8	_	11,12,14 11,12,14	5,6, 5,6,
	l	12	_	_	4.2	7.8	_	_	mAdc		.9		11,12,14	
Differential Current	ΔΙΟ1	11,12	- 100	+ 100	- 100	+ 100	- 100	+100	μAdc				11,12,14	7
	ΔΙΟ2	11,12	-200	+200	- 200	+ 200	-200	+ 200	μAdc	-	_	_	11,12,14	
Bias Voltage	V _{Bias}	1	2.33	2.53	2.32	2.52	2.3	2.5	Vdc	_	_	_	11,12,14	5,6,
•		4	390	590	400	600	410	610	mVdc	-	-	-	11,12,14	
		5	275	415	285	425	295	435	mVdc	-	-	-	11,12,14	7
		6 10	275 1.26	415 1.46	285 1.185	425 1.385	295 1.105	435 1.305	mVdc Vdc		_	_	11,12,14 11,12,14	5,6,
		-10	1.20	1.40	1.705	1.000	1.705	1.303	, ac	Pulse	Pulse	 	11,12,14	0,0,
										in	Out	-3.0 V	Gnd	VΕ
AC Gain (See Figure 1)	Av	11	_		5.0	_	_	_	V/V	2	11	9	14	7
(Frequency = 100 MHz) *Note		11	_	_	0.28	_	_	. —	V/V	8	11	3	14	7

^{*}Note: AC Gain is a function of collector load impedance.





FIGURE 1 — A.C. GAIN TEST



Note 1:

 $V_{IL} = -3.0 \text{ V on pin 3 when pin 8 is under test.}$ $V_{IL} = -3.0 \text{ V on pin 9 when pin 2 is under test.}$

Signal A = 30 mV p-p

Signal B = 300 mV p-p

Freq. = 100 MHz

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable.
The unused output is connected to a 50-ohm resistor to ground.






FIGURE 2 — CARRIER FEEDTHROUGH TEST CIRCUITS










FIGURE 9 — OUTPUT OFFSET CURRENT (I₀₀) VERSUS TEMPERATURE









MC12009 MC12011 MC12013

DUAL MODULUS PRESCALER

These devices are two-modulus prescalers which will divide by 5 and 6, 8 and 9, and 10 and 11, respectively. A MECL-to-MTTL translator is provided to interface directly with the MC12014 Counter Control Logic. In addition, there is a buffered clock input and MECL bias voltage source.

- MC12009 480 MHz (÷ 5/6), MC12011 550 MHz (÷ 8/9), MC12013 550 MHz (÷ 10/11)
- MECL to MTTL Translator on Chip
- MECL and MTTL Enable Inputs
- +5.0 or −5.2 V Operation*
- Buffered Clock Input Series Input RC Typ, 20 Ohms and 4 pF
- VBB Reference Voltage
- 310 Milliwatts (Typ)

*When using a +5.0 V supply, apply +5.0 V to Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), Pin 16 (V_{CC}), and ground Pin 8 (V_{EE}). When using -5.2 V supply, ground Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), and Pin 16 (V_{CC}) and apply -5.2 V to Pin 8 (V_{EE}). If the translator is not required, Pin 6 may be left open to conserve dc power drain.

MECL PLL COMPONENTS

DUAL MODULUS PRESCALER



L SUFFIX CERAMIC PACKAGE CASE 620



P SUFFIX PLASTIC PACKAGE CASE 648


MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
(Ratings above which device life may be in	npaired)		
Power Supply Voltage (V _{CC} = 0)	VEE	-8.0	Vdc
Input Voltage (V _{CC} = 0)	V _{in}	0 to V _{EE}	Vdc
Output Source Current Continuous Surge	lo	<50 <100	mAdc
Storage Temperature Range	T _{stg}	-65 to +175	°C

(Recommended Maximum Ratings above which performance may be degraded)

Operating Temperature Range MC12009, MC12011, MC12013	ТА	-30 to +85	°C
*DC Fan-Out (Gates and Flip-Flops)	n	70	_

^{*}AC fan-out is limited by desired system performance.





ELECTRICAL CHARACTERISTICS Supply Voltage -5.2 V

These devices are designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50-ohm resistor to -2.0 Vdc.

			TE	ST VOLT	AGE/	CURRE	NT V	LUES				
					Vo	olts					mΑ	
@Test												
Temperature	VIHmax	VILmin	VIHAmin	V _{ILAmax}	VIH	VIL	VIHT	VILT	VEE	1L	lor	Іон
-30°C	-0.890	-1.990	-1.205	-1.500	-2.8	-4.7	-3.2	-4.4	-5.2	-0.25	16	-0.40
+25°C	-0.810	-1.950	-1.105	-1.475	-2.8	-4.7	-3.2	4.4	-5.2	-0.25	16	-0.40
+85°C	-0.700	-1.925	-1.035	-1.440	-2.8	-4.7	-3.2	-4.4	-5.2	-0.25	16	-0.40

									-	+85°C	-0.700	-1.925	-1.035	-1.440	-2.0	-4./	-3.2	-4.4	-5.2	-0.25	10	-0.40	
:		Pin			MC12009,	MC12011	, MC12013	3				TEST	VOLTAGI	CUPPEN	IT AP	DI IED	TO PI	16 1 16.	TEN P	EI OW			1
	l	Under	-30	o°C		+25°C		+8	5°C			1231	VOLING	-/001111211		LILU	10111	45 E 15	1000				
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V_{IHmax}	VILmin	VIHAmin	V_{ILAmax}	V_{IH}	VIL	VIHT	VILT	VEE	٦	lor	ЮН	Gnd
Power Supply Drain	¹CC1	8	-88		-80	-	-	-80		mAdc									8				1,16
Current	ICC2	6		5.2			5.2		5.2	mAdc	4	5							8				6
Input Current	INH1	15		375			250	1	250	μAdc	15						-		8		-		1,16
	l	11				Į			.	1 1	11					l	9,10					-	
		12		•			+		•	•	12 13						9,10		•				1 1
	ļ			<u> </u>	2.0		6.0	2.0	6.4	mAdc	5	4					9,10		8				6
	INH2	5	1.7	6.0	2.0		6.0	2.0 2.0	6.4	mAdc	5	4							8			'	6
	INH3	5	0.7	_			3.0	1.0	3.6	mAdo	4	5							8	-	-		6
			0.7	3.0	1.0		100	1.0		-	4	5			9	-	-		8	-			1,16
	INH4	9			100 100		100	Ì	100	μAdc μAdc					10				8				1,16
1 1 6		15	-10		-10		100	~10	100	μAdc	ļ	+		-	10				8,15	-	-		1.16
Leakage Current	INL1	11	1 - 10		1 1	ļ		-10		I AGC						1	-		8,11				ľΫ́
		12	1 1			Ì			1	1 1	1	-							8,12			٢	
		13							1				i			l			8,13				1
	INL2	9	-16		-1.6	-		-1.6		mAdc						9			8				1,16
		10	-1.6		-1.6	-		-1.6		mAdc						10			. 8			-	1,16
Reference Voltage	VBB	14			-1.360		-1 160			Vdc									. 8	14			1,16
Logic "1" Output Voltage	V _{OH1}	2	-1.100	-0.890	-1.000		-0.810	-0.930	-0.700	Vdc		11,12,13				9,10			8				1,16
	0	3	-1.100	-0.890	-1.000		-0.810	-0.930	-0.700	Vdc	<u> </u>	11,12,13			Ŀ	9,10			8				1,16
	V _{OH2}	7	-2.8		-2.6		-	-2.4		Vdc	5	4			-			-	8			7	6
Logic "0" Output Voltage	V _{OL1}	2	-1.990	-1.675	-1.950		-1.650	-1.925	-1.615	Vdc		11,12,13			-	9,10	***	-	8			-	1,16
	1	3	-1.990	-1.675	-1.950		-1.650	-1.925	-1.615	Vdc		11,12,13	-	-	-	9,10			8			-	1,16
	V _{OL2}	7		-4.26		-	-4.40		-4.48	Vdc	4	5			-	-	-	-	8	.7	7	- ,	6
Logic "1" Threshold	VOHA	2	-1.120		-1.020		-	-0.950	-	Vdc			11,12,13	(-			9,10	~	8	-			1,16
Voltage	2	3	-1.120		-1.020			-0.950	<u> </u>	Vdc		 	11,12,13		-	<u> </u>	9,10	-	8	<u> </u>	L		1,16
Logic "0" Threshold	VOLA	2		-1.655		-	-1.630	-	-1.595	Vdc	-			11,12,13			-	9,10	8	-		-	1,10
Voltage	3	3	-	-1.655			-1.630		-1.595	Vdc		 	-	11,12,13	-			9,10	8		<u> </u>		1,16
Short Circuit Current	los	7	-65	-20	-65	-	-20	-65	-20	mAdc	5	4		-		7	1	-	8] -	-	-	6

① Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

② In addition to meeting the output levels specified, the device must divide by 5, 8, or 10 during this test. The clock input is the waveform shown.

(3) In addition to meeting the output levels specified, the device must divide by 6, 9, or 11 during this test. The clock input is the waveform shown.

Clock Input VIHmax

0-40

ELECTRICAL CHARACTERISTICS Supply Voltage +5.0 V

These devices are designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50-ohm resistor to +3.0 Vdc.

			Т	EST VOLT	AGE/CU	JRREN	TVAL	UES				
@ Test					Vo	ts					mA	
Temperature	V _{IHmax}	VILmin	VIHAmin	V_{ILAmax}	VIH	VIL	VIHT	VILT	vcc	L	lor	Іон
-30°C	+4.110	+3.070	+3.795	+3.500	+2.4	+0.5	+2.0	+0.8	+5.0	-0.25	16	-0.40
+25°C	+4.190	+3.110	+3.895	+3.525	+2.4	+0.5	+2.0	+0.8	+5.0	-0.25	16	-0.40
+85°C	+4.300	+3.135	+3.965	+3.560	+2.4	+0.5	+20	+0.8	+5.0	-0.25	16	-0.40

										+85°C	+4.300	+3.135	+3.965	+3.560	+2.4	+0.5	120	+0.8	+5.0	-0.25	16	-0.40	1
		Pin		0°C	MC12009,	MC12011 +25°C	, MC1201		5°C			TES	TVOLTAG	E/CURRE	NT APE	LIED	TO PIN	S LISTI	ED BE	ow:			
Characteristic	Symbol	Under	Min	Max	Min	Typ	Max	Min	Max	Unit	V _{IHmax}	VII min	VILLAmin	VILAmax	VIII	VII	VIHT	VIIT	Vcc	1,	lot	Іон	(VEE Gnd
Power Supply Drain	¹ CC1	8	-88		-80	-	_	-80		mAde	TITILIAX	- (Ciniii	1 III Allin	TEAIIIA	161	-11	* 10. 1	TIL	1.16	-	·OL	-011	8
Current	ICC2	6	"	5.2	"	_	5.2	""	5.2	mAdc	4	5							6			ı '	8
Input Current	INH1	15	 	375			250		250	μAdc	15					-			1,16				8
		11	l						1 1		11					9,10			1			. '	
		12									12					9,10	1					ı '	1 1
		13		_ <u> </u>					T	V	13					9,10			1				
	INH2	4	1.7	6.0	2.0		6.0	2.0	6.4	mAdc	5	4	-						6	1		, '	8
		5	1.7	6.0	2.0		6.0	2.0	6.4	mAdc	5	4	-			_			6	L			8
	INH3	5	0.7	3.0	1.0		3.0	1.0	3.6	mAdc	4	5							6			<u> </u>	8
	INH4	9		100			100		100	μAde					9				1,16			ı	8
		10		100			100		100	μAde					10	-	ļ		1,16				8,15
Leakage Current	INL1	15 11	-10		-10			-10		μAdc		-							1,10			i	8,11
		12							ļ													i	8,12
		13	1		1		İ															1	8,13
	INL2	9	-1.6		-1.6			-1.6		mAdc						9	T		1,16	1			8
		10	-1.6		-1.6			-1.6		mAdc						10			1,16				8
Reference Voltage	V _{BB}	14			3.67		3.87			Vdc									1,16	14			8
Logic "1" Output Voltage	V _{OH1}	2	3.900	4.110	4.000		4.190	4.070	4.300	Vdc		11,12,13				9,10			1,16				8
	1	3	3.900	4.110	4.000		4.190	4.070	4.300	Vdc		11,12,13				9,10			1,16				8
	V _{OH2}	7	2.4		2.6			2.8		Vdc	5	4							6			7	8
Logic ''0'' Output Voltage	V _Q L ₁	2	3.070	3.385	3.110		3.410	3.135	3.445	Vdc		11,12,13				9,10			1,16				8
	0	3	3.070	3.385	3.110		3.410	3.135	3.445	Vdc		11,12,13				9,10		L	1,16	<u> </u>			8
	VOL2	7		0.94			0.80		0.72	Vdc	4	5					İ		6		7	L	8
Logic ''1'' Threshold	VOHA	2	3.880		3.980			4.050		Vdc			11,12,13				9,10		1,16				8
Voltage	2	3	3.880		3.980			4.050	1	Vdc			11,12,13				9,10	<u></u>	1.16				8
Logic ''0'' Threshold	VOLA	2		3.405			3.430		3.465	Vdc				11,12,13				9,10	1,16			1	8
Voltage	3	3	ļ	3.405			3.430		3.465	Vdc				11,12,13			-	9,10	1,16	<u> </u>		ـــــ	8
Short Circuit Current	los	7	-65	-20	-65	l	-20	-65	-20	mAdc	5	4	1	1	l	7	1	1	6	1	l		8

① Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

② In addition to meeting the output levels specified, the device must divide by 5, 8, or 10 during this test. The clock input is the waveform shown.

In addition to meeting the output levels specified, the device must divide by 6, 9, or 11 during this test. The clock input is the waveform shown.




		Pin			M	C12009	9, MC1	2011, (MC120	13			TEST \	/OLTAG	ES/WAY	EFORMS	APPLIED	TO PIN	SLISTE	DBELOV
		Under		30°C			+25°C			+85°C			Pulse	Pulse	Pulse	VIHmin	VILmin	٧F	VEE	Vcc
Characteristic	Symbol	Test	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Gen.1	Gen.2	Gen.3	t	t	-3.0 V	-3.0 V	+2.0
Propagation Delay	115+2+	2		_	8.1		-	8.1		-	8.9	ns	15	-	-	-	11,12,13	9,10	8	1,6,16
(See Figures 3 and 5)	t15+2-	. 2		-	7.5	-	-	7.5	- 1	~	8.2	1.1	15	-	-	-	11,12,13	9,10	8	1,6,16
-	15+7+	7		-	8.4	-	-	81	-	-	8.9	1	A	-	-	-	-		8	1,6,16
	15-7-	7	-	-	6.5	-		6.5	- 1	-	7.1	7	Α -		-	-	-	-	8	1,6,16
Setup Time	t _{setup1}	11	5.0		_	5.0	-	-	5.0	-	-	ns '	15	•	-	-		9,10	8	1,6,16
(See Figures 4 and 5)	t _{setup2}	9	5.0	-	-	5.0	-	-	5.0			ns	15				11,12,13	٠	8	1,6,16
Release Time	trel1	11	5.0	-		5.0	-	-	5.0	-	-	. ns	15	· ·	-	-		9,10	8	1,6,16
(See Figures 4 and 5)	t _{rel2}	9	5.0	-		5.0	-	-	5.0		-	ns	15	-			11,12,13	•	8	1,6,16
Toggie Frequency	fmax	2										MHz								
(See Figure 6)								l					l		1	- 5	l			
MC12009: 5/6			440			480	-		440	-	-		-	-		11		-	8	16
MC12011:8/9			500	-		550			500	-				-		. 11	-		8	16
MC12013: 10/11		1	500		-	550	-		500	-	614		-		- '	11		-	8	16

^{*}Test inputs sequentially, with Pulse Generator 2 or 3 as indicated connected to input under test, and the voltage indicated applied to the other input(s) of the same type (i.e., MECL or MTTL

Ì		-30°C	+25°C	+85°C		
	† V _{IHmin}	+1.03	+1,115	+1.20	Vdc	l
	† VILmin	+0.175	+0.200	+0.235	Vdc	l





MC12011

Divide by 8 Divide by 10 -- MC12013

Pulse

Generator

Pulse

Generator

Pulse

Generator 3

Q (Pin 2)

tsetup1 =

t_{setup2}


 $t+ = t- = 5.0 \pm 0.5 \text{ ns}$

FIGURE 4 - SETUP AND RELEASE TIME WAVEFORMS Pulse V_{1Hmin} 80% 80% Generator 50% Villmin 20% VILmin _tref1 80% v_{1Hmin} Pulse V_{IHmin} 50%/20% 80% Generator 50% V_{ILmin} v_{ILmin} - 0 V 0 V 90% Pulse 90% J10% Generator VEE 10% VEE 3 + 1.5 V Q (Pin 2) Divide by 5 MC12009 Divide by 6 -- MC12009

Divide by 9


Divide by 11 -- MC12013

MC12011




Unused output connected to a 50-ohm resistor to ground

FIGURE 6 - MAXIMUM FREQUENCY TEST CIRCUIT




Unused output connected to a 50-ohm resistor to ground


DIVIDE BY 6




DIVIDE BY 9



DIVIDE BY 11





APPLICATIONS INFORMATION

The primary application of these devices is as a high-speed variable modulus prescaler in the divide by N section of a phase-locked loop synthesizer used as the local oscillator of two-way radios. The theory and advantages of variable modulus prescaling, along with typical applications, are covered in Motorola's "Electronic Tuning Address Systems" (SG72).

Proper VHF termination techniques should be followed when the clock is separated from the prescaler by any appreciable distance.

In their basic form, these devices will divide by 5/6, 8/9, or 10/11. Division by 5, 8, or 10 occurs when any one or all of the five gate inputs E1 through E5 are high. Division by 6, 9, or 11 occurs when all inputs E1 through E5 are low. (Unconnected MTTL inputs are normally high, unconnected MECL inputs are normally low). With the addition of extra parts, many different division configurations may be obtained (20/21, 40/41, 50/51, 100/101, etc.) A few of the many configurations are shown below, only for the MC12013.

FIGURE 8 — DIVIDE BY 10/11 (MC12013)




FIGURE 9 — DIVIDE BY 20/21 (MC12013)





FIGURE 10 — DIVIDE BY 40/41 (MC12013)







COUNTER CONTROL LOGIC

The MC12014 monolithic counter control logic unit is designed for use with the MC12013 Two-Modulus Prescaler and the MC4016 Programmable Counter to accomplish direct high-frequency programming. The MC12014 consists of a zero detector which controls the modulus of the MC12013, and an early decode function which controls the MC4016. The early decode feature also increases the useful frequency range of the MC4016 from 8.0 MHz to 25 MHz.

LOGIC DIAGRAM Early Decode В1 G2 14 G4 -o 9f̄_{out} G6 P0 11 Ē2 12 P3 13 (G7 G5 G3 fin (Clock) **Enable Reset** G8 G10 G11 G9 V_{CC}=Pin 16 Gnd=Pin 8 Zero Detector G12 G13 ₹0 G14 Z1 G19 G15 Ž2 Enable Out G16 ₹3 G18 G17 B2


COUNTER CONTROL LOGIC





ELECTRICAL CHARACTERISTICS

Test procedures are shown for the f_{in} , $\overline{Z}0$, B1 and P1 inputs. All other inputs are tested in the same manner as the $\overline{Z}0$ input.



	TE	ST CL	JRRENT/	VOLTA	AGE VA	LUES (All T	empera	tures)	
m	Α					Volts			
loL	Іон	l _{IC}	VIL	VIH	VIHH	VRH	vcc	VCCL	Vссн
16	-1.6	~10	0.5	2.4	5.5	4.5	5.0	4.75	5.25

		Pin Under		Test Lin 0 to +75			TEST	CURI	RENT/VOI	LTAG	E APPL	IED TO PINS	LISTE	D BELOV	٧.	
Characteristic	Symbol	Test	Min	Max	Unit	loL	юн	lic.	VIL	VIH	VIHH	VRH	Vcс	VCCL	Vccн	Gnd
Input																
Forward Current	li L	1 2	-	-6.4 -1.6	mAdc	-		-	1 2			-	_	_	16	8,10 8
	1	10	_	1-1.6	1 1	_	_	_	10	_	_	_	_	_		1.8.11.12.13
		14	-	🕴	1 1	_	_	_	14	_	-	_	_	_	†	1,8,11,12,13
Leakage Current	Чн	1	-	160	μAdc	-	-	-	-	1	-	-	-	-	16	8,10
		2	-	40		-	-	-	-	2	-	-	-	-		8
	1	10 14	-	1 1	1	-	-	_	-	10	-		_	_	1	1,8,11,12,13
		14		<u> </u>	<u>'</u>	-	<u> </u>	-		 	ļ <u>-</u>			 -	'	
	ТІНН	1 2	_	1.0	mAdc	_	_	_	_	_	1 2		_	_	16	8 8
	1	10	_	1 1		_	_	-	_	_	10	_	_			1,8,11,12,13
		14	-	1	Y	-	-	-	-	-	14	_	-	-	1	1,8,11,12,13
Clamp Voltage	Vic	1	-	-1.2	Vdc	-	-	1		-	-	-		16	_	8
		10	-	1		-	-	10		-	-	_	-		_	1 1
	ł	14	_	1		_	_	14	_	_	_	_	_	} ♦	_	₩
Output		T		 	† <u>-</u> -			 -	†		 			 		
Output Voltage	VOL*	7	-	0.5	Vdc	7	-	-	11,12,13	-	-	2,3,4,5,10,11	-	16	-	8
		9		0.5	Vdc	9	<u> </u>	_	11,12,13	_		10,14		16		8
	Voн	7	2.4	-	Vdc	-	7	-	2,3,4,5	-	-	6	-	16	-	8
		9**	2.4		Vdc		9				1 -	11,12,13		16	_	8
Short-Circuit Current	los	7	-20	-65	Vdc	-	-	-	2,3,4,5	-	-	6	16	-	-	7,8
		9**	-20	-65	Vdc		-	-		_		11,12,13	16	_		8,9
Power Requirements		40		05				1					10			1.0
Power Supply Drain	l cc	16	-	35	mAdc	-	-	-	-	-	_	_	16	i –	_	1,8

^{*}Output level to be measured after waveform 1 is applied to f_{in} , pin 1. **Output level to be measured after waveform 2 is applied to f_{in} , pin 1.


Waveform 1:

Waveform 2:

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 Vdc, waveform letters refer to waveforms on next page.)

	-	Ur	in nder		°c		Limits			5°C	Pulse (Gen. 1	Pulse (Gen. 2	Pulse	Out	Voltage Appl Listed E	
Characteristic	Symbol	In	est Out	Min	Max	Min	Typ	Max	Hin	Max	Wave- form	Pin	Wave- form	Pin	Wave- form	Pin	V _{IL} = 0.5 V	V _{IH} = 2.4 V
Propagation Delay	tPLH1	1	9	7.0	15	7.0	10	15	7.0	17	Α	1	J	10	К	9	11,12,13	14
	tPHL1	1	9	7.0	16	7.0	11	16	7.0	18	Α	1	J	10	K	9	11,12,13	14
	^t PLH2	2 3 4 5	7	5.0	12	5.0	8.5	12	5.0	14	Î	1	H.	2 3 4 5	 	7	3,4,5,11,12,13 2,4,5,11,12,13 2,3,5,11,12,13 2,3,4,11,12,13	6,10,14
	tPHL2	1	7	7.0	16	7.0	11	16	7.0	18	Α	1	Н	2	L	7	3,4,5,11,12,13	6,10,14
	tPLH3	6	7	7.0	16	7.0	11	16	7.0	18	Α	1	J	6	٦	7	2,3,4,5,11,12,13	10,14
Setup Time	^t setup"1"	10 11 12 13 14	1 1 1	- - - -	- - - -	- - - -	1.0 7.0 1.0	2.0 12 2.0		-	Î		В	10 11 12 13 14	G F—▼G	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 10
	setup"0"	10 11 12 13 14		- - - -	- - - -	- - - -	4.5 5.0 4.5	8.0 9.0		-	Î	1	C	10 11 12 13 14	F G-₩ F	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 10
Hold Time	thold"1"	10 11 12 13 14	1 1 1 1	- - - -		- - - -	4.0 5.0 4.0	8.0 10 \$	- - -	. – – –	Î	1	D	10 11 12 13 14	G F → G	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 10
	thold"0"	10 11 12 13 14	-	- - - -	- - - -	- - - -	1.0 7.5 1	2.0 14 ↓ 2.0	- - -	- - - -	Î	1	E	10 11 12 13 14	F G→₩ F	9	11,12,13 12,13 11,13 11,12 11,12,13	14 10,14 ↓ 10


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




Two pulse generators are required and must be slaved together to provide the waveforms shown.


 \mathbf{C}_{T} = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.





PROPAGATION DELAY TIMES



#Pulse A (fin) used with all tests.

APPLICATIONS INFORMATION

The MC12014 Counter Control Logic incorporates two features for enhancing operation of the MC4016/4018 Programmable Counters. 1 Maximum operating frequency of the counters is limited by the time required for re-programming at the end of each count-down cycle. Operation can be extended to approximately 25 MHz by using the "early decode" feature included in the MC12014. The appropriate connections are shown in Figure 2. Only three counter stages are shown; however, up to eight stages can be satisfactorily cascaded. Note the following differences between this and the non-extended method: the counter gate inputs are not connected to the input clock; all parallel enables are connected to the Q output (fout) of a type D flip-flop formed by gates G2 through G7 in the MC12014 package; the bus terminal of the least significant stage is grounded; all other bus terminals and one internal resistor, R, are connected together and serve as a data input, B1, to the flip-flop. Four additional data inputs, P0 through P3, serve to decode the "two" state of the least significant counter stage. Circuit operation is illustrated in waveforms of Figure 2, where the timing for the end of a count-down cycle is shown in expanded form. The counter parallel inputs are assumed to have N = 245 programmed. Timing is not shown for the third stage since it has already been counted down to the all zero state. As the next-to-least significant stage reaches zero, the common bus line goes high. Count down of the least significant stage continues until the "two" state is reached, causing the remaining data inputs to the flipflop to go high. The next-to-last clock pulse of the cycle then triggers the flip-flop $\overline{\mathbf{Q}}$ output low. This takes the parallel enables of all three counter stages low, resetting the programmed data to the outputs. The next input pulse clocks $\overline{\Omega}$ back to the high state since the data inputs to the flip-flop are no longer all high. The resulting negative output pulse at f_{out} is one input clock period in duration. Note that division by N equal to 001 or 002 is not available using this method.

The frequency synthesizer shown in Figure 8 requires that the programmable counters be quickly stopped after reaching their terminal (zero) count. This can be simply accomplished by taking the master reset of all stages low at the appropriate time. The bus output of the counters could be used for this function since a transition there signals the end of a count-down sequence. However, due to the relatively long delay between the last positive clock transition and the bus transition a faster method is required in this application.

The "zero detection" feature of the MC12014 provides a convenient means of implementing a faster method. Gates G12 through G19 form a latch whose output goes high if B2 is high and low logic levels are applied to the Z0 thru Z3 inputs. When once set to a one by appropriate input conditions, the output of G19 remains high until it is reset by the circuit comprised of gates G8 through G11. Note that since the required information is stored, the counter can be allowed to continue cycling.

The G8-G11 circuit monitors the G7 output of the "early decode" type D flip-flop. When the counter stage connected to the $\overline{P}0$ thru $\overline{P}3$ inputs has counted down to its two state the output of G7 goes high; this enables the G8-G11 circuitry and the next positive clock transition causes the output of G11 to go high, resetting the output of G19 to zero.

Programmable

Counter

MC4016

Voltage Phase Low-Pass Controlled Detector fout Oscillator Filter MC4044 MC1648 Modulus Enable Line Two-Modulus MC12014 Prescaler MC12013 Zero Detect Line fout ÷Ν ÷Α

Programmable Counter


MC4016

Counter Reset Line

FIGURE 1 — TYPICAL FREQUENCY SYNTHESIZER APPLICATION

6

FIGURE 2 — INCREASING THE OPERATING RANGE OF MC74416/74418 PROGRAMMABLE COUNTERS USING MC12014



Operation of the Counter Control Logic can be further clarified by considering a typical system application for programmable counters illustrated in the frequency synthesizer shown in Figure 3. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output, f_{VCO} , of a voltage controlled oscillator to a reference frequency, f_{ref} . Circuit operation is such that $f_{VCO} = Nf_{ref}$, where N is the divider ratio of the feedback counter, permitting frequency selection by means of thumbwheel switches.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divide-by-M ECL circuit as

shown in Figure 4. For this configuration, $f_{VCO} = NMf_{ref}$, where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where the upper limit is established by the required channel spacing. Since $f_{VCO} = Nf_{ref}$ in the non-prescaled case, if N is changed by one, the VCO output changes by f_{ref} , or the synthesizer channel spacing is just equal to f_{ref} . When the prescaler is used as in Figure 4, $f_{VCO} = NMf_{ref}$, and a change of one in N results in the VCO changing by Mf_{ref} , i.e., if f_{ref} is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set $f_{ref} = \text{channel spacing/M}$ but this leads to more stringent loop filter requirements.

FIGURE 3 — TTL PHASE-LOCKED LOOP





FIGURE 4 - TTL-MECL PHASE-LOCKED LOOP



2 See Motorola Application Notes AN-535, AN-532, and the MC4344/4044 Data Sheet for detailed explanation of over-all circuit operation.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 5. It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M + 1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M + 1), the modulus control counter for division by N_{mc}, and the programmable counter for division by Npc. The prescaler will divide by (M + 1) until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle.

To determine the relationship between f_{out} and f_{in} , let T_1 be the time required for the modulus control counter to reach its terminal count and let T_2 be the remainder of one cycle. That is, T_2 is the time between terminal count in the modulus control counter and terminal count in the programmable counter. When the modulus control counter reaches zero, N_{mc} pulses will have entered it at a rate given by $f_{in}/(M+1)$ pulses/second or T_2 is:

$$T_1 = \frac{(M+1)}{f_{in}} \cdot N_{mc} \tag{1}$$

At this time, N_{mc} pulses have also entered the programmable counter and it will reach its terminal counter after $(N_{pc}-N_{mc})$ more pulses have entered. The rate of entry is now f_{in}/M pulses/second since the prescaler is now dividing by M. From this T₂ is given by:

$$T_2 = \frac{M}{f_{in}} \cdot (N_{pc} - N_{mc})$$
 (2)

Since
$$f = \frac{1}{T}$$
:

$$f_{out} = \frac{1}{T_{total}} = \frac{1}{T_1 + T_2} = \frac{1}{\frac{(M+1)N_{mc}}{f_{in}} + \frac{M(N_{pc} - N_{mc})}{f_{in}}} (3)$$


$$f_{out} = \frac{f_{in}}{(M+1)N_{mc} + M(N_{pc} - N_{mc})}$$

$$= \frac{f_{in}}{MN_{mc} + N_{mc} + MN_{pc} - MN_{mc}}$$

$$= \frac{f_{in}}{MN_{pc} + N_{mc}}$$


In terms of the synthesizer application, $f_{VCO}=(MN_{DC}+N_{mc})\,f_{ref}$ and channels can be selected every f_{ref} by letting N_{pc} and N_{mc} take on suitable integer values, including zero.

FIGURE 5 — FEEDBACK COUNTERS WITH DUAL MODULUS PRESCALER



A simplified example of this technique is shown in Figure 6. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 when connected as shown in Figure 6. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain. Appropriate waveforms for division by 43 are shown in Figure 7a.

The beginning of the timing diagram indicates circuit status just prior to the end of a countdown cycle, i.e., the modulus control counter has been counted down to one and the programmable counter is in the two state. The next positive transition from the prescaler (f1 in the timing diagram) then initiates the following sequence of events. Since the two state of the programmable counter enables the early decode circuitry in the MC12014, the positive f1 transition causes fout to go low. Since fout is connected to the Parallel Enables of all the MC4016 counters this low signal will re-program the counters in readiness for another cycle. However, due to the propagation time through the decode circuitry, the programmable and modulus control counters are briefly decremented to one and zero, respectively, before reprogramming occurs. The momentary zero state of the modulus control counter is detected, setting EO of the MC12014 high, enabling the MC12013 for division by ten during its next cycle. After eleven more fin pulses (EO went high after the beginning of the prescaler cycle and so doesn't change the modulus until the next prescaler cycle), f1 again goes high, causing fout to return to the one state. This releases the Parallel Enables and simultaneously resets EO to zero. However, since EO was high when the current prescaler cycle began, the next positive f1 transition occurs only ten fin pulses later. Subsequent f1 transitions now decrement the MC4016 counters down through another cycle with the prescaler dividing by eleven. From the waveforms, 11 + 10 + 11 + 11 = 43input pulses occur for each output pulse.



Division by 42 is shown in Figure 7b. Operation is similar except that the modulus control counter reaches its terminal count one f1 cycle earlier than before. Since EQ is reset by the trailing edge of the f_{out} pulse, EQ now remains high for two prescaler cycles leading to 10+10+11+11=42 input pulses for each output pulse.

Other combinations lead to similar results, however note that N_{DC} must be greater than or equal to N_{mc} for operation as described. If N_{mc} is greater than N_{DC} erroneous results are obtained, however this is not a serious restriction since N_{DC} is greater than N_{mc} in most practical applications.


The synthesizer shown in Figure 8 generates frequencies in the range from 144 to 178 MHz with 30 kHz channel spacing. It uses the dual modulus prescaler approach discussed earlier. General synthesizer design considerations are detailed in the publications listed in footnote

2, hence only the feedback counter is discussed here. Requirements for the feedback divider are determined from:

$$Minimum Divider Ratio = N_{Tmin} = \frac{144.00 \text{ MHz}}{30 \text{ kHz}} = 4800$$

Maximum Divider Ratio =
$$N_{Tmax} = \frac{177.99 \text{ MHz}}{30 \text{ kHz}} = 5933$$

If the prescaler divides by at least ten, the maximum input frequency to the TTL counters will be 17.799 MHz, allowing use of MC4016 Programmable Counters with the MC12014 frequency extension feature.







FIGURE 7b — DIVISION BY 42






FIGURE 9 -- Noc PROM PROGRAMMING

				-	V #							_				-			-		1
	SW	SW	L	5V			_		V #:		PROM	_			RO	M C	_				1
	#1	#2			A5	A4	А3	A2	A1	A0	WORD		M.	s.B			L.S	S.B.		Npc	
(144 MHz)		4	0	1	0	0	0	1	0	0	4	0	1	0	0	1	0	0	0	48	48
	4		0	1	0	0	0	1	0	1	5	0	1	0	0	1	0	0	0	48	ļ
	4		0	_1_	0	0	0	_1	1	0	6	0	_1	0	0	1	0	0	0	48	1
	4		0	1	0	0	0	1	1	1	7	0	1	0	0	1	0	0	1	49	1
	4		0	1	0	0	1	0	0	0	8	0	1	0	0	1	0	0	1	49	1
	4		0	1	0	0	1	_0	0	1_	9	0	_1_	0	0	1	0	0	1	49	1
		0	0	1	0	1	0	0	0	0	16	0	1	0	1	0	0	0	0	50	1
	5		O	1	ū	i	0	û	0	1	17	0	7	0	1	0	0	0	0	50	i
	5		0	1	0	_1_	0	0	_1_	0	18	0	1	0	1	0	0	0	0	50	1
	5		0	1	0	1	0	0	1	1	19	0	1	0	1	0	0	0	1	51	ł
	5 5		0	1	0	1	0	1	0	0	20 21	0	1	0	1	0	0	0	1	51 51	
				_				_				_				-	_				1
	5 5		0	1	0	1	0	1	1	0	22	0	1	0	1	0	0	1	0	52 52	
	5		0	i	o	í	1	ò	ò	ò	24	0	i	0	i	0	ŏ	i	0	52	1
	5		0	÷	ö	÷	1	-	÷	Ť	25	0	÷	-	÷	6	÷	÷	Ť	53	1
	6		0	i	1	ò	6	0	ö	ò	32	0	i	0	i	0	Ö	i	i	53]
	6		ő	i	i	ŏ	ŏ	ő	ŏ	1	33	0	i	ŏ	i	6	ŏ	i	i	53	
	6	2	0	1	1	0	0	0	1	0	34	0	1	-	1	0	1	0	0	54	1
	6	3	0	1	1	o	0	ō	1	1	35	o	1	ō	1	0	1	o	ō	54	
	6	4	0	1	1	0	0	1	0	0	36	0	1	0	1	0	1	0	0	54	
	6	5	0	1	1	0	0	1	0	1	37	0	1	0	1	0	1	0	1	55	1
	6		0	1	1	0	0	1	1	0	38	0	1	0	1	0	1	0	1	55	
	6	7	0	1	1	0	0	1	1	1_	39	0	1	0	1	0	1	0	_1_	55	1
	6		0	1	1	0	1	0	0	0	40	0	1	0	1	0	1	1	0	56	1
	6		0	1	1	0	1	0	0	1	41	0	1	0	1	0	1	1	0	56	1
	7		0	1	1	1_	0	0	0	0	48	0	1	0	1	0	1	1	0	56	1
	7		0	1	1	1	0	0	0	1	49	0	1	0	1	0	1	1	1	57	1
	7		0	1	1	1	0	0	1	0	50	0	1	0	1	0	1	1	1	57	1
	7		0	_1	1	1	0	0	1	1	51	0	_1	0	1	0	1	1	1	57	1
	7		0	1	1	1	0	1	0	0	52	0	1	0	1	1	0	0	0	58	1
	7		0	1	1	1	0	1	0	1	53	0	1	0	1	1	0	0	0	58 58	1
(177 MHz)	7		0	1	1	1	0	1	1	0	54 55	0	1	0	1	1	0	0	1	59	5
(1//MHz)	L		٢			<u>.</u>	Г.		'		L 35	L				Ľ				1 39	٦,

The required divider range, 4800 to 5933, is obtained in the following manner: the MC12013 Dual Modulus Prescaler is connected in the divide by 10/11 mode; the modulus control counter uses two MC4016 stages with N_{mC} ranging from 00 to 99, establishing the two least significant digits of N_{T} . The remaining two digits of N_{T} are obtained from a three stage programmable counter generating N_{pC} . The least significant stage of the N_{pC} counter is fixed programmed to zero. The required programming for all remaining stages is derived from four channel selector BCD thumbwheel switches. The relationship between N_{T} and the counters is given by N_{T} = $MN_{pC}+N_{mC}$; for a typical channel, say 144.33 MHz, $N_{T}=4811$ requires that $M=10,\,N_{pC}=480,\,\text{and}\,N_{mC}=11,\,\text{or}\,N_{T}=(10)(480)+(11=4811)$

A general problem associated with synthesizer design arises from the fact that there is not always a one-to-one correspondence between the code provided by the channel selector switches and the code required for proper programming of the counters. For instance, in the example above where 144.33 MHz was selected, the channel selector switches are set to 44.33 while the required divider ratio is 4811. There are numerous solutions for a given translation requirement, however the method shown here using read only memories offers a straightforward design method. While field programmable read only memories (PROMs) are shown, they would normally be used only during development; suitable fixed ROMs are more economical in production quantities. The design procedure for the code conversion is illustrated in Figure 9. The required programming for the two most

990	0 1 2 3 4 5	7 - - -	6	5 - -	.4 	3	2	1	0
	1 2 3 4 5			=		=	_		-
	1 2 3 4 5		=	-					
90	2 3 4 5							-	_
90	3 4 5	-		-	_	-	_		_
900	4 5		_	_	-	_		_	_
900	5	0	1	0	0	1	0	0	0
90		0	1	0	0	1	0	0	0
90	6	0	1	0	0	1	0	0	0
900	7	0	1	0	0	1	0	0	1
90	8	0	1	0	0	1	0	0	1
90	9	0	1	0	0	1	0	0	1
900	10	-	-	_	-	-	-	-	-
90	11	-	-	-	-		-		-
90	12	_	-	_	_	-	-		-
900	13	_	-	_	_	-	-	-	-
900	14	_	-	-	-		1	-	
90	15	-	-		-	-			
90	16	0	1	0	1	0	0	0	0
900	17	0	1	0	1	0	0	0	0
90	18	0	1_	0	1	0	0	0	0
90	19	0	1	0	1	0	0	0	1
90	20	0	1	0	1	0	0	0	1
90	21	0	1	0	1	0	0	0	1
90	22	0	1	0	1	0	0	1	0
90	23	0	1	0	1	0	0	1	0
90	24	0	1	0	1	0	0	1	0
90	25	0	1	0	1	0	0	1	1
90	26		-	_					
90	27								
	28				-				-
	29		-		-	-		-	-
	30		-						
	31	-		-	-			-	-
	32	0	1	0	1	0	0	1	1
	33	0	1	0	1	0	0	1	1
E	34	0	1	0	1	0	_1_	0	0
	35	0	1	0	1	0	1	0	0
	37	0	1	0	+	0	+	0	1
	38	0	1	0	1	0	1	0	1
-	39	0	1	0	+	0	1	0	1
-	40	0	1	0	1	0	1	1	Ö
-	41	0	1	0	1	0	-	1	0
-	42		<u> </u>		-		<u> </u>		Ť
┢	43		_		_			_	_
	44	_	_	_	_	_			_
_	45	_	_		_	_	_		_
_	46	-	_	-	_		_	_	
Ε-	47		_	_	_	_	_	_	_
	48	0	1	0	1	0	1	1	0
\vdash	49	0	1	0	1	0	1	1	1
	50	0	1	0	1	0	1	1	1
	51	0	1	0	1	0	1	1	1
	52	0	1	0	1	1	0	0	0
	53	0	1	0	1	_	0	0	0
	54	0	_	0	1	1	0	0	0
	55	0	_	٥	1	-	0	٥	1
	56			-			_	-	_
	57	-	-	-			-	_	
	58	-	1		-	-		-	
	59	-	_	-	-	-	-		-
	60			-			-	-	
_	61		-	-				-	
	62		-				-		
L	63	-	-	-	-	-	-		-

e

FIGURE 10 - Nmc PROM #1 PROGRAMMING

1444 00				-											_						
1444 0		sw	sw	L	SV	V #	3		SW	#4		PROM			Р	RO	M C	TUC	PU	Τ	
		#3	#4			Α5	A4	A3	A2	À1	A0	WORD		M.5	s.B			L.S	S.B.		N _{mc}
1.06	(144)	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	00
.12				0				0	<u> </u>		0		_		-			_	1		
.15																					
.18																					
10				-	-		_								_		-		_		
.24																					
.27																					
.30				۱					<u> </u>	_			-		_			_		<u> </u>	
.33																					
.36																					
.39				<u> </u>			-	-					-	-			<u> </u>				
.42																					
.45																					
.48				-											_	_	_		-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1																				
10 10 10 10 10 10 10 10	- 1																				
.57 0 1 0 1 0 1 0 0 1 1 1 1 23 0 0 0 1 1 1 0 0 0 0 2 .60 0 1 1 1 0 0 0 0 0 3 0 0 1 0 1 0 0 0 0 2 .63 0 1 1 0 0 0 0 1 1 0 35 0 0 1 0 0 0 0 1 2 .66 0 1 1 0 1 0 0 1 0 1 1 0 0 0 1 1 0 0 0 0		.5	4	0	1	0	1	0	1	0	0	20	0	0	0	1	1	0	0	0	18
.63	- 1	.5	7	ō	1	ō	1						o				1				
.66 0 1 1 0 0 1 0 0 1 1 0 0 0 1 1 0 0 0 1 0 1 0 2 0 1 0 0 0 1 0 0 0 1 0 0 0 0		.6	0	0	1	1	0	0	0	0	0	32	0	0	1	0	0	0	0	0	20
.69	- 1	.6	3	0	1	1	0	0	0	1	1	35	0	0	1	0	0	0	0	1	21
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				0	1	1	0	0	1	1	0	38	0	0	1	0	0	0	1	0	22
.76		.6	9	0	1	1	0	1	0	0	1	41	0	0	1	0	0	0	1	1	23
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				0						1			0		1	0	0	1	0	0	
.81	1																				
.84				-		_	_					56			_			1	1	0	_
.87 1 0 0 0 0 1 1 1 1 7 0 0 1 0 1 0 0 0 1 29 .90 1 0 0 1 0 0 0 0 0 16 0 0 1 1 0 0 0 0 3 .93 1 0 0 1 0 0 1 1 1 19 0 0 1 1 0 0 0 1 3 .96 1 0 0 1 0 1 1 0 1 1 0 22 0 0 1 1 0 0 1 0 32	i																				
.90	1																				
93 1 0 0 1 0 0 1 1 19 0 0 1 1 0 0 0 1 31 96 1 0 0 1 0 1 1 0 22 0 0 1 1 0 0 1 0 32				-						_								_		_	
96 1 0 0 1 0 1 1 0 22 0 0 1 1 0 0 1 0 32	1																				
(144) 55 1001 1001 25 0011 0011 33	(144)																				
	(144)	.9			0	-			-	0		25	0	-0				U			33

Use with	frequency	ranges
----------	-----------	--------

significant digits of N_{pc} is shown versus the code provided by switches #1 and #2 of the channel selector. If the four outputs of switch #2 and the two least significant outputs of switch #1 are regarded as address bits A0 through A5 for a 64 x 8 TTL PROM, a memory location can be associated with each switch setting. The required N_{DC} programming for each switch setting is then set into the appropriate memory location by the user. In Figure 9, the required programming has been transferred into a truth table to be used while programming the PROM. A similar result for the Nmc programming is shown in Figure 10. Note that the PROM shown, $N_{\mbox{mc}}$ PROM #1, selects only $N_{\mbox{mc}}$ numbers 00 through 33. This means that the synthesizer as shown in Figure 8 selects only the adjacent channels in a one megahertz slice of the total band. The frequency ranges that can be selected using $N_{\mbox{mc}}$ PROM #1 are summarized in Figure 10. For other ranges, N_{mc} PROM #1 must be replaced by one of two additional PROMs required for generating the remaining N_{mc} numbers. Appropriate truth tables along with the ranges they can be used with are shown in Figures 11 and 12.

				В	T			
WORD	7	6	5	4	3	2	1	0
0	0					0		
1	0	0	0	0	0	1	1	0
2	0	0	-	1		1		
3	0	0	0	0	0	0	0	0
4	0	0	1	0	1	0	0	0
5	0	0	0	1	0	1	0	1
6	0	0	0	o	0	0	1	·
7	0	0	1	0	1	0	0	1
8	0	0	0	1	0	1	1	0
9	0	0	0	0	0	0	1	1
10	-							
11	-	_	_	-				
12	-	_		_	_	-	_	-
13	-		_	_	_	-		_
14	-	_	_	~			100	_
15	-	_	-	-	_		-	-
16	0	0	1	1	0	0	0	0
17	0	0	0	1	0	1	1	1
18	0	0	0	0	0	1	0	0
19	0	0	1	1	0	0	0	1
20	0	0	0	1 .	1	0	0	0
21	0	0	0	0	0	1	0	1
22	0	0	1	1	0	0	. 1	0
23	0	0	0	1	1	0	0	1
24	0	0	0	0	0	1	1	0
25	0	0	1	1	0	0	1	1
26					-			
27	=							
28		~						
29				_				
30								
31	0	0	-	0	0	0	0	0
- 33	0	0	0	0	0	1	1	1
34	-		-	-	0			
35	0	0	1	0	0	0	0	1
36	0	0	0	0	1	0	0	0
37	<u> </u>				-		-	
38	0	0	1	0	0	0	1	0
39	0	0	0	0	1	0	0	1
40				-	-			
41	0	0	1	0	0	0	1	1
42	<u> </u>	_	<u> </u>	-	_			
43	-	_	-	_	_		_	
44	-	_	-	-	-		-	-
45	-	_	-	-	- T	-	-	
46	_	_	-		- '	-		-
47	-	_	-	-		_	-	
48	0	0	0	1	0	0	0	0
49	0	0	1	0	0	1	0	0
50	LΞ	_				_	_	-
51	0	0	0	1	0	0	0	1
52	<u> </u>				<u> </u>			
53	0	0	1	0	0	1	0	1
54	0	0	0	1	0	0	1	0
55	-	-	-	-	-		-	
56	0	0	1	0	0	1	1	0
57	0	0	0	1	0	0	1	1
58		<u> </u>	ļ. <u> </u>		-			
59	<u> </u>	-	-	<u> </u>	-		-	
60	-	=	-		-		-	\vdash
61	=	-	-	-	-	=	-	
63		H <u>-</u>	- -	-	-	- -	HĒ	
		<u> </u>		L			L	لــــــا
	_							_

FIGURE 11 - N_{mc} PROM #2 TRUTH TABLE

				В	IT			
WORD	7	6	5	4	3	2	1	0
0	0	1	1	0	0	0	0	0
1	0	1	0	0	0	1	1	1
2	0	0	1	1	0	1	0	0
3	0	1	1	0	0	0	0	1
4	0	1	0	0	1	0	0	0
5	0	0	1	1	0	<u> </u>	0	7
6	0	1	1	0	0	0	1	0
7	0	1	0	0	1	0	0	1_
8	0	0	_1_	1	0	1	1	0
9	0	1_	1	0	0	0	1	1
10								
12		-	=			=		
13		-		-	-	-		
14								
15		_		-			_	
16	0	1	0	1	0	0	0	0
17	0	0	1	1	0	1	1	1
18	0	1	1	0	0	1	0	0
19	0	1	0	1	0	0	0	1
20	0	0	1	1	1	0	0	0
21	0	1	1	0	0	1	0	1
22	0	1	0	1	0	0	1	0
23	0	0	1	1	1	0	0	1
24	0	1	1	0	0	1	1	0
25	0	1	0	1	0	0	1	1
26	-	-		-	-		-	_
27	-	-	_	-	-	-	-	_
28	-	-		-	-	-	-	-
29	-	-	-		-	_	-	-
30		-		-			-	-
31	1				-	-	-	-
32	0	1	0	0	0	0	0	0
33					-			
34	0	1	0	1	0	1	0	0
35	0	_11	0	0	0	0	0	1
36	_	-			_	-	-	
37	0	1	0	1	0	1	0	- 1
38	0	1	0	0	0	0	1	0
39			_	-		_		
40	0	1_1_	0	1	0	1	1	0
41	0	1	0	0	0	0	1	1
42	-			<u> </u>			-	
43	-	-		-	=			
45		-		-			-	
46		-		- -	-			
47	-	=				-		
48		-			-			
				1	0	1	1	1
49	0							
49 50	0	1	0				0	0
50 51	0	1 -	0	0	0	1	0	0
50 51	0 -	1 -					0 - 0	0 - 0
50 51 52	0 0	1 -	0 - 0	0 - 1	0 - 1	1 - 0	0 .	0
50 51 52 53	0 -	1 -	0	0	0 –	1		
50 51 52 53 54	0 - 0 0	1 1 1 -	0 - 0 0	0 - 1 0	0 - 1 0	1 - 0 1	0	0
50 51 52 53 54 55	0 - 0 0 -	1 - 1 1 - 1	0 - 0	0 - 1	0 - 1	1 - 0	0 .	0
50 51 52 53 54 55 56	0 - 0 0 - 0	1 1 1 -	0 - 0 0 -	0 - 1 0 - 1	0 - 1 0 - 1	1 - 0 1 - 0	0 0	0 1 - 1
50 51 52 53 54 55 56 57	0 - 0 0 -	1 1 1 - - 1	0 - 0 0 - 0	0 - 1 0 - 1 0	0 - 1 0 - 1	1 - 0 1 - 0 1	- 0 · 0 - 0 1	- 0 1 - 1 0
50 51 52 53 54 55 56 57 58	0 - 0 0 - 0	1 1 1 - - 1	0 - 0 0 - 0 0	0 - 1 0 - 1 0	0 - 1 0 - 1 0	1 - 0 1 - 0 1	- 0 · 0 - 0 1	- 0 1 - 1 0
50 51 52 53 54 55 56 57 58 59	0 - 0 0 - 0	1 1 1 - - 1	0 - 0 0 - 0 0	0 - 1 0 - 1 0	0 - 1 0 - 1 0	1 - 0 1 - 0 1	- 0 · 0 - 0 1	- 0 1 - 1 0 -
50 51 52 53 54 55 56 57 58 59 60	0 - 0 0 - 0 0 -	1 1 1 - - 1	0 - 0 0 - 0 0	0 - 1 0 - 1 0	0 - 1 0 - 1 0	1 - 0 1 - 0 1	- 0 · 0 - 0 1	- 0 1 - 1 0 -
50 51 52 53 54 55 56 57 58 59	0 - 0 0 - 0 0 -	1 1 1 - - 1	0 - 0 0 - 0 0	0 - 1 0 - 1 0	0 - 1 0 - 1 0	1 - 0 1 - 0 1	- 0 · 0 - 0 1	- 0 1 - 1 0 -

Use with frequency ranges:

145.02 - 145.98	163.02 - 163.98
148.02 - 148.98	166.02 - 166.98
151.02 - 151.98	169.02 - 169.98
154.02 - 154.98	172.02 - 172.98
157.02 - 157.98	175.02 - 175.98
160.02 - 160.98	

FIGURE 12 - N_{mc} PROM #3 TRUTH TABLE

				В	T			
WORD	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0
1	0	1	1	0	0	1	1	1
2	1	0	0	1	0	1	0	0
3	1	0	0	0	0	0	0	1
4	0	1	1	0	1	0	0	0
5	1	0	0	1	0	1	0	1
6	1	0	0	0	0	0	1	0
7	0	1	1	0	1	0	0	1
8	1	0	0	1	0	1	1	0
9	1	0	0	0	0	0	1	1
10	-	-		_	-	-		_
12	-			=	-			
13	_						_	
14				-	_			
15	-	-		_	-	-	_	
16	0	1	1	1	0	0	0	0
17	1	0	0	1	0	1	1	1
18	1	0	0	0	0	1	0	0
19	0	1	1	1	0	0	0	1
20	1	0	0	1	1	0	0	0
21	1	0	0	0	0	1	0	1
22	0	1	1	1	0	0	1	0
23	1	0	0	1	1	0	0	1
24	1	0	0	0	0	1	1	0
25	0	1	1	1	0	0		
26			-					
27	-					-		_
29	-					-	-	
30	-			- -	<u> </u>			
31	-	<u> </u>	-			-		
32	-		-	-	_	-	_	
33	1	0	0	0	0	1	1	1
34	0	1	1	1	0	1	0	0
35	-	-	-		_	-	-	_
36	-	-	-	-	-	-	_	_
37	0	1	1	1	0	1	0	1
38	1	0	0	0	1	0	0	0
39	1	0	0	0	1	0	0	1
40	0	1	1	1	0	1	1	0
41	ļ-		-				-	
42	-	-	-	-	-			-
43	 -	-		-	<u> </u>	- -	-	
44		-			-			-
46	+=-	-	<u> </u>	 _	- -		 -	- -
47	+=-	 -		-	- -	 -	_	-
48	1	0	0	1	0	0	0	0
49	0	1	1	1	0	1	1	1
50	-	-	-	_		_	_	_
51	1	0	0	1	0	0	0	1
52	0	1	1	1	1	0	0	0
53	-		-		-	_		
54	1	0	0	1	0	0	1	0
55	0	1	1	1	1	0	0	1
56	-			-	-	-	-	-
57	1	0	0	0	0	0	1	1
58		 -	-					=
59 60	+-		-	-	<u>-</u> -	-		-
	+	 -	- -	-	+=-	+	- -	-
61 62	-	<u> </u>			-	-	<u> </u>	- -
63	-	-	-			-		-
	t l	ı		L		L	L	

Use with frequency ranges:

146.01 - 146.97	164.01 - 164.9
149.01 - 149.97	167.01 - 167.9
152.01 - 152.97	170.01 - 170.9
155.01 - 155.97	173.01 173.9
158.01 - 158.97	176.01 - 176.9
161.01 - 161.97	



MC12015 MC12016 MC12017

225 MHz DUAL MODULUS PRESCALER

The MC12015, MC12016 and MC12017 are two-modulus prescalers which will divide by 32 and 33, 40 and 41, and 64 and 65 respectively. An internal regulator is provided to allow these devices to be used over a wide range of power-supply voltages. The devices may be operated by applying a supply voltage of 5.0 Vdc \pm 10% at pin 7 or by applying an unregulated voltage source from 5.5 Vdc to 9.5 Vdc to pin 8.

- 225 MHz Toggle Frequency
- Low-Power --- 7.5 mA Max at 6.8 V
- Control Input and Output are Compatible with Standard CMOS
- Connecting Pins 2 and 3 Allows Driving One TTL Load
- Supply Voltage 4.5 V to 9.5 V

MECL PLL COMPONENTS

225 MHz DUAL MODULUS PRESCALER



P SUFFIX PLASTIC PACKAGE CASE 626

L SUFFIX CERAMIC PACKAGE CASE 693





D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Regulated Voltage, Pin 7	V _{reg}	8.0	Vdc
Power Supply Voltage, Pin 8	Vcc	10.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stq}	-65 to +175	°C


ELECTRICAL CHARACTERISTICS (V_{CC} = 5.5 to 9.5, V_{reg} = 4.5 to 5.5 V T_A = -40° C to $+85^{\circ}$ C)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency	f _{max}	225	_	_	MHz
(Sine wave input)	f _{min}	_		35	MHz
Supply Current	lcc	_	6.0	7.8	mA
Control Input High (÷32, 40 or 64)		2.0	_	_	٧
Control Input Low (÷33, 41 or 65)		_	_	0.8	٧
Output Voltage High* (I _{source} = 50 μA)	VOH	2.5	_	_	٧
Output Voltage Low* (I _{sink} = 2 mA)	VOL	_	_	0.5	٧
Input Voltage Sensitivity	Vin				
35 MHz		400		800	
50-225 MHz		200		800	mVPf
PLL Response Time (Notes 1 and 2)	tPLL	_	_	t _{out} -70	ns

Notes:

- tp_{LL} = the period of time the PLL has from the prescaler rising output transition (50%) to the modulus control input edge transition (50%) to ensure proper modulus selection.
- 2. tout = period of output waveform.

PRESCALER BLOCK DIAGRAM



- 1. Vreg @ pin 7 is not guaranteed to be between
- 4.5 and 5.5 V when Vcc is being applied to pin 8.2. Pin 7 is not to be used as a source of regulated output voltage.

^{*}Pin 2 connected to Pin 3



520 MHz DUAL MODULUS PRESCALER

The MC12018 is a two-modulus prescaler which divides by 128 and 129. An internal regulator is provided to allow this device to be used over a wide range of power-supply voltages. The devices may be operated by applying a supply voltage of 5.0 Vdc \pm 10% at pin 7 or by applying an unregulated voltage source from 5.5 Vdc to 9.5 Vdc to pin 8.

- 520 MHz Toggle Frequency
- Low-Power 8.0 mA Typical
- Control Input Is Compatible with Standard CMOS and TTL
- Supply Voltage 4.5 V to 9.5 V

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Regulated Voltage, Pin 7	V _{reg}	(8.0	Vdc
Power Supply Voltage, Pin 8	Vcc	10.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.5 \text{ to } 9.5, V_{reg} = 4.5 \text{ to } 5.5 \text{ V}$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$

TA = 40 0 to 100 0)					
Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	f _{max} f _{min}	520 —	_	— 75	MHz MHz
Supply Current (Pin 8)	Icc	_	8.0	10.2	mA
Control Input High (÷ 128)	VIH	2.0	_		V
Control Input Low (÷ 129)	V _{I:L}	_	_	0.8	٧
Differential Output Voltage (I _{sink} = 200 μA)	V _{out}	0.8	1.0	_	V
PLL Response Time (Notes 1 and 2)	tPLL		_	t _{out} -50	ns
Input Voltage Sensitivity 75 MHz 125–520 MHz	V _{in}	400 200	_	800 800	mVpp

Notes:

- 1. t_{PLL} = the period of time the PLL has from the prescaler rising output transition (50%) to the modulus control input edge transition (50%) to ensure proper modulus selection.
- 2. t_{out} = period of output waveform

MECL PLL COMPONENTS

520 MHz ÷ 128/129 **DUAL MODULUS PRESCALER**



P SUFFIX PLASTIC PACKAGE **CASE 626**








D SUFFIX PLASTIC SOIC PACKAGE **CASE 751**

PRESCALER BLOCK DIAGRAM



- 1. V_{reg} @ pin 7 is not guaranteed to be between 4.5 and 5.5 V when V_{CC} is being applied to pin 8. 2. Pin 7 is not to be used as a source of regulated
- output voltage. 3. 10K Ω pulldown recommended with negative edge output. (pin 2).



225 MHz DUAL MODULUS PRESCALER

The MC12019 is a divide by 20 and 21 two-modulus prescaler. It will divide by 20 when the modulus control input is high and by 21 when the modulus control input is low.

- 225 MHz Toggle Frequency
- Low-Power—7.5 mA Max at 5.5 V
- Control Input Compatible with Standard Motorola CMOS Synthesizers
- Emitter Follower Outputs

MECL PLL COMPONENTS

225 MHz ÷ 20/21 DUAL MODULUS PRESCALER



P SUFFIX PLASTIC PACKAGE CASE 626

L SUFFIX CERAMIC PACKAGE CASE 693





D SUFFIXPLASTIC SOIC PACKAGE
CASE 751

MAXIMUM RATINGS

W Called Williams					
Characteristic	Symbol	Range	Unit		
Power Supply Voltage, Pin 7	Vcc	8.0	Vdc		
Operating Temperature Range	TA	-40 to +85	°C		
Storage Temperature Range	T _{stg}	-65 to +175	°C		


ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_A = -40° to +85°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	f _{max} f _{min}	225 —	_	 20	MHz MHz
Supply Current	Icc	_	_	7.5	mA
Control Input High (÷20)	VIH	2.0	_	_	٧
Control input Low (÷21)	VIL		-	0.8	٧
Output Voltage Swing	V _{out}	600		1200	mV _{pp}
Input Voltage Sensitivity 20-225 MHz	Vin	200	_	800	mV _{pp}
PLL Response Time (Notes 1 and 2)	tPLL		_	t _{out} -70	ns

Notes:

- tp_{LL} = the time the PLL has from the prescaler rising output transition (50%) to the modulus control input edge transition (50%) to ensure proper modulus selection.
- 2. t_{out} = period of output waveform.

PRESCALER BLOCK DIAGRAM





1.1 GHz DUAL MODULUS PRESCALER

The MC12022A can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps.

The MC12022B can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/ 129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- Supply Voltage of 4.5 to 5.5 V
- Low Power 7.5 mA Typical
- Operating Temperature Range of −40°C to +85°C
- Short Setup Time (t_{set}) 16 ns Maximum @ 1.1 GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL. Maximum Input Voltage Should be Limited to 6.5 Vdc.

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 2	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.6	1.1	GHz
Supply Current Output Unloaded (Pin 2)	lcc		7.5	10	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_		٧
Modulus Control Input Low (MC)	V _{IL1}	-	_	0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	VCC	VCC	V _{CC}	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	_
Output Voltage Swing (C _L = 12 pF, R _L = 2.2 kΩ)	V _{out}	1.0	1.6	_	V _{p-p}
Modulus Setup Time MC to Out	^t SET		11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	Vin	100 400	_	1500 1500	mVpp
Output Current C _L = 12 pF, R _L = 2.2 kΩ	Ю	_	_	2.0	mA

MC12022A/ MC12022B

MECL PLL COMPONENTS

1.1 GHz ÷ 64/65, ÷ 128/129 **DUAL MODULUS PRESCALER**


P SUFFIX PLASTIC PACKAGE **CASE 626**





D SUFFIX PLASTIC SOIC PACKAGE **CASE 751**

PRESCALER PIN ASSIGNMENT



(Top View)

For positive edge triggered synthesizers, order the MC12022A.

For negative edge triggered synthesizers, order the MC12022B.


	FUNCTION TABLE				
sw	MC	Divide Ratio			
Н	Н	64			
Н	L	65			
L	Н	128			
L	L	129			

Note: SW: H = V_{CC}, L = open MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

MC12022A • MC12022B


LOGIC DIAGRAM (MC12022A)

FIGURE 1 - MODULUS SETUP TIME



Modulus setup time MC to out is the MC setup or MC release plus the prop. delay.

FIGURE 2 - TYPICAL OUTPUT WAVEFORMS







FIGURE 2A - ÷ 64, 500 MHz, 5.0 V, +25°C, OUTPUT LOADED


FIGURE 2B - + 128, 1.1 GHz, 5.0 V, +25°C, OUTPUT LOADED

FIGURE 3 — AC TEST CIRCUIT




MC12022A • MC12022B

FIGURE 4 — MC12022 TYPICAL CHARACTERISTIC CURVES



FREQUENCY (MHz)



6-73



1.1 GHz LOW VOLTAGE DUAL MODULUS PRESCALER

The MC12022LVA can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps.

The MC12022LVB can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- Supply Voltage of 2.7 to 5.0 V
- Low Power 4.0 mA Typical @ V_{CC} = 2.7 V
- Operating Temperature Range of −40°C to +85°C
- Short Setup Time (tset) 16 ns Maximum @ 1.1 GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL

Design Criteria	Value	Unit
Internal Gate Count*	67	ea
Internal Gate Propagation Delay	200	ps
Internal Gate Power Dissipation	0.75	mW
Speed Power Product	0.15	рJ

^{*}Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 2	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stq}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS ($V_{CC} = 2.7 \text{ to } 5.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.4	1.1	GHz
Supply Current Output Unloaded (Pin 2) @ 2.7 Vdc	ICCL	_	4.0	6.5	mA
Supply Current Output Unloaded (Pin 2) @ 5.0 Vdc	Іссн	_	5.8	8.0	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_		٧
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	Vcc	Vcc	Vcc	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	
Output Voltage Swing (C _L = 12 pF, R _L = 1.1 k Ω @ 2.7 Vdc)	V _{out}	0.8	1.0	_	V _{p-p}
Output Voltage Swing (C _L = 12 pF, R _L = 2.2 k Ω @ 5.0 Vdc)	V _{out}	1.0	1.6	_	V _{p-p}
Modulus Setup Time MC to Out	tSET	_	11	16	ns
Input Voltage Sensitivity @ 250-1100 MHz 100-250 MHz	V _{in} Min	100 400	_	1500 1500	mVpp
Output Current C _L = 12 pF, R _L = $2.2 \text{ k}\Omega$	l _O	_		2.0	mA

MC12022LVA MC12022LVB

MECL PLL COMPONENTS

1.1 GHz ÷64/65, ÷128/129 LOW VOLTAGE DUAL MODULUS

P SUFFIX PLASTIC PACKAGE CASE 626





D SUFFIX SOIC PACKAGE CASE 751

ORDERING INFORMATION

MC12022LVAP/BP Plastic MC12022LVAD/BD SOIC

Note: For positive edge triggered synthesizers, order the MC12022LVA

For Negative edge triggered synthesizers, order the MC12022LVB

PRESCALER PIN ASSIGNMENT IN 1 VCC 2 SW 3 6 MC OUT 4 5 GND

	FUNCTION TABLE				
sw	MC	Divide Ratio			
Н	Н	64			
Н	L	65			
L	, н	128			
L	L	129			


(Top View)

Note: SW: H = V_{CC}, L = Open MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

MC12022LVA • MC12022LVB


LOGIC DIAGRAM (MC12022LVA)

FIGURE 1 — MODULUS SETUP TIME



Modulus setup time MC to out is the MC setup or MC release plus the prop. delay.

FIGURE 2 — TYPICAL OUTPUT WAVEFORMS








FIGURE 2B - ÷ 128, 1.1 GHz, 5.0 V, +25°C, OUTPUT LOADED

FIGURE 3 — AC TEST CIRCUIT




MC12022LVA • MC12022LVB

FIGURE 4A — INPUT SIGNAL AMPLITUDE versus INPUT FREQUENCY DIVIDE RATIO = 128



0 250 500 750 1000 1250 1500 1750 2000 2250 2500 PREQUENCY (MHz)

FIGURE 4C — TYPICAL INPUT IMPEDANCE versus INPUT FREQUENCY





1.1 GHz DUAL MODULUS PRESCALER

The MC12022SLA can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps.

The MC12022SLB can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- Supply Voltage of 4.5 to 5.5 V
- Low Power 4.0 mA Typical
- Operating Temperature Range of −40°C to +85°C
- Short Setup Time (t_{set}) 16 ns Maximum @ 1.1 GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL

Design Criteria Value Unit Internal Gate Count* 67 ea Internal Gate Propagation Delay 200 ns Internal Gate Power Dissipation 0.75 mW Speed Power Product 0.15 рJ

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 2	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.4	1.1	GHz
Supply Current Output Unloaded (Pin 2)	Icc	_	4.0	6.5	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_	_	٧
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	Vcc	Vcc	Vcc	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	_
Output Voltage Swing $(C_L = 8 pF, R_L = 4.4 k\Omega)$	V _{out}	1.0	1.6	_	V _{p-p}
Modulus Setup Time MC to Out	tSET	_	11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	Vin	100 400	_	1500 1500	mVpp
Output Current C _L = 8 pF, R _L = $4.4 \text{ k}\Omega$	Ю			1.0	mA

MC12022SLA MC12022SLB

MECL PLL COMPONENTS

1.1 GHz ÷64/65, ÷128/129 **DUAL MODULUS** PRESCALER


P SUFFIX PLASTIC PACKAGE **CASE 626**





D SUFFIX PLASTIC SOIC PACKAGE **CASE 751**

PRESCALER PIN ASSIGNMENT



(Top View)

Note 1:

For positive edge triggered synthesizers, order the MC12022SLA.

For negative edge triggered synthesizers, order the MC12022SLB.

	FUNCTION TABLE				
sw	MC	Divide Ratio			
Н	Н	64			
Н	L	65			
L	Н	128			
L	L	129			

Note: SW: H = V_{CC}, L = open MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

Equivalent to a two-input NAND gate.

MC12022SLA • MC12022SLB

LOGIC DIAGRAM (MC12022SLA)

FIGURE 1 — MODULUS SETUP TIME




FIGURE 2 — TYPICAL OUTPUT WAVEFORMS




FIGURE 2A $--\div$ 64, 500 MHz, 5.0 V, $+25^{\circ}$ C, OUTPUT LOADED





FIGURE 2B — ÷ 128, 1.1 GHz, 5.0 V, +25°C, OUTPUT LOADED

FIGURE 3 — AC TEST CIRCUIT



MC12022SLA • MC12022SLB

FIGURE 4 — MC12022SL TYPICAL CHARACTERISTIC CURVES

FIGURE 4A — INPUT SIGNAL AMPLITUDE versus INPUT FREQUENCY DIVIDE RATIO = 128





FIGURE 4C — TYPICAL INPUT IMPEDANCE versus INPUT FREQUENCY





1.1 GHz DUAL MODULUS PRESCALER

The MC12022TSA can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145XXX series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps.

The MC12022TSB can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- Supply Voltage of 4.5 to 5.5 V
- Low Power 4.0 mA Typical
- Operating Temperature Range of −40°C to +85°C
- Short Setup Time (tset) 16 ns Maximum @ 1.1 GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTI
- Output Load Resistor on Die

Design Criteria	Value	Unit
Internal Gate Count*	67	ea
Internal Gate Propagation Delay	200	ps
Internal Gate Power Dissipation	0.75	mW
Speed Power Product	0.15	pJ

^{*}Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

MAXIMOM NATINGS			
Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 8	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_A = -40°C to +85°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.4	1.1	GHz
Supply Current Output	Icc	_	4.0	6.5	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_	_	٧
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	Vcc	Vcc	Vcc	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	
Output Voltage Swing (C _L = 8 pF)	V _{out}	1.0	1.4	_	V _{p-p}
Modulus Setup Time MC to Out	tSET	_	11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	V _{in}	100 400	_	1500 1500	mVpp

MC12022TSA MC12022TSB

MECL PLL COMPONENTS


1.1 GHz ÷64/65, ÷128/129 DUAL MODULUS PRESCALER

P SUFFIX PLASTIC PACKAGE CASE 626





D SUFFIXPLASTIC SOIC PACKAGE
CASE 751




	FUNCTION TABLE				
sw	SW MC Divide Ratio				
Н	Н	64			
Н	L	65			
L	Н	128			
L	L	129			

Note: SW: H = V_{CC}, L = open MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

MC12022TSA • MC12022TSB

LOGIC DIAGRAM (MC12022TSA)

FIGURE 1 - MODULUS SETUP TIME







FIGURE 2 — TYPICAL OUTPUT WAVEFORMS







FIGURE 2A — ÷64, 500 MHz, 5.0 V, +25°C, OUTPUT LOADED

FIGURE 2B - \div 128, 1.1 GHz, 5.0 V, $+25^{\circ}$ C, OUTPUT LOADED

FIGURE 3 — AC TEST CIRCUIT





1.1 GHz Low Voltage Dual Modulus Prescaler

The MC12022TVA can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145XXX.

A Divide Ratio Control (SW) permits selection of a 64/64 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- Supply Voltage of 2.7 to 5.0 V
- Low Power 4.0 mA Typical @ V_{CC} = 2.7 V
- Operating Temperature Range of -40°C to +85°C
- Short Setup Time (tset) 16 ns Maximum @ 1.1 GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL
- Output Load Resistor on Die

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 8	Vcc	-0.5 to + 7.0	Vdc
Operating Temperature Range	TA	-40 to + 85	∘c
Storage Temperature Range	T _{stg}	-65 to + 150	°C
Modulus Control Input, Pin 6	MC	-0.5 to + 6.5	Vdc


ELECTRICAL CHARACTERISTICS ($V_{CC} = 2.7$ to 5.0 Vdc, $T_A = -40$ °C to +85°C)


Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.4	1.1	GHz
Supply Current (Pin 2 at 2.7 Vdc)	ICCL	-	4.0	6.5	mA
Supply Current (Pin 2 at 5.0 Vdc)	ГССН	1	5.8	8.0	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	-	-	٧
Modulus Control Input Low (MC)	V _{IL1}	-	-	0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	Vcc	Vcc	VCC	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	Open	Open	Open	-
Output Voltage Swing (C _L = 8 pF @ 2.7 Vdc)	V _{out}	8.0	1.0	-	V _{p-p}
Output Voltage Swing (C _L = 8 pF @ 5.0 Vdc)	Vout	1.0	1.4	-	V _{p-p}
Modulus Setup Time MC to Out	t _{set}	-	11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	V _{in}	100 400	_	1500 1500	mVpp

MC12022TVA

MECL PLL COMPONENTS

1.1 GHz ÷64/65, ÷128/129 LOW VOLTAGE DUAL MODULUS PRESCALER







FUNCTIONAL TABLE

SW	МС	Divide Ratio
Н	Н	64
Н	L	65
L	Н	128
L	L	129

Note: SW: $H = V_{CC}$, L = Open

MC: H = 2.0 V to V_{CC} , L = Gnd to 0.8 V






Modulus setup time MC to out is the MC setup or MC release plus the prop delay.

Figure 1. Logic Diagram (MC12022TVA)

Figure 2. Modulus Setup Time

TYPICAL OUTPUT WAVEFORMS






Figure 3. ÷64, 500 MHz, 5.0 V, +25°C, Output Loaded

Figure 4. ÷128, 1.1 GHz, 5.0 V, +25°C, Output Loaded




Figure 5. AC Test Circuit



MC12022TVB

1.1 GHz LOW VOLTAGE DUAL MODULUS PRESCALER

The MC12022TVB can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- Supply Voltage of 2.7 to 5.0 V
- Low Power 4.0 mA Typical @ V_{CC} = 2.7 V
- Operating Temperature Range of −40°C to +85°C
- Short Setup Time (tset) 16 ns Maximum @ 1.1 GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL
- · Output Load Resistor on Die

Design Criteria	Value	Unit
Internal Gate Count*	67	ea
Internal Gate Propagation Delay	200	ps
Internal Gate Power Dissipation	0.75	mW
Speed Power Product	0.15	рJ

^{*}Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 8	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS ($V_{CC} = 2.7 \text{ to } 5.0 \text{ Vdc}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.4	1.1	GHz
Supply Current Output Unloaded (Pin 2) at 2.7 Vdc	ICCL	_	4.0	6.5	mA
Supply Current Output Unloaded (Pin 2) at 5.0 Vdc	Іссн	_	5.8	8.0	mA
Modulus Control Input High (MC)	VIH1	2.0		_	٧
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	Vcc	Vcc	Vcc	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	_
Output Voltage Swing (C _L = 8 pF @ 2.7 Vdc)	V _{out}	0.8	1.0		Vp-p
Output Voltage Swing (C _L = 8 pF @ 5.0 Vdc)	V _{out}	1.0	1.4		Vp-p
Modulus Setup Time MC to Out	tSET	_	11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	V _{in}	100 400	_	1500 1500	mVpp

MECL PLL COMPONENTS

1.1 GHz ÷64/65, ÷128/129 LOW VOLTAGE DUAL MODULUS PRESCALER


P SUFFIX PLASTIC PACKAGE CASE 626





D SUFFIXPLASTIC SOIC PACKAGE
CASE 751

PRESCALER PIN ASSIGNMENT



(Top View)


	FUNCTION TABLE					
sw	MC	Divide Ratio				
Н	н	64				
Н	L	65				
L	н	128				
L	L	129				

Note: SW: H = V_{CC}, L = open MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

MC12022TVB


LOGIC DIAGRAM (MC12022TVB)

FIGURE 1 — MODULUS SETUP TIME



Modulus setup time MC to out is the MC setup or MC release plus the prop. delay.

FIGURE 2 — TYPICAL OUTPUT WAVEFORMS







FIGURE 2A — ÷64, 500 MHz, 5.0 V, +25°C, OUTPUT LOADED

FIGURE 2B — ÷ 128, 1.1 GHz, 5.0 V, +25°C, OUTPUT LOADED

FIGURE 3 — AC TEST CIRCUIT





MC12023

225 MHz PRESCALER

The MC12023 is a prescaler which will divide by 64. This device may be operated over supply voltage range of 3.2 to 5.5 V.

- 225 MHz Toggle Frequency
- Low Power-4.8 mA Maximum at 5.5 V
- Operating Supply Voltage 3.2 V to 5.5 V
- Connecting Pins 2 and 3 Allows Driving One TTL Load

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	V _{CC}	0 to + 8.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 3.2 to 5.5 V, T_A = 0°C to +70°C)

ELECTRICAL CHARACTERISTICS (VCC = 3.2 to 5.5 V, TA = 0°C to +70°C)						
Characteristic	Symbol	Min	Тур	Max	Unit	
Toggle Frequency	fmax	225			MHz	
(Sine wave input)	fmin	_	_	35	MHz	
Supply Current @ 5.5 V	Icc	_	3.5**	4.8	mA	
Output Voltage High* (I _{Source} = 50 μA, V _{CC} = 3.2 V)	Voн	1.2	1.4	_	V	
Output Voltage High* ($I_{Source} = 50 \mu A$, $V_{CC} = 5.0 V$)	V _{ОН}	2.5		_	٧	
Output Voltage Low* (I _{sink} = 2.0 mA)	V _{OL}	_	_	0.5	V	
Input Voltage Sensitivity 35 MHz 50-225 MHz	V _{in}	400 200	=	800 800	mVpp	

^{*}Pin 2 connected to Pin 3

MECL PLL COMPONENTS

225 MHz ÷ 64 PRESCALER




P SUFFIX PLASTIC PACKAGE CASE 626

D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751



PRESCALER BLOCK DIAGRAM



^{**}V_{CC} = 4.5 V



MC12025

520 MHz DUAL MODULUS PRESCALER

The MC12025 is a dual modulus prescaler which divides by 64 and 65. Supply voltages of 4.75 V to 5.25 V may be connected to Pin 8.

- 520 MHz Toggle Frequency
- Low-Power 9.5 mA Typical
- . Control Input Is Compatible with Standard CMOS and TTL
- Supply Voltage 5.0 V, ± 0.25 V
- Propagation Delay 30 ns Typical

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 8	Vcc	7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{sta}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.75 \text{ to } 5.25 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$)


Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	f _{max} f _{min}	520	_	 30	MHz
Supply Current (Pin 8)	Icc	_	9.5	11.5	mA
Control Input High (÷ 64)	VIH	2.0	_	_	٧
Control Input Low (÷ 65)	VIL	_	_	0.8	٧
Output Voltage	V _{out}	0.8	1.2	_	V _{pp}
Input Voltage Sensitivity 30 MHz 100-520 MHz	V _{in}	400 100	=	800 800	mVpp
PLL Response Time (Notes 1 and 2)	tPLL	_	_	t _{out} -42	ns


Note 1. tp_L = The period of time the PLL has from the rising output transition to the Modulus Control input edge transition to ensure proper modulus selection.

Note 2. tout = Period of output waveform.

MECL PLL COMPONENTS

520 MHz ÷ 64/65 DUAL MODULUS PRESCALER







MC12028A MC12028B

1.1 GHz DUAL MODULUS PRESCALER

The MC12028A can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps.

The MC12028B can be used with CMOS synthesizers requiring negative edges

to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 32/33 or 64/65 divide ratio as desired

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- MC12028A for Positive Edge Triggered Synthesizers
- MC12028B for Negative Edge Triggered Synthesizers
 6.5 mA Maximum, -40°C to +85°C, V_{CC} = 5.5 Vdc
- Modulus Control Input is Compatible with Standard CMOS and TTL
- Low-Power 4.0 mA Typical

MECL PLL COMPONENTS

1.1 GHz $\div 32/33$, $\div 64/65$ **DUAL MODULUS PRESCALER**

P SUFFIX PLASTIC PACKAGE **CASE 626**





D SUFFIX PLASTIC SOIC PACKAGE **CASE 751**

Value	Unit
67	ea
200	ps
0.75	mW
0.15	рЈ
	67 200 0.75

^{*}Equivalent to a two-input NAND gate.


MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 2	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \text{ to } 5.5 \text{ Vdc}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave)	ft	0.1	1.4	1.1	GHz
Supply Current Output Unloaded (Pin 2)	lcc	_	4.0	6.5	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_	_	٧
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	V
Divide Ratio Control Input High (SW)	V _{IH2}	VCC	Vcc	Vcc	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	
Output Voltage Swing (C _L = 12 pF, R _L = 2.2 k Ω)	V _{out}	1.0	1.6	_	V _{p-p}
Modulus Setup Time MC to Out	tSET	_	11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	Vin	100 400	=	1500 1500	mVpp
Output Current C _L = 12 pF, R _L = $2.2 \text{ k}\Omega$	I _O	_		2.0	mA

PRESCALER PIN ASSIGNMENT



(Top View)

Note 1:

For positive edge triggered synthesizers, order the MC12028A.

For negative edge triggered synthesizers, order the MC12028B.


	FUNCTION TABLE						
sw	SW MC Divide Ratio						
Н	Н	32					
Н	L	33					
L	н	64					
L	L	65					

Note: SW: $H = V_{CC}$, L = openMC: $H = 2.0 \text{ V to } V_{CC}$ L = Gnd to 0.8 V

MC12028A ● MC12028B

LOGIC DIAGRAM (MC12028A)

FIGURE 1 — MODULUS SETUP TIME



Modulus setup time MC to out is the MC setup or MC release plus the prop. delay.

FIGURE 2 — TYPICAL OUTPUT WAVEFORM







FIGURE 3 — AC TEST CIRCUIT











Advance Information

2.0GHz Low Voltage Dual Modulus Prescaler

The MC12031 is a high frequency low voltage dual modulus prescaler used in phase-locked loop (PLL) applications. A high frequency input signal up to 2.4GHz is provided for cordless and cellular communication services such as DECT. PHP. and PCS.


The MC12031A can be used with CMOS synthesizer requiring positive edges to trigger internal counters such as Motorola's MC145XXX series in a PLL to provide tuning signal up to 1.1GHz in programmable frequency steps. The MC12031B can be used with CMOS synthesizers requiring negative edges to trigger internal counters.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 2.0GHz Toggle Frequency
- . Supply Voltage 2.7V to 5.0Vdc
- Low Power 10.0mA Typical at V_{CC} = 2.7V
- Operating Temperature Range of -40 to +85°C
- The MC12031 is Pin and Functionally Compatible with the MC12022
- Short Setup Time (tset) 8ns Typical at 2.0GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL

Pinout: 8-Lead Plastic (Top View)



For positive edge triggered synthesizers, order the MC12031A For negative edge triggered synthesizers, order the MC12031B

MC12031A MC12031B

MECL PLL COMPONENTS

+64/65, +128/129

2.0GHz Low Voltage
Dual Modulus Prescaler



P SUFFIX PLASTIC PACKAGE CASE 626



D SUFFIXPLASTIC SOIC PACKAGE
CASE 751

FUNCTION TABLE

sw	МС	Divide Ratio
Н	н	64
н	L	65
L	н	128
L	L	129

Note: SW: $H = V_{CC}$, L = OPENMC: H = 2.0V to V_{CC} ; L = GND to 0.8V

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Power Supply Voltage, Pin 2	−0.5 to +7.0	Vdc
TA	Operating Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
MC	Modulus Control Input, Pin 6	-0.5 to +6.5	Vdc

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC12031A • MC12031B

ELECTRICAL CHARACTERISTICS (V_{CC} = 2.7 to 5.0V; T_A = -40 to +85°C)

Symbol	Parameter	Min	Тур	Max	Unit
ft	Toggle Frequency (Sine Wave)	0.5	2.4	2.0	GHz
lcc	Supply Current Output (Pin 2) $ \begin{array}{c} V_{CC} = 2.7V \\ V_{CC} = 5.0V \end{array} $		10.0 13.0	TBD TBD	mA
V _{IH1}	Modulus Control Input HIGH (MC)	2.0		Vcc	V
V _{IL1}	Modulus Control Input LOW (MC)	GND		0.8	٧
V _{IH2}	Divide Ratio Control Input HIGH (SW)	Vcc	Vcc	Vcc	٧
V _{IL2}	Divide Ratio Control Input LOW (SW)	OPEN	OPEN	OPEN	_
Vout	Output Voltage Swing (Note 1) $C_L = 8pF; R_L = 1.2k\Omega$	0.8	1.2		VPP
^t set	Modulus Setup Time MC to OUT @ 2000MHz		8	10	ns
VIN	Input Voltage Sensitivity 500–2000MHz	100		1000	mVPP
Ю	Output Current (Note 2) V_{CC} = 2.7V, C_L = 8pF, R_L = 1.2k Ω V_{CC} = 5.0V, C_L = 8pF, R_L = 3.0k Ω		1.2 1.2	4.0 4.0	mA

^{1.} Valid over voltage range 2.7 to 5.0V; R_L = 1.2k Ω @ V_{CC} = 2.7V; R_L = 3.0k Ω @ V_{CC} = 5.0V

^{2.} Divide ratio of ÷64/65 @ 2.0GHz




Figure 1. Logic Diagram (MC12031A)

Figure 2. Modulus Setup Time




Figure 3. AC Test Circuit



2.0 GHz DUAL MODULUS PRESCALER

The MC12032A can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide

tuning signals up to 2.0 GHz in programmable frequency steps.

The MC12032B can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio

as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 2.0 GHz Toggle Frequency
- MC12032A for Positive Edge Triggered Synthesizers
- MC12032B for Negative Edge Triggered Synthesizers
- 12 mA Maximum, -40°C to +85°C, V_{CC} = 5.5 Vdc
 Modulus Control Input Level is Compatible with Standard CMOS and TTL
- Low-Power 8.5 mA Typical

Design Criteria	Value	Unit
Internal Gate Count*	67	ea
Internal Gate Propagation Delay	200	ps
Internal Gate Power Dissipation	0.75	mW
Speed Power Product	0.15	рЈ

^{*}Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

MAXIMOM HATHIGO			
Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 2	V _{CC}	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.5	2.4	2.0	GHz
Supply Current Output Unloaded (Pin 2)	lcc	_	8.5	12	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_		V
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	V
Divide Ratio Control Input High (SW)	V _{IH2}	VCC	Vcc	Vcc	٧
Divide Ratio Control Input Low (SW)	V _{IL2}	Open	Open	Open	_
Output Voltage Swing $(C_L = 12 \text{ pF, R}_L = 2.2 \text{ k}\Omega)$	V _{out}	1.0	1.6		V _{p-p}
Modulus Setup Time MC to Out	^t SET	_	8	10	ns
Input Voltage Sensitivity @ 500-2000 MHz	V _{in} Min	100	_	1500	mVpp
Output Current C _L = 12 pF, R _L = $2.2 \text{ k}\Omega$	Ю			2.0	mA

MC12032A MC12032B

MECL PLL COMPONENTS

2.0 GHz ÷64/65, ÷128/129 **DUAL MODULUS** PRESCALER

P SUFFIX PLASTIC PACKAGE **CASE 626**





D SUFFIX SOIC PACKAGE CASE 751

ORDERING INFORMATION

MC12032AP/BP Plastic MC12032AD/BD SOIC

Note: For positive edge triggered synthesizers, order the MC12032A

> For Negative edge triggered synthesizers, order the MC12032B

PRESCALER PIN ASSIGNMENT 8 | ĪN Vcc NC 6 MC 5 GND OUT (Top View)

	FUNCTION TABLE					
sw	SW MC Divide Ratio					
Н	Н	64				
Н	L	65				
L	Н	128				
L	L	129				

Note: SW: H = V_{CC}, L = Open MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

MC12032A • MC12032B

LOGIC DIAGRAM (MC12032A)




FIGURE 1 — MODULUS SETUP TIME




FIGURE 2 — TYPICAL OUTPUT WAVEFORMS




FIGURE 2A — ÷64, 500 MHz, 5.0 V, +25°C, OUTPUT LOADED





FIGURE 2B — ÷ 128, 1.1 GHz, 5.0 V, +25°C, OUTPUT LOADED

FIGURE 3 — AC TEST CIRCUIT



MC12032A • MC12032B

FIGURE 4A — INPUT SIGNAL AMPLITUDE versus INPUT FREQUENCY DIVIDE RATIO = 128




FIGURE 4B --- OUTPUT AMPLITUDE versus INPUT FREQUENCY





FIGURE 4C — TYPICAL INPUT IMPEDANCE versus INPUT FREQUENCY





Advance Information 2.0GHz Low Voltage Dual Modulus Prescaler

The MC12033 is a high frequency low voltage dual modulus prescaler used in phase-locked loop (PLL) applications. A high frequency input signal up to 2.4GHz is provided for cordless and cellular communication services such as DECT, PHP, and PCS.

The MC12033A can be used with CMOS synthesizer requiring positive edges to trigger internal counters such as Motorola's MC145XXX series in a PLL to provide tuning signal up to 1.1GHz in programmable frequency steps. The MC12033B can be used with CMOS synthesizers requiring negative edges to trigger internal counters.

A Divide Ratio Control (SW) permits selection of a 32/33 or 64/65 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 2.0GHz Toggle Frequency
- Supply Voltage 2.7V to 5.0Vdc
- Low Power 10.0mA Typical at V_{CC} = 2.7V
- Operating Temperature Range of -40 to +85°C
- The MC12033 is Pin and Functionally Compatible with the MC12022
- Short Setup Time (tset) 8ns Typical at 2.0GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL

MC12033A MC12033B

MECL PLL COMPONENTS

+32/33, +64/65

2.0GHz Low Voltage
Dual Modulus Prescaler




P SUFFIX PLASTIC PACKAGE CASE 626



D SUFFIXPLASTIC SOIC PACKAGE
CASE 751

Pinout: 8-Lead Plastic (Top View)



For positive edge triggered synthesizers, order the MC12033A For negative edge triggered synthesizers, order the MC12033B

FUNCTION TABLE

	sw	MC	Divide Ratio
	Н	Н	32
1	Н	L	33
1	L	Н	64
	L	L	65

Note: SW: $H = V_{CC}$, L = OPENMC: H = 2.0V to V_{CC} ; L = GND to 0.8V

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Power Supply Voltage, Pin 2	-0.5 to +7.0	Vdc
TA	Operating Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature Range	−65 to +150	°C
МС	Modulus Control Input, Pin 6	-0.5 to +6.5	Vdc

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC12033A • MC12033B

ELECTRICAL CHARACTERISTICS ($V_{CC} = 2.7 \text{ to } 5.0V; T_A = -40 \text{ to } +85^{\circ}C$)

Symbol	Parameter	Min	Тур	Max	Unit
ft	Toggle Frequency (Sine Wave)	0.5	2.4	2.0	GHz
ICC	Supply Current Output (Pin 2) $V_{CC} = 2.7V$ $V_{CC} = 5.0V$		10.0 13.0	TBD TBD	mA
V _{IH1}	Modulus Control Input HIGH (MC)	2.0		Vcc	V
V _{IL1}	Modulus Control Input LOW (MC)	GND		0.8	٧
V _{IH2}	Divide Ratio Control Input HIGH (SW)	Vcc	Vcc	Vcc	٧
V _{IL2}	Divide Ratio Control Input LOW (SW)	OPEN	OPEN	OPEN	_
VOUT	Output Voltage Swing (Note 1) $C_L = 8pF$; $R_L = 600\Omega$	0.8	1.2		VPP
t _{set}	Modulus Setup Time MC to OUT @ 2000MHz		8	10	ns
V _{IN}	Input Voltage Sensitivity 500–2000MHz	100		1000	mVpp
Ю	Output Current (Note 2) $ \begin{array}{c} V_{CC} = 2.7 \text{V, } C_L = 8 \text{pF, } R_L = 600 \Omega \\ V_{CC} = 5.0 \text{V, } C_L = 8 \text{pF, } R_L = 1.5 \text{k} \Omega \end{array} $		2.4 2.4	4.0 4.0	mA

^{1.} Valid over voltage range 2.7 to 5.0V; R_L = 600Ω @ V_{CC} = 2.7V; R_L = $1.5k\Omega$ @ V_{CC} = 5.0V 2. Divide ratio of +32/33 @ 2.0GHz




Figure 1. Logic Diagram (MC12033A)

Figure 2. Modulus Setup Time




Figure 3. AC Test Circuit



2.0 GHz Dual Modulus Prescaler

The MC12034A can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide tuning signals up to 2.0 GHz in programmable frequency steps.

The MC12034B can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 32/33 or 64/65 divide ratio as de-

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 2.0 GHz Toggle Frequency
- MC12034A for Positive Edge Triggered Synthesizers
- MC12034B for Negative Edge Triggered Synthesizers
- 12 mA Maximum, -40°C to +85°C, V_{CC} = 5.5 Vdc
- Modulus Control Input is Compatible with Standard CMOS and TTL
- Low-Power 8.5 mA Typical

67	
	ea
200	ps
0.75	mW
0.15	pJ

MAXIMUM RATINGS							
Characteristic	Symbol	Range	Unit				
Power Supply Voltage, Pin 2	Vcc	-0.5 to +7.0	Vdc				
Operating Temperature Range	TA	-40 to +85	°C				
Storage Temperature Range	T _{stg}	-65 to +150	°C				
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc				

 $This device contains protection circuitry to guard against damage due to high static voltages or electric fields. \ However, precauding the protection of$ tions must be taken to avoid applications of any voltage higher than maximum rated voltages to this hi-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

ELECTRICAL CHARACTERISTICS (V _{CC} = 4.5 to 5.5 Vdc, T _A = -40°C to +85°C)									
Characteristic	Symbol	Min	Тур	Max	Unit				
Toggle Frequency (Sine Wave)	ft	0.5	2.4	2.0	GHz				
Supply Current Output Unloaded (Pin 2)	Icc	_	8.5	12	mA				
Modulus Control Input High (MC)	V _{IH1}	2.0	_		٧				
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	٧				
Divide Ratio Control Input High (SW)	V _{IH2}	VCC	VCC	VCC	Vdc				
Divide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	_				
Output Voltage Swing (C _L = 12 pF, R _L = 1.1 k Ω)	V _{out}	1.0	1.6		V _{p-p}				
Modulus Setup Time MC to Out	^t SET		8.0	10	ns				
Input Voltage Sensitivity 500-2000 MHz	V _{in}	100		1500	mVpp				
Output Current (C _L = 12 pF, R _L = 1.1 k Ω)	lo	_	_	3.5	mA				

MC12034A MC12034B

MECL PLL COMPONENTS 2.0 GHz ÷ 32/33 ÷64/65 **DUAL MODULUS PRESCALER**


P SUFFIX PLASTIC PACKAGE **CASE 626**





D SUFFIX ASTIC SOIC PACKAGE **CASE 751**

PRESCALER PIN ASSIGNMENT



Note 1:

For positive edge triggered synthesizers, order the MC12034A.

For negative edge triggered synthesizers, order the MC12034B.

	FUNCTION TABLE						
sw	W MC	Divide Ratio					
Н	Н	32					
Н	L	33					
L	Н	64					
L	L	65					

Note: SW: H = V_{CC}, L = open MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

MC12034A • MC12034B

LOGIC DIAGRAM (MC12034A)





Figure 1. Modulus Setup Time



Modulus setup time MC to out is the MC setup or MC release plus the prop. delay.

Figure 2. Typical Output Waveform




Figure 3. AC Test Circuit




Figure 4A. Input Signal Amplitude versus Input Frequency Divide Ratio = 65





Figure 4B. Output Amplitude versus Input Frequency





1.1 GHz Dual Modulus Prescaler with Stand-By Mode

The MC12036A can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145xxx series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps.

The MC12036B can be used with CMOS synthesizers requiring negative

edges to trigger internal counters such as Fuiltsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired.

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1 GHz Toggle Frequency
- MC12036A for Positive Edge Triggered Synthesizers
- MC12036B for Negative Edge Triggered Synthesizers
 Modulus Control Input is Compatible with Standard CMOS and TTL
- Supply Voltage 4.5 Vdc to 5.5 Vdc
- Low-Power 4.0 mA Typical
- Low Standby Current of 0.5 mA Typical

Design Criteria	Value	Unit
Internal Gate Count*	67	ea
Internal Gate Propagation Delay	200	ps
Internal Gate Power Dissipation	0.75	mW
Speed Power Product	0.15	pJ

*Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 8	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 Vdc, T_A = -40°C to +85°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.4	1.1	GHz
Supply Current (Pin 2)	Icc	_	4.0	6.5	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	_	_	٧
Modulus Control Input Low (MC)	V _{IL1}	_	_	0.8	٧
Divide Ratio Control Input High (SW)	V _{IH2}	Vcc	Vcc	Vcc	Vdc
DIvide Ratio Control Input Low (SW)	V _{IL2}	OPEN	OPEN	OPEN	_
Output Voltage Swing (C _L = 8 pF)	V _{out}	1.0	1.4	-	V _{p-p}
Modulus Setup Time MC to Out	†SET	_	11	16	ns
Input Voltage Sensitivity 250-1100 MHz 100-250 MHz	V _{in}	100 400	=	1000 1000	mVpp
Standby Current	ISB		0.5		mA

MC12036A MC12036B

MECL PLL COMPONENTS

1.1 GHz ÷64/65. ÷128/129 **DUAL MODULUS PRESCALER** WITH STAND-BY MODE


P SI IEEIY PLASTIC PACKAGE **CASE 626**





D SUFFIX PLASTIC SOIC PACKAGE **CASE 751**





Applying a Low to the Standby Pin 7 Disables the Device, Resulting in a Typical Current Draw of 0.5 mA

FUNCTION TABLE

sw	мс	Divide Ratio
н	н	64
Н	L	65
L	н	128
L	L	129

Note: SW: H = V_{CC}, L = open SB & MC: H = 2.0 V to V_{CC} L = Gnd to 0.8 V

MC12036A • MC12036B

LOGIC DIAGRAM (MC12036A)




FIGURE 1 — MODULUS SETUP TIME





FIGURE 2 — TYPICAL OUTPUT WAVEFORMS








FIGURE 2B — +128, 1.1 GHz, 5.0 V, +25°C, OUTPUT LOADED




FIGURE 3 — AC TEST CIRCUIT



MC12040

PHASE-FREQUENCY DETECTOR

The MC12040 is a phase-frequency detector intended for use in systems requiring zero phase and frequency difference at lock. In combination with a voltage controlled oscillator (such as the MC1648), it is useful in a broad range of phase-locked loop applications. Operation of this device is identical to that of Phase Detector #1 of the MC4044. A discussion of the theory of operation and applications information is given on the MC4344/4044 data sheet.

Operating Frequency = 80 MHz typical

LOGIC DIAGRAM R 6 0 R 0 S R 0 O 12 \overline{D} ($\overline{f}_V > f_R$) O 11 D ($f_V > f_R$)

V_{CC1} = Pin 1 V_{CC2} = Pin 14 V_{EE} = Pin 7

TRUTH TABLE

This is not strictly a functional truth table; i.e., it does not cover all possible modes of operation. However it gives a sufficient number of tests to ensure that the device will function properly in all modes of operation.

INPL	INPUT			OUTPUT					
R	٧	U	D	Ū	D				
0	0	X X X	х	х	х				
0 0 1 0	0 1 1 1	Х	Х	Х	Х				
1	1	Х	Х	X	Х				
0	1	Х	X X X	X X X	X X X				
1	1	1	0	0 0 0	1				
1 0 1 1	1 1 1 0	1	0	0	1				
1	1	1	0	0	1				
1	0	1	0 0 0	0	1				
1	1	0	0	1	1				
1	0	0	0	1	1				
1 1 1	1 0 1 0	0000	0 0 1 1	1	0				
1	0	0	1	1	1 1 0 0				
1	1	000	1	1	0 0 1				
1 0 1	1 1 1	0	1 0	1 1	0				
1	1	0	0	1	1				

X = Don't Care

PHASE-FREQUENCY DETECTOR

P SUFFIX PLASTIC PACKAGE CASE 646






L SUFFIX CERAMIC PACKAGE CASE 632

FN SUFFIX PLASTIC PACKAGE CASE 775



PIN ASSIGNMENT




NC - No Connection

6

ELECTRICAL CHARACTERISTICS

The MC12040 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50 ohm resistor to -2.0 V for -5.2 V tests and through a 50 ohm resistor to -2.0 V for -5.2 V tests.



@ Test
Temperature
0°C
25°C
75°C

TEST VOLTAGE VALUES (Volts)							
V _{IH} max	V _{IL min}	V _{IHA min}	VILA max	VEE			
-0.840	-1.870	-1.145	-1.490	-5.2			
-0.810	-1.850	~1.105	-1.475	-5.2			
-0.720	-1.830	-1.045	-1.450	-5.2			

Supply Voltage = -5.2V

		Pin	MC12040 TEST VOLTAGE APPLIED TO PINS LISTED BELOW:												
		Under	0	°c	25	°c	+75	5°C		TEST VO	L IAGE AFF	LIED TO FIN	IS LISTED BE	LOW.	(Vcc)
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	VIH max	VIL min	VIHA min	VILA max	VEE	Gnd
Power Supply Drain Current	-E	7	-	-	-120	-60	-	-	mAdc	-		-	-	7	1,14
Input Current	INH	6 9	-	-	-	350 350	-	-	μAdc μAdc	6 9	_	-	_	7	1,14 1,14
Logic "1" Output Voltage	VoH①	3 4 11 12	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	-	_ _ _ _	-	-	7	1.14
Logic "0" Output Voltage	v _{OL} ①	3 4 11 12	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	- - - -	= =	- - -	-	7	1,14
Threshold Voltage	∨она②	4 11 12	-1.020	-	-0.980	-	-0.920	-	Vdc	-	-	6,9	-	7	1,14
Logic "0" Threshold Voltage	V _{OLA} ②	3 4 11 12		-1.615	-	-1.600	-	-1.575	Vdc	1 1 1	=	9 6 9 6	6 9 6 9	7	1,14

		TEST V	OLTAGE VA	LUES	
			(Volts)		
@ Test					
Temperature	VIH max	VIL min	VIHA min	VILA max	Vcc
0°C	+4.160	+3.130	+3.855	+3.510	+5.0
25°C	+4.190	+3.150	+3.895	+3.525	+5.0
7500	+4 280	+3 170	+3 955	+3 550	+5.0


Supply Voltage = +5.0V


						MC12040									1
	Pin Under		0,	°C 25°C		+75°C			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:				(VEE)		
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	V _{IH max}	VIL min	VIHA min	VILA max	VCC	Gnd
Power Supply Drain Current	ΙE	7	-		-115	-60	-		mAdc		-	-		1,14	7
Input Current	INH	6	-			350 350	-	_	μAdc μAdc	6 9	-	-	-	1,14 1,14	7 7
Logic "1" Output Voltage	VoH(1)	3 4 11 12	4.000	4.160	4.040	4.190	4.100	4.280	Vdc	- 1	-	- - -		1,14	7
Logic "0" Output Voltage	V _{OL} ①	3 4 11 12	3.190	3.430	3.210	3.440	3.230	3.470	Vdc	-	-		-	1,14	7
Logic "1" Threshold Voltage	∨она②	3 4 11 12	3.980	-	4.020		4.080	-	Vdc			6,9	-	1,14	7
Logic "0" Threshold Voltage	VOLA@	3 4 11 12	-	3.450	-	3.460	-	3.490	Vdc		-	9 6 9 6	6 9 6 9	1,14	7

MC12040

AC TESTS


To Scope Channel A





NOTES:

- 1. All input and output cables to the scope are equal lengths of 50 Ω coaxial cable.
- 2. Unused input and outputs are connected to a 50 Ω resistor to ground.
- 3. The device under test must be preconditioned before performing the ac tests. Preconditioning may be accomplished by applying pulse generator 1 for a minimum of two pulses prior to pulse generator 2. The device must be preconditioned again when inputs to pins 6 and 9 are interchanged. The same technique applies.



					MC12040)				S/WAVEF	
		Pin Under	Output	0°C	+25°C	+75°C		Pulse	Pulse	V _{EE} -3.0 or	Vcc
Characteristic	Symbol	Test	Waveform	Max	Max	Max	Unit	Gen. 1	Gen. 2	-3.2 V	+2.0 V
Propagation Delay	t6+4+	6,4	В	4.6	4.6	5.0	ns	6	9	7	1,14
	t6+12+	6,12	A	6.0	6.0	6.6		9	6		
	t ₆₊₃₋	6,3	Α	4.5	4.5	4.9		6	9		
	t6+11-	6,11	В	6.4	6.4	7.0		9	6		
	t9+11+	9,11	В	4.6	4.6	5.0		9	6		
	t9+3+	9,3	A	6.0	6.0	6.6		6	9		
	t9+12-	9,12	Α	4.5	4.5	4.9		9	6	İ	
	t9+4-	9,4	В	6.4	6.4	7.0		6	9		
Output Rise Time	t ₃₊	3	Α	3.4	3.4	3.8	ns	6	9	7	1,14
·	t4+	4	В					6	9	1	
	t11+	11	В		1			9	6		
	t12+	12	Α					9	6		
Output Fall Time	t3-	3	Α	3.4	3.4	3.8	ns	6	9	7	1,14
•	t4_	4	В					6	9		
	t11-	11	В					9	6		
	t12-	12	Α					9	6		

APPLICATIONS INFORMATION

The MC12040 is a logic network designed for use as a phase comparator for MECL-compatible input signals. It determines the "lead" or "lag" phase relationship and the time difference between the leading edges of the waveforms. Since these edges occur only once per cycle, the detector has a range of $\pm 2\pi$ radians.

Operation of the device may be illustrated by assuming two waveforms, R and V (Figure 1), of the same frequency but differing in phase. If the logic had established by past history that R was leading V, the U output of the detector (pin 4) would produce a positive pulse width equal to the phase difference and the D output (pin 11) would simply remain low.

On the other hand, it is also possible that V was leading R (Figure 1), giving rise to a positive pulse on the D output and a constant low level on the U output pin. Both outputs for the sample condition are valid since the determination of lead or lag is dependent on past edge crossing and initial conditions at start-up. A stable phase-locked loop will result from either condition

Phase error information is contained in the output duty cycle - that is, the ratio of the output pulse width to total period. By integrating or low-pass filtering the outputs of the detector and shifting the level to accommodate ECL swings, usable analog information for the voltagecontrolled oscillator can be developed. A circuit useful for this function is shown in Figure 2.

Proper level shifting is accomplished by differentially

driving the operational amplifier from the normally high outputs of the phase detector (U and D). Using this technique the quiescent differential voltage to the operational amplifier is zero (assuming matched "1" levels from the phase detector). The \overline{U} and \overline{D} outputs are then used to pass along phase information to the operational amplifier. Phase error summing is accomplished through resistors R1 connected to the inputs of the operational amplifier. Some R-C filtering imbedded within the input network (Figure 2) may be very beneficial since the very narrow correctional pulses of the MC12040 would not normally be integrated by the amplifier. General design guides for calculating R1, R2, and C are included in the MC4044 data sheet. Phase detector gain for this configuration is approximately 0.16 volts/radian.

System phase error stems from input offset voltage in the operational amplifier, mismatching of nominally equal resistors, and mismatching of phase detector "high" states between the outputs used for threshold setting and phase measuring. All these effects are reflected in the gain constant. For example, a 16 mV offset voltage in the amplifier would cause an error of 0.016/ 0.16 = 0.1 radian or 5.7 degrees of error. Phase error can be trimmed to zero initially by trimming either input offset or one of the threshold resistors (R1 in Figure 2). Phase error over temperature depends on how much the offending parameters drift.

FIGURE 1 - TIMING DIAGRAM





FIGURE 2 — TYPICAL FILTER AND SUMMING NETWORK





Advance Information

1.1GHz ÷64/65, ÷128/129

Low Power Dual Modulus Prescaler

The MC12052 is a low power dual modulus prescaler used in phase-locked loop applications. Motorola's advanced Bipolar MOSAlC™ V technology is utilized to achieve low power dissipation of 2.7mW at a minimum supply voltage of 2.7V.

The MC12052A can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145XXX series in a PLL to provide tuning signals up to 1.1GHz in programmable frequency steps.

The MC12052B can be used with CMOS synthesizers requiring negative edges to trigger internal counters such as Fujitsu's MB87001.

A Divide Ratio Control (SW) permits selection of a 64/65 or 128/129 divide ratio as desired

The Modulus Control (MC) selects the proper divide number after SW has been biased to select the desired divide ratio.

- 1.1GHz Toggle Frequency
- The MC12052 is Pin and Functionally Compatible with the MC12022
- Low Power 1.0mA Typical
- 2.0mA Maximum, -40°C to +85°C, V_{CC} = 2.7-5.5 Vdc
- Short Setup Time (tset) 16ns Maximum @ 1.1GHz
- Modulus Control Input Level is Compatible with Standard CMOS and TTL.
 Maximum Input Voltage Should Be Limited to 6.5 Vdc

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage, Pin 2	Vcc	-0.5 to +7.0	Vdc
Operating Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Modulus Control Input, Pin 6	MC	-0.5 to +6.5	Vdc

ELECTRICAL CHARACTERISTICS (V_{CC} = 2.7 to 5.5 VDC, T_A = -40°C to +85°C)

Characteristic	Symbol	Min	Тур	Max	Unit
Toggle Frequency (Sine Wave Input)	ft	0.1	1.4	1.1	GHz
Supply Current (Pin 2)	Icc	1	1.0	2.0	mA
Modulus Control Input High (MC)	V _{IH1}	2.0	-	Vcc	٧
Modulus Control Input Low (MC)	V _{IL1}	GND	_	8.0	٧
Divide Ratio Control Input High (SW)	V _{IH2}	VCC	Vcc	VCC	Vdc
Divide Ratio Control Input Low (SW)	V _{IL2}	Open	Open	Open	_
Output Voltage Swing 2 ($C_L = 8pF$, $R_L = 3.3k\Omega$)	V _{out}	0.8	1.1	-	Vpp
Modulus Setup Time MC to Out @ 1100MHz	^t set	-	11	16	ns
Input Voltage Sensitivity 250-1100MHz 100-250MHz	V _{in}	100 400	-	1000 1000	mVpp
Output Current 1	Ю				mA
$V_{CC} = 2.7V$, $C_L = 8pF$, $R_L = 3.3k\Omega$ $V_{CC} = 5.0V$, $C_L = 8pF$, $R_L = 7.2k\Omega$			0.5 0.5	3.0 3.0	

- 1. Divide ratio of ÷64/65 @ 1.1GHz
- 2. Valid over voltage range 2.7–5.5V; R_L = 3.3k Ω @ V_{CC} = 2.7V; R_L = 7.2k Ω @ V_{CC} = 5.0V

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC12052A/ MC12052B

MECL PLL COMPONENTS

1.1GHz ÷64/65, ÷128/129 Low Power Dual Modulus Prescaler




P SUFFIX
PLASTIC PACKAGE
CASE 626



D SUFFIXPLASTIC SOIC PACKAGE
CASE 751

PIN ASSIGNMENTS

(Top View)



Note:

For positive edge triggered synthesizers, order the MC12052A.


For negative edge triggered synthesizers, order the MC12052B.

FUNCTIONAL TABLE

sw	мс	Divide Ratio
Н	Н	64
Н	L	65
L	Н	128
L	L	129

Note: SW: $H = V_{CC}$, L = Open

MC: H = 2.0V to V_{CC} , L = GND to 0.8V






Figure 3. AC Test Circuit




MC12061


CRYSTAL OSCILLATOR

The MC12061 is for use with an external crystal to form a crystal controlled oscillator. In addition to the fundamental series mode crystal, two bypass capacitors are required (plus usual power supply pin bypass capacitors). Translators are provided internally for MECL and TTL outputs.


- Frequency Range = 2.0 MHz to 20 MHz
- Temperature Range = 0°C to +70°C
- Single Supply Operation: +5.0 Vdc or −5.2 Vdc
- Three Outputs Available:
 - 1. Complementary Sine Wave (600 mVp-p typ)
 - 2. Complementary MECL
 - 3. Single Ended TTL

CRYSTAL OSCILLATOR






TYPICAL CIRCUIT CONFIGURATIONS Note: 0.1 μF power supply pin bypass capacitors not shown.



CRYSTAL REQUIREMENTS

Note: Start-up stabilization time is a function of crystal series resistance. The lower the resistance, the faster the circuit stabilizes.

Characteristic	MC12061				
Mode of Operation	Fundamental Series Resonance				
Frequency Range	2.0 MHz — 20 MHz				
Series Resistance, R1	Minimum at Fundamental				
Maximum Effective Resistance R _{E(max)}	155 ohms				




		TEST VOLTAGE/CURRENT VALUES												
Test		Volts												
perature	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VIHT	VCCL	Vcc	V _{ССН}	loL	ЮН	ΙL			
0°C	4.16	3.19	3.86	3.51	4.0	4.75	5.0	5.25	16	-0.4	- 2.5			
+ 25°C	4.19	3.21	3.9	3.52	4.0	4.75	5.0	5.25	16	-0.4	- 2.5			
+75°C	4.28	3.23	3.96	3.55	4.0	4.75	5.0	5.25	16	-0.4	- 2.5			

ELECTRICAL CHARACTERISTICS

ELECTRICAL CHARA	ECTRICAL CHARACTERISTICS							+/50	4.28	3.23	3.96	3.55	4.0	4.75	5.0	5.25	16	-0.4	-2.5	4		
		Pin			Te	st Limi	ts		′5°C			TECT	VOLTA OF	CURRENT	A DDI II	-D TO	DIAIC I	ICTED	DEL	014/		
		Under		°C		+25℃							VOLTAGE/									-
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	V _{IHmax}	V _{ILmin}	VIHAmin	VILAmax	VIHT	VCCL	VCC	VCCH	IOL	ЮН	IL	Gı
Power Supply	Icc	1		_	13	16	19			mAdc					_	_	1	_	_	_	_	1
Drain Current	•	1	l —		18	23	28	_	l —			-	_	_	-	-	1	-	_	_	_	
		11	l —	-	_	3.0	4.0	l —	-		14	15	_	-	-	-	11,16	1	-	-		8
		16			13	16	19										16					_{
Input Current	INH	14	l —	_	_	-	250	-	_	μAdc	14	15	_	-	-	-	16	-	-	_	-	
		15					250			μAdc	15	14				_	16		_			4
	INL	14	-	_	_	_	1.0	-	-	μAdc μAdc	15 14	_	_	_	-	-	16	-	_	_	-	8,
		15					1.0		┞=-	<u> </u>	14	_			<u> </u>	_	16				_	8,
Differential Offset	ΔV	4 to 7	-		40	_	325	_	-	mVdc	-	_	_	_	5,6 4	-	1	-	-	_	-	
Voltage		2 to 3			- 200	0	+ 200	_							<u> </u>					_	_	ـ
Output Voltage Level	Vout	2	-	-	_	3.5	-	-	=	Vdc Vdc	_	_	_	_	4	-	1	-	_	_	-	1
		3				3.5	_		ļ						4	-			_	_		8
Logic "1" Output	VOH1*	12	4.0	4.16 4.16	4.04 4.04	=	4.19 4.19	4.1	4.28 4.28	Vdc Vdc	14 15	15 14	_		_	_	16 16	_	_	_	12 13	8
Voltage	<u> </u>	13	4.0						+-										_			+
	V _{OH2}	10	2.4		2.4			2.4	<u> </u>	Vdc	15	14				11,16	_		_	10		8,
Logic "0" Output	VOL1*	12	2.98	3.43	3.0	-	3.44	3.02	3.47	Vdc Vdc	15 14	14 15	_	_	-	-	16 16	_	_	_	12	8
Voltage		13	2.98	3.43	3.0		3.44	3.02	3.47								-				13	₩.
	V _{OL2}	10	-	0.5	— ·	-	0.5	_	0.5	Vdc Vdc	14 14	15 15	_	_	-	11,16	_	11.10	10 10	_	-	8
	<u> </u>	10	<u> </u>	0.5			0.5											11,16	10			+
Logic "1" Threshold	VOHA	12	3.98	-	4.02		_	4.08	-	Vdc Vdc	_	_	14 15	15 14	=	_	16 16	-	_	_	12	
Voltage		13	3.98		4.02			4.08											_		13	
Logic "0" Threshold	VOLA	12	-	3.45		-	3.46	-	3.49	Vdc Vdc	_	_	15 14	14 15	_		16 16	-	_	_	12 13	
Voltage		13		3.45			3.46		 								10		_		13	+
Output Short-Circuit Current	los	10	20	60	20	_	60	20	60	mAdc	15	14	ı	_	_	11,16	1	_	_	-	_	8

^{*}Devices will meet standard MECL logic levels using V_{EE} = -5.2 Vdc and V_{CC} = 0.



			Test Limits						TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:						
		Pin Under	0°C			+ 25°C		+75℃							
Characteristic	Symbol		Min	Max	Min	Тур	Max	Min	Max	Unit	Pulse In	Pulse Out	+2.0 Vdc	-3.0 Vdc	Gnd
Propagation Delay	t ₁₅₊₁₀₊	10		22	_	17	25	—	27	ns	15	10	11,16	8,9	14
	t15-10-	10	 —	19	 —	12	18	 —	18			10			
	t15+12-	12	l —	5.2	-	4.3	5.5	-	5.8			12			
	t15-12+	12	—	5.0		3.7	5.2		5.2	1		12			
	t15+13+	13	—	4.8	-	4.0	5.0	—	5.2			13			
	t15-13-	13	—	5.0	—	4.0	5.0	_	5.1	l		13			
Rise Time	t ₁₂₊	12	_	4.0	_	3.0	4.0	_	4.4	ns	15	12	11,16	8,9	14
	t13+	13	—	4.0	—	3.0	4.0	-	4.4	ns	15	13	11,16	8,9	14
Fall Time	t12-	12	_	4.0	_	3.0	4.0	_	4.0	ns	15	12	11,16	8,9	14
	t13-	13	—	4.0	_	3.0	4.0	-	4.0	ns	15	13	11,16	8,9	14

	Pin Under	+ 25°€			TEST VOLTAGE APPLIED TO PINS LISTED BELOW			
Characteristic	Test	Min	Тур	Unit	+2.0 Vdc	-3.0 Vdc		
Sine Wave Amplitude								
•	2	650	750	mVp-p	1	8, 9		
	3	650	750			İ		

FIGURE 7 — AC TEST CIRCUIT — SINE WAVE OUTPUT

All output cables to the scope are equal lengths of 50 Ω coaxial cable. All unused cables must be terminated with a 50 Ω \pm 1% resistor to ground.

450 Ω resistor and the scope termination impedance constitute a 10:1 attenuator probe.

Crystal - Reeves Hoffman Series Mode,


Series Resistance Minimum at Fundamental

f = 10 MHz

 $R_E = 5 \Omega$

*RS = 15 k Ω is inserted only for test purposes. When used with the above specified crystal, it guarantees oscillation with any crystal which has an equivalent series resistance \leq 155 Ω

 $R_{\rm D}$: will improve start up problems value: 200-500 Ω



OPERATING CHARACTERISTICS

The MC12061 consists of three basic sections: an oscillator with AGC and two translators (Figure 1). Buffered complementary sine wave outputs are available from the oscillator section. The translators convert these sine wave outputs to levels compatible with MECL and/or TTI.

Series mode crystals should be used with the oscillator. If it is necessary or desirable to adjust the crystal frequency, a reactive element can be inserted in series with the crystal — an inductor to lower the frequency or a capacitor to raise it. When such an adjustment is necessary, it is recommended that the crystal be specified slightly lower in frequency and a series trimmer capacitor be added to bring the oscillator back on frequency. As the oscillator frequency is changed from the natural resonance of the crystal, more and more dependence is placed on the external reactance, and temperature drift of the trimming components then affects overall oscillator performance.

The MC12061 is designed to operate from a single supply — either $+5.0 \, \text{Vdc}$ or $-5.2 \, \text{Vdc}$. Although each translator has separate V_{CC} and V_{EE} supply pins, the circuit is NOT designed to operate from both voltage levels at the same time. The separate V_{EE} pin from the TTL translator helps minimize transient disturbance. If neither translator is being used, all unused pins (9 thru 16) should be connected to V_{EE} (pin 8). With the translators not powered, supply current drain is typically reduced from 42 mA to 23 mA for the MC12061.

Frequency Stability

Output frequency of different oscillator circuits (of a given device type number) will vary somewhat when used with a given test setup. However, the variation should be within approximately $\pm\,0.001\%$ from unit to unit

Frequency variations with temperature (independent of the crystal, which is held at 25°C) are small — about $-0.08~\rm ppm/^{\circ}C$ for MC12061 operating at 8.0 MHz (see Figure 8).

Signal Characteristics

The sine wave outputs at either pin 2 or pin 3 will typically range from 800 mVp-p (no load) to 500 mVp-p (120 ohm ac load). Approximately 500 mVp-p can be provided across 50 ohms by slightly increasing the dc current in the output buffer by the addition of an external resistor (680 ohms) from pin 2 or 3 to ground, as shown in Figure 9. Frequency drift is typically less than 0.0003% when going from a high-impedance load (1 megohm, 15 pF) to the 50 ohm load of Figure 9. The dc voltage level at pin 2 or 3 is nominally 3.5 Vdc with VCC = +5.0 Vdc.

Harmonic distortion content in the sine wave outputs is crystal as well as circuit dependent. The largest harmonic (third) will usually be at least 15 dB down from the fundamental. The harmonic content is approximately load independent except that the higher harmonic content is approximately load independent except that the higher harmonic content is approximately load independent except that the higher harmonic content is approximately load.

monic levels (greater than the fifth) are increased when the MECL translator is being driven.

Typically, the MECL outputs (pins 12 and 13) will drive up to five gates, as defined in Figure 10, and the TTL output (pin 10) will drive up to ten gates, as defined in Figure 11.

Noise Characteristics

Noise level evaluation of the sine wave outputs using the circuit of Figure 12, with operation at 9.0 MHz, indicates the following characteristics:

- Noise floor (200 kHz from oscillator center frequency) is approximately -122 dB when referenced to a 1.0 Hz bandwidth. Noise floor is not sensitive to load conditions and/or translator operation.
- Close-in noise (100 Hz from oscillator center frequency) is approximately 88 dB when referenced to a 1.0 Hz bandwidth.





FIGURE 9 — DRIVING LOW-IMPEDANCE LOADS



6

FIGURE 10 — MECL TRANSLATOR LOAD CAPABILITY




FIGURE 11 — TTL TRANSLATOR LOAD CAPABILITY





FIGURE 12 — NOISE MEASUREMENT TEST CIRCUIT



ANALYZER SETTING Video

Sweep	Bandwidth	Filter
50 kHz/div	10 kHz	10 Hz
20 kHz/div	10 Hz	10 Hz
	50 kHz/div	50 kHz/div 10 kHz

4



1.1 GHz PRESCALER

The MC12073 is a divide by 64 prescaler. Typical frequency synthesis applications include electronically tuned TV/CATV and communication systems as well as instrumentation.

An internal preamplifier is included which isolates the differential inputs and provides gain for the input signal. Differential ECL outputs are provided.

- 1.1 GHz Toggle Frequency
- Supply Voltage of 4.5 to 5.5 V
- Low Power 23 mA Typical @ V_{CC} = 5.0 V
- High Input Sensitivity, 20 mVrms @ V_{CC} = 5.0 ± 10%, T_A = 0° to +70°C

 ■ 800 mV Minimum Peak-to-Peak Output Swing
- Differential ECL Outputs

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	Vcc	7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$)

Characteristic	Symbol	Min	Typ*	Max	Unit
Toggle Frequency (Sine wave input)	f _{max} 1	1.1	1.3	-	GHz
Minimum Frequency	f _{min}	_	_	90	MHz
Supply Current	Icc	_	23	30	mA
Output Voltage (Load = 10 pF)	V _{out}	0.8	1.2	_	V _{pp}
Input Voltage Sensitivity @ 150-1100 MHz	Vin Min	_	10	20	mV _{rms}
Input Voltage Sensitivity @ 90 MHz	V _{in Min}	_	_	30	mV _{rms}
Input Overload	V _{in Max}	200	400	_	mV _{rms}

^{*}Typical measured at +25°C, 5.0 V

¹See Figure 1

MECL PLL COMPONENTS


1.1 GHz ÷64 **PRESCALER**






P SUFFIX PLASTIC PACKAGE **CASE 626**

D SUFFIX PLASTIC PACKAGE **CASE 751**



Gnd







1.1 GHz PRESCALER

The MC12074 is a divide by 256 prescaler. Typical frequency synthesis applications include electronically tuned TV/CATV and communication systems as well as instrumentation.

An internal preamplifier is included which isolates the differential inputs and provides gain for the input signal. Differential ECL outputs are provided.

- 1.1 GHz Toggle Frequency

- Supply Voltage of 4.5 to 5.5 V
 Low Power 23 mA Typical @ V_{CC} = 5.0 V
 High Input Sensitivity, 20 mVrms @ V_{CC} = 5.0 ± 10%,
- T_A = 0° to +70°C 800 mV Minimum Peak-to-Peak Output Swing
- Differential ECL Outputs

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	Vcc	7.0	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS ($V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$, $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур*	Max	Unit
Toggle Frequency (Sine wave input)	f _{max} 1	1.1	1.3	_	GHz
Minimum Frequency	f _{min}	_	_	90	MHz
Supply Current	lcc	_	23	30	mA
Output Voltage (Load = 10 pF)	V _{out}	0.8	1.2	_	V _{pp}
Input Voltage Sensitivity @ 150-1100 MHz	Vin Min	_	10	20	mV _{rms}
Input Voltage Sensitivity @ 90 MHz	Vin Min	_	_	30	mV _{rms}
Input Overload	V _{in Max}	200	400		mV _{rms}

*Typical measured at +25°C, 5.0 V

1See Figure 1

MECL PLL COMPONENTS


1.1 GHz ÷256 **PRESCALER**






P SUFFIX PLASTIC PACKAGE **CASE 626**

D SUFFIX PLASTIC PACKAGE **CASE 751**







1.3 GHz Prescaler

The MC12076 is a divide by 256 prescaler. Typical frequency synthesis applications include electronically tuned TV/CATV and communication systems as well as instrumentation.

An internal preamplifier is included which isolates the differential inputs and provides gain for the input signal. Differential ECL outputs are provided.

- 1.3 GHz Toggle Frequency
- Supply Voltage of 4.5 to 5.5 V
- Low Power 36 mA Typical @ V_{CC} = 5.0 V
- Operating Temperature Range of 0°C to +85°C
- High Input Sensitivity
- 800 mV Minimum Peak-to-Peak Output Swing
- Differential ECL Outputs

Design Criteria	Value	Unit
Internal Gate Count*	62	ea
Internal Gate Propagation Delay	250	ps
Internal Gate Power Dissipation	10	mW
Speed Power Product	2.5	pJ

^{*}Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	VCC	7.0	Vdc
Operating Temperature Range	TA	0 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C


ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_A = 0°C to +85°C)

Characteristic	Symbol	Min	Тур*	Max	Unit
Toggle Frequency (Sine Wave Input)	f _{max} (1)	1.3	1.6	_	GHz
Minimum Frequency	fmin	_	_	70	MHz
Supply Current	^I cc	_	36	50	mA
Output Voltage (Load = 10 pF)	Vout	0.8	1.2	_	V _{p-p}
Input Voltage Sensitivity @	V _{in} Min				mVrms
70 MHz		_	10	20	
150 to 1100 MHz	}	_	1.0	4.0	
1.2 GHz	}	-	1.5	15	
1.3 GHz		-	3.0	20	
Input Overload 70 to 1300 MHz	V _{in} Max	400	_	_	mVrms

^{*}Typical measured @ +25°C, 5.0 V (1) See Figure 1

MC12076

MECL PLL COMPONENTS 1.3 GHz ÷256 **PRESCALER**






Figure 1. MC12076 Input Signal Amplitude versus Input Frequency



1.3 GHz Prescaler

The MC12078 is a divide by 256 prescaler. Typical frequency synthesis applications include electronically tuned TV/CATV and communication systems as well as instrumentation.

An internal preamplifier is included which isolates the differential inputs and provides gain for the input signal. Differential ECL outputs are provided.

- 1.3 GHz Toggle Frequency
- Supply Voltage of 4.5 to 5.5 V
- Low Power 28 mA Typical @ V_{CC} = 5.0 V
- Operating Temperature Range of 0°C to +85°C
- High Input Sensitivity
- 800 mV Minimum Peak-to-Peak Output Swing
- Differential ECL Outputs

Design Criteria	Value	Unit
Internal Gate Count*	62	ea
Internal Gate Propagation Delay	250	ps
Internal Gate Power Dissipation	10	mW
Speed Power Product	2.5	pJ

^{*}Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

Characteristic	Symbol	Range	Unit
Power Supply Voltage	Vcc	7.0	Vdc
Operating Temperature Range	TA	0 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +175	°C

ELECTRICAL CHARACTERISTICS (V_{CC} = 4.5 to 5.5 V, T_A = 0°C to +85°C)


Characteristic	Symbol	Min	Тур*	Max	Unit
Toggle Frequency (Sine Wave Input)	f _{max} (1)	1.3	1.6	_	GHz
Minimum Frequency	fmin	—	_	90	MHz
Supply Current	lcc	_	28	35	mA
Output Voltage (Load = 10 pF)	V _{out}	0.8	1.2	_	V _{p-p}
Input Voltage Sensitivity @ 90 MHz 150 to 1100 MHz 1.3 GHz	V _{in} Min	_	10 4.0 7.0	20 10 20	mVrms
Input Overload 90 to 500 MHz 500 to 1300 MHz	V _{in} Max	400 400	_	_	mVrms

*Typical measured @ +25°C, 5.0 V

(1) See Figure 1

MC12078

MECL PLL COMPONENTS 1.3 GHz ÷ 256 **PRESCALER**






Figure 1. MC12078 Input Signal Amplitude versus Input Frequency

G



750 MHz UHF PRESCALER

The MC12090 is a high-speed D master-slave flip-flop capable of toggle rates of over 700 MHz. It was designed primarily for high-speed prescaling applications in communications and instrumentation. This device employs two data inputs, two clock inputs as well as complementary Q and $\overline{\rm Q}$ outputs. There are no SET or RESET inputs.

ELECTRICAL CHARACTERISTICS


Characteristic	Cumb at)°	2	5°	7	5°	11-24
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit
Power Supply Current	1E	_	65	_	59	_	65	mΑ
Input Current High Pin 7, 9 Pin 11, 12	l _{inH}	_	400 435	_	260 280	-	260 280	μА
Input Current Low	linL	0.5	_	0.5	_	0.3	_	μΑ
High Output Voltage	Voн	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	VOL	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	V _{IH}	-1.17	-0.84	-1.13	-0.81	-1.70	-0.735	Vdc
Low Input Voltage	VIL	-1.87	-1.495	-1.85	-1.48	-1.83	-1.45	Vdc


AC PARAMETERS

		-3	-30°C 0°C		25°C		C 75°		85°C			
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Toggle Frequency	f _{tog}	500	_	700	-	750	-	700	_	500	_	MHz
					Ty	pica	l (25°	C)				
Propagation Delay (Clock to Output Pins 7 & 9→2)	^t pd		1.3					ns				
Setup Time t _{setup} H t _{setup} L	t _S		0.3 0.3						ns			
Hold Time thold H thold L	t _h	0.3 0.3						ns				
Rise Time	t _r		0.9						ns			
Fall Time	tf					0	.9					ns

PLL COMPONENTS

750 MHz ÷ 2 UHF PRESCALER






V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

TRUTH TABLE

С	D	0 _{n+1}
L	φ.	Ωn
Н	φ	Qn
	L	L
}	H	Н

C = C1 + C2 D = D1 + D2







200MHz Voltage Controlled Multivibrator

- High Frequency VCM Ideal for PLL Applications
- Single External Resistor Determines Center Frequency; Additional Resistor Determines f/V Sensitivity
- Internal Ripple Counter (1/2, 1/4, 1/8) For Low Frequency Applications TTL/ ECL Outputs
- VCO Output Enable Pins (TTL/ECL Level)
- +5.0V Single Supply Voltage
- · Packages: DIP, PLCC

Pinout: 20-Lead Plastic Package (Top View)




Pinout: 20-Lead PLCC Package (Top View)



MC12100

200MHz VOLTAGE CONTROLLED MULTIVIBRATOR



PIN NAMES

Pin	Function
RF, RS VC CB FS OE FST FSE, FSE FOE, FOE EBE	Center Frequency Inputs Frequency Control Input Bias Filter Input Frequency Select Input TTL Output Enable TTL +2, +4, +8 Output Diff ECL +2, +4, +8 Outputs Diff ECL -1 Outputs VCO Disable, ECL Level Input




Figure 1. Block Diagram

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VCC1 VCC2 VCC3	Power Supply Voltage	-0.5 to +8.0	V
V _{IN} (TTL)	Input Voltage	-0.5 to V _{CC}	V
V _{IN} (ECL)	Input Voltage	−0.5 to V _{CC}	V
IOUT (ECL)	Output Source Current – Surge	100	mA
	Output Source Current – Continuous	50	mA
TJ	Junction Operating Temperature	+140	°C
TSTG	Storage Temperature	-55 to +150	°C

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
TA	Ambient Temperature	0 to +75	°C
VCC	Supply Voltage	+4.75 to +5.25	V
I _{OH} (TTL)	TTL High Output Current	-1.0	mA
I _{OL} (TTL)	TTL Low Output Current	20	mA

DC CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$; $R_X = 2.4k\Omega$; $R_Y = 1.5k\Omega$; $C_B = 0.001\mu F$)

		0	°C		25°C		75	°C		
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
lcc	Supply Current	75	120	65	90	110	80	135	mA	EBT = EBE = V _{CC} (ECL, TTL)
V _{OLT}	Output Low Voltage, TTL					0.5			٧	F _S = GND
VOHT	Output High Voltage, TTL			2.4					٧	F _S = GND
VOLE	Output Low Voltage, ECL			3.0		3.4			٧	$V_{CC} = 5.0V, R_L = 50\Omega, V_T = 3.0V$
VOHE	Output High Voltage, ECL			3.9		4.19			٧	$V_{CC} = 5.0V, R_L = 50\Omega, V_T = 3.0V$
ILT	EBT Input Low Current					400			μА	V _{IN} = 0.4V
lнт	EBT Input High Current					20			μΑ	V _{IN} = 2.7V
						100			μА	V _{IN} = 7.0V
INHE	EBE Input High Current					250			μΑ	V _{IN} = 4.19V
INLE	EBE Input Low Current			1.0					μΑ	V _{IN} = 3.05V
VILS	FS Input, Max "L" Level					1.2			٧	V _{CC} = 5.0V
VIMS	FS Input, "Medium" Level			2.0		3.0			٧	V _{CC} = 5.0V
V _{IHS}	FS Input, Min "H" Level			3.8					٧	V _{CC} = 5.0V
V _{ILT}	EBT Input Low Voltage		0.8			0.8		0.8	٧	
VIHT	EBT Input High Voltage	2.0		2.0			2.0		٧	
VIHE	EBE Input High Voltage			3.87		4.19			٧	V _{CC} = 5.0V
VILE	EBE Input Low Voltage			3.05		3.52			٧	V _{CC} = 5.0V
V _{LM}	V _C Input Voltage, V _C = V _{CC} ÷ 2			±1.1	±1.3	±1.5			٧	V _{CC} = 5.0V
V _{CB}	C _B Output Voltage			2.35	2.50	2.65			٧	V _{CC} = 5.0V

AC CHARACTERISTICS ($V_{CC} = 5.0V$; $R_X = 2.4k\Omega$; $R_Y = 1.5k\Omega$; $C_B = 0.001\mu F$; $V_T = 3.0V$)

		0	°C		25°C	25°C		°C		
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
FO	Center Frequency (V _{VC} – V _{CB} = 0V)			180	200	220			MHz	V _{CC} = +2.0V V _{EE} = -3.0V
FMAX - FMIN	Frequency Range (V _C = 1/2 V _{CC} ±1.5V, V _{CC} = 5.0V)			85	100	115			MHz	
^t rE	FOE/FOE/FSE/FSE Rise Time			0.5		2.4			ns	
t _{fE}	FOE/FOE/FSE/FSE Fall Time			0.5		2.4			ns	
ПТ	Reset Time					35			ns	EBT~FST
ТΤΟ	Reset Time					25			ns	EBT~FOE/FOE
TTS	Reset Time					30			ns	EBT~FSE/FSE
TET	Reset Time					37			ns	EBE∼FST
TEO	Reset Time					12			ns	EBE~FOE/FOE
TES	Reset Time					25			ns	EBE~FSE/FSE

Loading: ECL = 50Ω to V_T, TTL = 500Ω , 50pF




Figure 2. VCO Detail

Notes:

- For optimum VCO linearity (MHz/V), the following resistor ranges are recommended: $2.0k\Omega \leq R\chi \leq 2.7k\Omega \; (R\gamma = 1.5k\Omega) \\ 1.0k\Omega \leq R\gamma \leq 2.0k\Omega \; (R\chi = 2.4k\Omega)$
- TTL output maximum frequency = 50MHz
- Simultaneous use of both ECL and TTL outputs are not recommended due to excessive power consumption for the EIAJ Type II SO package




Figure 3. AC Test Circuit (FO/trE/tfE Measurement)

Figure 4. AC Test Circuit (Other Measurements)




Figure 5. Switching Waveforms

VCO DISABLE FUNCTION TABLE

EBE	EBT	FOE, FSE, FST	FOE, FSE
Н	H or OPEN	L	Н
L or OPEN	Н	OSCILLAT	ION
Н	L	OSCILLAT	ION




Figure 6. V_C versus Output Frequency Varying R_X @ V_{CC} = 5.0V; T_A = 25°C; R_Y = 1.5k Ω




Figure 7. V_C versus Output Frequency Varying Ry @ V_{CC} = 5.0V; T_A = 25°C; R_X = 2.4k Ω




Figure 8. V_C versus Output Frequency Varying T_A @ V_{CC} = 5.0V; R_X = 2.4k Ω ; R_Y = 1.5k Ω





Figure 9. V_C versus Output Frequency Varying V_{CC} @ R_X = 2.4k Ω ; R_Y = 1.5k Ω ; T_A = 25°C




130MHz Voltage Controlled Multivibrator

- High Frequency VCM Ideal for PLL Applications
- Single External Resistor Determines Center Frequency; Additional Resistor Determines f/V Sensitivity
- Internal Ripple Counter (1/2, 1/4, 1/8) For Low Frequency Applications TTL/ ECL Outputs
- VCO Output Enable Pins (TTL/ECL Level)
- +5.0V Single Supply Voltage
- · Packages: DIP, PLCC

Pinout: 20-Lead Plastic Package (Top View)




Pinout: 20-Lead PLCC Package (Top View)



MC12101

130MHz VOLTAGE CONTROLLED MULTIVIBRATOR



PIN NAMES

Pin	Function
RF, RS VC CB FS OE FST FSE, FSE FOE, FOE EBE EBT	Center Frequency Inputs Frequency Control Input Bias Filter Input Frequency Select Input TTL Output Enable TTL +2, +4, +8 Output Diff ECL +2, +4, +8 Outputs Diff ECL +1 Outputs VCO Disable, ECL Level Input VCO Disable, TTL Level Input




Figure 1. Block Diagram

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit		
VCC1 Power Supply Voltage VCC2 VCC3		-0.5 to +8.0			
V _{IN} (TTL) Input Voltage		-0.5 to V _{CC}	V		
V _{IN} (ECL)	Input Voltage	-0.5 to V _{CC}	V		
IOUT (ECL)	Output Source Current – Surge	100	mA		
	Output Source Current – Continuous	50	mA		
T _J Junction Operating Temperature		+140	°C		
T _{STG} Storage Temperature		-55 to +150	°C		

OPERATING CONDITIONS

Symbol Parameter		Value	Unit
TA	Ambient Temperature	0 to +75	°C
Vcc	Supply Voltage	+4.75 to +5.25	V
IOH (TTL)	TTL High Output Current	-1.0	mA
I _{OL} (TTL)	TTL Low Output Current	20	mA

DC CHARACTERISTICS (VCC = 5.0V $\pm 5\%$; Rx = 2.4k Ω ; Ry = 1.5k Ω ; CB = 0.001 μ F)

		0°	C		25°C		75°C			
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
lcc	Supply Current	80	135	70	100	120	85	150	mA	EBT = EBE = V _{CC} (ECL, TTL)
VOLT	Output Low Voltage, TTL					0.5			٧	F _S = GND
Vонт	Output High Voltage, TTL			2.4					٧	F _S = GND
VOLE	Output Low Voltage, ECL			3.0		3.4			٧	$V_{CC} = 5.0V, R_L = 50\Omega, V_T = 3.0V$
VOHE	Output High Voltage, ECL			3.9		4.19			٧	$V_{CC} = 5.0V, R_L = 50\Omega, V_T = 3.0V$
ILT	EBT Input Low Current					400			μΑ	V _{IN} = 0.4V
Iнт	EBT Input High Current					20			μΑ	V _{IN} = 2.7V
						100			μА	V _{IN} = 7.0V
INHE	EBE Input High Current					250			μА	V _{IN} = 4.19V
INLE	EBE Input Low Current			1.0					μА	V _{IN} = 3.05V
V _{ILS}	FS Input, Max "L" Level					1.2			٧	V _{CC} = 5.0V
VIMS	FS Input, "Medium" Level			2.0		3.0			٧	V _{CC} = 5.0V
VIHS	FS Input, Min "H" Level			3.8					٧	V _{CC} = 5.0V
V _{ILT}	EBT Input Low Voltage		0.8			0.8		0.8	٧	
VIHT	EBT Input High Voltage	2.0		2.0			2.0		V	
VIHE	EBE Input High Voltage			3.87		4.19			٧	V _{CC} = 5.0V
VILE	EBE Input Low Voltage			3.05		3.52			V	V _{CC} = 5.0V
V _{LM}	V _C Input Voltage, V _C = V _{CC} ÷ 2			±1.1	±1.3	±1.5			٧	V _{CC} = 5.0V
V _{CB}	C _B Output Voltage			2.35	2.50	2.65			٧	V _{CC} = 5.0V

ac characteristics (VCC = 5.0V; Rx = 2.4kΩ; Ry = 1.5kΩ; C_B = 0.001 μ F; VT = 3.0V)

		0	C		25°C		75	°C		
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
FO	Center Frequency (V _{VC} – V _{CB} = 0V)			117	130	143			MHz	V _{CC} = +2.0V V _{EE} = -3.0V
FMAX - FMIN	Frequency Range (V _C = 1/2 V _{CC} ±1.5V, V _{CC} = 5.0V)			68	80	92			MHz	
t _{rE}	FOE/FOE/FSE/FSE Rise Time			0.5		2.4			ns	
t _{fE}	FOE/FOE/FSE/FSE Fall Time			0.5		2.4			ns	
TIT	Reset Time					40			ns	EBT∼FST
тто	Reset Time					25			ns	EBT~FOE/FOE
TTS	Reset Time					35			ns	EBT~FSE/FSE
TET	Reset Time					32			ns	EBE~FST
TEO	Reset Time					12			ns	EBE~FOE/FOE
TES	Reset Time					30			ns	EBE~FSE/FSE

Loading: ECL = 50Ω to V_T, TTL = 500Ω , 50pF




Figure 2. VCO Detail

Notes:

- For optimum VCO linearity (MHz/V), the following resistor ranges are recommended:
 - $2.7k\Omega \le R_X \le 3.6k\Omega \ (R_Y = 2.0k\Omega)$ $1.5k\Omega \le R_Y \le 2.4k\Omega \ (R_X = 3.3k\Omega)$
- TTL output maximum frequency = 50MHz
- Simultaneous use of both ECL and TTL outputs are not recommended due to excessive power consumption for the EIAJ Type II SO package




Figure 3. AC Test Circuit (FO/trE/tfE Measurement)

Figure 4. AC Test Circuit (Other Measurements)




Figure 5. Switching Waveforms

VCO DISABLE FUNCTION TABLE

EBE	EBT	FOE, FSE, FST	FOE, FSE
Н	H or OPEN	L	Н
L or OPEN	Н	OSCILLAT	ION
н	L	OSCILLAT	ION

Figure 6. V_C versus Output Frequency Varying Rx @ V_{CC} = 5.0 V; T_A = 25°C; Ry = 2.0 k Ω




Figure 7. V_C versus Output Frequency Varying Ry @ V_{CC} = 5.0 V; T_A = 25°C; Ry = 3.3 k Ω




Figure 8. V_C versus Output Frequency Varying T_A @ V_{CC} = 5.0 V; Rx = 3.3 k Ω ; Ry = 2.0 k Ω




Figure 9. V_C versus Output Frequency Varying V_{CC} @ Rx = 3.3 k Ω ; Ry = 2.0 k Ω ; TA = 25°C



Advance Information

Low-Power Voltage Controlled Oscillator

The MC12148 requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C). A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). This device may also be used in many other applications requiring a fixed frequency clock.

The MC12148 is ideal in applications requiring a local oscillator. Systems include electronic test equipment and digital high-speed telecommunications.

- 700MHz Center Frequency Tunable From 200 to 1100MHz
- · Low-Power 20mA at 5.0Vdc Power Supply
- 8-Pin SOIC Package
- Phase Noise –90dBc/Hz at 25KHz Typical

LOW-POWER VOLTAGE CONTROLLED OSCILLATOR




D SUFFIX SOIC PACKAGE CASE 751



SD SUFFIX SSOP PACKAGE CASE 940

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Power Supply Voltage, Pin 8	−0.5 to +7.0	Vdc
TA	Operating Temperature Range	-40 to +85	°C
T _{sta}	Storage Temperature Range	-65 to +150	°C



This document contains information on a new product. Specifications and information herein are subject to change without notice.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V; T_A = -40°C to +85°C)

Symbol	Characteristic		Min	Тур	Max	Unit
lcc	Supply Current			19	25	mA
Vон	Output Level HIGH (1MΩ Impeda	nce)		4.17		V
VOL	Output Level LOW (1MΩ Impedance)			3.41		V
£(f)	CSR @ 25KHz Offset, 1Hz BW			-90		dBc/Hz
£(f)	CSR @ 1MHz Offset, 1Hz BW			-120		dBc/Hz
SNR	SNR (Signal to Noise Ratio from Carrier)			40		dB
Fsts	Frequency Stability	Supply Drift		3.6		KHz/mV
Fstt	Thermal Drift			0.1		KHz/°C
H2	Second Harmonic (from Carrier)			-25		dBc




Figure 1. Typical Evaluation Results (CSR MC12148 5.0Vdc; V_{CC} @ 25°C; 930MHz CW)


Tank Component Suppliers

Below are suppliers who manufacture tuning varactors and inductors which can be used to build an external tank circuit. Motorola has used these varactors and inductors for evaluation purposes, however, there are other vendors who manufacture similar products.

Coilcraft Inductors A01T thru A05T Coilcraft-Coilcraft, Inc. 1102 Silver Lake Rd. Gary, Illinois 60013 708-639-6400

Loral Tuning Varactors GC1500 Series Loral 16 Maple Road Chelmsford, Massachusetts 01824 508-256-8101 or 508-256-4113 Motorola Varactor MMBV809L Contact your local Motorola Semiconductor Sales Office.

Alpha Tuning Diodes DVH6730 Series Alpha Semiconductor Devices Division 20 Sylvan Road Woburn, MA 01801 617-935-5150



Carrier Band Modem

Data Sheet

7

Carrier Band Modem (CBM)


The bipolar LSI MC68194 Carrier Band Modem (CBM) when combined with the MC68824 Token Bus Controller provides an IEEE 802.4 single channel, phase-coherent carrier band Local Area Network (LAN) connection. The CBM performs the Physical Layer function including symbol encoding/decoding, signal transmission and reception, and physical management. Features include:

- Implements IEEE 802.4 single channel, phase-coherent Frequency Shift Keying (FSK) physical layer including receiver blanking.
- Provides physical layer management including local loopback mode, transmitter enable, and reset.
- Supports data rates from 1 to 10 Mbps. IEEE 802.4 standard uses 5 or 10 Mbps.
- Interfaces via standard serial interface to MC68824 Token Bus Controller.
- · Crystal controlled transmit clock.
- Recovery of clocked data through phase-locked loop.
- RC controlled Jabber Inhibit Timer.
- Single +5.0 volt power supply.
- Available in 52-lead Cerquad package.



FJ SUFFIX J-LEAD CERQUAD CASE 778B-01

PIN ASSIGNMENTS



5

7

MC68194

TABLE OF CONTENTS

	PAGE
SECTION 1 — GENERAL DESCRIPTION	
1.1 TOKEN BUS LAN CARRIER BAND NODE OVERVIEW	7-4
1.2 CARRIER BAND MODULATION TECHNIQUE	7-4
1.3 MESSAGE (FRAME) FORMAT	7-5
1.4 SYSTEM CONFIGURATION	7-5
SECTION 2 — SIGNAL DESCRIPTION TABLE	7-7
SECTION 3 — TRANSMITTER	
3.1 OVERVIEW	7-9
3.2 TRANSMIT BUFFER	7-9
3.3 JABBER INHIBIT	
3.4 CLOCK GENERATOR	7-10
3.4.1 Parallel-Resonant, Fundamental Mode Crystal	
3.4.2 Parallel-Resonant. Overtone Mode Crystal	
3.4.3 External Clock Source	
SECTION 4 — RECEIVER AMPLIFIER/LIMITER WITH CARRIER DETECT	
4.1 OVERVIEW	7-12
4.2 AMPLIFIER	7-12
4.3 CARRIER DETECT	
SECTION 5 — CLOCK RECOVERY	/-12
5.1 OVERVIEW	7 12
5.2 ONE-SHOT	
5.3 PHASE-LOCKED LOOP (PLL) COMPONENTS.	
5.3.1 Phase Detector (PD).	
5.3.2 Voltage Controlled Multivibrator (VCM)	7 14
5.3.3 Loop Filter	
5.3.4 Loop Characteristics	
SECTION 6 — DATA RECOVERY	/-15
6.1 OVERVIEW	7.45
6.2 RECEIVER END-OF-TRANSMISSION BLANKING	
SECTION 7 — SERIAL INTERFACE	/-16
7.1 OVERVIEW	7.47
7.1 OVERVIEW 7.2 PHYSICAL DATA REQUEST CHANNEL	
7.2.1 TXCLK — Transmit Clock	
7.2.2 SMREQ* — Station Management Request	
7.2.3 TXSYM0, TXSYM1, and TXSYM2 — Transmit Symbols	
7.3.1 RXCLK — Receive Clock	
7.3.2 SMIND* — Station Management Indication	
7.3.3 RXSYM0, RXSYM1, and RXSYM2 — Receive Symbols	7-17
SECTION 8 — PHYSICAL MANAGEMENT	
8.1 OVERVIEW	
8.2 RESET	
8.3 INTERNAL LOOPBACK	
8.4 STANDARD OPERATION	
8.5 IDLE	
8.6 COMMAND RESPONSE TIMING	· · 7-18
SECTION 9 — ELECTRICAL SPECIFICATIONS TABLES	· · 7-20

SECTION 1 GENERAL DESCRIPTION

1.1 TOKEN BUS LAN CARRIER BAND NODE OVERVIEW

The MC68194 Carrier Band Modem (CBM) is part of Motorola's solution for an IEEE 802.4 token bus carrier band Local Area Network (LAN) node. The CBM integrates the function of the single-channel, phase-coherent Frequency Shift Keying (FSK) physical layer. Figure 1-1 illustrates the architecture of a token bus LAN node as commonly used in Manufacturing Automation Protocol (MAP) industrial communications. Based on the ISO-OSI model, the LLC Sublayer and additional upper layers are typically supported by a local MPU subsystem, while the IEEE 802.4 token bus MAC Sublayer and Physical Layer are implemented by the MC68824 Token Bus Controller (TBC) and MC68194 CBM respectively.

The MC68194 provides the three basic functions of the physical layer including data transmission to the coax cable, data reception from the cable, and management of the physical layer. For standard data mode (also called MAC mode), the carrier band modem receives a serial transmit data stream from the MC68824 TBC (called symbols or atomic symbols), encodes, modulates the carrier, and transmits the signal to the coaxial cable. Also in the data mode, the CBM receives a signal from the cable, demodulates the signal, recovers the data, and sends the received data symbols to the TBC. Communication between the TBC and CBM is through a standardized serial interface consistent with the IEEE 802.4 DTE-DCE serial interface.

The physical layer management provides the ability to reset the CBM, control the transmitter, and do loopback testing. Also, an onboard RC timer provides a "jabber" inhibit function to turn off the transmitter and report and report and report and round if the transmitter has been continuously on for too long. Similar to the data mode, the CBM management mode makes use of the TBC serial interface.




Figure 1-1. IEEE 802.4 Token Bus Carrier Band Node

1.2 CARRIER BAND MODULATION TECHNIQUE

The CBM uses phase-coherent frequency shift keying (FSK) modulation on a single channel system. In this modulation technique, the two signaling frequencies are integrally related to the data rate, and transitions between the two signaling frequencies are made at zero crossings of the carrier waveform. Figure 1-2 shows the data rate and signaling frequencies. An {L} is represented as one half cycle of a signal, starting and ending with a nominal zero amplitude, whose period is equal to the period of the data rate, with the phase of one half cycle changing at each successive {L}. An {H} is represented as one full cycle of a signal, starting and ending with a nominal zero amplitude whose period is equal to half the period of the data rate. In a 5 Mbps implementation, the frequency of {L} is 5.0 MHz and for {H} is 10 MHz. For a 10 Mbps implementation, the frequency of {L} is 10 MHz and for {H} is 20 MHz. The other possible physical symbol is when no signal occurs for a period equal to one half of the period of the data rate. This condition is represented by

Data Rate MBPS	Frequency of Lower Tone MHz {L}	Frequency of Higher Tone MHz (H)
5	5.0	10
10	10	20

Figure 1-2. Data Rate versus Signaling Frequencies

The specified physical symbols ({L}, {H} and {off}) are combined into pairs which are called MAC-symbols. The MAC-symbols are transferred across the serial link. The encodings for the five MAC-symbols are shown in Figure 1-3. Figure 1-4 shows the phase coherent FSK modulation scheme for ONE, ZERO, and NON-DATA. The IEEE 802.4 document does not specify the polarity used to transmit data on the physical cable. The receiver must operate without respect to polarity.




Figure 1-4. Phase-Coherent Modulation Scheme

1.3 MESSAGE (FRAME) FORMAT

Although the CBM only uses MAC symbols one-at-atime, the MAC or TBC is responsible for combining the above defined MAC symbols into messages (more correctly called frames). For the purposes of the CBM, a simplified frame format can be used consisting of:

SILENCE || PAD-IDLE | START DELIMITER | DATA | END DELIMITER | SILENCE

where:

PAD-IDLE = alternating {LL} {HH} pairs which must occur in octets or groups of eight symbols. Pad-idle provides a training signal for the receiver and occurs at the beginning of every transmission (and between frames in a multiple frame transmission).

START DELIMITER = a unique pattern of eight symbols (one octet) that marks the beginning of a frame. The pattern is:

ND1 ND2 0 ND1 ND2 0 0 0

where ND1 is the first symbol transmitted.

DATA

octets of ZERO/ONE patterns that are the actual data or "information" contained within the frame.

END DELIMITER

= a unique pattern of symbols that marks the end of a frame. The pattern is:

ND1 ND2 1 ND1 ND2 1 {I = 0/1} {0/1}

where ND1 is the first symbol transmitted. Note that unlike the Start Delimiter, the last two bits of the End Delimiter octet are not always the same. The seventh bit of the octet is called the I Bit or Intermediate bit which = 1 when there is more to transmit and = 0 at the end of a transmission.

A single transmission can consist of one or more frames. In a multi-frame transmission, Pad-Idle is sent between consecutive frames to separate them. If an End Delimiter occurs within a multi-frame transmission its I Bit will = 1, and the last end delimiter will have its I Bit = 0.

The CBM accepts a stream of MAC symbols from the TBC and modulates the phase-coherent transmit signal accordingly. Conversely, the CBM receives a phasecoherent signal stream from the cable, decodes the MAC symbols, and reports them. On transmission there is a direct one-to-one correlation between MAC symbols requested and the modulated signal; however, during reception exceptions can occur. The CBM is allowed to report Silence or the actual Zero/One pattern during preamble which is done to allow the receiver to "train" to the incoming signal. Also, if noise in the system has corrupted the data, it may show up as an incorrect MAC symbol or the CBM can report a BAD SIGNAL symbol if an incorrect combination of ND symbols is detected (ND2 without an ND1, ND2 followed by ND2, etc.)

1.4 SYSTEM CONFIGURATION

Figure 1-5 illustrates the CBM and peripheral circuitry required for an IEEE 802.4 carrierband 5 Mbps or 10 Mbps data rate phase-coherent FSK physical layer. The CBM communicates with the MAC or TBC through a TTL compatible serial interface that is consistent with the IEEE 802.4 exposed DTE-DCE interface. Management and transmission symbol requests are accepted via the CBM physical data request channel (TXSYM0-TXSYM2, SMREQ*, and TXCLK). The physical data indication channel (RXSYM0-RXSYM2, SMIND*, and RXCLK) is used to send received symbols and management responses to the MAC.

The periphery circuitry is primarily associated with interface to the LAN coaxial cable and data recovery. An external crystal or clock source is required (20 MHz for 5 Mbps data rate or 40 MHz for 10 Mbps data rate) for onboard timing and transmit clock. Also, an RC timing network sets the jabber timeout period.

The coaxial cable interface combines the transmit and receive signal functions. For transmission, the CBM provides differential drive signals (TXOUT and TXOUT*) whose signaling is ECL levels referenced to VCC (logic high $\approx +4.1$ V, logic low $\approx +3.3$ V) and a gate signal called TXDIS. The IEEE 802.4 standard puts specific requirements on the signal transmitted to the cable:

Between +63 dB and +66 dB (1.0 mV, 75 Ω) [dBmV] output voltage level.

Transmitter-off leakage not to exceed - 20 dB (1.0 mV, 75 Ω) [dBmV].

Signal transition time window (eye pattern) dependent on data rate.

Because of this, an external amplifier with waveshaping is required. The CBM TXOUT/TXOUT* outputs provide complementary signals with virtually no slew, and the TXDIS is an enable signal helpful for turning the external amp off "hard" to meet the low level leakage.

On the reception side, the CBM requires a pre-amplifier to receive the low level signal from the cable. The signal available at the "F"-connector can range from $\,+\,10$ dB to +66 dB (1.0 mV, 75 Ω) [dBmV]. The signal required at the CBM is about 12 dB above this (net gain through the transformer, pre-amp, and any filtering). The receiver can be used in full differential or single-ended mode.

A second part of the receiver function is the signal detect or carrier detect function. The IEEE 802.4 requires that the receiver detect a signal of +10 dBmV or above (i.e., be turned "on") and report Silence for a signal of +4.0 dBmV or below (i.e., be turned "off"). Therefore, a 6.0 dB (2:1 voltage ratio) range or window is defined in which the signal detect must switch. The CBM is optimized for this range (including the pre-amp gain), although it is trimmed via an external THRESHOLD.

The remaining external components are associated with clock recovery. A capacitor and resistor (internal R also provided) set one-shot timing, and an active filter for a PLL used in clock and data recovery is required. The active filter can be implemented via an op amp, or if 5.0 volt operation is required, an alternate charge pump design can be used. The clock recovery and data decoder




Figure 1-5. Functional Block Diagram

is a synchronous design which provides superior performance minimizing clock jitter.

Although primarily intended for the IEEE 802.4 carrier band, the CBM is also an excellent device for point-to-

point data links, fiberoptic modems, and proprietary LANs. The MC68194 can be used over a wide range of frequencies and interfaces easily into different kinds of media

SECTION 2 SIGNAL DESCRIPTION

Symbol	Туре	Name/Description
TXSYM0-TXSYM2	TTL/I*	TRANSMIT SYMBOLS — These TTL inputs are request channel signals used to send either serial transmission symbols in the MAC mode or commands in station management mode. They are synchronized to TXCLK and are normally connected to the TXSYMX outputs of the MC68824. SMREQ* selects the meaning of these signals as either MAC mode or management mode.
SMREQ*	TTL/I*	STATION MANAGEMENT REQUEST — A TTL input that selects the mode of the request channel signals TXSYMX. Synchronized to TXCLK, SMREQ* is equal to one for MAC mode and equal to zero for management mode. It is normally driven by the SMREQ* output of the MC68824.
TXCLK	TTL/O	TRANSMIT CLOCK — A TTL clock output generated from the crystal oscillator (it is 1/4 of the oscillator frequency) used to receive request channel symbols from the MC68824. TXCLK is equal to the data rate of the application (5.0 MHz or 10 MHz for IEEE 802.4). TXSYMX and SMREQ* are synchronized to the positive edge of TXCLK which is supplied to the MC68824.
RXSYM0-RXSYM2	TTL/O	RECEIVE SYMBOLS — These TTL outputs are indication channel signals used to provide either serial receive symbols in MAC mode or command confirmation/indication in station management mode. They are synchronized to RXCLK and are normally connected to the RXSYMX inputs of the MC68824. SMIND* selects the meaning of these signals as either MAC mode or management mode.
SMIND*	TTL/O	STATION MANAGEMENT INDICATION — A TTL output that indicates the mode of the CBM and RXSYMX lines. Synchronized to RXCLK, SMIND* is equal to one for MAC mode and equal to zero for management mode. It is normally connected to the SMIND* input of the MC68824.
RXCLK	TTL/O	RECEIVE CLOCK — A TTL clock output used to send indication channel symbols to the MC68824. Its frequency is nominally equal to the data rate (5.0 MHz or 10 MHz for IEEE 802.4). RXCLK is generated from a PLL that is locked to the local oscillator during loopback, station management, or the absence of received data. During frame reception the PLL is locked to the incoming received data. RXSYMX and SMIND* are synchronized to negative edge of RXCLK.
EOTDIS*	TTL/I*	END-OF-TRANSMISSION DISABLE — When low, this TTL input disables the end-of-transmission receiver blanking required by the IEEE 802.4 Spec, Section 12.7.6.3. When high the blanking works in accordance with the spec requirements.
TXOUT,TXOUT*	ECL/O	TRANSMIT OUTPUTS — A differential output signal pair (MECL level referenced to V_{CC}) used to drive the transmitter circuitry. The silence or "off" state is both outputs one (high). The output data stream is phase-coherent FSK encoded.
TXDIS	ос	TRANSMIT DISABLE — An open collector output used to disable transmitter circuitry. This output is high when the transmitter is off (TXOUT and TXOUT* both high).
JAB	TTL/O	JABBER — A TTL output signal generated from the jabber-inhibit timer. When equal to one, JAB indicates the timer has timed-out and an error has occurred.
RESET	TTL/I*	RESET — A TTL input signal that when high asynchronously resets the CBM.
RXIN, RXIN*	ı	RECEIVER INPUTS — A differential input signal pair for the receiver amplifier/limiter. These inputs may be used differentially or single ended.
FDBK, FDBK*		DC FEEDBACK BYPASS — These two points are provided to bypass dc feedback around the receiver amplifier.

^{*}All TTL inputs include a 15 k Ω pullup resistor to VCC.

Signal Description (Cont.)

Symbol Type		Name/Description
THRESHOLD	ı	THRESHOLD ADJUST — The receiver threshold detect is trimmed with this pin.
GAIN	0	GAIN — This output can be used to monitor the receiver amplifier output signal. Used only for test purposes.
CARDET	0	CARRIER DETECT — This output can be used to filter the internal signal that is sampled to sense carrier detect.
RPW, CPW		PULSE-WIDTH RESISTOR/CAPACITOR — A resistor and capacitor set a one-shot pulse width used in the clock recovery circuitry.
SET-PW	0	PULSE WIDTH TEST POINT — Output test point used for adjusting clock recovery one-shot pulse width.
UP*, DOWN*	ECL/O	PLL PHASE DETECTOR OUTPUTS — UP* and DOWN* are the pump-up and pump-down outputs, respectively, of the PLL digital phase detector. They are MECL levels referenced to +5.0 volts and are used to drive inputs to an active filter or charge pump for the PLL.
VCX	1	VCM CONTROL — The control voltage applied to the PLL voltage controlled multivibrator.
VCM-C1,VCM-C2	ı	VCM CAPACITOR — VCM capacitor inputs. VCM frequency is 4X RXCLK.
JAB-RC	1	JABBER-INHIBIT RC — A resistor-capacitor network connected to this pin sets the jabber-inhibit time constant.
XTAL,1 XTAL2	.1	CLOCK CRYSTAL — Oscillator circuit inputs may be used with a crystal or an external clock source. Oscillator frequency is 4X data rate.
V _{CC} -VCM		VCM POWER — 5.0 ± 5% volts for VCM.
V _{CC} -TXOUT		TXOUT POWER — 5.0 ± 5% volts for TXOUT/TXOUT*.
V _{CC} -OSC		OSCILLATOR POWER — $5.0 \pm 5\%$ volts for oscillator.
V _{CC} -RCV		RECEIVER POWER — $5.0 \pm 5\%$ volts for receiver amplifier/limiter.
VCC		LOGIC POWER — $5.0 \pm 5\%$ volts for remaining logic.
V _{CC} -TTL		TTL POWER — $5.0 \pm 5\%$ volts for TTL output buffers.
GND-TTL, GND-VCM, GND-LOGIC, GND-OSC, GND-RCV, GND-SUBS,		GROUND — Reference voltage for TTL buffers, VCM, internal logic, oscillator, receiver/limiter, substrate respectively. Two additional grounds are used to isolate signals.

SECTION 3 TRANSMITTER

3.1 OVERVIEW

The transmitter function includes the serial interface decoder, transmit modulator, transmit buffer, jabber inhibit, and clock generator. (Although the clock generator is not used exclusively by the transmit function, the generator will be discussed here.) The MC68194 receives request channel symbols on the TXSYMX pins which are synchronized to TXCLK. As is described in the Serial Interface discussion. MAC transmit symbols are input serially (CBM in MAC mode), decoded, and used to modulate an output signal. The Serial Interface Decoder is used both for MAC mode to decode data transmit commands (symbols) and management mode to decode management commands. The decoded transmit commands or symbols are used by the Transmit Modulator to generate phase-coherent signaling as discussed in the CBM General Description. The transmit buffer receives the modulated signal and drives differential output signals.

The clock generator provides TXCLK and internal clocks of 2 times (2X) and 4 times (4X) TXCLK. The 4X clock is actually the oscillator frequency. These clocks are used to receive the TX symbols and generate the modulated signal.

3.2 TRANSMIT BUFFER

The modulated transmit data stream drives the TXOUT and TXOUT* pins of the MC68194. These pins are complementary outputs with closely matched edge transitions. This is useful in helping meet the IEEE 802.4 carrierband requirement for a transmit jitter of less than $\pm\,1\%$ of the data rate. TXOUT and TXOUT* are generally used to drive a differential amplifier which is used to achieve the necessary output level at the cable and meet the rise/fall time window (or "eye" pattern) of the IEEE 802.4. A third output called TXDIS is available to gate the amplifier circuitry on or off.

The TXOUT and TXOUT* have ECL levels referenced to V_{CC} (Figure 3-1). Levels are typically 4.11 V for a high and 3.25 for a low. Pulldown resistors are required with the outputs specified to drive a maximum load of 220 Ω to ground reference.

Operation of the transmit outputs is controlled in the following manner:

- Management mode The TX outputs are always disabled while the CBM is in management mode. When leaving management mode the TX outputs remain disabled if a RESET command has been issued and an ENABLE TRANSMITTER and DISABLE LOOPBACK commands have **not** been issued. Resetting the CBM enables internal loopback and disables the transmitter.
- MAC (data) mode After leaving management mode, the CBM can function in internal loopback (for test) with the transmitter disabled, out of loopback with transmitter disabled (receive only), or in standard data mode with the TX outputs controlled by the modulator.




Figure 3-1. Transmitter Outputs

 Jabber inhibit activated — If the jabber inhibit fires, it forces the CBM into management mode and disables the TX outputs. This condition can only be cleared by a reset condition.

The TXDIS output is an open collector switched current source. TXDIS sinks a nominal 0.5 mA when the TXOUT/TXOUT* outputs are enabled. TXDIS is off or high impedance when the transmitter is disabled.

The signaling on the TX outputs and TXDIS is shown in Figure 3-2. The "off" or silence condition is both TXOUT outputs high and TXDIS also high. The figure shows an example of the signal pattern for both leaving and entering a silence condition.




Figure 3-2. Transmit Output Signaling

3.3 JABBER INHIBIT

The jabber inhibit function prevents the transmitter from transmitting indefinitely. An external resistor and capacitor pair tied to the CBM JAB-RC pin set the maximum time that the transmitter is allowed to transmit. When transmission is attempted for a period longer than the specified time, the jabber inhibit function forces the transmitter to shut down and alerts the system that this has been done by generating a PHYSICAL ERROR indication on the serial interface indication channel. The error indication is removed only after a reset has occurred on the RESET pin or after a RESET command has been received on the station management interface. The ENA-BLE TRANSMITTER and DISABLE LOOPBACK commands can then be used to re-enable the transmitter outputs. While the PHYSICAL ERROR indication is present. the normally-low JAB pin of the MC68194 will be high. This TTL output may be used to turn off external transmitter circuitry or an isolation relay.

A block diagram of the jabber inhibit function is shown in Figure 3-3. When edges are present on the TXDATA line, the jabber capacitor is allowed to charge. When the transmitter stops transmitting, the capacitor is discharged. The circuit looks for any edges in the previous 16 TXCLKs before deciding whether to charge or discharge the capacitor. When the capacitor voltage reaches the reference threshold, the comparator switches and the jabber output is latched. The jabber output is fed back internally and disables the transmitter. This signal is also brought out to the JAB pin for use in disabling external transmitter circuitry.

For the IEEE 802.4 spec, the jabber timeout must be 0.5 sec \pm 25%. An RC time constant of 265 millisec. will give about a 0.5 sec timeout. The maximum resistor size is 125 k Ω . Components should be 10% tolerance or better. Common values are R = 120 k Ω and C = 2.2 μ F.

3.4 CLOCK GENERATOR

The clock generator is used to generate all of the transmit timing, TXCLK, and internal CBM timing for station management and loopback. The generator consists of a crystal oscillator/buffer that drives $\div 2$ and $\div 4$ stages.

The oscillator frequency must be four times (4X) the serial data rate. As an example, the IEEE 802.4 5 Mbps carrier band (TXCLK = 5.0 MHz) requires an oscillator frequency of 20 MHz. The basic circuit is a single transistor Colpits oscillator as shown in Figure 3-4.

The oscillator is used in one of three modes depending on the data rate and the application:

- 1. With a parallel-resonant, fundamental mode crystal.
- 2. With a parallel-resonant, overtone mode crystal.
- 3. With an external clock source.

The fundamental mode can typically be used up to frequencies of about 20 MHz; this is crystal dependent and some crystal types can be used as high as 40 MHz. Beyond the fundamental mode upper limit, an overtone mode crystal is used. An alternative to a crystal is an external clock source such as an integrated crystal clock to drive the CBM.

3.4.1 Parallel-Resonant, Fundamental Mode Crystal

Figure 3-4 shows the external crystal and capacitors C1 and C2 used for fundamental mode operation. The crystal must be parallel resonant with a maximum series resistance of 30 Ω .

This configuration is normally used for the IEEE 802.4 5 Mbps carrierband standard. The required transmit frequency stability is \pm 100 ppm (0.01%). It is suggested that a crystal with a total frequency tolerance (calibration tolerance, temperature variation, plus aging) of \pm 50 ppm to \pm 60 ppm be used. The remaining frequency budget is reserved for the CBM and other components over temperature and power supply variation.

The series combination of C1 and C2 should be equal to the specified crystal load (typically 20 pF or 32 pF). Additionally, C1 and C2 should be large enough to swamp out the CBM device capacitance. The XTAL1 input capacitance is typically 1.5 pF to 2.0 pF, and C1 should be at least an order of magnitude greater (C1 > 20 pF). Also, C1 must be greater than the crystal load capacitance because of the series combination of C1 and C2. Generally the ratio C1:C2 is from 1:1 to 3:1.




Figure 3-3. Jabber Inhibit Block Diagram

For a 20 pF crystal load:

$$20 pF = C1C2/(C1 + C2)$$

and

$$C2 = 20 pF [C1/(C1 - 20 pF)]$$

Typical values are C1 = 60 pF and C2 = 30 pF.

It is suggested that best results will be had with close tolerance (5%) NPO ceramic capacitors — trimming should not be required. If trimming is necessary, a third trimming capacitor C3 can be placed in series with the crystal. Capacitors C1 and C2 will have to be increased in value because the crystal load now becomes C1 and C2 and C3 in series. For help in designing the capacitor network the user is directed to Design of Crystal and Other Harmonic Oscillators, B. Parzen, Wiley, 1983.

3.4.2 Parallel-Resonant, Overtone Mode Crystal

Figure 3-4 also shows the network used for overtone mode operation. The crystal is still parallel resonant, but must be specified for overtone (harmonic) operation at the desired frequency. A low series resistance of less than 30 Ω is recommended.




Figure 3-4. Crystal Oscillator Schematic Shows Configurations For Both Overtone and Fundamental Modes

Inductor L1 and capacitor C2 form a tank circuit that is parallel resonant at a frequency **lower** than the desired crystal harmonic but above the next lower odd harmonic. C3 = 0.01 μ F is a dc blocking capacitor to ground. At the

operating frequency the tank circuit impedance will appear capacitive; therefore, the load to the crystal is C1 in series with the capacitive reactance of the tank circuit.

This series combination should be equal to the desired crystal load. Typically, C2 will increase in value as compared to the fundamental mode situation because of the cancelling effects of L1. Again the user is directed to the above reference for optimum selection of components.

3.4.3 External Clock Source

Figure 3-5 shows the connection used for a TTL compatible external clock source. XTAL1 and XTAL2 are tied together defeating transistor Q1. External resistor R1 = 2.0 k Ω assures a high level greater than 3.0 V at an input current of 800 μA . The TTL driver must be capable of sinking 2.5 mA.




Figure 3-5. TTL Compatible Clock Source Driving CBM

The IEEE 802.4 for 5 Mbps or 10 Mbps data rate carrier band requires a transmit frequency stability of ± 100 ppm (0.01%). The external clock source must be specified for this stability over temperature.

SECTION 4 RECEIVER AMPLIFIER/LIMITER WITH CARRIER DETECT

4.1 OVERVIEW

The IEEE 802.4 spec provides that the incoming signal range for good signal is $+10 \text{ dB} (1.0 \text{ mV}, 75 \Omega) \text{ [dBmV]}$ to +66 dB (1.0 mV, 75 Ω) [dBmV] available at the modem connector. The IEEE 802.4 further specifies that the modem will report silence for any signal below +4.0 dB (1.0 mV, 75 Ω) [dBmV]. Therefore, the receiver function must amplify any signal of +10 dBmV and above to limiting for good data recovery, and the signal detect must switch within the +4.0 dBmV to +10 dBmV window, that is, it must be "off" for +4.0 dBmV and below, and be "on" for +10 dBmV and above. The MC68194 requires a pre-amplifier of about 12 dB in front of the onboard amplifier and carrier detect function. Clock and data recovery are extracted from the amplified/limited incoming signal, and the carrier detect is used to control the clock and data recovery function based on presence of good signal.

4.2 AMPLIFIER

Figure 4-1 shows a simple block diagram of the receiver amplifier. Internally, dc feedback is used to bias the amplifier, and connection points FDBK and FDBK* are provided to ac bypass the feedback. With both receiver inputs RXIN and RXIN* available, the device can be wired either for differential or single-ended operation. Differential is preferred for low noise.

An external preamplifier with gain of about 12 dB is used with the onboard amplifier. The pre-amp can drive the CBM either single-ended or differentially. The onboard amplifier output signal is used in two ways. One path adds an additional limiter stage and is used to drive the clock and data recovery stages. The second path is used to develop carrier detect.

In the signal window where carrier detect must be active, the internal amplifier remains in the linear (non-limiting) range. Its output is fullwave rectified, and the rectified signal is compared to an onboard threshold that is temperature and voltage compensated. The rectified signal is also brought out to an external lead called CARDET. A capacitor can be added at this pin which combines with the series 125 Ω resistor to form a low pass filter. This filtering is used to knock any high frequency noise off of the signal. The output of the comparator is a series of pulses (when the signal amplitude is sufficiently large) which are digitally integrated in the internal squelch signal.

4.3 CARRIER DETECTION THRESHOLD

The carrier detect threshold is internally generated and compensated for power supply and temperature variation. The THRESHOLD pin is provided to adjust the threshold via an external resistor tied to V_{CC} .




Figure 4-1. Receiver Amplifier With Carrier Detect

SECTION 5 CLOCK RECOVERY

5.1 OVERVIEW

The clock recovery circuitry is a key part of the receive function providing RX clock, a 2 times (2X) RX clock, and a 4 times (4X) RX clock for data recovery and to send receive symbols to the MAC. Figure 5-1 is a simplified functional schematic of the clock recovery logic. The clock recovery is fed by the output stage of the receive amplifier. The phase-coherent signal contains frequency components equal to 1X and 2X the serial data rate. Figure 5-2 shows an example of timing for a 5 Mb/s serial data rate. The RXOUT signal drives a one-shot with a time period of 75% of 1/2 bit time; this locks out edges caused by the higher frequency component. The one-shot is non-retriggerable and is triggered on both positive and negative going edges. This produces a pulse for every edge of the lower frequency.

The output of the one-shot is divided by 2 to produce a 50% duty cycle signal equal in frequency to the lower frequency of the phase-coherent signal. In turn, the $\div 2$ flip-flop output runs through a multiplexer to a phase-locked loop (PLL) system. The multiplexer selects the RXOUT signal when carrier detect is present; otherwise the local oscillator divided by 4 is selected.


The PLL system consists of a digital phase detector, an active loop filter, a voltage-controlled multivibrator (VCM), and a divide-by-4 feedback counter. When in phase lock, the output of the divide-by-4 feedback counter is locked to the reference clock. In turn, the VCM 4 times clock is also aligned with the reference clock as shown in Figure 5-2.

The 4 times clock from the VCM, the 2 times clock, and the 1 times clock are all in phase (when the PLL is phase-locked) with the reference clock, and are used to do data recovery. Note that the reference clock can be 180° out of phase with the bit time boundaries (Figure 5-2). This does not affect the 2X and 4X clocks which are used to sample the data. However, RXCLK can be out of sync with the bit time boundaries and special circuitry in the data recovery logic detects and corrects this condition.

When no valid input signal is available from the receive amplifier (carrier detect is not asserted), the multiplexer selects the local clock as a reference. This has the advantages of:

- 1. Supply a RXCLK when no data is present.
- Holding the PLL in frequency lock so that only phaselock must be achieved when switching to the RX signal.
- Providing a smooth transition for RXCLK when moving from the local oscillator (at the beginning of a frame) and vice versa (at the end of a frame). The PLL acts as an integrator.

The IEEE 802.4 provides a PAD-IDLE or training signal at the beginning of any transmission. The PAD-IDLE for phase-coherent FSK is an alternating one and zero pattern, and the PLL is capable of being locked-in well within the 24 bit times (3 octets). The design goal is to be locked-in within 12–16 bit times. Data recovered during this



Ť

lockup time at the beginning of a transmission can be invalid because the PLL clocks are not sync'ed. As a result the data recovery logic forces silence for 17–18 bit times after the carrier detect switches the reference clock (via the multiplexer) at the beginning of a received transmission.

5.2 ONE-SHOT

As previously stated, the one-shot is used to lock out the transitions due to the higher frequency component of the phase-coherent signal. The one-shot is non-retriggerable and fires off both edges of the incoming RXOUT signal. The time period should be set to 75% of half the bit time. As an example, the 5 Mb/s data rate has a 200 nsec bit time and the one-shot period then has a period of 75 nsec.




Figure 5-2. Clock Recovery Timing Signals

Figure 5-3 shows the arrangement of the external timing capacitor and resistor. The internal resistor R_{INT} may be used with or without an external resistor. A test pin is also provided (SET-PW) to monitor the pulse width.

For 5 Mbps operation, typically RpW = 1.5 k Ω and CpW = 33 pF.





Figure 5-3. One-Shot Timing Components

5.3 PHASE-LOCKED LOOP (PLL) COMPONENTS

The PLL consists of a digital phase detector (PD), an active loop filter, a VCM, and a divide-by-4 feedback path. Figure 5-4 shows the fundamental elements of the PLL with their gain constants. The basic PLL allows the output frequency f_0 to be "locked-on" to the input frequency f_1 with a fixed phase relationship and to track it in frequency. When "in lock" the inputs to the phase detector have zero phase error. The input frequency is referenced to $f_0/4$.

A PLL follows classic servo theory and equations. In the following discussion a working knowledge of a PLL is assumed. For more background and applications information on PLL, the user is directed to Motorola Application Note AN535.



 $\begin{array}{l} \varnothing_{e}(s) = (\ 1\ /\ [\ 1\ +\ G(s)\ H(s)]\)\ \varnothing_{i}(s) \\ \varnothing_{O}(s) = (\ G(s)\ /\ [\ G(s)\ H(s)]\)\ \varnothing_{i}(s) \\ \text{where:} \\ G(s) = \ K_{p}\ K_{f}\ K_{O} \qquad H(s) = \ K_{n} \qquad K_{n} = \ 1\ /\ N = \ 1/4 \end{array}$

Reference: Motorola App Note AN535

Figure 5-4. PLL Elements and Loop Equations

5.3.1 Phase Detector (PD)

The phase detector produces a voltage proportional to the phase difference between \emptyset_1 (s) and \emptyset_0 (s)/4. This voltage after filtering is used as the control signal for the VCM. The PD has pump-up UP* and pump-down DOWN* outputs with a typical 800 mV logic swing. UP* produces a low level pulse equal in width to the amount of time the positive edge of \emptyset_1 (REF CLOCK) leads the positive edge of \emptyset_0 /4 (VCM/4). DOWN* produces a low level pulse equal in width to the amount of time the positive edge of \emptyset_1 lags \emptyset_0 /4. Both pulses will not occur on the same clock cycle as \emptyset_0 /4 must either lead or lag \emptyset_1 when the PLL is out of lock. When in-lock, both outputs produce a very narrow pulse or negative spike.

The gain of the phase detector is equal to (reference Motorola app note AN532A):

$$K_D = (Logic swing)/2\pi = 800 \text{ mV}/2\pi = 0.127 \text{ V/radian}$$

5.3.2 Voltage Controlled Multivibrator (VCM)

The operating frequency range of the VCM is determined by the capacitor tied to pins VCM-C1 and VCM-C2. The capacitor should be selected to put the desired operating frequency in the center of the VCM tuning range.

The transfer function of the VCM is given by:

$$K_0 = K_V/s$$

where $K_{\mathbf{V}}$ is the sensitivity in radians per second per volt. $K_{\mathbf{V}}$ is found by:

$$K_V = \frac{[(Upper\ frequency\ limit) - (Lower\ frequency\ limit)]2\pi}{(Control\ voltage\ tuning\ range)}$$

= $2\pi (\Delta f)/\Delta V_{CX} \text{ rad/s/V}$

then

 $K_0 = 2\pi (\Delta f)/(\Delta V_{CX})s \text{ rad/s/V}$

5.3.3 Loop Filter

Since a Type 2 system is required (phase coherent output, see reference AN535), the loop transfer function of Figure 5-4 takes the form:

$$G(s) H(s) = [K (s+a)] / s^2$$

Writing the loop transfer function (from Figure 5-4) and relating it to the above form:

$$G(s) \ H(s) \ = \ [K_p K_v K_n K_f] \ / \ s \ = \ [K \ (s+a)] \ / \ s^2$$

Having determined K_p , K_0 , and that $K_n = 1/4$ then K_f (filter transfer function) must take the form:

$$K_f = (s+a)/s$$

An active filter of the form shown in Figure 5-5A gives the desired results, where:

$$K_f = (R2 C s + 1) / R1 C s (for large A)$$

The active filter can also be implemented as shown in Figure 5-5B using an alternate approach of a charge pump. The advantage of the charge pump design is that it can be implemented using only a single 5.0 volt supply. Its transfer function is:

$$K_f = (RC s + 1) / C s$$




Figure 5-5A. Active Filter Using Op Amp




Figure 5-5B. Charge Pump/Filter

5.3.4 Loop Characteristics

If an active filter as shown with an op amp is used, the general PLL loop transfer function now becomes:

$$\begin{array}{lll} G(s) \ H(s) \ = \ K_p \ K_f \ K_o \ K_n \\ \ = \ K_p \ [(R2 \ C \ s+1) \ / \ R1 \ C \ s] \ (K_V/s) \ (1 \ / \ N) \end{array}$$

Its characteristic equation is set to the form:

$$\begin{array}{l} \text{C.E.} \, = \, 1 \, + \, G(s) \, \, H(s) \, = \, 0 \\ = \, s^2 \, + \, \left(K_p \, \, K_V \, \, R2 \right) \, s \, / \, \left(R1 \, \, N \right) \, + \, \left(K_p \, \, K_V \right) \, / \, \left(R1 \, \, C \, \, N \right) \end{array}$$

Relating to the standard form (s² + 2 $\zeta\omega_{\rm n}$ s + $\omega_{\rm n}$ 2) and solving:

 $\omega_n^{\,2} = (\text{K}_p \; \text{K}_{\text{V}}) \, / \, \text{R1 C N} \quad 2\zeta\omega_n = (\text{K}_p \; \text{K}_{\text{V}}\text{R2}) \, / \, \text{R1 N}$ where

 ω_n = Natural frequency ζ = damping factor.

If a charge pump loop filter is used, the general PLL loop transfer function alternately becomes:

$$\begin{array}{l} G(s) \ H(s) \ = \ K_p \ K_f \ K_o \ K_n \\ \ = \ K_p [(R \ C \ s \ + \ 1) \ / \ C \ s] \ (K_V \ / \ s) \ (1 \ / \ N) \end{array}$$

Its characteristic equation is set to the form:

C.E. = 1 + (Gs) H(s) = 0
=
$$s^2$$
 + (K_D K_V R) s / (N) + (K_D K_V) / (C N)

Relating to the standard form (s2 + $2\zeta\omega_n s$ + ω_n^2) and solving:

$$\omega_n{}^2 \;=\; (\mathsf{K}_p\;\mathsf{K}_v)\;/\;\mathsf{C}\;\mathsf{N} \qquad 2\zeta\omega_n \;=\; (\mathsf{K}_p\;\mathsf{K}_v\;\mathsf{R})\;/\;\mathsf{N}$$

SECTION 6 DATA RECOVERY

6.1 OVERVIEW

The RXOUT signal from the receive amplifier and clocks generated by the clock recovery logic are used by the data recovery logic. The MC68194 recovers the data from the encoded receive signal by opening sampling windows around the 1/4 and 3/4 bit time positions and looking for edges in the received signal (refer to Figure 6-1 for the encoded data representations). A data ONE has transitions only at the 0 and 1/2 bit time positions. A data ZERO has transitions at the 0, 1/4, 1/2, and 3/4 bit




Figure 6-1. Encoded Data Representation

time positions. A NON-DATA symbol has transitions at the 0, 1/4, and 1/2 bit time positions (ND1) or at the 0, 1/2, and 3/4 bit time positions (ND2). NON-DATA symbols should always occur in pairs; each pair is made up of one of each type of NON-DATA encoded symbols as shown in Figure 6-2 (ND1 followed by ND2).

ONEs, ZEROs, and NON-DATA pairs can be easily decoded by keeping track of the 1/4 and 3/4 bit time position transitions. The ONEs, ZEROs, and NON-DATA pairs are then reported on the RXSYMX pins as described in the serial interface discussion. Two other conditions can also be reported while receiving in MAC mode — BAD SIGNAL and SILENCE. BAD SIGNAL is reported when a ND1 symbol is not followed immediately by a ND2 symbol or when a ND2 symbol is received and not immediately preceded by a ND1 symbol.

SILENCE is reported when one of four conditions occurs:

- When the amplitude of the received signal is not large enough to trigger the on-chip carrier detect circuit. Reporting SILENCE when the carrier detect signal is not asserted prevents the chip from responding to low level noise.
- When in internal loopback mode and SILENCE is being requested on the TXSYMX pins, SILENCE will be reported on the RXSYMX pins. An internal digital carrier detect is used during loopback and this signal is negated when SILENCE is requested on the request channel.
- 3. During the PLL training period at the beginning of a transmission. When an incoming signal first triggers the carrier detect in the amplifier, the PLL must lock to the new reference clock (generated from the data stream). During the lockup time, recovered data may not be valid. The data recovery logic forces SILENCE for a fixed period of time (17–18 bit times).
- During end-of-transmission blanking. See Section 6.2.

The PAD-IDLE at the beginning of a transmission is used as a training signal as described in the clock recovery section. After the PLL has achieved lock, the recovered clock at this point may be in phase or 180° out of phase with the bit time clock at the sending end. This creates a problem for RXCLK and the data recovery logic because symbols would be decoded as the wrong combination of 1/2 bit time transitions.

Logic in the data recovery circuitry corrects for this situation. If the clock is 180° out of phase, the PAD-IDLE sequence (ONE, ZERO, ONE, ZERO, ONE,...) will be decoded as a sequence of NON-DATA symbols. Refer to Figure 6-2. In normal data reception, NON-DATA symbols occur only in pairs; there are never three or more in a row. Therefore, three or more NON-DATA symbols occurring in a row indicate that the bit time clock is 180° out




Figure 6.2 Training Sequence Decoded With In-Phase and Out-Of Phase Clocks




Figure 6-3. Clock Slip To Bring In Phase With Data Stream

of phase and the bit time clock (RXCLK) must be slipped as shown in Figure 6-3. The clock frequency and phase have now been recovered and symbol decode proceeds as described above.

6.2 RECEIVER END-OF-TRANSMISSION BLANKING

The IEEE 802.4 requires that the physical layer recognize the end of a transmission and report silence to the MAC for a period thereafter. This period of silence is referred to as blanking and must meet the following conditions:

- Blanking must begin no later than 4 MAC-symbol times after the last MAC-symbol of the End Delimiter (i.e., the last End Delimiter of the transmission).
- Blanking must continue to a point at least 24 MACsymbol times but not more than 32 MAC-symbol times from the last MAC-symbol of the End Delimiter.

The MC68194 provides this function by recognizing the last End Delimiter of a transmission (I Bit = 0, see Section 1.3). The CBM reports silence for 32 symbols after the last symbol of the End Delimiter.

The blanking function can be disabled for test purposes or non-IEEE 802.4 applications via the EOTDIS* input.

SECTION 7 SERIAL INTERFACE

7.1 OVERVIEW

The serial interface is composed of the Physical Data Request Channel and the Physical Data Indication Channel. The serial interface is used to pass commands and data frames to and from the CBM.

7.2 PHYSICAL DATA REQUEST CHANNEL

Five signals comprise the physical data request channel. Three of these signals (TXSYM2, TXSYM1 and TXSYM0) are multiplexed and have different meanings depending on the mode of SMREQ*. When SMREQ* is equal to one, the MAC mode is selected. When SMREQ* is equal to zero, the physical layer management mode is selected.

7.2.1 TXCLK — Transmit Clock

The transmit clock can be from 1.0 to 10 MHz. TXSYM2, TXSYM1, TXSYM0 and SMREQ* are synchronized to TXCLK. The IEEE 802.4 standard for carrier band allows for 5.0 or 10 MHz clocks.

7.2.2 SMREQ* — Station Management Request

SMREQ* directs the physical layer to be in MAC or physical layer management mode. In MAC mode SMREQ* = 1 and in management mode SMREQ* = 0.

7.2.3 TXSYM0, TXSYM1, and TXSYM2 — Transmit Symbols

In physical layer management mode TXSYM2, TXSYM1 and TXSYM0 have the meanings shown in Figure 7-1

State	TXSYM2	TXSYM1	TXSYM0
RESET	1	1	1
DISABLE LOOPBACK	1	0	1
ENABLE TRANSMITTER	0	1	1
SERIAL SM DATA/IDLE	0	0	0/1

Figure 7-1. Request Channel Encoding for Physical Management Mode (SMREQ* = 0)

The CBM supports only four station management commands (RESET, LOOPBACK DISABLE, ENABLE TRANS-MITTER and IDLE) encoded on lines TXSYM2, TXSYM1 and TXSYM0. The CBM does not support the SMDATA commands, but responds with a "NACK". In MAC mode, the encoding for TXSYM2, TXSYM1, and TXSYM0 are shown in Figure 7-2.

Symbol	TXSYM2	TXSYM1	TXSYM0
ZERO	0	0	0
ONE	0	0	1
NON-DATA	1	0	×
PAD-IDLE	0	1	x
SILENCE	1	1	Х

Where:

ZERO is binary zero.

ONE is binary one.

NON-DATA is a delimiter flag and is always present in pairs.

PAD-IDLE is one symbol of preamble/interframe idle. SILENCE is silence or no signal.

Figure 7-2. Request Channel Encoding For MAC Mode (SMREQ* = 1)

7.3 PHYSICAL DATA INDICATION CHANNEL

Five signals comprise the physical data indication channel. Three of these signals (RXSYM2, RXSYM1 and RXSYM0) are multiplexed and have different meanings depending on the state of SMIND*. When SMIND* is equal to one, the physical layer is in MAC mode and when SMIND* is equal to zero, the physical layer is in management mode or an error has occurred.

7.3.1 RCXLK — Receive Clock

The receive clock can be from 1.0 to 10 MHz. RXSYM2, RXSYM1, RXSYM0, and SMIND* are synchronized to RXCLK. The IEEE 802.4 standard for carrier band networks allows 5.0 or 10 MHz clocks.

7.3.2 SMIND* — Station Management Indication

SMIND* indicates whether the physical layer is in MAC mode (SMIND* = 1) or management mode (SMIND* = 0) of operation. When in MAC mode of operation, the physical layer has RXSYM2, RXSYM1, and RXSYM0 encoded indicating data reception. When in management mode of operation, the physical layer RXSYM2, RXSYM1 and RXSYM0 are encoded to confirm response to received commands or to indicate a physical error (jabber inhibit).

7.3.3 RXSYM0, RXSYM1 and RXSYM2 — Receive Symbols

The encoding for RXSYM2, RXSYM1, and RXSYM0 in physical management mode is shown in Figure 7-3:

State	RXSYM2	RXSYM1	RXSYM0
NACK (non-acknowledgement)	1	0	*
ACK (acknowledgement)	0	1	*
IDLE	0	0	1
Physical Layer Error	1	1	1

*Indicates RXSYM0 contains the SM RX data when responding to a serial data command.

Figure 7-3. Indication Channel Encoding For Physical Management Mode (SMIND* = 0)

The encoding of RXSYM2, RXSYM1, and RXSYM0 in MAC mode is shown in Figure 7-4.

Symbol	RXSYM2	RXSYM1	RXSYM0
ZERO	0	0	0
ONE	0	l 0	1
NON-DATA	1	0	X
SILENCE	1	1	Х
BAD SIGNAL	0	1	X

Where:

ZERO is the received data zero.

ONE is the received data one.

NON-DATA is a delimiter flag and is always present in pairs.

SILENCE is silence or no signal.

BAD SIGNAL is received bad signal.

X = Don't care.

Figure 7-4. Indication Channel Encoding For MAC Mode (SMIND* = 1)

SECTION 8 PHYSICAL MANAGEMENT

8.1 OVERVIEW

The MC68194 supports four physical management commands on the request channel: RESET, DISABLE LOOPBACK, ENABLE TRANSMITTER, and IDLE. The serial data station management commands are not implemented in the MC68194. These unimplemented commands are typically used to set up and read registers or control bits within a more complex modem. The CBM does not have registers and does not require the SMDATA commands. Upon reception of a SMDATA command, the CBM will respond with a NONACKNOW-LEDGEMENT (NACK) and a response byte in accordance with the IEEE DTE-DCE Interface Standard. The data in the response byte is all ZEROs. Receipt of a RESET, DISABLE LOOPBACK, or ENABLE TRANSMITTER command will abort the SMDATA response.

8.2 RESET

The RESET command performs the same function as the RESET pin; the internal loopback mode is enabled, the transmitter outputs are disabled and TXDIS is enabled, and the jabber inhibit timeout is cleared. In addition the RESET command will generate an ACKNOWLEDGE-MENT response (ACK) on the RXSYMX pins.

The RESET pin is an asynchronous function. When taken high it resets the CBM as described above leaving the CBM ready to respond to the physical data request channel.

NOTE: For the MC68194 to respond properly to commands after a hardware reset, the request channel must either be in MAC mode upon exiting the hardware reset or the request channel must go to MAC mode briefly before going to management mode. If the MC68194 is in management mode upon exiting the hardware reset, it remains reset and does not recognize the command because it is waiting for a MAC mode to management mode transition. This situation can be corrected by either exiting hardware reset with the request channel in MAC mode or putting the request channel in MAC mode briefly before issuing any management commands. See Section 8.6 for command response timing.

8.3 INTERNAL LOOPBACK

The internal loopback mode is provided for testing the CBM. In this mode a multiplexer selects the internal transmitter signal to drive the clock recovery and data recovery portions of the receive circuitry. This transmit signal is taken just prior to the output buffer stages of the transmitter circuit.

The loopback mode can only be selected via RESET (management command or external pin). Loopback mode is exited upon receipt of the management command DISABLE LOOPBACK. The CBM will respond with ACK to this command.

A normal sequence of events to test the CBM then would be:

 Initialize the CBM via a RESET command or hardware reset.

- Return to MAC mode and send test data. The CBM is full duplex.
- In management mode, send DISABLE LOOPBACK command to exit loopback.

Following the test the modem can be setup for standard operation.

8.4 STANDARD OPERATION

Standard operation requires that the transmitter be enabled as well as disabling loopback. The transmitter is automatically disabled on RESET. Three things must happen after a RESET before transmissions can begin:

- Loopback mode must be exited with the DISABLE LOOPBACK command. The MC68194 responds to this command with the ACK management response.
- The transmitter must be activated with the ENABLE TRANSMITTER command. The MC68194 responds to this command with the ACK management response.
- 3. The MC68194 must exit the management mode and enter the MAC data mode.

The CBM is now ready to send and receive data, i.e., the CBM is in MAC or data mode, loopback is disabled, and the transmitter is enabled.

8.5 IDLE

The CBM provides the IDLE response when an IDLE management command is received. In addition, the IDLE response is returned for all invalid, as opposed to unimplemented (SMDATA) commands.

8.6 COMMAND RESPONSE TIMING

The MC68194's management command/response operation is:

- 1. ACK response to RESET, DISABLE LOOPBACK, and ENABLE TRANSMITTER within 2 clock periods. As shown in Figure 8-1, the precise response time depends on the relative phase of the TXCLK and the RXCLK signals. If they are in phase, the response will be available at the RXSYMx pins 1.5 clocks after the command is latched. If the clocks are 180° out of phase, the delay will be 2 clocks. The command should be held on the TXSYMX pins until the response is received on the RXSYMX pins.
- The IDLE command and all invalid commands will produce the IDLE response with the same delay as described above.
- 3. The SMDATA command response timing is shown in Figure 8-2. The NAK response to the SMDATA command is available on the RXSYMX pins in 2.5 or 3 clock periods depending on the relative phases of the TXCLK and RXCLK signals. When NAK becomes valid, RXSYM0 is low creating a start bit

for the response byte. NAK is held for 9 clock periods with RXSYM0 low (start bit plus 8 ZERO data bits). NAK is held for one additional clock with RXSYM0 high. This is the stop bit and mark the end of the SMDATA response byte. 12.5 or 13 clock periods after receiving the SMDATA command the NAK response is removed.

In management mode, RXCLK is always locked to TXCLK. These clocks may be in phase or 180° out of phase as discussed above. This uncertainty exists because the clock recovery PLL can lock to either phase of the local clock. The response delays relative to TXCLK may therefore differ by 1/2 clock period. The MC68194 must leave management mode, enter MAC mode, and return to management mode for a phase change to occur. The relative phase of the two clocks will not change while in management mode.

Because the clock recovery PLL requires a training period when first entering management mode, the PLL

must have sufficient time to lock to the new clock source (TXCLK) before being required to provide a response. To provide enough time for the PLL to lock up, the MC68194 delays 16.5 to 17 clock periods before entering station management mode (SMIND* = 0) after the station management mode is selected (SMREQ* = 0). Refer to Figure 8-3 for the timing diagram. During this delay, the MAC mode SILENCE response will be present on the RXSYMX pins.

Users must be aware that when first requesting management mode there will be this added delay before the mode is entered and a response is available. If a management command is sent along with the station management mode request (SMREO* = 0) and held on the TXSYMX pins until the CBM enters station management mode, the proper response will be available on the RXSYMX pins immediately except in the case of SMDATA commands. SMDATA commands must not be requested on the TXSYMX pins until after SMIND* indicates that station management mode has been entered.




Figure 8-1. Parallel Command Response Time




Figure 8-2. SMDATA Command Response Time



Figure 8-3. Station Management Request Response Time

SECTION 9 MC68194 CARRIER BAND MODEM **ELECTRICAL SPECIFICATIONS**

MAXIMUM RATINGS (Limits Beyond Which Device Life May Be Impaired)

Characteristic	Symbol	Value	Unit
Supply Voltage	Vcc	0 to +7.0	Vdc
TTL Input Voltage	VIN	0 to +5.5	Vdc
TTL Output Voltage (Applied to output HIGH)	Vout	0 to +5.5	Vdc
ECL Output Source Current	lout	50	mAdc
Storage Temperature Cerquad	T _{stg}	-55 to +165	°C
Junction Temperature Cerquad	ТЈ	165	°C

GUARANTEED OPERATING RANGES

			Value		
Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.75	5.0	5.25	Vdc
Operating Temperature (Cerquad in still air)	TA	0	25	70	°C

DC ELECTRICAL CHARACTERISTICS

			Limits			
Characteristic	Symbol	Min	Тур	Max	Unit	Test Conditions
TL INPUTS (TXSYM0-TXSYM2, S $T_A = 0-70^{\circ}C$, $V_{CC} = 5.0 \text{ Vdc} \pm 9$		DIS)†				
Input HIGH Voltage	VIH	2.0			Vdc	
Input LOW Voltage	VIL			0.8	Vdc	
Input HIGH Current	lін			20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 Vdc$
Input LOW Current	IL			-0.7	mA	V _{CC} = MAX, V _{IN} = 0.4 Vdc

† All TTL inputs include a 15 k-ohm pullup resistor to V_{CC} . TTL OUTPUTS (TXCLK, RXSYM0-RXSYM2, SMIND*, RXCLK, JAB) (T_A = 0-70°C, V_{CC} = 5.0 Vdc \pm 5%)

Output HIGH Voltage	VOH	2.7		Vdc	V _{CC} = MIN, I _{OH} = MAX
Output LOW Voltage	,V _{OL}		0.5	Vdc	V _{CC} = MIN, I _{OL} = MAX
Output HIGH Current	loн		- 0.4	mA	
Output LOW Current	lOL		8.0	mA	

ECL OUTPUTS (TXOUT, TXOUT*)

 $(T_A = 25^{\circ}C, V_{CC} = 5.0 \text{ Vdc})$

Output HIGH Voltage	Voн	4.10	Vdc	$R_{\text{pulldown}} = 220 \Omega$
Output LOW Voltage	V _{OL}	3.28	Vdc	$R_{pulldown} = 220 \Omega$

OPEN COLLECTOR OUTPUT (TXDIS)

 1A - 52 C, ACC - 2.0 ACC					
Output LOW Current	lOL	450	550	μΑ	V _{OL} = 3.0 Vdc
Output HIGH Leakage Current	loн		50	μΑ	V _{OH} = 5.0 Vdc

DC ELECTRICAL CHARACTERISTICS — continued OTHER PARAMETERS (TA = 25° C, VCC = 5.0 Vdc)

POWER SUPPLY DRAIN CURRENT


	Limits					
Characteristic	Symbol	Min	Тур	Max	Unit	Test Conditions
Power Supply Drain Current	lcc		220	270	mA	No outputs loaded, TTL inputs open.
RECEIVER (SINGLE-ENDED OPERATION)						
GAIN Output Voltage HIGH	G _{VOH}		4.2		Vdc	I _{OH} = 5.0 mA
GAIN Output Voltage LOW	GVOL		3.6		Vdc	I _{OL} = 5.0 mA
Input Signal (for limiting)	RVIN		+ 17		dBmV	GAIN output = 600 mV
Detected Threshold	V _{thres}		+ 18		dBmV	R _{THRES} = 120 k Ω to V _{CC}
PHASE DETECTOR OUTPUTS (UP*, DOW	N*)					
Phase Detector Output Voltage HIGH	PDVOH		4.0		Vdc	I _{OH} = 10 mA
Phase Detector Output Voltage LOW	PDVOL		3.3		Vdc	I _{OL} = 10 mA
/CM						
VCM Oscillator	F _{osc1}		40		MHz	C _{VCM} = 24 pF, RXCLK = 5.0 MHz, VCX = 3.6 Vdc
Frequency	F _{osc2}		20		MHz	$C_{VCM} = 68 \text{ pF, RXCLK} = 10 \text{ MHz,}$ VCX = 3.6 Vdc
VCM Tuning Ratio	TR		4.0			
VCX Tuning Range	V _{CX}	2.6		4.6	Vdc	
ONE-SHOT						
SET-PW Output Voltage HIGH	PWVOH		4.2		Vdc	I _{OH} = 5.0 mA
SET-PW Output Voltage LOW	PWvOL		3.6		Vdc	I _{OL} = 5.0 mA
Timing Current	ΙΤ		0.8	4.0	mA	
Internal Resistor	R _{int}		300		Ohms	
Timing Reference Voltage (measured at RPW pin)	V _{ref}	1.2	1.3	1.4	Vdc	IT = 0.8 mA
External Timing Resistor	R _{EXT}		1.5		kΩ	For 5.0 Mb/s data rate.
External Timing Capacitor	C _{EXT}		33		pF	For 5.0 Mb/s data rate.
ABBER TIMER						
RC Threshold High	JABVIH		4.25		Vdc	I _{IN} = 5.0 μA Max
RC Output V _{OL}	JABVOL		0.4		Vdc	I _{OL} = 10 mA
Jabber Resistor	R _{JAB}		120	125	kΩ	For 0.5 sec timing
Jabber Capacitor	C _{JAB}		2.2		μF	For 0.5 sec timing
RYSTAL OSCILLATOR						
Input HIGH Voltage	VIH	3.0			Vdc	XTAL1 & XTAL2 tied together
Input LOW Voltage	V _{IL}			2.0	Vdc	XTAL1 & XTAL2 tied together

AC ELECTRICAL CHARACTERISTICS††


 $(T_A = 0-70^{\circ}C, V_{CC} = 5.0 \text{ Vdc } \pm 5\%)$

		Limits					
Characteristic	Symbol	Min	Тур	Max	Unit	Test Conditions	
TXCLK Period	tTXperiod	180	200	220		@ 5.0 MHz, Figure 9-1A.	
RXCLK Period	tRXperiod	180	200	220		@ 5.0 MHz, PLL locked to TXCLK, Figure 9-1B.	
TTL Rise/Fall Time	tTTL±		4.0		ns	Figure 9-1A.	
TXSYMX, SMREQ* Setup Time (to TXCLK)	t _{setup}		15	25	ns	Figure 9-1A.	
TXSYMX, SMREQ* Hold Time (to TXCLK)	^t hold		-9.0	0	ns	Figure 9-1A.	
RXSYMX, SMIND* Delay Time (to RXCLK)	tRXSYM delay	0	2.5	5.0	ns	Figure 9-1B.	
XTAL1,2 to TXCLK Delay	[†] TXCLK delay		18		ns	Figure 9-1C. XTAL1 and XTAL2 tied together and driven with external source.	
TXOUT, TXOUT* Rise/Fall Time	tTXOUT±		1.5		ns	R _{pulldown} = 500 Ω	
UP*, DOWN* Rise/Fall Time	t _{PD±}		1.5		ns	R _{pulldown} = 500 Ω	
TXDIS Rise/Fall Time	tTXDIS±		35		ns	2.0 k Ω pullup to V _{CC} . Do not use Figure 9-2 test load.	


^{††} See Figure 9-2 for AC test load.



(A) TXSYMX, SMREQ* Setup and Hold Timing to TXCLK



(B) RXSYMX, SMIND* Delay Timing to RXCLK



(C) TXCLK Delay Timing to XTAL1, XTAL2

Figure 9-1. AC Test Waveforms




Figure 9-2. TTL, TXOUT, TXOUT*, Up* & Down* AC Test Load




Figure 9-3. One Shot Pulse Width versus Rext/Cext




Figure 9-5. VCM Frequency versus Capacitance




Figure 9-4. VCM Frequency versus Control Voltage (VCC = 5.0 Vdc & C = 68 pF)




Figure 9-6. Detected Threshold versus Threshold Resistor





Figure 9-7. Jabber Time Constant versus Capacitance

- 1 General Information
 - 2 MECL 10H
- **3 MECL 10K**
- 4 MECL III
- 5 MECL Memories
- 6 Phase-Locked Loop
- 7 Carrier Band Modem





Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

