

LCX DATA

Low-Voltage CMOS Logic



DATA SHEET CLASSIFICATIONS

Product Preview

This heading on a data sheet indicates that the device is in the formative stages or in design (under development). The disclaimer at the bottom of the first page reads: "This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice."

Advance Information

This heading on a data sheet indicates that the device is in sampling, pre-production, or first production stages. The disclaimer at the bottom of the first page reads: "This document contains information on a new product. Specifications and information herein are subject to change without notice."

Fully Released

A fully released data sheet contains neither a classification heading nor a disclaimer at the bottom of the first page. This document contains information on a product in full production. Guaranteed limits will not be changed without written notice to your Motorola Semiconductor Sales Office.

The data sheets contained in this book were the most current available as of the date of publication, October 1995.

A more current version of data sheets designated *Product Preview* or *Advance Information* may be available.



LCX Data

Low-Voltage CMOS Logic

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and $(\!\!\! A\!\!\!)$ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

SOIC is a trademark of Motorola, Inc. FACT is a trademark of National Semiconductor Corporation.

All other brand names and product names appearing in this publication are registered trademarks or trademarks of their respective holders.

Table of Contents

Introduction		
Functional Selection Gu	ide	1
LCX Family Specification	ns	3
	ilcs	
LCX Applications Inform	nation	13
Device Datasheets		
MC74LCX00	Quad 2-Input NAND Gate	24
MC74LCX02	Quad 2-Input NOR Gate	
MC74LCX04	Hex Inverter	32
MC74LCX08	Quad 2-Input AND Gate	
MC74LCX32	Quad 2-Input OR Gate	
MC74LCX74	Dual D-Type Flip-Flop	
MC74LCX86	Quad 2-Input XOR Gate	
MC74LCX125	Quad Buffer	
MC74LCX128	1-of-8 Decoder/Demultiplexer	
MC74LCX157	Quad 2-Input Multiplexer	
MC74LCX240	Octal Buffer (Inverting)	61
MC74LCX244	Octal Buffer	
MC74LCX245	Octal Transceiver	
MC74LCX257	Quad 2-Input Multiplexer with 3-State	
MC74LCX373	Octal Transparent Latch	
MC74LCX374	Octal D-Type Flip-Flop	
MC74LCX540	Octal Buffer Flow Through Pinout (Inverting)	87
MC74LCX541	Octal Buffer Flow Through Pinout	. 92
MC74LCX543	Octal Latching Transceiver	97
MC74LCX573	Octal Transparent Latch Flow Through Pinout	103
MC74LCX574	Octal D-Type Flip-Flop Flow Through Pinout	
MC74LCX646	Octal Transceiver/Registered Transceiver	
MC74LCX652	Octal Transceiver/Registered Transceiver with Dual Enables	
MC74LCX2952	Octal Registered Transceiver with Clock Enable	127
16-Bit Devices		
MC74LCX16240	16-Bit Buffer (Inverting)	136
MC74LCX16244	16–Bit Buffer	
MC74LCX16245	16-Bit Transceiver	146
MC74LCX16373	16-Bit Transparent Latch	
MC74LCX16374	16-Bit D-Type Flip-Flop	156
MC74LCX16500	18-Bit Universal Bus Transceiver (Yes, it is 18-Bits)	161
MC74LCX16543	16-Bit Latching Transceiver	162
MC74LCX16646	16-Bit Transceiver/Registered Transceiver	
MC74LCX16652	16-Bit Transceiver/Registered Transceiver with Dual Enables	172
Reliability Information		
Device Description		100
Device Description		102
	on	
	///	
Extrinsic Heliability		100
	formation	
Process Qualification	Summary	185
	esults	
	esults/Data	
	n Summary	
	ram Summary	
Thermal Consideration	ons	187
Ordering Information		
		191
	Worldwide Sales Offices	
WOTOFOIA DISTRIBUTORS AND	3 Worldwide Sales Utilces	204

interfij

Functional Selection Guide

Motorola currently supplies three major product lines that interface with 3V buses. Besides the LCX family that is highlighted in this data book, the LVQ and High-Speed CMOS (HC) families are guaranteed to be functional as low as 2V V_{CC}. A broad selection of LVQ and HC products are also included in this selection guide to assist you in finding a wide selection of products that fit your design needs.

The LCX family provides industry leading CMOS technology. LCX products are specially designed for 3V applications and have special features enabling LCX to interface directly with 5V buses. This emerging logic family is available now with alternate sources already in place.

The LVQ product line also has DC and AC specifications

for $V_{CC} = 3V$. LVQ can be a less expensive solution when 5V tolerance is not required.

The High–Speed CMOS HC product line is specified at 2V, 4.5V and 6V supplies. There are a few HC products that have been specified at 3V (contact your Motorola sales representative for information). Generally for designs not requiring fast propagation delays, users may estimate the 3V propagation delays using the 2V and 4.5V numbers. Please see Motorola's High–Speed CMOS data book (DL129/D) for more information.

Motorola welcomes customer input for LCX family portfolio expansion.

Abbreviations

- S = Synchronous
- A = Asynchronous
- B = Both Synchronous and Asynchronous
- 2S = 2-State Output 3S = 3-State Output
- N = Available Now
- P = Planned (See Logic New Product Calendar, BR1332/D, for the latest availability and new product status)
- = No Current Plans or Not Applicable

Inverters

Description	Type of Output	No.	LCX	LVQ	нс
Hex	2S	04	1 Z	N	N
Hex, w/Open Drain Outputs	2S	05		-	-

AND Gates

Description	Type of Output	No.	LCX	LVQ	нс
Quad 2-Input	28	08	Р	Р	N
Triple 3-Input	28	11	-	-	N

NAND Gates

Description	Type of Output	No.	LCX	LVQ	нс
Dual 4-Input	28	20		_	N
Quad 2-Input	2S	00	P	N	N
Triple 3-Input	28	10	-	-	N

OR Gates

Description	Type of Output	No.	LCX	LVQ	нс
Quad 2-Input	28	32	Р	Р	N

NOR Gates

Description	Type of Output	No.	LCX	LVQ	нс
Quad 2-Input	28	02	P	Р	N

Exclusive OR/NOR Gates

Description	Type of Output		LCX	LVQ	нс
Quad 2-Input XOR	2S	86	P	P	N
Quad 2-Input XNOR	2S	7266	-	-	

Schmitt Triggers

Description	Type of Output	No.	LCX	LVQ	нс
Hex, Inverting Quad 2-Input, NAND	2S 2S	14 132	1 1	-	ZZ

Flip-Flops

Description	Clock Edge	No.	LCX	LVQ	нс
Dual D w/Set & Clear Dual JK	Pos 'Pos	74 109	P	P -	zz

Multiplexers

Description	Type of Output	No.	LCX	LVQ	нс
8-to-1	28	151	All States	_	N
	38	251	-	_	N
Dual 4-to-1, Non-Inverting	2S	153	glen z <u>ac</u> tiveli.	_	N
	38	253	5-306	_	N
Quad 2-to-1, Inverting	2S	158		_	N
Quad 2-to-1, Non-Inverting	2S	157	Р	Р	N
	38	257	Р	P	N

Functional Selection Guide

Shift Registers

	No. of	Type of Mode*								
Description	Bits	Output	SR	SL	Hold	Reset	No.	LCX	LVQ	нс
Parallel In-Parallel Out, Bidirectional	4	2S	Х	Х	Х	Α	194		_	N
	8	38	Х	Х	Х	Α	299	-	_	N
8-Bit Serial In-Parallel/Serial Out With 3-State	8	38	-	Х	Х	Α	595	- 1	-	N

^{*}SR = Shift Right SL = Shift Left

Buffers/Line Drivers

Description	Type of Output	No.	LCX	LVQ	нс
Quad	38	125	Р	Р	N
	38	126	-	-	N.
Octal, Non-Inverting	38	241	-	l -	N
	38	244	N	N	N
Flow Through Pinout	38	541	N	Р	N
16-Bit, Non-Inverting	3S	16244	P	-	l –
Octal, Inverting	38	240	N	N	N
Flow Through Pinout	38	540	N	Р	N
16-Bit, Inverting	38	16240	P	-	-

Transceivers

Description	Type of Output	No.	LCX	LVQ	нс
Octal, Non-Inverting	38	245	N	N	N
· ·	38	640	-	_	N
16-Bit, Non-Inverting	38	16245	Р	-	_
Octal, Non-Invert w/Reg	38	646	Р	P	N
_	38	652	P	Р	-
16-Bit, Non-Invert w/Reg	38	16646	P	_	-
1	· 3S	16652	P	-	-
Octal, Reg'd Transceiver w/ Clock Enable	38	2952	P	-	-
18-Bit, Univ Bus Trnscvr	3S	16500	Р		

Cascadable Synchronous Counters — Positive Edge-Triggered

Description	Type of Output	Load	Reset	No.	LCX	LVQ	нс
Decade	28	s	Α	160	1	1	N
	28	s	S	162		-	N
4-Bit Binary	2S	s	Α	161		-	N
	28	s	s	163	-	-	N

Decoders/Demultiplexers

Description	Type of Output	No.	LCX	LVQ	нс
Dual 1-of-4	2S	139	Ч.	-	N
1-of-8	2S	138		Р	N

Latches

Description	Type of Output	No.	LCX	LVQ	нс
Addressable	28	259	-	-	N
Transparent, Inverting	38	533	-	-	N
	38	563	-	-	N
Octal, Non-Inverting	38	573	N	P	N
Transparent	38	373	N	Р	N
16-Bit, Non-Inverting	38	16373	P	l –	-
Octal, Bidirectional	38	543	Р	Р	-
16-Bit, Bidirectional	38	16543	P	-	l –

Flip-Flops/Registers

Description	No. of Bits	Type of Output	Set or Reset	No.	LCX	LVQ	нс
D-Type, Non-Inverting	6	28	Α	174	_	_	N
	8	2S	Α '	273	-		N.
· · · · · · · · · · · · · · · · · · ·	8	38	_	374	N	Р	- N
Flow Through Pinout	8	38	_	574	N	Р	N
16-Bit, D-Type, Non-Inverting	16	38	_	16374	P	_	_
D-Type, Inverting	8	38	-	564	-	-	N

Introducing LCX Motorola's Low-Voltage CMOS Logic Family

Motorola's 3V LCX family features 5V-tolerant inputs and outputs that enable easy transition from 5V to mixed 3V/5V systems or to 3V systems. Low power, low switching noise and fast switching speeds make this family perfect for low power portable applications as well as high-end, advanced workstation applications.

The unique feature of this family is its ability to interface to pure 3V or both 3V and 5V buses in the same design without sacrificing performance. The LCX family improves system performance by drastically reducing static and dynamic power consumption which extends battery life for portable and handheld applications. Customers also realize simplified system design in mixed voltage environments, as well as expedited development of their low voltage systems. The 3V/5V interface using LCX, requires no other special components that would be necessary to protect other low voltage logic families that cannot tolerate signals beyond the VCC supply level.

The Motorola LCX family is available in industry standard JEDEC SOIC, EIAJ SOIC, SSOP type 2, and TSSOP packages. LCX family specifications range from –40°C to +85°C. The LCX family was developed in accordance with an alliance including Motorola and two other major semiconductor suppliers, so there are alternate sources available now.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion/Withdrawal (3-State Devices)
- IOFF Specification Guarantees High Impedance When V_{CC} = 0V (3-State Devices)
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

LCX Family Specifications

To assist the designer in evaluating the performance of Motorola's LCX family, data specifications and actual performance information are included here.

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		٧
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
ΊΚ	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	, 50	V _O < GND	mA
		+50	VO > VCC	mA
Ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage Data Reter	Operating Ition Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage		0		5.5	V
Vo	Output Voltage (HIGH or LC	OW State) (3-State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V				-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V				24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V				-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V				12	mA
T _A	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V		0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
V _{OL}	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	
1į	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	2.7 ≤ V _{CC} ≤ 3.6V; 0V ≤ V _O ≤ 5.5V; V _I = V _{IH} or V _{IL}		±5.0	μА
IOFF	Power-Off Leakage Current (Note 2)	V _{CC} = 0V; V _I or V _O = 5.5V		10	μΑ
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND \text{ or } V_{CC}$		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_{I}$ or $V_{O} \le 5.5V$		±10	μА
ΔlCC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} − 0.6V		500	μА

NOTE 1: These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} \geq 2.4V, V_{IL} \leq 0.5V. NOTE 2: I_{OFF} is applicable only to devices with 3–state outputs.

DYNAMIC SWITCHING CHARACTERISTICS

			Т	A = +25°(0	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


¹ Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	NOTE 1	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF
C _{I/O}	Input/Output Capacitance ²	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF


¹ Function dependent, see individual datasheets.

² Bidirectional devices only.



PULSE WIDTH $t_R = t_F = 2.5$ ns (or fast as required) from 10% to 90%; Output requirements: $V_{OL} \le 0.8V$, $V_{OH} \ge 2.0V$

Figure 1. AC Waveforms



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
^t PZL, ^t PLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 2. Test Circuit




Figure 3. Test Input Signal Levels

Test Conditions

Figure 3 describes the input signal voltage levels to be used when testing LCX circuits. The AC test conditions follow industry convention requiring V_{IN} to range from 0 V for a logic LOW to 2.7V for a logic HIGH. The DC parameters are normally tested with V_I at guaranteed input levels, that is V_{IH} to V_{IL} (see datasheets for details). Care must be taken to adequately decouple these high performance parts and to protect the test signals from electrical noise. In an electrically noisy environment, (e.g., a tester and handler not specifically designed for high speed work), DC input levels may need adjustment to increase the noise margin allowance for the tester. This noise will not likely be seen in a system environment.

Noise immunity testing is performed by raising V_{I} to the nominal supply voltage of 3.3V then dropping to a level corresponding to V_{IH} characteristics, and then raising it again to the 3.3V level. Noise tests are performed on the V_{IL} characteristics by raising V_{I} from 0 V to V_{IL} , then returning to 0 V. Both V_{IH} and V_{IL} noise immunity tests should not induce a switch condition on the appropriate outputs of the LCX device.

Good high frequency wiring practices should be used in constructing test jigs. Leads on the load capacitor should be as short as possible to minimize ripples on the output wave form transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used for the same reasons. A V_{CC} bypass capacitor should be provided at the test socket, also with minimum lead lengths.

Rise and Fall Times

Input signals should have rise and fall times of 2.5ns and signal swing of 0V to 2.7V. Rise and fall times less than or equal to 1ns should be used for testing f_{max} or pulse widths.

CMOS devices tend to oscillate when the input rise and fall times become lengthy. As a direct result of its increased performance, LCX devices can be more sensitive to slow input

rise and fall times than other lower performance technologies. Recommended edge rate is ≤ 10 ns/V.

It is important to understand why this oscillation occurs. Consider the outputs, where the problem is initiated. Usually, CMOS outputs drive capacitive loads with low DC leakage. When the output changes from a HIGH level to a LOW level, or from a LOW level to a HIGH level, this capacitance is charged or discharged. With the present high performance technologies, charging or discharging takes place in a very short time, typically 2–3ns. The requirement to charge or discharge the capacitive loads quickly creates a condition where the instantaneous current change through the output structure is quite high. A voltage is generated across the VCC or ground leads inside the package due to the lead inductance. The internal ground of the chip will change in reference to the outside world because of this induced voltage.

Next, consider the inputs. If the internal ground changes, the input voltage level appears to change to the DUT. If the input rise time is slow enough, its level might still be in the threshold region, or very close to it, when the output switches. If the internally-induced voltage is large enough, it is possible to shift the threshold enough so that it re-crosses the input level. If the gain of the device is sufficient and the input rise or fall time is slow enough, then the device may go into oscillation. As device propagation delays become shorter, the inputs will have less time to rise or fall through the threshold region. As device gains increase, the outputs will swing more, creating more induced voltage. Instantaneous current change will be greater as outputs become quicker, generating more induced voltage.

Package-related causes of output oscillation are not entirely to blame for problems with input rise and fall time measurements. All testers have V_{CC} and ground leads with some finite inductance. This inductance must be added to the inductance of the package to determine the overall voltage which will be induced when the outputs change. As the reference for the input signals moves further away from the pin

under test, the test will be more susceptible to problems caused by the inductance of the leads and stray noise. Any noise on the input signal will also cause problems.

Enable and Disable Times

Figure 7 and Figure 8 show that the disable times are measured at the point where the output voltage has risen or fallen by 0.3V from the voltage rail level (i.e., ground for tplz or VCC for tPHZ). This change enhances the repeatability of measurements, reduces test times, and gives the system designer more realistic delay times to use in calculating minimum cycle times. Since the high-impedance state rising or falling waveform is RC-controlled, the first 0.3V of change is more linear and is less susceptible to external influences. More importantly, perhaps from the system designer's point of view, a change in voltage of 0.3V is adequate to ensure that a device output has turned OFF. Measuring to a larger change in voltage merely exaggerates the apparent Disable time artificially penalizing system performance (since the designer must use the Enable and Disable times to figure worst case timing.)




Figure 4. Waveform for Inverting and Non-Inverting Functions




Figure 6. Setup Time, Hold Time and Recovery Time

Propagation Delay, f_{max}, Set, Hold, and Recovery Times

A 1 MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing f_{max} . A 50% duty cycle should always be used when testing f_{max} . Two pulse generators are usually required for testing such parameters as setup time (t_s), hold time (t_h), recovery time (t_s C) shown in Figure 6.

Electrostatic Discharge

Precautions should be taken to prevent damage to devices by electrostatic discharge. Static charge tends to accumulate on insulated surfaces such as synthetic fabrics or carpeting, plastic sheets, trays, foam, tubes or bags, and on ungrounded electrical tools or appliances. The problem is much worse in a dry atmosphere. In general, it is recommended that individuals take the precaution of touching a known ground before handling devices. To effectively avoid electrostatic damage to LCX devices, it is recommended that individuals wear a grounded wrist strap when handling devices. More often, handling equipment, which is not properly grounded, causes damage to parts. Ensure that all plastic parts of the tester, which are near the device, are conductive and connected to ground.




Figure 5. Propagational Delay, Pulse Width and trec Waveforms





Figure 7. 3-State Output High Enable and Disable Times



V_m = 1.5V

Figure 8. 3-State Output Low Enable and Disable Times

Definitions of Symbols

DC Characteristics

Currents	Positive current is defined as conventional current
	flow into a device. Negative current is defined as
	current flow out of a device.

Voltages All voltages are referenced to the ground pin.

ICC The current flowing into the VCC supply terminal when the device is at a quiescent state.

ICCH The current flowing into the V_{CC} supply terminal when the outputs are in the HIGH state.

ICCL The current flowing into the V_{CC} supply terminal when the outputs are in the LOW state.

ICCZ The current flowing into the V_{CC} supply terminal when the outputs are disabled (high impedance).

Alcc Additional I_{CC} due to TTL HIGH levels forced on CMOS inputs.

Input Current. The current flowing into or out of an input when a specified LOW or HIGH voltage is applied to that input.

IOH Output HIGH Current. The current flowing out of an output which is in the HIGH state.

IOL Output LOW Current. The current flowing into an output which is in the LOW state.

Output Short Circuit Current. The current flowing out of an output in the HIGH state when that output is shorted to ground (or other specified potential).

IOZ Output high impedance current. The current flowing into or out of a disabled output when specified LOW or HIGH voltage is applied to that output

IOFF Input/Output power–off leakage current. The maximum leakage current into or out of the input/output transistors when forcing the input/output from 0V to 5.5V with V_{CC} = 0V.

V_{CC} Supply Voltage. The range of power supply voltages over which the device is guaranteed to operate.

V_{IH} Input HIGH Voltage. The minimum input voltage that is recognized as a DC HIGH level.

V_{IL} Input LOW Voltage. The maximum input voltage that is recognized as a DC LOW level.

VOH

Output HIGH Voltage. The voltage at an output conditioned HIGH with a specified output load and VCC supply voltage.

Vol. Output LOW Voltage. The voltage at an output conditioned LOW with a specified output load and VCC supply voltage.

VOLP Maximum (peak) voltage induced on a static LOW output during switching of other outputs.

VOLV Minimum (valley) voltage induced on a static LOW output during switching of other outputs.

AC Characteristics

fmax Toggle Frequency/Operating Frequency – The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function properly.

tp_H Propagation Delay Time – The time between the specified reference points, on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level.

tpHL Propagation Delay Time – The time between the specified reference points, on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level.

t_w Pulse Width – The time between specified amplitude points of the leading and trailing edges of a pulse.

th Hold Time – The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

ts Setup Time – The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition.

tpHz Output Disable Time (of a 3-state Output) from HIGH Level – The time between specified levels on the input and a voltage 0.3V below the steady state output HIGH level with the 3-state output changing from the defined HIGH level to a high impedance (OFF) state.

tpLz Output Disable Time (of a 3-state Output) from LOW Level – The time between specified levels on the input and a voltage 0.3V above the steady state output LOW level with the 3-state output changing from the defined LOW level to a high impedance (OFF) state.

tpzH Output Enable Time (of a 3-state Output) to a HIGH Level – The time between the specified levels of the input and output voltage waveforms with the 3-state output changing from a high impedance (OFF) state to a HIGH level.

tpzL Output Enable Time (of a 3-state Output) to a LOW Level – The time between the specified levels of the input and output voltage waveforms with the 3-state output changing from a high impedance (OFF) state to a LOW level.

t_{rec} Recovery Time – The time between the specified level on the trailing edge of an asynchronous input control pulse and the same level on a synchronous input (clock) pulse such that the device will respond to the synchronous input.

LCX Family Characteristics

LCX and LVT Products


Product Family	74LCX	74LVT
Technology	CMOS	BiCMOS
ICCL (mA)	0.01	12.0
ICC vs Frequency (50MHz)	130mA	275mA
Speed ('244 Max)	6.5ns	4.1ns
Drive (2.0V/0.55V) JEDEC (2.4V/0.4V)	>-24mA/24mA -18mA/16mA	–32mA/64mA –8mA/16mA
5V Tolerant Inputs Outputs	YES YES	YES YES*
Power–Down High–Z	YES	YES
Data Retention	YES	NO

^{*} LVT claims 5V-Tolerant outputs, but it is not specified.

The following graph compares the 5V-tolerance capability of LCX and LVT. When LCX is not driving the bus (outputs are disabled), the levels on that bus can exceed the LCX V_{CC} with no adverse effect on the device or any loading on the bus. In fact, test data shows that a disabled LCX output can "tolerate" signals over 13V on the outputs.

5V Output Tolerance


(IOZ vs V_{out} , $V_{CC} = 2.7V$, +25°C)



Another advantage of the LCX family is the low dynamic current. Low dynamic current means low power consumption. Low power consumption means smaller power supplies, longer battery life and physically smaller systems. The following graph shows the Motorola 74LCX245's I_{CC} vs. Frequency performance with 8 outputs switching. To give an idea of power improvement that can be had with low voltage logic, a 74LCX245 consumes about the same power running at 35MHz that a 74F245 does statically. At 100MHz the LCX device only consumes about 200mA.

ICC versus Frequency

(25°C, 3.3V)



LCX — Low-Voltage CMOS Logic (With 5V-Tolerant Inputs and Outputs)

The LCX family represents Motorola's Low–Voltage CMOS family. These devices offer mixed 3V–5V capability and are recommended for applications where 3.3V and 5V subsystems interface with one another and where low power consumption is a necessity. The input and output (Note 1) structures of the LCX family of products will tolerate input and output node exposure to signals or DC levels that exceed the V_{CC} level (Note 2). Refer to Figure 9 for schematic description of a typical LCX circuit. Note that the output PMOS device P1 has its bulk potential supplied by the output of the comparator X1 rather than by V_{CC} as in conventional CMOS. The circuitry contained within the comparator is designed such that the output is always the greater of V_{CC} or V_O. This technique circumvents the P+/N– bulk–source forward junction that usually appears between the PMOS drain at the output and the bulk connection of the output PMOS which is usually tied to V_{CC}. Eliminating this junction is fundamental to the powered–down high Z and overvoltage tolerance features that distinguish Motorola's LCX family from other Low–Voltage CMOS products.

NOTE 1: U.S. patent pending.

NOTE 2: Output overvoltage is permitted unconditionally for 3-stated outputs. For active outputs, see datasheet.




Figure 9. Simplified LCX Schematic Diagram

LCX Applications Information

Introduction

Many system designers concerned about reducing power in mobile computing, portable systems and communications may be unnecessarily avoiding the use of 3.3V products because of either cost or the *dreaded* 3V/5V interface. Cost may be a concern, but nearly every new 3.3V device has better performance - either increased speed or reduced power - when compared to a 5V "counterpart". In the long run it could easily cost the equipment maker more to continue with older technology rather than make the move to 3.3V or mixed 3.3V/5V systems.

There are three major reasons that chip manufacturers are accelerating the introduction of low voltage devices. First-DRAM manufacturers are worried about damage to products with fine geometries. As memory becomes more dense, feature geometries by necessity shrink. Voltages as high as 5V would damage these compactly designed RAMs. Second-as processor manufacturers have increased the performance of their chips, they have found that packages could not handle the increased power dissipation need. The enabling factor is the move to 3.3V supplies. Power dissipation varies by the ratio of the squares of the VCCs, (PD $\approx (V_{CC}^2)$ (capacitance)(frequency)), so the ratio of reduction in power is $3.3^2/5^2$ (11/25) when moving from 5V to 3.3V. Third-Battery-powered system manufactures are continually working for extended battery life. Obviously a 56+% reduction in power would considerably extend battery life. There are other benefits as well. Smaller packaging can be used to house the low voltage chips-saving board space and making the end product smaller and lighter. Smaller or fewer power supplies are required, and costly, space- hogging heat dissipating equipment can be eliminated.

Most 3.3V logic families can directly interface only with other 3.3V products. LVC, LVX, VHC, LVQ, FCT3, and HC product families are lines that may work well for pure 3.3V system interface. Of these families only LVX guarantees 5V-tolerant inputs. The other families can tolerate maximum input and output levels of only VCC+0.5V. If a 5V TTL bus voltage swings to levels that exceed these specifications then the non 5V-tolerant products may be damaged, destroyed, load the bus, or current may be sourced into its 3.3V supply. Not only is it important to be 5V-tolerant on the inputs but to be 5V-tolerant on the outputs as well.

The LCX family provides the necessary circuitry to bridge the technology gap between the 5V and 3.3V worlds. The inputs of this low voltage family can be safely driven to 5.5V, guaranteed, easily handling a 5V TTL or 5V CMOS interface on the input bus. When the LCX device outputs, or I/Os, have finished their tasks and are in the high-impedance state, the voltage levels on the bus to which they are tied may rise well above the 3.3V VCC, up to 5.5V without loading the bus or causing damage to the device or power supply, guaranteed. This capability has been properly termed 5V tolerant, rather than 3.3V/5V translation which is a misnomer. (Products that are powered by 3.3V supplies do not drive 5V rail-to-rail

output swings. Dual 3.3V/5V supply devices are needed to drive 5V CMOS level outputs.)

There is no longer reason to fear mixed voltage designs. The LCX family is available now to help you bridge the 3.3V-5V interface.

Interfacing Dual Systems

To properly interface between integrated circuits, it is imperative that input and output specifications be reviewed and voltage and current levels satisfied. Output specifications (VOH and VOL) of the driving device must meet or exceed the input requirements (VIH and VIL) of the receiving device for the interface to function properly. Meeting these requirements protects against malfunction when operating in environments which may induce noise to the interface.

The 5V power supply has been the standard for many years in the IC world. Several product families have been introduced with varying speeds, drive capabilities, and power requirements. Because of this many I/O standards have evolved complicating the interface between 5V devices. The move to 3.3V power supplies actually simplifies the interface problem. Pure Bipolar products do not function well at 3.3V, so the core technology is either BiCMOS or pure CMOS. In a pure 3.3V MOS environment the interface can be made directly — inputs and outputs. However, it will be several years before all system components operate from 3.3V supplies. This is especially true for peripheral devices such as printers, displays, and faxes.

Interfacing 5V-TTL to Pure 3.3V Logic

(No 5V-Tolerance)

When the desired interface is 5V-TTL to pure 3.3V CMOS (such as LVQ), the solution may become a little messy. The designer must make sure that the 5V-TTL outputs do not exceed the 3.3V CMOS input specifications. There are a few options available to protect the 3.3V device from excessive input current. The 3.3V and 5V power supplies should be regulated together. It would also be a benefit to run the 5V supply on the low side reducing the VCC-VOH difference. If, however, the power supplies are not regulated together and the supplies end up at 5V+10% and 3.3V-10% then the 3.3V CMOS input specifications would likely be violated. To keep within the 3.3V CMOS input specification the 5V-TTL output cannot exceed $0.5V + V_{CC}$ of the CMOS device. The simplest way to ensure that VOH remains within the input specification is to use a parallel termination resistor tied to ground. There are also CMOS switches that can be placed between the 5V and 3.3V devices to reduce the VOH, but this solution can be very expensive.

Interfacing 5V-CMOS to Pure 3.3V Logic

(No 5V-Tolerance)

When the interface is a 5V CMOS device and a 3.3V CMOS device without 5V-tolerance, the problem is much like the 5V-TTL interface — but worse. The output of the 5V device must be reduced or large currents will flow into the

3.3V device. This type of interface is simply not recommended.

Interfacing Pure 3.3V Logic to 5V Inputs (No 5V Output Tolerance)

Interfacing 3.3V CMOS to 5V-TTL inputs can be done directly. LVCMOS/LVTTL output specifications and 5V-TTL input specifications are compatible. Be aware of 5V buses that have pull-up resistors on the inputs. If pull-up resistors are used then pull-down resistors should be used to compensate and reduce a high voltage level to within the output specification range of the 3.3V device. Interfacing a 3.3V CMOS output to a 5V CMOS output should NEVER be done. The output swing of the 3.3V device is insufficient to drive the 5V CMOS device. If a pull-up resistor to 5V VCC was used to raise the input level high enough to drive the 5V CMOS input then massive current would flow into the 3.3V device output.

Interfacing to 5V-Tolerant LCX Devices

Many of the problems and concerns associated with pure 3.3V interface can be resolved simply by using 5V-tolerant LCX devices. LCX tolerates 5V-TTL or 5V CMOS levels on its inputs. There is no inherent leakage path that would damage the device or in any way adversely affect these interfaces.

The 5V-tolerant output feature protects the 3.3V bus from high signal excursions on the 5V bus when the 3.3V bus is inactive (3–State). Only LCX devices with 3–State capability have 5V-tolerant outputs. Gates and MSI products without 3–State capability have 5V-tolerant inputs but not 5V-tolerant outputs. When an LCX device is enabled the 5V output tolerance is not active and will not protect the LCX device in cases of bus contention. Care must be taken to ensure that the LCX device is 3–Stated when there are 5V signals present on the bus.

5V signals can also be caused by the use of pull-ups on the 5V bus. Similarly certain 5V devices with internal pull-ups could cause leakage current into the LCX enabled outputs. Pay close attention to the 5V device data sheets to be sure that 5V pull-ups do not exist on the 5V bus. Do not interface an LCX output to a 5V CMOS input. The VOH level of LCX devices is not high enough to reliably drive a 5V CMOS input.

Summary

LCX is recommended for interfacing 3V and 5V buses. LCX is CMOS based, so it is very stingy when it comes to power consumption — perfect for battery powered applications. Built on Motorola's .8 micron CMOS process, LCX has high drive and high speed making it perfect for many high end applications, and 5V-tolerant inputs and outputs makes LCX ideal for use in mixed voltage environments.




Figure 10. LCX System Block Diagram

Design Considerations

The LCX family was designed to alleviate many of the drawbacks that are common to current low-voltage logic circuits. LCX combines the low static power consumption and the high noise margins of CMOS with a high fan-out, low input loading and a 50 Ω transmission line drive capability.

Performance features such as 5ns speeds at CMOS power levels, ±24mA drive, excellent noise, ESD and latch-up immunity are characteristics that designers of state-of-the-art systems require. LCX provides this level of performance. To fully utilize the advantages provided by LCX, the system designer should have an understanding of the flexibility as well as the trade-offs of CMOS design. The following section discusses common design concerns relative to the performance and requirements of LCX.

There are six items of interest which need to be evaluated when implementing LCX devices in new designs:

- Thermal Management circuit performance and longterm circuit reliability are affected by die temperature.
- Interfacing interboard and technology interfaces, battery backup and power down or live insert/extract systems require some special thought.
- Transmission Line Driving LCX has excellent line driving capabilities.
- Noise effects As edge rates increase, the probability of crosstalk and ground bounce problems increases. The enhanced noise immunity and high threshold levels improve LCX's resistance to crosstalk problems.
- Board Layout Prudent board layout will ensure that most noise effects are minimized.
- Power Supplies and Decoupling Maximize ground and VCC traces to keep VCC/ground impedance as low as possible; full ground/VCC planes are best. Decouple any device driving a transmission line; otherwise add one capacitor for every package

Thermal Management

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point. See the Thermal Management Considerations Section on page 187 for LCX power calculations.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit — from the junction region to the ambient environment. The basic formula for converting power dissipation to estimated junction temperature is:

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JC} + \overline{\theta}_{CA}) \tag{1}$$

or

$$T_{J} = T_{A} + P_{D}(\overline{\theta}_{JA})$$
 (2)

where

T_J = maximum junction temperature

TA = maximum ambient temperature

PD = calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).

 $\overline{\underline{\theta}}$ JC = average thermal resistance, junction to case

 $\overline{\theta}_{CA}$ = average thermal resistance, case to ambient

 $\overline{\theta}_{JA}$ = average thermal resistance, junction to ambient This Motorola recommended formula has been approved

This Motorola recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL-M-38510 (JAN) devices.

Only two terms on the right side of equation (1) can be varied by the user — the ambient temperature, and the device case-to-ambient thermal resistance, $\bar{\theta}_{CA}$. (To some extent the device power dissipation can also be controlled, but under recommended use the V_{CC} supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\bar{\theta}_{CA}$ thermal resistance term. $\bar{\theta}_{JC}$ is essentially independent of air flow and external mounting method, but is sensitive to package material, die bonding method, and die area.

For applications where the case is held at essentially a fixed temperature by mounting on a large or temperaturecontrolled heat sink, the estimated junction temperature is calculated by:

$$T_{IJ} = T_{C} + P_{D}(\overline{\theta}_{IJC}) \tag{3}$$

where T_C = maximum case temperature and the other parameters are as previously defined.

Air Flow

The effect of air flow over the packages on $\overline{\theta}JA$ (due to a decrease in $\overline{\theta}CA$) reduces the temperature rise of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.

Even though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.

The majority of users employ some form of air-flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last package is a function of the air flow rate and individual package dissipations.

Optimizing The Long Term Reliability of Plastic Packages

Todays plastic integrated circuit packages are as reliable as ceramic packages under most environmental conditions. However when the ultimate in system reliability is required, thermal management must be considered as a prime system design goal.

Design Considerations

Modern plastic package assembly technology utilizes gold wire bonded to aluminum bonding pads throughout the electronics industry. When exposed to high temperatures for protracted periods of time an intermetallic compound can form in the bond area resulting in high impedance contacts and degradation of device performance. Since the formation of intermetallic compounds is directly related to device junction temperature, it is incumbent on the designer to determine that the device junction temperatures are consistent with system reliability goals.

Predicting Bond Failure Time

Based on the results of almost ten (10) years of +125°C operating life testing, a special arrhenius equation has been developed to show the relationship between junction temperature and reliability.

(1)
$$T = (6.376 \times 10^{-9})e \left[\frac{11554.267}{273.15 + T_J} \right]$$

Where: T = Time in hours to 0.1% bond failure (1 failure per 1.000 bonds).

= Device junction temperature, °C.

And:

(2) $T_J = T_A + P_D\theta_{JA} = T_A + \Delta T_J$

 T_{J}

Where: T_J = Device junction temperature, °C.

T_A = Ambient temperature, °C.

PD = Device power dissipation in watts.

θJA = Device thermal resistance, junction to air, °C/Watt.

ΔT_J = Increase in junction temperature due to onchip power dissipation.

Table 1 shows the relationship between junction temperature, and continuous operating time to 0.1% bond failure, (1 failure per 1,000 bonds).

TABLE 1 — DEVICE JUNCTION TEMPERATURE versus
TIME TO 0.1% BOND FAILURES.

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0

Table 1 is graphically illustrated in Figure 11 which shows that the reliability for plastic and ceramic devices is the same until elevated junction temperatures induce intermetallic failures in plastic devices. Early and mid-life failure rates of plastic devices are not effected by this intermetallic mechanism.




Figure 11. Failure Rate versus Time Junction Temperature

Procedure

After the desired system failure rate has been established for failure mechanisms other than intermetallics, each device in the system should be evaluated for maximum junction temperature. Knowing the maximum junction temperature, refer to Table 1 or Equation 1 to determine the continuous operating time required to 0.1% bond failures due to intermetallic formation. At this time, system reliability departs from the desired value as indicated in Figure 11.

Air flow is one method of thermal management which should be considered for system longevity. Other commonly used methods include heat sinks for higher powered devices, refrigerated air flow and lower density board stuffing. Since $\overline{\theta}_{CA}$ is entirely dependent on the application, it is the responsibility of the designer to determine its value. This can be achieved by various techniques including simulation, modeling, actual measurement, etc.

The material presented here emphasizes the need to consider thermal management as an integral part of system design and also the tools to determine if the management methods being considered are adequate to produce the desired system reliability.

Line Driving

With the available high-speed logic families, designers can reach new heights in system performance. Yet, these faster devices require a closer look at transmission line effects.

Although all circuit conductors have transmission line properties, these characteristics become significant when the edge rates of the drivers are equal to or less than three times the propagation delay of the line. Significant transmission line properties may be exhibited in an example where devices have edge rates of 3ns and lines of 8 inches or greater, assuming propagation delays of 1.7 ns/ft for an unloaded printed circuit trace.

Of the many properties of transmission lines, two are of major interest to the system designer: Z_{Oe} , the effective equivalent impedance of the line, and t_{pde} , the effective propagation delay down the line. It should be noted that the intrinsic values of line impedance and propagation delay, Z_{O} and t_{pd} , are geometry-dependent. Once the intrinsic values are known, the effects of gate loading can be calculated. The loaded values for Z_{Oe} and t_{pde} can be calculated with:


$$Z_{\text{Oe}} = \frac{Z_{\text{O}}}{\sqrt{1 + C_{\text{t}}/C_{\text{I}}}}$$
$$t_{\text{pde}} = t_{\text{pd}}\sqrt{1 + C_{\text{t}}/C_{\text{I}}}$$

where C_l = intrinsic line capacitance and C_t = additional capacitance due to gate loading.


The formulas indicate that the loading of lines decreases the effective impedance of the line and increases the propagation delay. Lines that have a propagation delay greater than one third the rise time of the signal driver should be evaluated for transmission line effects. When performing transmission line analysis on a bus, only the longest, most heavily loaded and the shortest, least loaded lines need to be analyzed. All lines in a bus should be terminated equally; if one line requires termination, all lines in the bus should be terminated. This will ensure similar signals on all of the lines.

There are several termination schemes which may be used. Included are series, parallel, AC parallel and Thevenin terminations. AC parallel and series terminations are the most useful for low power applications since they do not consume any DC power. Parallel and Thevenin terminations experience high DC power consumption.


Termination Schemes



b: Series Termination



c: Parallel Termination



d: AC Parallel Termination



e: Thevenin Termination

Figure 12. Termination Schemes

Series Terminations

Series terminations are most useful in high-speed applications where most of the loads are at the far end of the line. Loads that are between the driver and the end of the line will receive a two-step waveform. The first wave will be the incident wave. The amplitude is dependent upon the output impedance of the driver, the value of the series resistor and the impedance of the line according to the formula

$$V_W = V_{CC} \cdot Z_{Oe}/(Z_{Oe} + R_S + Z_S)$$

The amplitude will be one-half the voltage swing if Rs (the series resistor) plus the output impedance (Zs) of the driver is equal to the line impedance. The second step of the waveform is the reflection from the end of the line and will have an amplitude equal to that of the first step. All devices on the line will receive a valid level only after the wave has propagated down the line and returned to the driver. Therefore, all inputs will see the full voltage swing within two times the delay of the line

Parallel Termination

Parallel terminations are not generally recommended for CMOS circuits due to their power consumption, which can exceed the power consumption of the logic itself. The power consumption of parallel terminations is a function of the resistor value and the duty cycle of the signal. In addition, parallel termination tends to bias the output levels of the driver towards either VCC or ground. While this feature is not desirable for driving CMOS inputs, it can be useful for driving TTL inputs.

AC Parallel Termination

AC parallel terminations work well for applications where the delays caused by series terminations are unacceptable. The effects of AC parallel terminations are similar to the effects of standard parallel terminations. The major difference is that the capacitor blocks any DC current path and helps to reduce power consumption.

Thevenin Termination

Thevenin terminations are also not generally recommended due to their power consumption. Like parallel termination, a DC path to ground is created by the terminating resistors. The power consumption of a Thevenin termination will generally not be a function of the signal duty cycle. Thevenin terminations are more applicable for driving CMOS inputs because they do not bias the output levels as paralleled terminations do. It should be noted that lines with Thevenin terminations should not be left floating since this will cause the input levels to float between VCC or ground, increasing power consumption.

LCX circuits have been designed to drive 50Ω transmission lines over the full temperature range.

LCX devices also feature balanced totem pole output structures to allow equal source and sink current capability. This provides balanced edge rates and equal rise and fall times. Balanced drive capability and transition times eliminates the need to calculate two different delay times for each signal path and the requirement to correct signal polarity for the shortest delay time.

Noise Effects

LCX offers excellent noise immunity. However, even the most advanced technology alone cannot eliminate noise problems. Good circuit board layout techniques are essential to take full advantage of the superior performance of LCX circuits

Well-designed circuit boards also help eliminate manufacturing and testing problems.

Another recommended practice is to segment the board into a high-speed area, a medium-speed area and a low-speed area. The circuit areas with high current requirements (i.e., buffer circuits and high-speed logic) should be as close to the power supplies as possible; low-speed circuit areas can be furthest away.

Decoupling capacitors should be adjacent to all buffer chips; they should be distributed throughout the logic: one capacitor per chip. Transmission lines need to be terminated to keep reflections minimal. To minimize crosstalk, long signal lines should not be close together.

Crosstalk

The problem of crosstalk and how to deal with it is becoming more important as system performance and board densities increase. Crosstalk is the capacitive coupling of signals from one line to another. The amplitude of the noise generated on the inactive line is directly related to the edge rates of the signal on the active line, the proximity of the two lines and the distance that the two lines are adjacent.

Crosstalk has two basic causes. Forward crosstalk, Figure 13, is caused by the wavefront propagating down the printed circuit trace at two different velocities. This difference in velocities is due to the difference in the dielectric constants of air ($\epsilon_{\Gamma} = 1$) and epoxy glass ($\epsilon_{\Gamma} = 4.7$). As the wave propagates down the trace, this difference in velocities will cause one edge to reach the end before the other. This delay is the cause of forward crosstalk; it increases with longer trace length, so consequently the magnitude of forward crosstalk will increase with distance.

Reverse crosstalk, Figure 14, is caused by the mutual inductance and capacitance between the lines which is a

transformer action. Reverse crosstalk increases linearly with distance up to a critical length. This critical length is the distance that the signal can travel during its rise or fall time.

Although crosstalk cannot be totally eliminated, there are some design techniques that can reduce system problems resulting from crosstalk. LCX's industry-leading noise margins makes it easier to design systems immune to crosstalk-related problems.




Figure 13. Forward Crosstalk on PCB Traces

Key		Vertical Scale	Horizontal Scale
	Active Driver	1.0 V/Div	50 ns/Div
	Forward Crosstalk	0.2 V/Div	5.0 ns/Div
	Active Receiver	1.0 V/Div	5.0 ns/Div

This figure shows traces taken on a test fixture designed to exaggerate the amplitude of crosstalk pulses.




Figure 14. Reverse Crosstalk on PCB Traces

Key	Vertical Scale	Horizontal Scale
Active Driver	1.0 V/Div	50 ns/Div
Forward Crosstalk	0.2 V/Div	5.0 ns/Div
- Active Receiver	1.0 V/Div	5.0 ns/Div

This figure shows traces taken on a test fixture designed to exaggerate the amplitude of crosstalk pulses.

Ground Bounce

Ground bounce occurs as a result of the intrinsic characteristics of the leadframes and bondwires of the packages used to house CMOS devices. As edge rates and drive capability increase in advanced logic families, the effects of these intrinsic electrical characteristics become more pronounced.

Figure 15 shows a simple circuit model for a device in a leadframe driving a standard test load. The inductor L1 represents the parasitic inductance in the ground lead of the package; inductor L2 represents the parasitic inductance in the power lead of the package; inductor L3 represents the parasitic inductance in the output lead of the package; the resistor R1 represents the output impedance of the device output, and the capacitor and resistor C_L and R_L represent the standard test load on the output of the device.




Figure 15. Output Model




Figure 16. Output Voltage



Figure 17. Output Current



Figure 18. Inductor Voltage

Design Considerations

The three waveforms shown in Figure 16 through Figure 18 depict how ground bounce is generated. The first waveform shows the voltage (V) across the load as it is switched from a logic HIGH to a logic LOW. The output slew rate is dependent upon the characteristics of the output transistor, the inductors L1 and L3, and CL, the load capacitance. The second waveform shows the current that is generated as the capacitor discharges [I = CL \bullet dV/dt]. The inductance in the ground lead due to the changing currents [Vgb = -L \bullet (dl/dt)].

There are many factors which affect the amplitude of the ground bounce. Included are:

- Number of outputs switching simultaneously: more outputs result in more ground bounce.
- Type of output load: capacitive loads generate two to three times more ground bounce than typical system traces.
 Increasing the capacitive load to approximately 60–70 pF increases ground bounce. Beyond 70 pF, ground bounce drops off due to the filtering effect of the load. Moving the load away from the output reduces the ground bounce.
- Location of the output pin: outputs closer to the ground pin exhibit less ground bounce than those further away.
- · Voltage: lowering VCC reduces ground bounce.
- Test fixtures: standard test fixtures generate 30 to 50% more ground bounce than a typical system since they use capacitive loads which both increase the AC load and form LCR tank circuits that oscillate.

Ground bounce produces several symptoms:

- · Altered device states. LCX does not exhibit this symptom.
- Propagation delay degradation. LCX devices are characterized not to degrade more than 200ps per additional output switching.
- Undershoot on active outputs. The worst-case undershoot will be approximately equal to the worst-case quiet output noise.
- Quiet output noise. The LCX worst case quiet output has been characterized to be typically 800mV. It will be much less in well designed systems.

Observing either one of the following rules is sufficient to avoid running into any of the problems associated with ground bounce:

First, use caution when driving asynchronous TTL-level inputs from CMOS octal outputs, or

Second, use caution when running control lines (set, reset, load, clock, chip select) which are glitch-sensitive through the same devices that drive data or address lines.

When it is not possible to avoid the above conditions, there are simple precautions available which can minimize ground bounce noise. These are:

- · Locate these outputs as close to the ground pin as possible.
- Use the lowest V_{CC} possible or separate the power supplies.
- Use board design practices which reduce any additive noise sources, such as crosstalk, reflections, etc.

Design Rules

The set of design rules listed below are recommended to ensure reliable system operation by providing the optimum power supply connection to the devices. Most designers will recognize these guidelines as those they have employed with advanced bipolar logic families.

- Use multi-layer boards with V_{CC} and ground planes, with the device power pins soldered directly to the planes to ensure the lowest power line impedances possible.
- Use decoupling capacitors for every device, usually 0. 1 μF should be adequate. These capacitors should be located as close to the ground pin as possible.
- Do not use sockets or wirewrap boards whenever possible.
- Do not connect capacitors from the outputs directly to ground.

Decoupling Requirements

Motorola's LCX family, as with other high-performance, high-drive logic families, has special decoupling and printed circuit board layout requirements. Adhering to these requirements will ensure the maximum advantages are gained with LCX products.




Figure 19. Power Distribution Impedances

Local high frequency decoupling is required to supply power to the chip when it is transitioning from a LOW to a HIGH value. This power is necessary to charge the load capacitance or drive a line impedance. Figure 19 displays various V_{CC} and ground layout schemes along with associated impedances.

For most power distribution networks, the typical impedance is between 100 and 150 Ω . This impedance appears in series with the load impedance and will cause a droop in the V_{CC} at

the part. This limits the available voltage swing at the local node, unless some form of decoupling is used. This drooping of rails will cause the rise and fall times to become elongated. Consider the example described in Figure 20 to calculate the amount of decoupling necessary. This circuit utilizes an LCX240 driving a 150Ω bus from a point somewhere in the middle.




Figure 20. Octal Buffer Driving a 150 Ω Bus


Being in the middle of the bus, the driver will see two 150Ω loads in parallel, or an effective impedance of 75Ω . To switch the line from rail to rail, a drive of 37mA is needed; about 300mA will be required if all eight lines switch at once. This instantaneous current requirement will generate a voltage across the impedance of the power lines, causing the actual V_{CC} at the chip to droop. This droop limits the voltage swing available to the driver. The net effect of the voltage droop will lengthen device rise and fall times and slow system operation. A local decoupling capacitor is required to act as a low impedance supply for the driver chip during high current conditions. It will maintain the voltage within acceptable limits and keep rise and fall times to a minimum. The necessary values for decoupling capacitors can be calculated with the formula given in Figure 21.

In this example, if the V_{CC} droop is to be kept below 30mV and the edge rate equals 4 ns, a 0.04 μ F capacitor is needed.

It is good practice to distribute decoupling capacitors evenly through the logic, placing one capacitor for every package.

Capacitor Types

Decoupling capacitors need to be of the high K ceramic type with low equivalent series resistance (ESR), consisting primarily of series inductance and series resistance. Capacitors using 5ZU dielectric have suitable properties and make a good choice for decoupling capacitors; they offer minimum cost and effective performance.



Place one decoupling capacitor adjacent to each package driving any transmission line and distribute others evenly throughout the logic.

Figure 21. Formula for Calculating Decoupling Capacitors

MOTOROLA

Device Datasheets

Product Preview

Low-Voltage CMOS Quad 2-Input NAND Gate With 5V-Tolerant Inputs


The MC74LCX00 is a high performance, quad 2-input NAND gate operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX00 inputs to be safely driven from 5V devices.

Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 14-Lead (Top View) VCC A2 B2 \overline{\partial} \overline{\partial} 2 A3 B3 \overline{\partial} 3 \\ 14 13 12 11 10 9 8 1 2 3 4 5 6 7 A0 B0 \overline{\partial} 0 A1 B1 \overline{\partial} 1 GND

LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74LCX00



LOW-VOLTAGE CMOS
QUAD 2-INPUT NAND GATE



D SUFFIX PLASTIC SOIC CASE 751A-03



M SUFFIX PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES

ĺ	Pins	Function	2.
	An, Bn On	Data Inputs Outputs	
	1		

FUNCTION TABLE

Inp	outs	Outputs
An	Bn	On
L	L	Н
L	н	Н
ļ н	L	Н
Н	Н	L

© Motorola, Inc. 1995

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
IK	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	V _O < GND	mA
	·	+50	Vo > Vcc	mA
10	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage Data Ret	Operating ention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage		0		5.5	V
v _o	Output Voltage (HIGH or L	OW State)	0		Vcc	V
loн	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V				-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V				24	mA
loн	HIGH Level Output Current, V _{CC} = 2:7V - 3.0V				-12	mA
IOL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V				12	mA
TA	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to V _{CC} = 3.0V	2.0V,	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
Voн	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
11.1		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
	·	V _{CC} = 3.0V; I _{OH} = -24mA	2.2]
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
-		V _{CC} = 3.0V; l _{OL} = 24mA		0.55	1

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

	-		T _A = -40°	T _A = -40°C to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
lį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
Icc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		10	μА
		2.7 ≤ V _{CC} ≤ 3.6V; 3.6 ≤ V _I ≤ 5.5V		±10	μА
Δlcc	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} − 0.6V		500	μΑ

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Limits		
			TA	=-40°C to	+85°C	
			V _{CC} = 3.0	V to 3.6V	V _{CC} = 2.7V	
Symbol	Parameter	Waveform	Min	Max	Max	Unit
tpLH tpHL	Propagation Delay Input to Output	1	1.5 1.5	5.2 5.2	6.0 6.0	ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

DYNAMIC SWITCHING CHARACTERISTICS


			7	T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit	
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V	
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V	

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Parameter Condition		Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.



 $\begin{array}{c} \textbf{PROPAGATION DELAYS} \\ t_R = t_F = 2.5 \text{ns}, \ 10\% \ to \ 90\%; \ f = 1 \text{MHz}; \ t_W = 500 \text{ns} \end{array}$

Figure 1. AC Waveforms



 $C_L=50 pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50\Omega)$

Figure 2. Test Circuit

Product Preview

Low-Voltage CMOS Quad 2-Input NOR Gate With 5V-Tolerant Inputs

The MC74LCX02 is a high performance, quad 2-input NOR gate operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX02 inputs to be safely driven from 5V devices.

Current drive capability is 24mA at the outputs.


- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible

9/95

- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 14-Lead (Top View) 2 3 4 5 6 Ō1

LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74LCX02

LOW-VOLTAGE CMOS **QUAD 2-INPUT NOR GATE**



D SUFFIX PLASTIC SOIC CASE 751A-03



M SUFFIX PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES

Pins	Function	
An, Bn On	Data Inputs Outputs	

FUNCTION TABLE

INPUTS		OUTPUTS
An	Bn	Ōn
L	L	Н
L	н	L
(н	į L į	L
Н	Н	L

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VĮ	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
V _O	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	٧
lık	DC Input Diode Current	-50	V _I < GND	mA
ЮК	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage		0		5.5	V
v _o	Output Voltage	(HIGH or LOW State)	0		Vcc	٧
ЮН	HIGH Level Output Current, V _{CC} = 3.0	V – 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0	V – 3.6V			24	mA
юн	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V				-12	mA
lOL	LOW Level Output Current, V _{CC} = 2.7	V – 3.0V			12	mA
TA	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} V _{CC} = 3.0V	from 0.8V to 2.0V,	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4] •
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		1
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4]
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4]
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°	C to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
l ₁	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND \text{ or } V_{CC}$		10	μА
		2.7 ≤ V _{CC} ≤ 3.6V; 3.6 ≤ V _I ≤ 5.5V		±10	μА
ΔICC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} − 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

				Limits		
			T,	\ = -40°C to	+85°C	Ì
			V _{CC} = 3.0	OV to 3.6V	V _{CC} = 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Max	Unit
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	5.2 5.2	6.0 6.0	ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

DYNAMIC SWITCHING CHARACTERISTICS


			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V,
V _{OLV}	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧

Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.



PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



 $C_L=50 pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50\Omega)$

Figure 2. Test Circuit

Low-Voltage CMOS Hex Inverter With 5V-Tolerant Inputs


The MC74LCX04 is a high performance hex inverter operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX04 inputs to be safely driven from 5V devices.

Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- · 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 14-Lead (Top View) Ō5 14 13 10 9 8 5 A2

LOGIC DIAGRAM



MC74LCX04

LOW-VOLTAGE CMOS **HEX INVERTER**



D SUFFIX PLASTIC SOIC CASE 751A-03



M SUFFIX PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES

REV 1

Pins	Function
An	Data Inputs
Ōn	Outputs

FUNCTION TABLE

in
1
۱ -

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0	· · · · · · · · · · · · · · · · · · ·	V
v _O	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
		+50	VO > VCC	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage Dat	Operating a Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	,	0		5.5	V
V _O	Output Voltage (HIG	H or LOW State)	0		Vcc	V
loн	HIGH Level Output Current, V _{CC} = 3.0V - 3.6	SV			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6	v			24	mA
lOH	HIGH Level Output Current, V _{CC} = 2.7V - 3.0	OV			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0	V			12	mA
TA	Operating Free-Air Temperature		-4 0		+85	°C
ΔΨΔΥ	Input Transition Rise or Fall Rate, V_{IN} from 0. $V_{CC} = 3.0V$	8V to 2.0V,	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
Vон	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2	•	
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
	•	V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; l _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	1
	·	V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
lj	İnput Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
Icc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_{I} \le 5.5V$		±10	μА
Δlcc	Increase in I _{CC} per Input	$2.7 \le V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$		500	μА

AC CHARACTERISTICS ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 p_F$; $R_L = 500 \Omega$)

				Limits		
			Т,	4 = -40°C to	+85°C	1
			V _{CC} = 3.0	0V to 3.6V	V _{CC} = 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Max	Unit
^t PLH ^t PHL	Propagation Delay Input to Output	1	1.5 1.5	5.2 5.2	6.0 6.0	ns
^t OSHL ^t OSLH	Output-to-Output Skew (Note 1)			1.0 1.0		ns


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshl) or LOW-to-HIGH (toslh); parameter guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
V _{OLV}	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	7	pF
COUT	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF



$$\label{eq:propagation delays} \begin{split} & \textbf{PROPAGATION DELAYS} \\ & t_{R} = t_{F} = 2.5 \text{ns}, \ 10\% \ \text{to} \ 90\%; \ f = 1 \text{MHz}; \ t_{W} = 500 \text{ns} \end{split}$$

Figure 1. AC Waveforms



 $C_L=50 pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50\Omega)$

Figure 2. Test Circuit


Low-Voltage CMOS Quad 2-Input AND Gate With 5V-Tolerant Inputs

The MC74LCX08 is a high performance, quad 2-input AND gate operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX08 inputs to be safely driven from 5V devices.


Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 14-Lead (Top View)



LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

36

MC74LCX08



LOW-VOLTAGE CMOS QUAD 2-INPUT AND GATE



D SUFFIX

PLASTIC SOIC CASE 751A-03



M SUFFIX

PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP

PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES

REV 0.2

Pins	Function
An, Bn	Data Inputs
On	Outputs

FUNCTION TABLE

INP	UTS	OUTPUTS
An	Bn	On
L	L	L
L	Н	L
H	L	L
Н	Н	Н

© Motorola, Inc. 1995

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	٧
IK	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	VO < GND	mA
		+50	Vo > Vcc	mA
lo '	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
^I GND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	0		5.5	V
v _o	Output Voltage (HIGH or LOW State)	0		Vcc	V
І ОН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
loн	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C '
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4].
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4]
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
lj	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		2.7 ≤ V _{CC} ≤ 3.6V; 3.6 ≤ V _I ≤ 5.5V		±10	μА
ΔlCC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

Symbol				Limits TA = -40°C to +85°C			
			Т,				
			V _{CC} = 3.0V to 3.6V V _{CC} = 2.7		V _{CC} = 2.7V	7	
	Parameter	Waveform	Min	Max	Max	Unit	
^t PLH ^t PHL	Propagation Delay Input to Output	1	1.5 1.5	5.5 5.5	6.2 6.2	ns	
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns	

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C		С		
Symbol	Characteristic	Condition	Min	Тур	Max	Unit	
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧	
VOLV	Dynamic LOW Valley Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V	

Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.



PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 2. Test Circuit


Low-Voltage CMOS Quad 2-Input OR Gate With 5V-Tolerant Inputs

The MC74LCX32 is a high performance, quad 2-input OR gate operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX32 inputs to be safely driven from 5V devices.


Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V: Machine Model >200V

Pinout: 14-Lead (Top View)



LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

40

MC74LCX32

LCX

LOW-VOLTAGE CMOS
QUAD 2-INPUT OR GATE



D SUFFIX

PLASTIC SOIC CASE 751A-03



M SUFFIX

PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP

PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES

REV 0.2

Pins		Function
An, E On	3n	Data Inputs Outputs

FUNCTION TABLE

INPUTS		OUTPUTS
An Bn		On
L	L	L
L	н	Н
Н	L	Н
Н	Н	Н

© Motorola, Inc. 1995

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		٧
v _o	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.5^1$	Output in HIGH or LOW State	V
¹ IK	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	VO < GND	mA
		+50	Vo > Vcc	mA
10	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
^I GND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Тур	Max	Unit
Vcc	Supply Voltage Data Ret	Operating 2.0 ention Only 1.5		3.6 3.6	٧
V _I	Input Voltage	0		5.5	V
v _o	Output Voltage (HIGH or I	OW State) 0		Vcc	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
loн	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
IOL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature		,	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to V _{CC} = 3.0V	2.0V, 0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

Symbol			T _A = -40°C to +85°C		
	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4]
		V _{CC} = 3.0V; l _{OL} = 16mA		0.4]
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol			T _A = -40°C to +85°C		
	Characteristic	Condition	Min	Max	Unit
l _l	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND \text{ or } V_{CC}$		10	μА
		2.7 ≤ V _{CC} ≤ 3.6V; 3.6 ≤ V _I ≤ 5.5V		±10	μА
ΔICC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Limits			
Symbol Parameter]		T _A = -40°C to +85°C			
			V _{CC} = 3.0V to 3.6V		V _{CC} = 2.7V	1	
	Parameter	Waveform	Min	Max	Max	Unit	
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	5.5 5.5	6.2 6.2	ns	
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns	

^{1.} These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.


DYNAMIC SWITCHING CHARACTERISTICS

-			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.



PROPAGATION DELAYS $t_R = t_F = 2.5 \text{ns}$, 10% to 90%; f = 1 MHz; $t_W = 500 \text{ns}$

Figure 1. AC Waveforms



 $C_L=50 pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50\Omega)$

Figure 2. Test Circuit

Low-Voltage CMOS Dual D-Type Flip-Flop With 5V-Tolerant Inputs

The MC74LCX74 is a high performance, dual D-type flip-flop with asynchronous clear and set inputs and complementary (O, \overline{O}) outputs. It operates from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX74 inputs to be safely driven from 5V devices.

The MC74LCX74 consists of 2 edge-triggered flip-flops with individual D-type inputs. The flip-flop will store the state of individual D inputs, that meet the setup and hold time requirements, on the LOW-to-HIGH Clock (CP) transition.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 14–Lead (Top View) V_{CC} \overline{\text{CD2}} D2 CP2 \overline{\text{SD2}} O2 \overline{\text{O2}} 14 13 12 11 10 9 8

1 2 3 4 5 6 7 CD1 D1 CP1 SD1 O1 O1 GND

MC74LCX74

LCX

LOW-VOLTAGE CMOS DUAL D-TYPE FLIP-FLOP



D SUFFIX PLASTIC SOIC CASE 751A-03



M SUFFIX PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES


REV 0.2


Pins	Function
CP1, CP2 D1, D2 CD1, CD2 SD1, SD2 On, On	Clock Pulse Inputs Data Inputs Direct Clear Inputs Direct Set Inputs Outputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



LOGIC DIAGRAM





	INPUTS			OUTPUTS		
SDn	CDn	CPn	Dn	On	Ön	OPERATING MODE
L H	H	X X	X X	H L	L H	Asynchronous Set Asynchronous Clear
L	L	x	x	н	н	Undetermined
H	H H	↑	h I	H L	L H	Load and Read Register
Н	Н		х	NC	NC	Hold

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; L = Low Voltage Level; I = Low Voltage Level; One Setup Time Prior to the Low-to-High Clock Transition; NC = No Change; X = High or Low Voltage Level or Transitions are Acceptable; ↑ = Low-to-High Transition; ↑ = Not a Low-to-High Transition; For ICC Reasons DO NOT FLOAT Inputs

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
Vo	DC Output Voltage	$-0.5 \le V_O \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	٧
lik	DC Input Diode Current	-50	V _I < GND	mA
Гок	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		∘c

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter		Тур	Max	Unit
Vcc	Supply Voltage	Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage		0		5.5	V
v _O	Output Voltage (HIGH or LOW State)	0		Vcc	V
Юн	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V				-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V -	3.6V			24	mA
Юн	HIGH Level Output Current, V _{CC} = 2.7V -	- 3.0V			-12	mA
lol	LOW Level Output Current, V _{CC} = 2.7V -	3.0V			12	mA
TA	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from V _{CC} = 3.0V	n 0.8V to 2.0V,	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

				T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit	
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V	
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V	
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		V	
	,	V _{CC} = 2.7V; I _{OH} = -12mA	2.2]	
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4]	
		$V_{CC} = 3.0V; I_{OH} = -24mA$	2.2			
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; l _{OL} = 100μA		0.2	V	
}		V _{CC} = 2.7V; I _{OL} = 12mA		0.4]	
		V _{CC} = 3.0V; l _{OL} = 16mA		0.4	}	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55		

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°		
Symbol	Characteristic	Condition	Min	Max	Unit
- II	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V$; $0V \le V_{I} \le 5.5V$		±5.0	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V; 3.6 \le V_{I} \le 5.5V$		±10	μА
Δlcc	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} − 0.6V		500	μА

AC CHARACTERISTICS¹ (t_R = t_F = 2.5ns; $C_L = 50pF$; $R_L = 500\Omega$)

				Limits				
				T _A = -40°C to +85°C				
			V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V		1	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit	
f _{max}	Clock Pulse Frequency	1	150				MHz	
tPLH tPHL	Propagation Delay CPn to On or On	1	1.5 1.5	7.0 7.0		8.0 8.0	ns	
^t PLH ^t PHL	Propagation Delay SDn or CDn to On or On	2	1.5 1.5	7.0 7.0		8.0 8.0	ns	
t _S	Setup Time, HIGH or LOW Dn to CPn	1	2.5		2.5		ns	
th	Hold Time, HiGH or LOW Dn to CPn	1	1.5		1.5		ns	
t _w	CPn Pulse Width, HIGH or LOW	1	3.3		3.3		ns	
	SDn or CDn Pulse Width, LOW	3	3.3		3.3		ns	
t _{rec}	Recovery Time SDn or CDn to CPn	1	2.0		2.5		ns	
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns	

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V


^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN} .	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.



WAVEFORM 1 – PROPAGATION DELAYS, SETUP AND HOLD TIMES $t_R=t_F=2.5 \text{ns}, \ 10\% \ to \ 90\%; \ f=1 \text{MHz}; \ t_W=500 \text{ns}$



WAVEFORM 2 – PROPAGATION DELAYS $t_{\hbox{\scriptsize R}}=t_{\hbox{\scriptsize F}}=2.5 ns,~10\%~to~90\%;~f=1 MHz;~t_{\hbox{\scriptsize W}}=500 ns$






Figure 1. AC Waveforms



WAVEFORM 4 - PULSE WIDTH

t_R = t_F = 2.5ns (or fast as required) from 10% to 90%; Output requirements: V_{OL} ≤ 0.8V, V_{OH} ≥ 2.0V

Figure 1. AC Waveforms (continued)



 C_L = 50pF or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50\Omega)$

Figure 2. Test Circuit


Low-Voltage CMOS Quad 2-Input XOR Gate With 5V-Tolerant Inputs

The MC74LCX86 is a high performance, quad 2-input XOR gate operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX86 inputs to be safely driven from 5V devices.


Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- · 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 14-Lead (Top View)



LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74LCX86



LOW-VOLTAGE CMOS QUAD 2-INPUT XOR GATE



D SUFFIX PLASTIC SOIC CASE 751A-03



M SUFFIX PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES

Pins	Function
An, Bn	Data Inputs
On	Outputs

FUNCTION TABLE

Inp	uts	Outputs
An	Bn	Ōn
L	L	L
L	Н	н
Н	L	Н
Н	Н	L



50

Low-Voltage CMOS Quad Buffer


With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX125 is a high performance, non–inverting quad buffer operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX125 inputs to be safely driven from 5V devices. The MC74LCX125 is suitable for memory address driving and all TTL level bus oriented transceiver applications.


Current drive capability is 24mA at the outputs. The Output Enable (OEn) inputs, when HIGH, disable the outputs by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 14-Lead (Top View)



LOGIC DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74LCX125



LOW-VOLTAGE CMOS QUAD BUFFER



D SUFFIX PLASTIC SOIC CASE 751A-03



M SUFFIX PLASTIC SOIC EIAJ CASE 965-01



SD SUFFIX PLASTIC SSOP CASE 940A-03



DT SUFFIX PLASTIC TSSOP CASE 948G-01

PIN NAMES

Pins	Function				
OEn Dn On	Output Enable Inputs Data Inputs 3-State Outputs				

FUNCTION TABLE

INPL	UTS	OUTPUTS
ŌĒn	Dn	On
L	L	L
L	Н	н
н	х	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for I $_{CC}$ reasons, DO NOT FLOAT Inputs



Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
٧ _I	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lικ	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	50	V _O < GND	mA
		+50	VO > VCC	mA
lo ·	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
^I GND	DC Ground Current Per Ground Pin	±100		mA
^T STG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage Ope Data Retentio	erating n Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage		0		5.5	٧
v _O	Output Voltage (HIGH or LOW (3-	State) State)	0 0		V _{CC} 5.5	٧
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V				-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V				24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V – 3.0V				-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V				12	mA
TA	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V V _{CC} = 3.0V		0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

		1	T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
	1.	V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4]
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°C		
Symbol	Characteristic	Condition	Min	Max	Unit
l _l	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V	,,,,,,	±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$; $V_{I} = V_{IH}$ or V_{IL}		±5.0	μА
lOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
ΔlCC	Increase in I _{CC} per Input	$2.7 \le V_{CC} \le 3.6V$; $V_{IH} = V_{CC} - 0.6V$		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Limits		
			T,	4 = −40°C to	+85°C	1
			V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Max	Unit
[†] PLH [†] PHL	Propagation Delay Input to Output	1	1.5 1.5	6.0 6.0	6.5 6.5	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	7.0 7.0	8.0 8.0	ns
tPHZ tPLZ	Output Disable Time From High and Low Level	. 2	1.5 1.5	6.0 6.0	7.0 7.0	ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.


DYNAMIC SWITCHING CHARACTERISTICS

			1	A = +25°	С	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V


^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tosht) or LOW-to-HIGH (tosth); parameter guaranteed by design.




WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH ^{, t} PHZ	GND

 $\begin{array}{l} C_L = 50 pF \text{ or equivalent (Includes jig and probe capacitance)} \\ R_L = R_1 = 500 \Omega \text{ or equivalent} \\ R_T = Z_{OUT} \text{ of pulse generator (typically } 50 \Omega) \end{array}$

Figure 2. Test Circuit

Low-Voltage CMOS 1-of-8 Decoder/Demultiplexer With 5V-Tolerant Inputs

The MC74LCX138 is a high performance, 1-of-8 decoder/ demultiplexer operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX138 inputs to be safely driven from 5V devices. The MC74LCX138 is suitable for memory address decoding and other TTL level bus oriented applications.

The MC74LCX138 high–speed 1–of–8 decoder/demultiplexer accepts three binary weighted inputs (A0, A1, A2) and, when enabled, provides eight mutually exclusive active–LOW outputs $(\overline{OO}-\overline{O7})$. The LCX138 features three Enable inputs, two active–LOW $(\overline{E1}, \overline{E2})$ and one active–HIGH (E3). All outputs will be HIGH unless $\overline{E1}$ and $\overline{E2}$ are LOW, and E3 is HIGH. This multiple enabled function allows easy parallel expansion of the device to a 1–of–32 (5 lines to 32 lines) decoder with just four LCX138 devices and one inverter (See Figure 1). The LCX138 can be used as an 8–output demultiplexer by using one of the active–LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active–HIGH or active–LOW state.

Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX138



LOW-VOLTAGE CMOS
DECODER/DEMULTIPLEXER



D SUFFIX PLASTIC SOIC CASE 751B-05



M SUFFIX PLASTIC SOIC EIAJ CASE 966-01




SD SUFFIX PLASTIC SSOP CASE 940B-03



DT SUFFIX PLASTIC TSSOP CASE 948F-01

Pinout: 16-Lead Plastic Package (Top View)



PIN NAMES

Pins	Function
A0-A2	Address Inputs
E1-E2	Enable Inputs
E3	Enable Input
O0-O7	Outputs


This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

55

9/95



LOGIC DIAGRAM



	INPUTS							OUT	PUTS				
E1	E2	E3	A0	A1	A2	00	01	Ō2	03	04	05	06	07
H X X	X H X	X X L	X X X	X	X X	HH	H H H	HHH	H H H	H H H	H	Н Н Н	H H H
L		TITI	TLT	LLHH	ררר	TIIL	HLHH	HILI	HHHL	HIHH	H H H H	H H H	H H H
L L L	L L L	I I I I	LHLH	L H H	I I I I	דדדד	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	H H H H	H H H H	LIII	HLHH	H L H	H H H L

H = High Voltage Level; L = Low Voltage Level; X = High or Low Voltage Level and Transitions Are Acceptable; For ICC reasons, DO NOT FLOAT Inputs




Figure 1. Expansion to 1-of-32 Decoding

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0	····	V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	$-0.5 \le V_{O} \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
lık	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
Ю	DC Output Source/Sink Current	±50		mA
ICC	DC Supply Current Per Supply Pin	±100		mA
IGND '	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage Data	Operating Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage		0		5.5	V
v _o	Output Voltage (HIGH	or LOW State)	. 0		Vcc	٧
ЮН	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V				-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V				24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V				-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V				12	mA
TA	Operating Free-Air Temperature		-4 0		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8 V _{CC} = 3.0 V	/ to 2.0V,	0		10	ns/V

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	T _A = -40°C to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} =100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		1
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		ĺ
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		1
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧
	·	V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	1
lį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
Icc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
	·	2.7 ≤ V _{CC} ≤ 3.6V; 3.6 ≤ V _I ≤ 5.5V		±10	μΑ
Δlcc	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА


^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{II} ≤ 0.5V.

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)


			TA	T _A = -40°C to +85°C		1
		,	V _{CC} = 3.0V to 3.6V V _{CC} = 2.7V			
Symbol	Parameter	Waveform	Min	Max	Max	Unit
tPLH tPHL	Propagation Delay An to On	1, 2	1.5 1.5	6.0 6.0	7.0 7.0	ns
tPLH tPHL	Propagation Delay E1, E2 to On	2	1.5 1.5	6.0 6.0	7.0 7.0	ns
tPLH tPHL	Propagation Delay E3 to On	1	1.5 1.5	7.0 7.0	8.0 8.0	ns

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

Symbol Parameter		Parameter Condition		Unit	
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF	
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF	
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF	








WAVEFORM 2: PROPAGATION DELAYS FOR NON-INVERTING OUTPUTS

Figure 2. AC Waveforms



 $C_L=50 pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50\Omega)$

Figure 3. Test Circuit


Low-Voltage CMOS Quad 2-Input Multiplexer With 5V-Tolerant Inputs

The MC74LCX157 is a high performance, quad 2-input multiplexer operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX157 inputs to be safely driven from 5V devices.

Four bits of data from two sources can be selected using the Select and Enable inputs. The four outputs present the selected data in the true (non-inverted) form. The MC74LCX157 can also be used as a function generator. Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Inputs Interface Capability With 5V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 16-Lead Plastic Package (Top View)



TRUTH TABLE

	Inp	uts		Outputs
Ē	S	I0n	l1n	Zn
H L L L	X H L L	X X X	X H X X	L H L H

MC74LCX157

LCX

LOW-VOLTAGE CMOS
QUAD 2-INPUT MULTIPLEXER



D SUFFIX PLASTIC SOIC CASE 751B-05



M SUFFIX PLASTIC SOIC EIAJ CASE 966-01



SD SUFFIX PLASTIC SSOP CASE 940B-03



DT SUFFIX PLASTIC TSSOP CASE 948F-01

PIN NAMES

REV 0

Pins	Function
10n	Source 0 Data Inputs
11n	Source 1 Data Inputs
E	Enable Input
S	Select Input
Zn	Outputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

60

9/95




Low-Voltage CMOS Octal Buffer With 5V-Tolerant Inputs and Outputs (3-State, Inverting)

The MC74LCX240 is a high performance, inverting octal buffer operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A $V_{\rm I}$ specification of 5.5V allows MC74LCX240 inputs to be safely driven from 5V devices. The MC74LCX240 is suitable for memory address driving and all TTL level bus oriented buffer applications.

Current drive capability is 24mA at the outputs. The Output Enable (\overline{OE}) input, when HIGH, disables the outputs by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10µA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 20-Lead (Top View)



MC74LCX240



LOW-VOLTAGE CMOS OCTAL BUFFER



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX
PLASTIC SOIC EIAJ
CASE 967-01



SD SUFFIX PLASTIC SSOP CASE 940C-03




DT SUFFIX PLASTIC TSSOP CASE 948E-02


PIN NAMES

I	Pins	Function
	n OE 1Dn, 2Dn 1On, 2On	Output Enable Inputs Data Inputs 3–State Outputs



LOGIC DIAGRAM





INP	UTS	OUTPUTS
10E 20E	1Dn 2Dn	10n, 20n
L	L	Н
L	Н	L
Н	Х	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for I_{CC} reasons, DO NOT FLOAT Inputs

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lK	DC Input Diode Current	-50	V _I < GND	mA
юк	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
10Н	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
ViH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		$V_{CC} = 2.7V; I_{OH} = -12mA$	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol		Condition	T _A = -40°		
	Characteristic		Min	Max	Unit
lį	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V$; $0V \le V_{I} \le 5.5V$		±5.0	μΑ
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μΑ
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_{I}$ or $V_{O} \le 5.5V$		±10	μΑ
ΔICC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

		Waveform				
	Parameter		T,			
			V _{CC} = 3.0V to 3.6V		V _{CC} = 2.7V	1
Symbol			Min	Max	Max	Unit
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	6.5 6.5	7.5 7.5	ns
tPZH tPZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.0 8.0	9.0 9.0	ns
tPHZ tPLZ	Output Disable Time From High and Low Level	2	1.5 1.5	7.0 7.0	8.0 8.0	ns
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0		ns


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS


			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
V _{OLV}	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧

Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF




WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 -- OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5 \text{ns}$, 10% to 90%; f = 1 MHz; $t_W = 500 \text{ns}$

Figure 1. AC Waveforms



TEST	SWITCH
tpLH, tpHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH, ^t PHZ	GND

 $\begin{array}{l} C_L = 50 pF \text{ or equivalent (Includes jig and probe capacitance)} \\ R_L = R_1 = 500 \Omega \text{ or equivalent} \\ R_T = Z_{OUT} \text{ of pulse generator (typically } 50 \Omega) \end{array}$

Figure 2. Test Circuit

Low-Voltage CMOS Octal Buffer


With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX244 is a high performance, non-inverting octal buffer operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX244 inputs to be safely driven from 5V devices. The MC74LCX244 is suitable for memory address driving and all TTL level bus oriented buffer applications.

Current drive capability is 24mA at the outputs. The Output Enable (\overline{OE}) input, when HIGH, disables the output by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant -- Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 20-Lead (Top View)



MC74LCX244



LOW-VOLTAGE CMOS OCTAL BUFFER



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX PLASTIC SOIC EIAJ CASE 967-01



SD SUFFIX PLASTIC SSOP CASE 940C-03





DT SUFFIX PLASTIC TSSOP CASE 948E-02

PIN NAMES

Pins	Function
n OE	Output Enable Inputs
1Dn, 2Dn	Data Inputs
1On, 2On	3-State Outputs

LOGIC DIAGRAM





INP	UTS	OUTPUTS
1 <u>OE</u> 2OE	1Dn 2Dn	10n, 20n
L.	L	L
L	Н	Н
Н	Χ.	z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for I_{CC} reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		٧
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
ЧК	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
ю	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		V _{CC} 5.5	V
Юн	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
Юн	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
lol	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0	!	10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
Voн	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
V _{OL}	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
l _l	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V$; $0V \le V_{I} \le 5.5V$		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
loff	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
ΔICC	Increase in I _{CC} per Input	$2.7 \le V_{CC} \le 3.6V$; $V_{IH} = V_{CC} - 0.6V$		500	μА

AC CHARACTERISTICS ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Limits			
	j Ī		T,	T _A = -40°C to +85°C			
			V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V	1	
Symbol	Parameter	Waveform	Min	Max	Max	Unit	
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	6.5 6.5	7.5 7.5	ns	
[†] PZH [†] PZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.0 8.0	9.0 9.0	ns	
tPHZ tPLZ	Output Disable Time From High and Low Level	2	1.5 1.5	7.0 7.0	8.0 8.0	ns	
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0		ns	

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

			7	T _A = +25°C		
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	-	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance		10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN}	Input Capacitance		V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance		V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF




WAVEFORM 1 - PROPAGATION DELAYS $t_{\rm P} = t_{\rm F} = 2.5 \, \rm ns$, 10% to 90%; $f = 1 \, \rm MHz$; $t_{\rm W} = 500 \, \rm ns$



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES tp = tp = 2.5ns, 10% to 90%; f = 1MHz; tw = 500ns

Figure 1. AC Waveforms



TEST	SWITCH
t _{PLH} , t _{PHL}	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 2. Test Circuit

Low-Voltage CMOS Octal Transceiver

With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX245 is a high performance, non-inverting octal transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX245 inputs to be safely driven from 5V devices. The MC74LCX245 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Current drive capability is 24mA at both A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bi-directional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX245



LOW-VOLTAGE CMOS OCTAL TRANSCEIVER



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX PLASTIC SOIC EIAJ CASE 967-01




SD SUFFIX PLASTIC SSOP CASE 940C-03




DT SUFFIX PLASTIC TSSOP CASE 948E-02

Pinout: 20-Lead (Top View)



PIN NAMES

Pins	Function
ŌĒ T/R	Output Enable Input Transmit/Receive Input
A0-A7	Side A 3–State Inputs or 3–State Outputs
B0-B7	Side B 3–State Inputs or 3–State Outputs



INP	итѕ	OPERATING MODE	
ŌĒ	T/R	Non-Inverting	
L	L	B Data to A Bus	
L	н	A Data to B Bus	
Н	Х	Z	

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions are Acceptable; For I_{CC} reasons, Do Not Float Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	٧
		$-0.5 \le V_O \le V_{CC} + 0.5$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
Гок	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
Ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
^I GND	DC Ground Current Per Ground Pin	±100	•	mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

1. Io absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	Operating ata Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage		0		5.5	V
Vo	Output Voltage (H	GH or LOW State) (3-State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3	3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3	.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3	3.0V			-12	mA
lOL	LOW Level Output Current, V _{CC} = 2.7V - 3	.0V			12	mA
TA	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from V _{CC} = 3.0V	0.8V to 2.0V,	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit	
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧	
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧	
Voн	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		V	
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2			
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		1	
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2			
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA	,	0.2	٧	
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4		
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55]	

^{1.} These values of V_| are used to test DC electrical characteristics only. Functional test should use V_{|H} ≥ 2.4V, V_{|L} ≤ 0.5V.

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol			TA = -40°		
	Characteristic	Condition	Min	Max	Unit
l _l	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$; $V_{I} = V_{IH}$ or V_{IL}		±5.0	μА
loff	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μΑ
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	Αц
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
Δlcc	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Limits		
·			T _A = -40°C to +85		+85°C	1
			V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Max	Unit
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	7.0 7.0	8.0 8.0	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.5 8.5	9.5 9.5	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	7.5 7.5	8.5 8.5	ns
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0		ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

		T	1	A = +25°0	>	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
C _{I/O}	Input/Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF




WAVEFORM 1 – PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 5$ 00ns



WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
^t PZL, ^t PLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

C_L = 50pF or equivalent (Includes jig and probe capacitance)

 $R_L = R_1 = 500\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 2. Test Circuit


Product Preview

Low-Voltage CMOS Quad 2-Input Multiplexer With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX257 is a high performance, quad 2-input multiplexer with 3-state outputs operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX257 inputs to be safely driven from 5V devices.

Four bits of data from two sources can be selected using the Select input. The four outputs present the selected data in the true (non-inverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the Output Enable (\overline{OE}) input. Current drive capability is 24mA at the outputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V



TRUTH TABLE

	Inputs			Outputs
ŌĒ	S	10n	l1n	Zn
H L L L	X H H L	X X L H	XLHXX	Z L H L H

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74LCX257



LOW-VOLTAGE CMOS
QUAD 2-INPUT MULTIPLEXER



D SUFFIX PLASTIC SOIC CASE 751B-05



M SUFFIX PLASTIC SOIC EIAJ CASE 966-01



SD SUFFIX PLASTIC SSOP CASE 940B-03



DT SUFFIX PLASTIC TSSOP CASE 948F-01

PIN NAMES

Pins	Function
IOn	Source 0 Data Inputs
I1n	Source 1 Data Inputs
OE	Output Enable Input
S	Select Input
Zn	Outputs




Low-Voltage CMOS Octal Transparent Latch With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX373 is a high performance, non-inverting octal transparent latch operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX373 inputs to be safely driven from 5V devices.

The MC74LCX373 contains 8 D-type latches with 3-state outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are enabled. When \overline{OE} is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V: Machine Model >200V

Pinout: 20-Lead (Top View)



77

MC74LCX373



LOW-VOLTAGE CMOS OCTAL TRANSPARENT LATCH



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX PLASTIC SOIC EIAJ CASE 967-01



SD SUFFIX PLASTIC SSOP CASE 940C-03




DT SUFFIX PLASTIC TSSOP CASE 948E-02

PIN NAMES

Pins	Function
OE	Output Enable Input
LE	Latch Enable Input
D0-D7	Data Inputs
O0-O7	3-State Latch Outputs

LOGIC DIAGRAM



	INPUTS		INTERNAL LATCHES	OUTPUTS	
ŌĒ	LE	Dn	Q	On	OPERATING MODE
L L	H H	H L	H	H L	Transparent (Latch Disabled); Read Latch
L L	†	h I	H L	H	Latched (Latch Enabled) Read Latch
L	L	х	NC	NC	Hold; Read Latch
Н	L	X	NC	Z	Hold; Disabled Outputs
H	H H	H L	H L	Z Z	Transparent (Latch Disabled); Disabled Outputs
H	<u> </u>	h I	H L	Z Z	Latched (Latch Enabled); Disabled Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; NC = No Change; X = High or Low Voltage Level or Transitions are Acceptable; Z = High Impedance State; ↓ = High-to-Low Transition; For ICC Reasons DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3–State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
Ικ	DC Input Diode Current	50	V _I < GND	mA
Іок	DC Output Diode Current	-50	V _O < GND	mA
	j	+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V – 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C to +4		
Symbol	Characteristic	Condition	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
Vон	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2]
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2]
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

				T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit	
Iį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА	
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА	
lOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА	
¹cc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА	
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_{I}$ or $V_{O} \le 5.5V$		±10	μА	
ΔlCC	Increase in I _{CC} per Input	$2.7 \le V_{CC} \le 3.6V; V_{IH} = V_{CC} - 0.6V$		500	μА	

AC CHARACTERISTICS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

				Lin	nits		
				T _A = -40°C to +85°C			
			V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V		1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
tplH tpHL	Propagation Delay Dn to On	1	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	ns
tPLH tPHL	Propagation Delay LE to On	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPZH tPZL	Output Enable Time to HIGH and LOW Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPHZ tPLZ	Output Disable Time from HIGH and LOW Level	2	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
t _S	Setup Time, HIGH or LOW Dn to LE	3	2.5		2.5		ns
th	Hold Time, HIGH or LOW Dn to LE	3	1.5		1.5		ns
t _W	LE Pulse Width, HIGH	3	3.3		3.3		ns
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0			ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshl) or LOW-to-HIGH (toslh); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _I = 50pF, V _{IH} = 3.3V, V _{II} = 0V		0.8		٧


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF



WAVEFORM 1 – PROPAGATION DELAYS $t_R = t_F = 2.5 \text{ns}$, 10% to 90%; f = 1 MHz; $t_W = 500 \text{ns}$






WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5 \text{ns}$, 10% to 90%; f = 1MHz; $t_W = 500 \text{ns}$

WAVEFORM 3 – LE to On PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES $t_R=t_F=2.5 ns$, 10% to 90%; f=1 MHz; $t_W=500 ns$ except when noted

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH, ^t PHZ	GND

C_L = 50pF or equivalent (Includes jig and probe capacitance)

 $R_L = R_1 = 500\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 2. Test Circuit


Low-Voltage CMOS Octal D-Type Flip-Flop With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX374 is a high performance, non-inverting octal D-type flip-flop operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX374 inputs to be safely driven from 5V devices.

The MC74LCX374 consists of 8 edge–triggered flip–flops with individual D–type inputs and 3–state true outputs. The buffered clock and buffered Output Enable (\overline{OE}) are common to all flip–flops. The eight flip–flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW–to–HIGH Clock (CP) transition. With the \overline{OE} LOW, the contents of the eight flip–flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. The \overline{OE} input level does not affect the operation of the flip–flops.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10µA)
 Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 20-Lead (Top View)



MC74LCX374



LOW-VOLTAGE CMOS
OCTAL D-TYPE FLIP-FLOP



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX PLASTIC SOIC EIAJ CASE 967-01




SD SUFFIX PLASTIC SSOP CASE 940C-03



DT SUFFIX PLASTIC TSSOP CASE 948E-02

PIN NAMES

Pins	Function
OE	Output Enable Input
CP	Clock Pulse Input
D0-D7	Data Inputs
O0-O7	3–State Outputs



	INPUTS		INTERNAL LATCHES	OUTPUTS	
ŌĒ	СР	Dn	Q	On	OPERATING MODE
L L	↑	i h	L H	L H	Load and Read Register
L	1	Х	NC	NC	Hold and Read Register
Н	1	Х	NC	Z	Hold and Disable Outputs
H	†	l h	L H	Z Z	Load Internal Register and Disable Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; L = Low Voltage Level; l = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; NC = No Change; X = High or Low Voltage Level and Transitions are Acceptable; Z = High Impedance State; 1 = Low-to-High Transition; 2 = Not a Low-to-High Transition; For ICC Reasons DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Output in HIGH or LOW State	V
lık	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
v _o	Output Voltage (HIGH or LOW State) (3–State)	0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
Юн	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C		
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH HIGH Level Outpu	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		<u> </u> -
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2]
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	1

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} \geq 2.4V, V_{IL} \leq 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol			T _A = -40°C to +85°C		
	Characteristic	Condition	Min	Max	Unit
łį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
lOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
ΔlCC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

				Lin	nits		
			T _A = -40°C to +85°C				7
	·		V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V		1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
f _{max}	Clock Pulse Frequency	1	150				MHz
[†] PLH [†] PHL	Propagation Delay CP to On	. 1	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PZH ^t PZL	Output Enable Time to HIGH and LOW Levels	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PHZ ^t PLZ	Output Disable Time from HIGH and LOW Levels	2	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
t _S	Setup Time, HIGH or LOW Dn to CP	1	2.5		2.5		ns
th	Hold Time, HIGH or LOW Dn to CP	1	1.5		1.5		ns
t _w	CP Pulse Width, HIGH or LOW	3	3.3		3.3		ns
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0			ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS


			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	· V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter Condition		Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF






WAVEFORM 1 - PROPAGATION DELAYS, SETUP AND HOLD TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_{R} = t_{F} = 2.5$ ns, 10% to 90%; f = 1MHz; $t_{W} = 500$ ns



WAVEFORM 3 - PULSE WIDTH $t_R = t_F = 2.5$ ns (or fast as required) from 10% to 90%; Output requirements: $V_{OL} \le 0.8V$, $V_{OH} \ge 2.0V$

Figure 1. AC Waveforms



TEST	SWITCH
tpLH, tpHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH ^{, t} PHZ	GND

 $C_L=50pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 2. Test Circuit


Low-Voltage CMOS Octal Buffer Flow Through Pinout With 5V-Tolerant Inputs and Outputs (3-State, Inverting)

The MC74LCX540 is a high performance, inverting octal buffer operating from a 2.7 to 3.6V supply. This device is similar in function to the MC74LCX240, while providing flow through architecture. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX540 inputs to be safely driven from 5V devices. The MC74LCX540 is suitable for memory address driving and all TTL level bus oriented buffer applications.

Current drive capability is 24mA at the outputs. The Output Enable (OE1, OE2) inputs, when HIGH, disables the outputs by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μΑ) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V: Machine Model >200V

Pinout: 20-Lead (Top View)



MC74LCX540



LOW-VOLTAGE CMOS **OCTAL BUFFER**



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX PLASTIC SOIC EIAJ CASE 967-01



SD SUFFIX PLASTIC SSOP CASE 940C-03



DT SUFFIX PLASTIC TSSOP CASE 948E-02


PIN NAMES

REV 1

Pins	Function
OEn	Output Enable Inputs
Dn	Data Inputs
On	3–State Outputs

© Motorola, Inc. 1995

LOGIC DIAGRAM



INPUTS			OUTPUTS
OE1	OE1 OE2 Dn		On
L	L	L	Н
L	L	Н	L
Х	н	х	Z
Н	Х	X	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for I_{CC} reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
Ίκ	DC Input Diode Current	-50	V _I < GND	mA
ок	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
Ю	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Тур	Max	Unit
VCC	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	0		5.5	V
v _O	Output Voltage (HIGH or LOW State) (3–State)	0		V _{CC} 5.5	٧
ЮН	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
T _A	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

Symbol			T _A = -40°C to +85°C		
	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		ĺ
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4]
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	1

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} \geq 2.4V, V_{IL} \leq 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol			T _A = -40°C to +85°C		
	Characteristic	Condition	Min	Max	Unit
lį.	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	2.7 ≤ V _{CC} ≤ 3.6V; 0V ≤ V _O ≤ 5.5V; V _I = V _{IH} or V _{IL}		±5.0	μА
OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
ΔICC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

	1					
	Parameter		T	1		
Symbol			V _{CC} = 3.0V to 3.6V		V _{CC} = 2.7V	1
		Waveform	Min	Max	Max	Unit
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	6.5 6.5	7.5 7.5	ns
tPZH tPZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.5 8.5	9.5 9.5	ns
t _{PHZ}	Output Disable Time From High and Low Level	2	1.5 1.5	7.5 7.5	8.5 8.5	ns
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0		ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

			1	T _A = +25°C		
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF




WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 2. Test Circuit


Low-Voltage CMOS Octal Buffer Flow Through Pinout With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX541 is a high performance, non–inverting octal buffer operating from a 2.7 to 3.6V supply. This device is similar in function to the MC74LCX244, while providing flow through architecture. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX541 inputs to be safely driven from 5V devices. The MC74LCX541 is suitable for memory address driving and all TTL level bus oriented buffer applications.

Current drive capability is 24mA at the outputs. The Output Enable (OE1. OE2) inputs, when HIGH, disables the output by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 20-Lead (Top View)



MC74LCX541



LOW-VOLTAGE CMOS OCTAL BUFFER



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX PLASTIC SOIC EIAJ CASE 967-01



SD SUFFIX PLASTIC SSOP CASE 940C-03




DT SUFFIX PLASTIC TSSOP CASE 948E-02

PIN NAMES

Pins	Function
OEn	Output Enable Inputs
Dn	Data Inputs
On	3–State Outputs

LOGIC DIAGRAM



	INPUTS	OUTPUTS	
OE1 OE2 Dn		Dn	On
L	L	L	L
L	L	Н	Н
х	Н	Х	Z
Н	Х	Х	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for I_{CC} reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		٧
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
V _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	٧
		$-0.5 \le V_O \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
¹ IK	DC Input Diode Current	-50	V _I < GND	mA
ГОК	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
Ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _C C 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			` 12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

	Characteristic		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol		Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
V _{OH} HIGH I	HIGH Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OH} = -100\mu A$	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2]
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	٧
l		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; l _{OL} = 16mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
ĪĮ.	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	2.7 ≤ V _{CC} ≤ 3.6V; 0V ≤ V _O ≤ 5.5V; V _I = V _{IH} or V _{IL}		±5.0	μА
¹ OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μΑ
ICC	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
ΔlCC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μA

AC CHARACTERISTICS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

				Limits		
			T	A = −40°C to	+85°C	1
			VCC = 3.0V to 3.6V VCC = 2.7V Min Max Max 1.5 6.5 7.5 1.5 6.5 7.5 1.5 8.5 9.5			1
Symbol	Parameter	Waveform	Min	Max	Max	Unit
tPLH tPHL	Propagation Delay Input to Output	1				ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.5 8.5	9.5 9.5	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	7.5 7.5	8.5 8.5	ns
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0		ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
CPD	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF




WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5 \text{ns}$, 10% to 90%; f = 1 MHz; $t_W = 500 \text{ns}$

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tpzh, tpHZ	GND

 $\begin{array}{l} C_L=50 pF \ \ or \ \ equivalent \ \ (Includes jig \ and \ probe \ \ capacitance) \\ R_L=R_1=500\Omega \ \ or \ \ equivalent \\ R_T=Z_{OUT} \ \ of \ \ pulse \ \ generator \ \ (typically \ 50\Omega) \end{array}$

Figure 2. Test Circuit

Product Preview


Low-Voltage CMOS Octal Latching Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX543 is a high performance, non-inverting octal latching transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX543 inputs to be safely driven from 5V devices. The MC74LCX543 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

For data flow from A to B with the $\overline{\text{EAB}}$ LOW, the A-to-B Output Enable ($\overline{\text{OEAB}}$) must be LOW in order to enable data to the B bus, as indicated in the Function Table. With $\overline{\text{EAB}}$ LOW, a LOW signal on the A-to-B Latch Enable ($\overline{\text{LEAB}}$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{\text{LEAB}}$ signal will latch the A latches, and the outputs no longer change with the A inputs. With $\overline{\text{EAB}}$ and $\overline{\text{OEAB}}$ both LOW, the 3-State B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is symetric to that above, but uses the $\overline{\text{EBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 24-Lead Package (Top View)



MC74LCX543

LCX

LOW-VOLTAGE CMOS OCTAL LATCHING TRANSCEIVER



DW SUFFIX PLASTIC SOIC CASE 751E-04



SD SUFFIX PLASTIC SSOP CASE 940D-03



DT SUFFIX PLASTIC TSSOP CASE 948H-01

PIN NAMES


REV n 2

Pins	Function
OExx Exx LExx A0-A7 B0-B7	Output Enable Inputs Enable Inputs Latch Enable Inputs 3-State Inputs/Outputs 3-State Inputs/Outputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



LOGIC DIAGRAM



FUNCTION TABLE

			Inp	uts				inte La		Out	outs	'
An	OEAB	EAB	LEAB	Bn	OEBA	EBA	LEBA	QABn	QBAn	A0-A7	B0-B7	Operating Mode
h —	г г	п.	↑	CC	H	X	X X	ΗL	X	NA NA	ΓI	Latch & Display B Outputs
х	L	L	н	U	н	х	х	NC	х	NA	NC	Hold, Read B Outputs
r - r -	нтгг	↑ ↑ L	L L↑↑	X X X	H H H	X X X	X X X	HLHL	H L X	NA NA NA NA	Z Z Z Z	Latch and B Outputs Disabled
ΗL	L L	L	L L	٥٥	H	X X	X	H	X X	NA NA	H	Transparent A to B
X	H X	X H	X X	X	H	X X	X	X NC	X	NA NA	Z Z	Disable B Outputs
UU	HH	X X	X X	p –	L	L	†	X X	H	H	NA NA	Latch & Display A Outputs
U	H	х	x	х	L	L	н	х	NC	NC	NA	Hold, Read A Outputs
X X X	H H H H	X X X	X X X	r-r-	L L H H	↑ ↑ L L	L L↑↑	H L X	HL	Z Z Z Z	NA NA NA NA	Latch and A Outputs Disabled
U	H	X X	X X	X L	L	L	L L	X	H	H	NA NA	Transparent B to A
X	H H	X X	X X	X	H X	X H	X	X	X NC	Z Z	NA NA	Enable A Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable or Enable Low-to-High Transition; L = Low Voltage Level; l = Low Voltage Level One Setup Time Prior to the Latch Enable or Enable Low-to-High Transition; Z = High Impedance State; X = High or Low Voltage Level and Transitions are Acceptable; NC = No Change; ↑ = Low-to-High Transition; U = Undriven

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		·V
Vo	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
l _{IK}	DC Input Diode Current	50	V _I < GND	mA
ОК	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage		0		5.5	٧
v _O	Output Voltage (H	HIGH or LOW State) (3-State)	0 0		V _{CC} 5.5	V
¹ ОН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V				-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V				24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V -	3.0V			-12	mA
lor	LOW Level Output Current, V _{CC} = 2.7V - 3.0V				12	mA
TA	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from V _{CC} = 3.0V	0.8V to 2.0V,	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

				T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit	
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧	
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧	
Voн	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; l _{OH} = −100μA	V _{CC} - 0.2		٧	
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2]	
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4			
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2			
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧	
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4]	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	Ī	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} \geq 2.4V, V_{IL} \leq 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°C	to +85°C	>
Symbol	Characteristic	Condition	Min	Max	Unit
l _l	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V$; $0V \le V_{I} \le 5.5V$		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
ΔlCC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} − 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Lin	nits		1
				T _A = -40°	C to +85°C		7
			VCC = 3.	0V to 3.6V	Vcc	= 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
tPLH tPHL	Propagation Delay An to Bn or Bn to An	1	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	ns
tPLH tPHL	Propagation Delay LEBA to An or LEAB to Bn	4	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PZH ^t PZL	Output Enable Time OEBA to An or OEAB to Bn	2	1.5 1.5	9.0 9.0	1.5 1.5	10.0 10.0	ns
tpHZ tpLZ	Output Disable Time OEBA to An or OEAB to Bn	2	1.5 1.5	7.0 7.0	1.5 1.5	7.5 7.5	ns
^t PZH ^t PZL	Output Enable Time EBA to An or EAB to Bn	2	1.5 1.5	9.0 9.0	1.5 1.5	10.0 10.0	ns
tPHZ tPLZ	Output Disable Time EBA to An or EAB to Bn	2	1.5 1.5	7.0 7.0	1.5 1.5	7.5 7.5	ns
t _S	Setup Time, HIGH to LOW Data to LExx	. 4	2.5		2.5		ns
th	Hold Time, HIGH to LOW Data to LExx	4	1.5		1.5		ns
t _S	Setup Time, HIGH to LOW Data to Exx	4	2.5		2.5		ns
th	Hold Time, HIGH to LOW Data to Exx	4	1.5		1.5		ns
t _W	Latch Enable or Enable Pulse Width, LOW	4	3.3		3.3		ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

DYNAMIC SWITCHING CHARACTERISTICS


			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V
V _{OLV}	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V

Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
C _{I/O}	Input/Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF




WAVEFORM 1 – A/B to B/A PROPAGATION DELAYS $t_R = t_F = 2.5 ns$, 10% to 90%; f = 1 MHz; $t_W = 500 ns$



WAVEFORM 2 - $\overline{\text{OExx/Exx}}$ to A or B OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5 \text{ns}$, 10% to 90%; f = 1MHz; $t_W = 500 \text{ns}$


Figure 1. AC Waveforms



WAVEFORM 3 - INPUT PULSE DEFINITION tR = tF = 2.5ns, 10% to 90% of 0V to 2.7V

WAVEFORM 4 - Enable to A or B PROPAGATION DELAYS, Enable MINIMUM PULSE WIDTH, A or B to Enable SETUP AND HOLD TIMES $t_B = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted

Figure 2. AC Waveforms (continued)



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH, ^t PHZ	GND
C ₁ = 50pF or equivalent (Includes jig and prob	e capacitance)

 $R_L = R_1 = 500\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)


Low-Voltage CMOS Octal Transparent Latch Flow Through Pinout With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LGX573 is a high performance, non–inverting octal transparent latch operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX573 inputs to be safely driven from 5V devices.

The MC74LCX573 contains 8 D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable ($\overline{\text{OE}}$) input. When $\overline{\text{OE}}$ is LOW, the standard outputs are enabled. When $\overline{\text{OE}}$ is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches. The LCX573 flow through design facilitates easy PC board layout.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- · Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 20-Lead (Top View)



MC74LCX573



LOW-VOLTAGE CMOS OCTAL TRANSPARENT LATCH



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX PLASTIC SOIC EIAJ CASE 967-01



SD SUFFIX PLASTIC SSOP CASE 940C-03




DT SUFFIX PLASTIC TSSOP CASE 948E-02

PIN NAMES

Pins	Function
OE	Output Enable Input
LE	Latch Enable Input
D0-D7	Data Inputs
O0-O7	3–State Latch Outputs

LOGIC DIAGRAM



	INPUTS		INTERNAL LATCHES	OUTPUTS	
ŌĒ	LE	Dn	Q	On	OPERATING MODE
L	ıπ	H	Η⊔	H	Transparent (Latch Disabled); Read Latch
L	\rightarrow	h	H L	H	Latched (Latch Enabled) Read Latch
L	L	Х	NC	NC	Hold; Read Latch
Н	L	Х	NC	Z	Hold; Disabled Outputs
H H	ΙI	H	H	Z Z	Transparent (Latch Disabled); Disabled Outputs
H	→	h I	H	Z Z	Latched (Latch Enabled); Disabled Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; NC = No Change; X = High or Low Voltage Level and Transitions are Acceptable; Z = High Impedance State; ↓ = High-to-Low Transition; For ICC Reasons DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
юк	DC Output Diode Current	-50	VO < GND	mA
		+50	Vo > Vcc	mA
ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	0		5.5	V
v _o	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V – 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

Symbol			T _A = -40°C		
	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4]
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		1
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	}
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	1
		V _{CC} = 3.0V; l _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

		,		T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit	
lj .	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА	
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$; $V_{I} = V_{IH} \text{ or } V_{IL}$		±5.0	μА	
IOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА	
Icc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА	
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_{I}$ or $V_{O} \le 5.5V$		±10	μА	
ΔICC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} − 0.6V		500	μА	

AC CHARACTERISTICS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

				Lin	nits		
	1		T _A = -40°C to +85°C				7
			V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V		1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
tPLH tPHL	Propagation Delay Dn to On	1	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	ns
tPLH tPHL	Propagation Delay LE to On	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PZH ^t PZL	Output Enable Time to HIGH and LOW Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPHZ tPLZ	Output Disable Time from HIGH and LOW Level	,2	1.5 1.5	6.5 6.5	1.5 1.5	7.0 7.0	ns
t _S	Setup Time, HIGH or LOW Dn to LE	3	2.5		2.5		ns
th	Hold Time, HIGH or LOW Dn to LE	3	1.5		1.5		ns
t _W	LE Pulse Width, HIGH	3	3.3		3.3		ns
toshl toslh	Output-to-Output Skew (Note 1)			1.0 1.0			ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

			Т	A = +25°(
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage1	$V_{CC} = 3.3V$, $C_L = 50pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$		0.8		V


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.


CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN}	Input Capacitance	apacitance V _{CC} = 3.3V, V _I = 0V or V _{CC}		pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF



WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns






WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_{R} = t_{F} = 2.5$ ns, 10% to 90%; f = 1MHz; $t_{W} = 500$ ns

WAVEFORM 3 - LE to On PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

 $C_L=50pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 2. Test Circuit


Low-Voltage CMOS Octal D-Type Flip-Flop Flow Through Pinout With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX574 is a high performance, non-inverting octal D-type flip-flop operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX574 inputs to be safely driven from 5V devices.

The MC74LCX574 consists of 8 edge–triggered flip–flops with individual D–type inputs and 3–state true outputs. The buffered clock and buffered Output Enable (\overline{OE}) are common to all flip–flops. The eight flip–flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW–to–HIGH Clock (CP) transition. With the \overline{OE} LOW, the contents of the eight flip–flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. The \overline{OE} input level does not affect the operation of the flip–flops. The LCX574 flow through design facilitates easy PC board layout.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

Pinout: 20-Lead (Top View)



MC74LCX574

LCX

LOW-VOLTAGE CMOS
OCTAL D-TYPE FLIP-FLOP



DW SUFFIX PLASTIC SOIC CASE 751D-04



M SUFFIX
PLASTIC SOIC EIAJ
CASE 967-01




SD SUFFIX PLASTIC SSOP CASE 940C-03



DT SUFFIX PLASTIC TSSOP CASE 948E-02

PIN NAMES

Pins	Function
OE CP D0-D7	Output Enable Input Clock Pulse Input Data Inputs
00-07	3-State Outputs



	INPUTS		INTERNAL LATCHES	OUTPUTS	
ŌE	СР	Dn	Q	On	OPERATING MODE
L	↑	l h	L H	L H	Load and Read Register
L	1	Х	NC	NC	Hold and Read Register
Н	1	Х	NC	Z	Hold and Disable Outputs
H H	↑	l h	L H	Z Z	Load Internal Register and Disable Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; NC = No Change; X = High or Low Voltage Level and Transitions are Acceptable; Z = High Impedance State; ↑ = Low-to-High Transition; ↑ = Not a Low-to-High Transition; For ICC Reasons DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
т _{STG}	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.
 1. Io absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
VCC	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _{CC} 5.5	٧
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
¹ OL	LOW Level Output Current, V _{CC} = 3.0V – 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
^I OL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
V _{OH}	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = -100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		1
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} \geq 2.4V, V_{IL} \leq 0.5V.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°		
Symbol	Characteristic	Condition	Min	Max	Unit
l _l	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
IOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
Icc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_1$ or $V_0 \le 5.5V$		±10	μА
ΔlCC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

				Lin	nits		
	1			T _A = -40°0	c to +85°C		7
			V _{CC} = 3.	0V to 3.6V	Vcc	= 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
f _{max}	Clock Pulse Frequency	1	150				MHz
^t PLH ^t PHL	Propagation Delay CP to On	1	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PZH ^t PZL	Output Enable Time to HIGH and LOW Levels	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPHZ tPLZ	Output Disable Time from HIGH and LOW Levels	2	1.5 1.5	6.5 6.5	1.5 1.5	7.0 7.0	ns
t _S	Setup Time, HIGH or LOW Dn to CP	1	2.5		2.5		ns
th	Hold Time, HIGH or LOW Dn to CP	1	1.5		1.5		ns
t _w	CP Pulse Width, HIGH or LOW	3	3.3		3.3	<u> </u>	ns
^t OSHL ^t OSLH	Output-to-Output Skew (Note 1)			1.0 1.0			ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS


				T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit	
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧	
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧	

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF






WAVEFORM 1 - PROPAGATION DELAYS, SETUP AND HOLD TIMES $t_B = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 3 - PULSE WIDTH $t_{\rm R} = t_{\rm F} = 2.5$ ns (or fast as required) from 10% to 90%; Output requirements: VOL ≤ 0.8V, VOH ≥ 2.0V

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

C_L = 50pF or equivalent (Includes jig and probe capacitance)

Figure 2. Test Circuit

 $R_L = R_1 = 500\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)


Product Preview

Low-Voltage CMOS Octal Transceiver/Registered Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX646 is a high performance, non-inverting octal transceiver/registered transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX646 inputs to be safely driven from 5V devices. The MC74LCX646 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW-to-HIGH logic level. Output Enable (\overline{OE}) and DIR pins are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls (SBA, SAB) can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when the enable \overline{OE} is active LOW. In the isolation mode $(\overline{OE}$ HIGH), A data may be stored in the B register or B data may be stored in the A register. Only one of the two buses, A or B, may be driven at one time.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V



MC74LCX646

LCX

LOW-VOLTAGE CMOS OCTAL TRANSCEIVER/ REGISTERED TRANSCEIVER



DW SUFFIX PLASTIC SOIC CASE 751E-04



SD SUFFIX PLASTIC SSOP CASE 940D-03



DT SUFFIX PLASTIC TSSOP CASE 948H-01


PIN NAMES

Pins	Function
A0-A7	Side A Inputs/Outputs
B0-B7	Side B Inputs/Outputs
CAB, CBA	Clock Pulse Inputs
SAB, SBA	Select Control Inputs
DIR, OE	Output Enable Inputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

9/95






FUNCTION TABLE

		In	puts	outs Storage Data Registers Ports			Operating Mode			
ŌĒ	DIR	CAB	CBA	SAB	SBA	QA	QB	An	Bn	Operating Mode
Н	x							Input	Input	
		1	1	х	Х	NC	NC	х	х	Isolation, Hold Storage
		1	1	×	×	H X X	XXJI	LHXX	X X L H	Store A and/or B Data
L	н							Input	Output	
		‡	- X*	L	х	NC NC	NC NC	L H	L H	Real Time A Data to B Bus
i		V 9		н	х	NC	NC	х	QA	Stored A Data to B Bus
		1	X*	L	х	L H	N K	L H	L H	Real Time A Data to B Bus; Store A Data
				Н	х	L H	NC NC	L H	Q _A Q _A	Stored A Data to B Bus; Store A Data
L	L							Output	Input	
	;	X•	‡	х	L	NC NC	NC NC	L H	L H	Real Time B Data to A Bus
<u> </u>				Х	н	NC	NC	Q _B	х	Stored B Data to A Bus
	i i	X.	1	х	L	NC NC	L	. L H	L H	Real Time B Data to A Bus; Store B Data
				х	н	NC NC	L H	Q _B Q _B	L H	Stored B Data to A Bus; Store B Data


H = High Voltage Level; L = Low Voltage Level; X = Don't Care; ↑ = Low-to-High Clock Transition; ↑ = NOT Low-to-High Clock Transition; NC = No Change; * = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For I_{CC} reasons, Do Not Float Inputs.

BUS APPLICATIONS


Real Time Transfer – Bus B to Bus A



Real Time Transfer – Bus A to Bus B




Store Data from Bus A, Bus B or



ŌĒ	DIR	CAB	CBA	SAB	SBA
ХХН	X X	↑ X	X ↑	X X X	X X X

Transfer Storage Data to Bus A or Bus B



ŌĒ	DIR	CAB	CBA	SAB	SBA
П П	ıπ	X H or L	H or L X	Х	H X

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
v _i	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
İIK	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.
 Io absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _{CC} 5.5	٧
Юн	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V – 3.6V			24	mA
¹ ОН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
lol	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2]
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55]

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°		
Symbol	Characteristic	Condition	Min	Max	Unit
lį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
loff	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА
∆lcc	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ (t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500 Ω)

				Lin	nits		
				T _A = -40°	C to +85°C		
			V _{CC} = 3.	0V to 3.6V	Vcc	= 2.7V	7
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
fmax	Clock Pulse Frequency	3	150				MHz
^t PLH ^t PHL	Propagation Delay Clock to Output	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	ns
^t PLH ^t PHL	Propagation Delay Select to Output	1	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPZH tPZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
t _S	Setup Time, HIGH or LOW Data to Clock	3	2.5		2.5		ns
th	Hold Time, HIGH or LOW Data to Clock	3	1.5		1.5		ns
t _w	Clock Pulse Width, HIGH or LOW	3	3.3		3.3		ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns

These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

DYNAMIC SWITCHING CHARACTERISTICS


			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V
V _{OLV}	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧

Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF




WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS $t_R = t_F = 2.5 ns, \, 10\% \ to \, 90\%; \, f = 1 MHz; \, t_W = 500 ns$



WAVEFORM 2 – $\overline{\text{OE}}/\text{DIR}$ to An/Bn OUTPUT ENABLE AND DISABLE TIMES $t_{P} = t_{F} = 2.5 \text{ns}$, 10% to 90%; f = 1 MHz; $t_{W} = 500 \text{ns}$

Figure 1. AC Waveforms



WAVEFORM 3 - CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 5$ 00ns except when noted





Figure 2. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

C_L = 50pF or equivalent (Includes jig and probe capacitance)

 $R_L = R_1 = 500\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 3. Test Circuit

Product Preview

Low-Voltage CMOS Octal Transceiver/Registered **Transceiver With Dual Enable** With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)


The MC74LCX652 is a high performance, non-inverting octal transceiver/registered transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX652 inputs to be safely driven from 5V devices. The MC74LCX652 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW-to-HIGH logic level. Two Output Enable pins (OEBA, OEAB) are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls (SBA, SAB) can multiplex stored and real-time (transparent mode) data. In the isolation mode (both outputs disabled), A data may be stored in the B register or B data may be stored in the A register. When in the real-time mode, it is possible to store data without using the internal registers by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input (data retention is not guaranteed in this mode).

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible

9/95

- LVCMOS Compatible
- · 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

MC74LCX652



LOW-VOLTAGE CMOS **OCTAL TRANSCEIVER/** REGISTERED TRANSCEIVER WITH DUAL ENABLE



DW SUFFIX PLASTIC SOIC CASE 751E-04




SD SUFFIX PLASTIC SSOP CASE 940D-03




DT SUFFIX PLASTIC TSSOP CASE 948H-01

PIN NAMES

Pins	Function
A0–A7	Side A Inputs/Outputs
B0–B7	Side B Inputs/Outputs
CAB, CBA	Clock Pulse Inputs
SAB, SBA	Select Control Inputs
OEBA, OEAB	Output Enable Inputs





To 7 Other Channels


FUNCTION TABLE

		In	puts			Stor Regi		Da Po	ıta rts	Operating Mode
OEAB	OEBA	CAB	СВА	SAB	SBA	QA	QB	An	B _n	
L	Н							Input	Input	
		1	1	x	х	NC	NC	Х	Х	Isolation, Hold Storage
		1	↑ 	×	x	L H X	XXLH	X H L	X X L H	Store A and/or B Data
Н	Н							Input	Output	
	·	1	X*	L	×	NC NC	NC NC	L H	L H	Real Time A Data to B Bus
				Н	х	NC	NC	Х	QÃ	Stored A Data to B Bus
		1	X*	L	×	H	NC NC	L H	L H	Real Time A Data to B Bus; Store A Data
				н	×	H	NC NC	L H	Q _A Q _A	Stored A Data to B Bus; Store A Data
L	L							Output	Input	
		X*	1	х	L	NC NC	NC NC	L H	L H	Real Time B Data to A Bus
				Х	н	NC	NC	Q _B	х	Stored B Data to A Bus
		X*	1	х	L	NC NC	LH	LH	L H	Real Time B Data to A Bus; Store B Data
				х	н	NC NC	L H	Q _B Q _B	L H	Stored B Data to A Bus; Store B Data
Н	L							Output	Output	
		1	1	Н	Н	NC	NC	QB	Q _A	Stored A Data to B Bus, Stored B Data to A Bus


H = High Voltage Level; L = Low Voltage Level; X = Don't Care; ↑ = Low-to-High Clock Transition; ↑ = NOT Low-to-High Clock Transition; NC = No Change; * = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For ICC reasons, Do Not Float Inputs.

BUS APPLICATIONS

Real Time Transfer – Bus B to Bus A




Store Data from Bus A, Bus B or Bus A and Bus B




OEAB	OEBA	CAB	CBA	SAB	SBA
X L L	H X H	↑ X ↑	X ↑	X X X	X X X


Store Bus A in Both Registers or Store Bus B in Both Registers



Real Time Transfer – Bus A to Bus B




Transfer A Stored Data to Bus B or Stored Data Bus B to Bus A or Both at the Same Time



OEAB	OEBA	CAB	CBA	SAB	SBA
H L H	HLL	Hor L X Hor L	X HorL HorL	HXH	X H H

Isolation



Х

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V ₁ ≤ +7.0		V
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3–State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied.

1. IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
lOL .	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V		Ĭ	-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

				T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit	
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧	
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧	
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧	
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2			
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4			
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2			
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧	
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4		
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55		

These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°	C to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
l _l	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V$; $0V \le V_{I} \le 5.5V$		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
lOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		10	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μΑ
ΔICC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} − 0.6V		500	μΑ

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Lin	nits		1
				T _A = -40°	C to +85°C		7
			V _{CC} = 3.	0V to 3.6V	Vcc	= 2.7V	7
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
fmax	Clock Pulse Frequency	3	150				MHz
^t PLH ^t PHL	Propagation Delay Clock to Output	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	ns
tPLH tPHL	Propagation Delay Select to Output	1	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
tPZH tPZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
[†] PHZ [†] PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
t _S	Setup Time, HIGH or LOW Data to Clock	3	2.5		2.5		ns
th	Hold Time, HIGH or LOW Data to Clock	3	1.5		1.5		ns
t _W	Clock Pulse Width, HIGH or LOW	3	3.3		3.3		ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns

^{1.} These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

DYNAMIC SWITCHING CHARACTERISTICS


			1	A = +25°	С	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state. The LCX652 is characterized with 7 outputs switching with 1 output held LOW.


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Parameter Condition			
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF	
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF	
C _{I/O}	Input/Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF	




WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS $t_R = t_F = 2.5 ns, 10\%$ to 90%; f = 1 MHz; $t_W = 500 ns$



WAVEFORM 2 – $\overline{\text{OEBA}}/\text{OEAB}$ to An/Bn OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5 \text{ns}, \ 10\% \ to \ 90\%; \ f = 1 \text{MHz}; \ t_W = 500 \text{ns}$

Figure 1. AC Waveforms



WAVEFORM 3 – CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted





Figure 2. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tpzh, tpHZ	GND

 $\begin{array}{l} C_L = 50 pF \text{ or equivalent (Includes jig and probe capacitance)} \\ R_L = R_1 = 500\Omega \text{ or equivalent} \\ R_T = Z_{OUT} \text{ of pulse generator (typically } 50\Omega) \end{array}$

Figure 3. Test Circuit

Product Preview


Low-Voltage CMOS Octal Registered Transceiver With Dual Output and Clock Enables

With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX2952 is a high performance, non-inverting octal registered transceiver operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX2952 inputs to be safely driven from 5V devices. The MC74LCX2952 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Two 8-bit back to back registers store data from either of two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CAB, CBA) provided that the Clock Enable (CEAB, CEBA) is Low. The data is then presented at the 3-state output buffers, but is only accessible when the Output Enable (OEAB, OEBA) is Low. The operation of the MC74LCX2952 is symmetrical — A inputs to B outputs occurs in the same manner as B inputs to A outputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V



MC74LCX2952

LCX

LOW-VOLTAGE CMOS OCTAL REGISTERED TRANSCEIVER



DW SUFFIX PLASTIC SOIC CASE 751E-04



SD SUFFIX PLASTIC SSOP CASE 940D-03



DT SUFFIX PLASTIC TSSOP CASE 948H-01


PIN NAMES

Pins	Function
A0-A7	Side A Inputs/Outputs
B0-B7	Side B Inputs/Outputs
CAB, CBA	Clock Pulse Inputs
CEAB, CEBA	Clock Enable Inputs
OEAB, OEBA	Output Enable Inputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



LOGIC DIAGRAM



FUNCTION TABLE

Inputs					Inte Reg		Out	outs				
An	OEAB	CEAB	CAB	Bn	OEBA	CEBA	СВА	QABn	QBAn	An	Bn	Operating Mode
h	L L	l I	↑	υυ	H	X	X	H	X	NA NA	HL	Load A to B Register; Read B Output
Х	L .	h	Х	U	Н	Х	Х	NC	Х	NA	NC	Hold; Read B Output
h	H	!	↑	X	H H	X X	X	H	X	NA NA	Z Z	Load A to B Register; Disable B Outputs
х	Н	′ h	Х	х	Н	Х	х	NC	Х	NA	Z	Hold; Disable B Outputs
υU	H	X X	X X	h I	L L	l I	↑	X	H	H	NA NA	Load B to A Register; Read A Output
U	Н	Х	Х	Х	L	h	х	Х	NC	NC	NA	Hold; Read A Output
X	H	X X	X X	h	H H	i i	↑	X	H	Z Z	NA NA	Load B to A Register; Disable A Outputs
Х	Н	Х	Х	Х	Н	h	Х	Х	NC	Z	NA	Hold; Disable A Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to Clock Low-to-High Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to Clock Low-to-High Transition; NA = Not Applicable; U = Undriven; Z = High Impedance State; X = Don't Care; NC = No Change; ↑ = Low-to-High Transition

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V ₁ ≤ +7.0		V
V _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
lικ	DC Input Diode Current	-50	V _I < GND	mA
ЮК	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

^{1.} IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
VCC	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
v _O	Output Voltage (HIGH or LOW State) (3–State)	0 0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C		
Symbol	Characteristic	Characteristic Condition		Max	Unit	
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧	
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	'	0.8	V	
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧	
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		1	
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		1	
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		1	
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V	
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4]	
	·	V _{CC} = 3.0V; I _{OL} = 24mA		0.55]	
II ·	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА	
loz	3–State Output Current	$V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$;		±5.0	μА	
OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА	
lcc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		10	μА	
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±10	μА	
ΔlCC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА	

^{1.} These values of V_{I} are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

AC CHARACTERISTICS ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Lin	nits		
Symbol				T _A = -40°	C to +85°C		7
			V _{CC} = 3.	0V to 3.6V	V _{CC} :	= 2.7V	
	Parameter	Waveform	Min	Max	Min	Max	Unit
f _{max}	Clock Pulse Frequency	3	150				MHz
tPLH tPHL	Propagation Delay Clock to Output	1	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	ns
t _S	Setup Time, HIGH to LOW Data to Clock	3	2.5		2.5		ns
th	Hold Time, HIGH to LOW Data to Clock	3	1.5		1.5		ns
t _S	Setup Time, HIGH to LOW CExx to Clock	3	2.5		2.5		ns
th	Hold Time, HIGH to LOW CExx to Clock	3	1.5		1.5		ns
t _w	Clock Pulse Width, HIGH or LOW	3	3.3		3.3		ns
^t OSHL ^t OSLH	Output-to-Output Skew (Note 2)			1.0 1.0			ns

DYNAMIC SWITCHING CHARACTERISTICS


			1	A = +25°	5	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V
VOLV	Dynamic LOW Valley Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	25	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
C _{I/O}	Input/Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF


These AC parameters are preliminary and may be modified prior to release. The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.



OEAB, OEBA 1.5V 1.5V 1.5V 0V 1.5V 0V 1.5V ≈ 0V 1.5V ≈ 3.5V

WAVEFORM 2 - $\overline{\text{OE}_{xx}}$ to An/Bn OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 5$ 00ns

 $V_{OL} + 0.3V$



WAVEFORM 3 – Cxx MINIMUM PULSE WIDTH, An/Bn/ \overline{CExx} to Cxx SETUP AND HOLD TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; t = 1MHz; $t_W = 500$ ns except when noted

Figure 1. AC Waveforms





Figure 2. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 3. Test Circuit

MOTOROLA 134 LCX

16-Bit Devices

Product Preview

Low-Voltage CMOS 16-Bit Buffer With 5V-Tolerant Inputs and Outputs (3-State, Inverting)

The MC74LCX16240 is a high performance, inverting 16-bit buffer operating from a 2.7 to 3.6V supply. The device is nibble controlled. Each nibble has separate Output Enable inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX16240 inputs to be safely driven from 5V devices. The LCX16240 is suitable for memory address driving and all TTL level bus oriented buffer applications.

Current drive capability is 24mA at the outputs. The Output Enable $(\overline{\text{OEn}})$ inputs, when HIGH, disable the outputs by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

The MC74LCX16240 contains sixteen inverting buffers with 3–state 5V–tolerant outputs. The device is nibble controlled with each nibble functioning identically, but independently. The control pins may be tied together to obtain full 16–bit operation. The 3–state outputs are controlled by an Output Enable (\overline{OEn}) input for each nibble. When \overline{OEn} is LOW, the outputs are on. When \overline{OEn} is HIGH, the outputs are in the high impedance state.

MC74LCX16240



LOW-VOLTAGE CMOS 16-BIT BUFFER




DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1201-01


PIN NAMES

Pins	Function
OEn	Output Enable Inputs
D0-D15	Inputs
O0-O15	Outputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



LOGIC DIAGRAM



OE1	D0:3	O0:3	OE2	D4:7	04:7	OE3	D8:11	O8:11	OE4	D12:15	O12:15
L	L	н	L	L	Н	L	L	Н	L	L	Н
L	Н	Ļ	L	Н	L	L	н	L	L	н	L
н	Х	Z	Н	х	Z	Н	х	. Z	Н	х	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for ICC reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
lк	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	V _O < GND	· mA
	·	+50	Vo > Vcc	mA
Ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
^T STG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
v _o	Output Voltage (HIGH or LOW State) (3-State)	0		V _{CC} 5.5	٧
ГОН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
loн	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TА	Operating Free-Air Temperature	-4 0		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
VoH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18mA$	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	Ī
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4]
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	

^{1.} These values of V₁ are used to test DC electrical characteristics only. Functional test should use V₁H ≥ 2.4V, V₁L ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°		
Symbol	Characteristic	Condition	Condition Min Max ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V ±5.0 / _{CC} ≤ 3.6V; 0V ≤ V _O ≤ 5.5V; V _I = V _{IH} or V _{IL} ±5.0	Unit	
tı	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μΑ
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$; $V_{I} = V_{IH}$ or V_{IL}		±5.0	μА
loff	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		20	μΑ
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_{I}$ or $V_{O} \le 5.5V$		±20	μΑ
ΔICC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Limits		
			T	+85°C	1	
			V _{CC} = 3.	V _{CC} = 3.0V to 3.6V		1
Symbol	Parameter	Waveform	Min	Max	Max	Unit
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	4.5 4.5	5.3 5.3	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	5.4 5.4	6.0 6.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time From High and Low Level	2	1.5 1.5	5.3 5.3	5.4 5.4	ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns

^{1.} These AC parameters are preliminary and may be modified prior to release.


DYNAMIC SWITCHING CHARACTERISTICS

			1	T _A = +25°C		
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V
V _{OLV}	Dynamic LOW Valley Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V


^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	20	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.




WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tpzh, tphz	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 2. Test Circuit

Low-Voltage CMOS 16-Bit Buffer

With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16244 is a high performance, non-inverting 16-bit buffer operating from a 2.7 to 3.6V supply. The device is nibble controlled. Each nibble has separate Output Enable inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16244 inputs to be safely driven from 5V devices. The MC74LCX16244 is suitable for memory address driving and all TTL level bus oriented buffer applications.

Current drive capability is 24mA at the outputs. The Output Enable (OEn) inputs, when HIGH, disable the outputs by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

The MC74LCX16244 contains sixteen non-inverting buffers with 3-state 5V-tolerant outputs. The device is nibble controlled with each nibble functioning identically, but independently. The control pins may be tied together to obtain full 16-bit operation. The 3-state outputs are controlled by an Output Enable ($\overline{\text{OEn}}$) input for each nibble. When $\overline{\text{OEn}}$ is LOW, the outputs are on. When $\overline{\text{OEn}}$ is HIGH, the outputs are in the high impedance state.

MC74LCX16244



LOW-VOLTAGE CMOS 16-BIT BUFFER



DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1201-01


PIN NAMES

Pins	Function
OEn	Output Enable Inputs
D0-D15	Inputs
O0-O15	Outputs



OE1 1	0	48	OE2
00 2		47	D0
01 3		46	D1
GND 4		45	GND
02 5	1	44	D2
03 6		43	D3
Vcc 7		42	VCC
04 8	:	41	D4
O5 9		40	D5
GND 10		39	GND
06 11		38	D6
07 12		37	D7
08 13		36	D8
O9 14		35	D9
GND 15		34	GND
O10 16		33	D10
011 17		32	D11
V _{CC} 18		31	VCC
O12 19		30	D12
O13 20		29	D13
GND 21		28	GND
014 22		27	D14
O15 23		26	D15
OE4 24		25	OE3
		,	

LOGIC DIAGRAM



OE1	D0:3	O0:3	OE2	D4:7	04:7	OE3	D8:11	O8:11	OE4	D12:15	O12:15
L	L	Н	L	· L	Н	L	L	Н	L	· L	н
· L	Н	L	L	Н	L	L	н	L	L	Н	L
Н	Х	Z	н	Х	Z	Н	Х	Z	Н	Х	z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for ICC reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	VO < GND	mA
		+50	Vo > Vcc	mA
Ю	DC Output Source/Sink Current	±50		mA .
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.
 1. Io absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	٧
V _I	Input Voltage		0		5.5	٧
v _O	Output Voltage (HIGH or LOW State) (3–State)	0 0		V _{CC} 5.5	٧
ЮН	HIGH Level Output Current, V _{CC} = 3.0V – 3.6V				-24	mA
lOL	LOW Level Output Current, VCC = 3.0V - 3.6V				24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V -	- 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V				12	mA
TA	Operating Free-Air Temperature		-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from V _{CC} = 3.0V	n 0.8V to 2.0V,	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

Symbol			T _A = -40°C	1	
	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL .	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; l _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		1
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		1
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	Ţ
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	1

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol			T _A = -40°		
	Characteristic	Condition	Min	Max	Unit
lį .	Input Leakage Current	$2.7V \le V_{CC} \le 3.6V$; $0V \le V_{I} \le 5.5V$		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
Icc	Quiescent Supply Current	$2.7 \le V_{CC} \le 3.6V$; $V_I = GND$ or V_{CC}		20	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±20	- μΑ
ΔlCC	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5$ ns; $C_L = 50$ pF; $R_L = 500\Omega$)

			T,	_ = -40°C to	+85°C	1 1
	Parameter		V _{CC} = 3.0V to 3.6V		V _{CC} = 2.7V	
Symbol		Waveform	Min	Max	Max	Unit
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	4.5 4.5	5.2 5.2	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	5.5 5.5	6.3 6.3	ns
^t PHZ ^t PLZ	Output Disable Time From High and Low Level	2	1.5 1.5	5.4 5.4	5.7 5.7	ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

Symbol	Parameter Condition		Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	20	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
C _{OUT}	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

These AC parameters are preliminary and may be modified prior to release.
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH); parameter
 guaranteed by design.




WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

 $C_L=50pF$ or equivalent (Includes jig and probe capacitance) $R_L=R_1=500\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 2. Test Circuit

Low-Voltage CMOS 16-Bit Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16245 is a high performance, non-inverting 16-bit transceiver operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate Output Enable inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16245 inputs to be safely driven from 5V devices. The MC74LCX16245 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Current drive capability is 24mA at both A and B ports. The Transmit/Receive (T/R̄n) inputs determine the direction of data flow through the bi-directional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B to A ports. The Output Enable inputs (OEn), when HIGH, disable both A and B ports by placing them in a HIGH Z condition.

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX16245



LOW-VOLTAGE
CMOS 16-BIT TRANSCEIVER




DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1201-01


PIN NAMES

Pins	Function					
OEn T/Rn A0-A15 B0-B15	Output Enable Inputs Transmit/Receive Inputs Side A Inputs or 3–State Outputs Side B Inputs or 3–State Outputs					



One of Eight





LOGIC DIAGRAM

Inp	uts	0.44-	Inputs		Outputs
OE1	T/R1	Outputs	OE2	T/R2	Outputs
L	L	Bus B0:7 Data to Bus A0:7	L	L	Bus B8:15 Data to Bus A8:15
L	Н	Bus A0:7 Data to Bus B0:7	L	Н	Bus A8:15 Data to Bus B8:15
Н	Х	High Z State on A0:7, B0:7	Н	Х	High Z State on A8:15, B8:15

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for ICC reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _i ≤ +7.0		V
v _O	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
ΊΚ	DC Input Diode Current	-50	V _I < GND	· mA
lok	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
Ю	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Тур	Max	Unit
Vcc	Supply Voltage Operatir Data Retention On		3.3 3.3	3.6 3.6	٧
Vį	Input Voltage	0		5.5	V
V _O	Output Voltage (HIGH or LOW Stat (3–Stat			V _{CC} 5.5	V
loн	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
Iон	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	40		+85	°C
ΔΙ/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C		
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		8.0	٧
Vон	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		V
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		1
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2]
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	1

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°		
Symbol	Characteristic	Condition	Min	Max	Unit
lį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$; $V_{I} = V_{IH}$ or V_{IL}		±5.0	μА
lOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
ICC	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		20	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±20	μА
ΔICC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

			T	+85°C		
			V _{CC} = 3.0V to 3.6V		V _{CC} = 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Max	Unit
tpLH tpHL	Propagation Delay Input to Output	. 1	1.5 1.5	4.5 4.5	5.2 5.2	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	2	1.5 1.5	6.5 6.5	7.2 7.2	ns
tPHZ tPLZ	Output Disable Time From High and Low Level	2	1.5 1.5	6.4 6.4	6.9 6.9	ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0		ns

^{1.} These AC parameters are preliminary and may be modified prior to release.


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	20	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
C _{I/O}	Input/Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

^{2.} Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.




WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

Figure 1. AC Waveforms



TEST	SWITCH
^t PLH ^{, t} PHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tPZH, tPHZ	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 2. Test Circuit

Low-Voltage CMOS 16-Bit Transparent Latch With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16373 is a high performance, non-inverting 16-bit transparent latch operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate Output Enable and Latch Enable inputs. These control pins can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16373 inputs to be safely driven from 5V devices.

The MC74LCX16373 contains 16 D-type latches with 3-state 5V-tolerant outputs. When the Latch Enable (LEn) inputs are HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state outputs are controlled by the Output Enable (\overline{OEn}) inputs. When \overline{OE} is LOW, the outputs are enabled. When \overline{OE} is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX16373



LOW-VOLTAGE CMOS 16-BIT TRANSPARENT LATCH




DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1201-01

PIN NAMES

Pins	Function
OEn	Output Enable Inputs
LEn	Latch Enable Inputs
D0-D15	Inputs
O0-O15	Outputs





	Inputs		Outputs		Inputs		Outputs
LE1	OE1	D0:7	O0:7	LE2	OE2	D8:15	O8:15
Х	н	Х	Z	Х	Н	Х	Z
Н	L	L	L	Н	L	L	L
Н	L	н	Н	Н	L	н	Н
L	L	х	O0	L	L	х	00 `

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions Are Acceptable, for ICC reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
Vcc	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		٧
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3–State	V
		$-0.5 \le V_O \le V_{CC} + 0.5^{1}$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
Гок	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
Ю	DC Output Source/Sink Current	±50		mA
Icc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	٧
v _o	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _{CC} 5.5	V
loн	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
loL	LOW Level Output Current, V _{CC} = 3.0V – 3.6V			24	mA
tон	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
lOL	LOW Level Output Current, V _{CC} = 2.7V – 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2]
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		Ì
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		1
VOL	LOW Level Output Voltage	$2.7V \le V_{CC} \le 3.6V$; $I_{OL} = 100\mu A$		0.2	٧
		V _{CC} = 2.7V; l _{OL} = 12mA		0.4	1
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	1

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} \geq 2.4V, V_{IL} \leq 0.5V.

^{1.} IO absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS (continued)

			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Characteristic	Condition	Min	Max	Unit
lį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
lOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		20	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±20	μА
ΔICC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Lin	nits			
				T _A = -40°C to +85°C				
	•	•	V _{CC} = 3.	0V to 3.6V	Vcc	= 2.7V	1	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit	
^t PLH ^t PHL	Propagation Delay Dn to On	1	1.5 1.5	5.4 5.4	1.5 1.5	5.9 5.9	ns	
tPLH tPHL	Propagation Delay LE to On	3	1.5 1.5	5.5 5.5	1.5 1.5	6.4 6.4	ns	
^t PZH ^t PZL	Output Enable Time to HIGH and LOW Level	2	1.5 1.5	6.1 6.1	1.5 1.5	6.5 6.5	ns	
tPHZ tPLZ	Output Disable Time from HIGH and LOW Level	2	1.5 1.5	6.0 6.0	1.5 1.5	6.3 6.3	ns	
t _S	Setup Time, HIGH or LOW Dn to LE	3	2.5		2.5		ns	
th	Hold Time, HIGH or LOW Dn to LE	3	1.5		1.5		ns	
t _W	LE Pulse Width, HIGH	3	3.0		3.0		ns	
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns	


DYNAMIC SWITCHING CHARACTERISTICS

		,	T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OLP}	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		V

^{1.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	20	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF

These AC parameters are preliminary and may be modified prior to release.
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH); parameter
 guaranteed by design.



WAVEFORM 1 - PROPAGATION DELAYS $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns





Figure 1. AC Waveforms

PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH, ^t PHZ	GND

C_L = 50pF or equivalent (Includes jig and probe capacitance)

WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES

tp = tp = 2.5ns, 10% to 90%; f = 1MHz; tw = 500ns

 $R_L = R_1 = 500\Omega$ or equivalent $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 2. Test Circuit

Low-Voltage CMOS 16-Bit D-Type Flip-Flop With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16374 is a high performance, non-inverting 16-bit D-type flip-flop operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate Output Enable and Clock Pulse inputs. These control pins can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16374 inputs to be safely driven from 5V devices.

The MC74LCX16374 consists of 16 edge—triggered flip—flops with individual D—type inputs and 5V—tolerant 3—state true outputs. The buffered clocks (CPn) and buffered Output Enables (\overline{OEn}) are common to all flip—flops within the respective byte. The flip—flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW—to—HIGH Clock (CP) transition. With the \overline{OE} LOW, the contents of the flip—flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. The \overline{OE} input level does not affect the operation of the flip—flops.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX16374



LOW-VOLTAGE CMOS 16-BIT D-TYPE FLIP-FLOP



DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1201-01

PIN NAMES

FININAMES		
Pins	Function	
OEn CPn D0-D15 O0-O15	Output Enable Inputs Clock Pulse Inputs Inputs Outputs	



LOGIC DIAGRAM OE2 -24 OE1 ŌĒ1 48 CP1 00 2 47 D0 01 3 46 D1 nCP nCP 36 GND 45 GND D D0 -D8 -02 5 44 D2 03 6 43 D3 nCP nCP 42 V_{CC} Vcc D1 -D D9 D 04 8 41 D4 40 D5 05 9 nCP nCP 33 GND 10 39 GND D D10 D2 D 06 11 38 D6 nCP 07 12 37 D7 nCP 43 32 36 D8 D3 D11 -08 13 35 D9 09 14 nCP GND 15 34 GND D D4 -D12 · 33 D10 010 16 32 D11 011 nCP nCP V_{CC} 18 31 V_{CC} 40 29 D13 D5 D D 012 19 30 D12 29 D13 013 20 nCP nCP 28 GND GND 21 38 27 D D D14 27 D14 014 22 O15 23 26 D15 nCP nCP OE2 24 25 CP2 37 26 D7 D D15 D

	Inputs		Outputs		Inputs		Outputs
CP1	OE1	D0:7	O0:7	CP2	OE2	D8:15	O8:15
1	L	Н	Н	1	L	Н	Н .
1	L	L	L	1	L	L	L
L	L	X	00	L	L	Х	00
Х	Н	х	Z	Х	Н	Х	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; ↑ = Low-to-High Transition; X = High or Low Voltage Level and Transitions Are Acceptable, for ICC reasons, DO NOT FLOAT Inputs

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0	, ,	V
v _O	DC Output Voltage	$-0.5 \le V_{O} \le +7.0$	Output in 3-State	٧
		$-0.5 \le V_{O} \le V_{CC} + 0.5$	Output in HIGH or LOW State	٧
lK	DC Input Diode Current	-50	V _I < GND	mA
Гок	DC Output Diode Current	-50	V _O < GND	mA
		+50	Vo > Vcc	mA
Ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND .	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	-65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	1	3.3 3.3	3.6 3.6	V
V _I	Input Voltage	0		5.5	V
v _o	Output Voltage (HIGH or LOW State) (3-State)			V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
¹ Он .	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
lOL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧
Voн	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = -100μA	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2		
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2		
V _{OL}	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	V
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4	
	·	V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	1

158

^{1.} IO absolute maximum rating must be observed.

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

DC ELECTRICAL CHARACTERISTICS (continued)

			T _A = -40°C to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit
11	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$2.7 \le V_{CC} \le 3.6V$; $0V \le V_O \le 5.5V$; $V_I = V_{IH}$ or V_{IL}		±5.0	μА
lOFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		20	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_{I}$ or $V_{O} \le 5.5V$		±20	μА
ΔICC	Increase in I _{CC} per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Lin	nits		
				T _A = -40°0	C to +85°C		1
			V _{CC} = 3.	0V to 3.6V	Vcc	= 2.7V	1
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
f _{max}	Clock Pulse Frequency	1	170				MHz
tPLH tPHL	Propagation Delay CP to On	1	1.5 1.5	6.2 6.2	1.5 1.5	6.5 6.5	ns
[†] PZH [†] PZL	Output Enable Time to HIGH and LOW Levels	2	1.5 1.5	6.1 6.1	1.5 1.5	6.3 6.3	ns
tPHZ tPLZ	Output Disable Time from HIGH and LOW Levels	2	1.5 1.5	6.0 6.0	1.5 1.5	6.2 6.2	ns
t _S	Setup Time, HIGH or LOW Dn to CP	1	2.5		2.5		ns
th	Hold Time, HIGH or LOW Dn to CP	1	1.5		1.5		ns
t _W	CP Pulse Width, HIGH or LOW	3	3.0		3.0		ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns

^{1.} These AC parameters are preliminary and may be modified prior to release.


DYNAMIC SWITCHING CHARACTERISTICS


			Т	A = +25°(0	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
V _{OLV}	Dynamic LOW Valley Voltage ¹	$V_{CC} = 3.3V$, $C_L = 50pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$		0.8		٧

Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	20	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
COUT	Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.






WAVEFORM 1 - PROPAGATION DELAYS, SETUP AND HOLD TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns

WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns



WAVEFORM 3 - PULSE WIDTH $t_R = t_F = 2.5$ ns (or fast as required) from 10% to 90%; Output requirements: $V_{OL} \le 0.8V$, $V_{OH} \ge 2.0V$

Figure 1. AC Waveforms



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tpzh, tpHz	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 2. Test Circuit

Low-Voltage CMOS 18-Bit Universal Bus Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16500 is a high performance, non–inverting 18–bit universal bus transceiver operating from a 2.7 to 3.6V supply. The device is "byte+1" controlled. Each "byte+1" has separate control inputs which can be tied together for full 18–bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5V allows MC74LCX16500 inputs to be safely driven from 5V devices. The MC74LCX16500 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data flow in each direction is controlled by Output Enable (OEAB, OEBA), Latch Enable (LEAB, LEBA) and Clock inputs (CAB, CBA). When LEAB is HIGH, the A-to-B dataflow is transparent. When LEAB is LOW, and CAB is held at LOW or HIGH, the data A is latched; on the HIGH-to-LOW transition of CAB the A-data is stored in the latch/flip-flop. The outputs are active when OEAB is HIGH. When OEAB is LOW the B-outputs are in 3-state. Similarly, the LEBA, OEBA and CBA control the B-to-A dataflow. Please note that the output enables are complementary; OEAB is active HIGH, OEBA is active LOW.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant -- Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- · 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10µA) Substantially Reduces System Power Requirements
- · Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX16500



LOW-VOLTAGE CMOS 18-BIT UNIVSERAL BUS TRANSCEIVER



DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1202-01

OEAB 1	0	56 GND
LEAB 2		55 CAB
A0 3		54 B0
GND 4		53 GND
A1 5		52 B1
A2 6		51 B2
Vcc 7		50 V _{CC}
A3 8		49 B3
A4 9		48 B4
A5 10		47 B5
GND 11		46 GND
A6 12		45 B6
A7 [13		44 B7
A8 14	i	43 B8
A9 15		42 B9
A10 16		41 B10
A11 17		40 B11
GND 18		39 GND
A12 19		38 B12
A13 20		37 B13
A14 21		36 B14
V _{CC} 22		35 V _{CC}
A15 23		34 B15
A16 24		33 B16
GND 25		32 GND
A17 26		31 B17
OEBA 27		30 CBA
LEBA 28		29 GND

Low-Voltage CMOS 16-Bit Latching Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16543 is a high performance, non-inverting 16-bit latching transceiver operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate control inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16543 inputs to be safely driven from 5V devices. The MC74LCX16543 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

For data flow from A to B with the \overline{EAB} LOW, the A-to-B Output Enable (\overline{OEAB}) must be LOW in order to enable data to the B bus, as indicated in the Function Table. With \overline{EAB} LOW, a LOW signal on the A-to-B Latch Enable (\overline{LEAB}) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the \overline{LEAB} signal will latch the A latches, and the outputs no longer change with the A inputs. With \overline{EAB} and \overline{OEAB} both LOW, the 3-State B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is symetric to that above, but uses the \overline{EBA} , \overline{LEBA} , and \overline{OEBA} inputs.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX16543



LOW-VOLTAGE CMOS 16-BIT LATCHING TRANSCEIVER



DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1202-01

56 OEBA1 LEAB1 2 LEBA1 EAB1 3 54 EBA1 53 GND GND В0 A0 51 B1 A1 50 VCC VCC A2 8 49 B2 48 B3 A3 9 47 B4 A4 46 GND GND Α5 45 B5 A6 13 44 B6 43 B7 Α7 42 B8 A8 15 41 B9 A9 40 B10 A10 39 GND GND 18 38 B11 A11 37 B12 A12 20 36 B13 A13 21 35 VCC Vcc 34 B14 A14 33 B15 A15 32 GND **GND** EAB2 31 EBA2 LEAB2 27 30 LEBA2 OEAB2 28 29 OEBA2

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

162



© Motorola, Inc. 1995

Low-Voltage CMOS 16-Bit Transceiver/Registered Transceiver With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16646 is a high performance, non-inverting 16-bit transceiver/registered transceiver operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate control inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16646 inputs to be safely driven from 5V devices. The MC74LCX16646 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW-to-HIGH logic level. Output Enable (\overline{OEn}) and Direction Control (DIRn) pins are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls (SBAn, SABn) can multiplex stored and real-time (transparent mode) data. The DIR determines which bus will receive data when \overline{OE} is active LOW. In the isolation mode (\overline{OE} HIGH), A data may be stored in the B register or B data may be stored in the A register. Only one of the two buses, A or B, may be driven at one time.

- Designed for 2.7 to 3.6V VCC Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX16646



LOW-VOLTAGE CMOS 16-BIT TRANSCEIVER/ REGISTERED TRANSCEIVER



DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1202-01


PIN NAMES


Pins	Function
A0-A15 B0-B15 CABn, CBAn SABn, SBAn DIRn, ŌEn	Side A Inputs/Outputs Side B Inputs/Outputs Clock Pulse Inputs Select Control Inputs Output Enable Inputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

163









BUS APPLICATIONS


Real Time Transfer – Bus B to Bus A



Real Time Transfer – Bus A to Bus B




Store Data from Bus A, Bus B or Busses A and B



ŌĒ	DIR	CAB	CBA	SAB	SBA
X X H	X X X	↑×←	X ↑	X X X	×××

Transfer Storage Data to Bus A or Bus B



-	ŌĒ	DIR	CAB	CBA	SAB	SBA
	L	L	X H or L	H or L X	X	H

FUNCTION TABLE

Inputs			rage sters		ata orts	Operating Mode				
OEn	DIRn	CABn	CBAn	SABn	SBAn	QA	QB	An	Bn	Operating Mode
н	×				İ			Input	Input	
	j	1	1	х	х	NC	NC	х	х	Isolation, Hold Storage
		Ť	1	×	× .	H X X	X L H	L H X	X L H	Store A and/or B Data
L	н							Input	Output	
		1	X*	L	х	NC NC	NC NC	L H	L H	Real Time A Data to B Bus
				н	х	NC	NC	х	Q _A	Stored A Data to B Bus
		1	X*	L	×	H	NC NC	L H	L H	Real Time A Data to B Bus; Store A Data
				Н	х	L H	NC NC	L H	Q _A Q _A	Stored A Data to B Bus; Store A Data
L	L							Output	Input	
		X*	1	х	L	NC NC	NC NC	L H	L H	Real Time B Data to A Bus
				×	Н	NC	NC	QB	х	Stored B Data to A Bus
		X.	1	х	L	NC NC	L H	L H	L H	Real Time B Data to A Bus; Store B Data
				х	Н	NC NC	L H	Q _B Q _B	L H	Stored B Data to A Bus; Store B Data

H = High Voltage Level; L = Low Voltage Level; X = Don't Care; ↑ = Low-to-High Clock Transition; ↑ = NOT Low-to-High Clock Transition; NC = No Change; * = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For ICC reasons, Do Not Float Inputs.

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
v _o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_{O} \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lik	DC Input Diode Current	-50	V _I < GND	mA
loк	DC Output Diode Current	-50	VO < GND	mA
		+50	V _O > V _{CC}	mA
Ю	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100		mA
IGND	DC Ground Current Per Ground Pin	±100		mA
TSTG	Storage Temperature Range	−65 to +150		°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

^{1.} IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
٧ _I	Input Voltage	0		5.5	V
v _O	Output Voltage (HIGH or LOW State) (3-State)	0 0		V _C C 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
^I OL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
10н	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
loL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
т _А	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C		
Symbol	Characteristic	Condition	Min	Max	Unit	
V _{IH}	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		٧	
VIL	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	٧	
VOH	HIGH Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OH} = −100μA	V _{CC} - 0.2		٧	
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2			
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4			
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2			
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧	
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4		
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	1	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55		
lj.	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА	
loz	3-State Output Current	$V_{CC} \le 3.6V; \ 0V \le V_{O} \le 5.5V;$		±5.0	μА	
OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА	
ICC	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		20	μА	
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±20	μΑ	
Δlcc	Increase in ICC per Input	2.7 ≤ V _{CC} ≤ 3.6V; V _{IH} = V _{CC} - 0.6V		500	μА	

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use V_{IH} ≥ 2.4V, V_{IL} ≤ 0.5V.

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Lin	nits		T
	Į.				٦ .		
		l Ì	V _{CC} = 3.	0V to 3.6V	V _{CC} = 2.7V		7
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
fmax	Clock Pulse Frequency	3	170		-		MHz
tPLH tPHL	Propagation Delay Clock to Output	3	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
tPLH tPHL	Propagation Delay Input to Output	1	1.5 1.5	5.0 5.0	1.5 1.5	6.0 6.0	ùs
tPLH tPHL	Propagation Delay Select to Output	1	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
tPZH tPZL	Output Enable Time to High and Low Level	2	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
tPHZ tPLZ	Output Disable Time From High and Low Level	2	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
t _s	Setup Time, HIGH or LOW Data to Clock	3	2.5		2.5		ns
th	Hold Time, HIGH or LOW Data to Clock	3	1.5		1.5		ns
t _W	Clock Pulse Width, HIGH or LOW	3	3.0		3.0		ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns

^{1.} These AC parameters are preliminary and may be modified prior to release.


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C		С	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage 1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧


Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state.

Symbol	Parameter	Condition	Typical	Unit	
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	20	pF	
CIN	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF	
C _{I/O}	Input/Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	8	pF	

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.




WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS $t_R=t_F=2.5ns, 10\% \ to \ 90\%; \ f=1MHz; \ t_W=500ns$



WAVEFORM 2 – $\overline{\text{OE}}/\text{DIR}$ to An/Bn OUTPUT ENABLE AND DISABLE TIMES t_R = t_F = 2.5ns, 10% to 90%; f = 1MHz; t_W = 500ns

Figure 1. AC Waveforms



WAVEFORM 3 — CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted





Figure 1. AC Waveforms (continued)



TEST	SWITCH
tPLH, tPHL	Open
tpzL, tpLZ	6V
Open Collector/Drain tpLH and tpHL	6V
tpzh, tphz	GND

 C_L = 50pF or equivalent (Includes jig and probe capacitance) R_L = R_1 = 500 Ω or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 2. Test Circuit

Low-Voltage CMOS 16-Bit Transceiver/Registered Transceiver With Dual Enable With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

The MC74LCX16652 is a high performance, non-inverting 16-bit transceiver/registered transceiver operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate control inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX16652 inputs to be safely driven from 5V devices. The MC74LCX16652 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW-to-HIGH logic level. Output Enable pins (OEBAn, OEABn) are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls (SBAn, SABn) can multiplex stored and real-time (transparent mode) data. In the isolation mode (both outputs disabled), A data may be stored in the B register or B data may be stored in the A register. When in the real-time mode, it is possible to store data without using the internal registers by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input (data retention is not guaranteed in this mode).

- Designed for 2.7 to 3.6V V_{CC} Operation
- 5V Tolerant Interface Capability With 5V TTL Logic
- · Supports Live Insertion and Withdrawal
- IOFF Specification Guarantees High Impedance When VCC = 0V
- LVTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

MC74LCX16652



LOW-VOLTAGE CMOS 16-BIT TRANSCEIVER/ REGISTERED TRANSCEIVER WITH DUAL ENABLE




DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 1202-01


PIN NAMES

Pins	Function
A0-A15	Side A Inputs/Outputs
B0-B15	Side B Inputs/Outputs
CABn, CBAn	Clock Pulse Inputs
SABn, SBAn	Select Control Inputs
OEBAn, OEABn	Output Enable Inputs




OEAB1	T	0	0	56	OEBA1
CAB1	2			55	CBA1
SAB1	3			54	SBA1
GND	4			53	GND
A0	5			52	В0
A1	6			51	B1
VCC	7			50	Vcc
A2	8			49	B2
A3	9			48	B3
A4	10			47	B4
GND	11			46	GND
A5	12			45	B5
A6	13			44	B6
A7	14			43	B7
A8	=			42	B8
A9	_			41	B9
A10	_			40	B10
GND	=			39	GND
A11	=			38	B11
A12	=			37	B12
A13				36	B13
VCC	=			35	VCC
A14	=			34	B14
A15	=			33	B15
GND	_			32	GND
SAB2				31	SBA2
CAB2	_			30	CBA2
OEAB2	28			29	OEBA2






BUS APPLICATIONS

Real Time Transfer – Bus B to Bus A




Store Data from Bus A, Bus B or Bus A and Bus B




OEAB	OEBA	CAB	CBA	SAB	SBA
X L L	H X H	↑ X ↑	X ↑	X X	X X X

Store Bus A in Both Registers or Store Bus B in Both Registers




OEAB	OEBA	CAB	CBA	SAB	SBA
H	T H	↑	↑	L X	X

Real Time Transfer – Bus A to Bus B




Transfer A Stored Data to Bus B or Stored Data Bus B to Bus A or Both at the Same Time



OE	AB	OEBA	CAB	CBA	SAB	SBA
F	1	Н	H or L	X	Н	Х
L	.	L	X	HorL	Х	н
L	1	L	HorL	HorL	Н	Н

Isolation



Н

H or L

H or L

Χ

FUNCTION TABLE

		In	puts				rage sters	Da Po	ita rts	Operating Mode
OEBAn	OEABn	CABn	CBAn	SABn	SBAn	QA	QΒ	A _n B _n		Ī
Н	L		_					Input	Input	
]) .	‡	1	Х	X	NC	NC	Х	Х	Isolation, Hold Storage
		↑	↑	×	×	H X X	XXLH	L H X	X X L H	Store A and/or B Data
Н	Н							Input	Output	
		‡	X*	L	×	NC NC	NC NC	L H	L H	Real Time A Data to B Bus
				• н	х	NC	NC	Х	QA	Stored A Data to B Bus
		↑	X*	L	х	L H	NC NC	L H	L H	Real Time A Data to B Bus; Store A Data
				Н	×	L H	NC NC	L H	Q _A Q _A	Stored A Data to B Bus; Store A Data
L	L							Output	Input	
!		X*	1	х	L	NC NC	NC NC	H	L H	Real Time B Data to A Bus
				х	н	NC	NC	Q _B	Х	Stored B Data to A Bus
!		X*	1	×	L	NC NC	H	H	L H	Real Time B Data to A Bus; Store B Data
				х	Н	NC NC	L H	Q _B Q _B	L H	Stored B Data to A Bus; Store B Data
L	Н							Output	Output	
		1	1	н	н	NC	NC	QB	Q _A	Stored A Data to B Bus, Stored B Data to A Bus

H = High Voltage Level; L = Low Voltage Level; X = Don't Care; ↑ = Low-to-High Clock Transition; ↑ = NOT Low-to-High Clock Transition; NC = No Change; * = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For ICC reasons, Do Not Float Inputs.

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Value	Condition	Unit
VCC	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 ≤ V _I ≤ +7.0		V
٧o	DC Output Voltage	-0.5 ≤ V _O ≤ +7.0	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.51$	Output in HIGH or LOW State	V
lıK	DC Input Diode Current	-50	V _I < GND	mA
lok	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
lo	DC Output Source/Sink Current	±50		mA
lcc	DC Supply Current Per Supply Pin	±100·		mA
^I GND	DC Ground Current Per Ground Pin	±100		mA
^T STG	Storage Temperature Range	−65 to +150		°C

^{*} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute—maximum—rated conditions is not implied.

^{1.} IO absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
Vcc	Supply Voltage Operating Data Retention Only	2.0 1.5	3.3 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
v _O	Output Voltage (HIGH or LOW State) (3–State)	0		V _{CC} 5.5	V
ЮН	HIGH Level Output Current, V _{CC} = 3.0V - 3.6V			-24	mA
lOL	LOW Level Output Current, V _{CC} = 3.0V - 3.6V			24	mA
ЮН	HIGH Level Output Current, V _{CC} = 2.7V - 3.0V			-12	mA
^l OL	LOW Level Output Current, V _{CC} = 2.7V - 3.0V			12	mA
TA	Operating Free-Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, V _{IN} from 0.8V to 2.0V, V _{CC} = 3.0V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = -40°C	to +85°C	Ì
Symbol	Characteristic	Condition	Min	Max	Unit
VIH	HIGH Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V	2.0		V
V _{IL}	LOW Level Input Voltage (Note 1)	2.7V ≤ V _{CC} ≤ 3.6V		0.8	V
VOH ·	HIGH Level Output Voltage	2.7V ≤ V_{CC} ≤ 3.6V; I_{OH} = -100 μ A	V _{CC} - 0.2		٧
		V _{CC} = 2.7V; I _{OH} = -12mA	2.2]
		V _{CC} = 3.0V; I _{OH} = -18mA	2.4		
		V _{CC} = 3.0V; I _{OH} = -24mA	2.2]
VOL	LOW Level Output Voltage	2.7V ≤ V _{CC} ≤ 3.6V; I _{OL} = 100μA		0.2	٧
		V _{CC} = 2.7V; I _{OL} = 12mA		0.4]
		V _{CC} = 3.0V; I _{OL} = 16mA		0.4	
		V _{CC} = 3.0V; I _{OL} = 24mA		0.55	
Iį	Input Leakage Current	2.7V ≤ V _{CC} ≤ 3.6V; 0V ≤ V _I ≤ 5.5V		±5.0	μА
loz	3-State Output Current	$V_{CC} \le 3.6V$; $0V \le V_{O} \le 5.5V$; $V_{I} = V_{IH}$ or V_{IL}		±5.0	μА
OFF	Power-Off Leakage Current	V _{CC} = 0V; V _I or V _O = 5.5V		10	μА
lcc	Quiescent Supply Current	2.7 ≤ V _{CC} ≤ 3.6V; V _I = GND or V _{CC}		20	μА
		$2.7 \le V_{CC} \le 3.6V$; $3.6 \le V_I$ or $V_O \le 5.5V$		±20	μА
ΔICC	Increase in ICC per Input	$2.7 \le V_{CC} \le 3.6V$; $V_{IH} = V_{CC} - 0.6V$		500	μА

^{1.} These values of V_I are used to test DC electrical characteristics only. Functional test should use $V_{IH} \ge 2.4V$, $V_{IL} \le 0.5V$.

AC CHARACTERISTICS¹ ($t_R = t_F = 2.5 \text{ns}$; $C_L = 50 \text{pF}$; $R_L = 500 \Omega$)

				Lin	nits		
	}			T _A = -40°	C to +85°C		
		i i	V _{CC} = 3.	0V to 3.6V	Vcc	= 2.7V	7
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
fmax	Clock Pulse Frequency	3	170				MHz
tPLH tPHL	Propagation Delay Clock to Output	3	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
tplH tpHL	Propagation Delay Input to Output	1	1.5 1.5	5.0 5.0	1.5 1.5	6.0 6.0	ns
tplH tpHL	Propagation Delay Select to Output	1	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
tpzh tpzL	Output Enable Time to High and Low Level	2	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
tPHZ tPLZ	Output Disable Time From High and Low Level	2	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
ts	Setup Time, HIGH or LOW Data to Clock	3	2.5		2.5		ns
th	Hold Time, HIGH or LOW Data to Clock	3	1.5		1.5		ns
t _w	Clock Pulse Width, HIGH or LOW	3	3.0		3.0	1	ns
toshl toslh	Output-to-Output Skew (Note 2)			1.0 1.0			ns

^{1.} These AC parameters are preliminary and may be modified prior to release.

DYNAMIC SWITCHING CHARACTERISTICS


			7	A = +25°	С	
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
VOLP	Dynamic LOW Peak Voltage ¹	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8		٧
VOLV	Dynamic LOW Valley Voltage1	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V		0.8	_	٧

Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is
measured in the LOW state. The LCX16652 is characterized with 15 outputs switching with 1 output held LOW.

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{PD}	Power Dissipation Capacitance	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	20	pF
C _{IN}	Input Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	7	pF
C _{I/O}	Input/Output Capacitance	V _{CC} = 3.3V, V _I = 0V or V _{CC}	. 8	pF

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH); parameter guaranteed by design.



WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS $t_R=t_F=2.5ns, 10\% \ to \ 90\%; f=1MHz; t_W=500ns$





Figure 1. AC Waveforms

 $t_{R} = t_{F} = 2.5$ ns, 10% to 90%; f = 1MHz; $t_{W} = 500$ ns



WAVEFORM 3 - CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES

 $t_R = t_F = 2.5$ ns, 10% to 90%; f = 1MHz; $t_W = 500$ ns except when noted





Figure 1. AC Waveforms (continued)



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6V
Open Collector/Drain tpLH and tpHL	6V
^t PZH, ^t PHZ	GND

C_L = 50pF or equivalent (Includes jig and probe capacitance)

Figure 2. Test Circuit

 $R_L = R_1 = 500\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Reliability Information

Motorola Reliability and Quality Assurance

Motorola has a long standing reputation for manufacturing products of excellent Quality and Reliability since the introduction of the first car radio in 1928. This has helped Motorola to become one of the largest corporations exclusively devoted to electronics.

In today's semiconductor marketplace, two important elements for the success of a company are its quality and reliability systems. They are interrelated, reliability being quality extended over the expected life of a product. For any manufacturer to remain in business, its products must meet or exceed basic quality and reliability standards and customer needs.

At Motorola, the most stringent and demanding definitions of quality and reliability are used.

Quality

- Reduction of variability around a target so that conformance to customer requirements and expectations can be achieved in a cost-effective way
- The probability that a device (equipment, parts) will have performance characteristics within specified limits
- · Fitness for use

Reliability

- · Quality in time and environment
- The probability that our semiconductor devices, which initially have satisfactory performance, will continue to perform their intended function for a given time in usage environments

At Motorola, our Reliability and Quality Assurance Program is designed to generate ongoing data for both reliability and quality for the various product families. Both reliability and quality monitors are performed on the different major categories of semiconductor products. These monitors are designed to test the product's design and material as well as to identify and eliminate potential failure mechanisms to ensure reliable device performance in a "real world" application. Thus, the primary purpose of the program is to identify trends from generated data, so if need be, corrective action(s) can be taken toward improving performance. In addition, this reliability and quality data can be utilized by our customers for failure rate predictions.

It is the explicit purpose of this communication to inform the customer of our LCX qualification results. In addition, we have provided a general definition of our reliability and quality assurance program.

LCX Device Description

Motorola's LCX family, the first Low-Voltage CMOS family with 5V tolerant inputs and outputs, is manufactured on the H4C "plus" 75% CMOS (double layer metal) process at MOS 6. The LCX family emphasizes low power, low switching noise, and fast switching speeds. LCX devices will be assembled in SOIC, SSOP and TSSOP packages. The H4C "plus" 75% CMOS process in MOS 6 was qualified using the LCX family's E76S maskset.

LCX Processing Information

PROCESSING SUMMARY — H4C "plus," 75% CMOS (Double Layer Metal)

General

Process Type	CMOS on EPI
Effective Channel Length	Min. target=0.65μm
Process Complexity	Single Poly, Double Metal
Gate Processing	

Gate Oxide Thickness	150Å		
Gate Terminal	Phosphorous Doped Polysilicon (POCL)		
N+ Source Drain Dopant	Phosphorous & Arsenic		
P+ Source Drain Dopant	Boron (BF2)		

Metallization Processing

	[
Metal Composition	AISiCu w/TiN Barrier (M1)
1	AlSiCu (M2)
l .	j Aldicu (WZ)

Passivation Processing

Passivation Type	Double Layer, Nitride over PSG Oxide
1 dostvation Type	Boable Layer, Williag over 1 GG Gxiae

Electrical Characteristics

Field Threshold Voltage	>12V
Punchthrough Voltage	>12V
Gate Oxide Breakdown	>14V

LCX Qualification Introduction

LCX Qualification consisted of intrinsic and extrinsic reliability testing. Intrinsic reliability concerns device degradation issues and is assessed via electromigration, hot carrier injection and dielectric breakdown measures. Extrinsic reliability addresses both processing and packaging related issues and utilizes several tests: high temperature bias, temperature cycling, pressure temperature humidity, thermal shock, temperature humidity bias, surface mount preconditioning, physical dimensions, solderability and marking permanency. (Included below are definitions of the aforementioned terms.)

INTRINSIC RELIABILITY

Electromigration

Electromigration is the movement of metal in the direction of electron flow. This is accelerated by high current densities and temperatures which result in metal void and/or collection (hillock) formations, and ultimately shorts. Design rules specify minimum metal widths and maximum current densities to circumvent electromigration issues.

Hot Carrier Injection (HCI)

Hot carrier injection is the result of electron scattering and subsequent trapping in the gate oxide of MOS devices. Scattering is a function of electron velocity and thus electric fields and temperature. Ultimately, carrier mobility and transconductance are reduced causing threshold voltage shifts. Processing conditions are set to minimize hot carrier generation rates and gate trapping efficiencies.

Dielectric Breakdown

Dielectric breakdown results in the formation of a conductive path connecting once—isolated conducting layers. High voltage induced charge injection and trapping accelerates this breakdown. Dielectric integrity is maximized via uniform depositional thickness, and dielectric quality is achieved through minimizing impurity, charge, and defect levels.

EXTRINSIC RELIABILITY

High Temperature Bias (HTB)

High temperature bias (HTB) testing is performed to accelerate failure mechanisms which are activated through the application of elevated temperatures and the use of biased operating conditions. The temperature and voltage conditions used in the stress are dependent on the product under stress. However, the typical ambient temperature is 145°C with the static bias applied equal to or greater than the data sheet nominal value.

Temperature Cycling (MIL-STD-833D-1010C)

Temperature cycle testing accelerates the effects of thermal expansion mismatch among the different components within a specific die and packaging system. This test is typically performed per MIL–STD–883D Method 1010C with the minimum and maximum temperatures being –65°C and +150°C, respectively. During temperature cycle testing, devices are inserted into a cycling system and held at the cold dwell temperature for at least ten minutes. Following this cold dwell, the devices are heated to the hot dwell where they remain for another ten minute minimum time period. The system employs a circulating air environment to assure rapid stabilization at the specified temperature. The dwell at each (one up to the hot dwell temperature, another down to the cold dwell temperature), constitute one cycle.

Thermal Shock (MIL-STD-833D-1010C)

The objective of thermal shock testing is the same as that for temperature cycle testing, that is, to emphasize differences in expansion coefficients for components of the packaging system. However, thermal shock provides additional stress, in that the device is exposed to a sudden change in temperature due to a maximum transfer time of ten seconds, as well as the increased thermal conductivity of a liquid ambient. This test is typically performed per MIL-STD-883D Method 1011C with minimum and maximum temperatures being -65 °C to +150 °C, respectively. Devices are placed in a bath and cooled to minimum specified temperature. After being held in the cold chamber for five minutes minimum, the devices are transferred to an adjacent chamber at the maximum specified temperature for an equivalent time. Two five minute dwells plus two ten second transitions constitute one cycle.

Temperature Humidity Bias (THB Motorola Std)

This stress is performed to accelerate the effects of moisture penetration, with the dominant effect being corrosion. Conditions employed during this test are a temperature of 85°C, humidity of 85% RH, and a nominal bias level.

Pressure Temperature Humidity (PTH Motorola Std)

This stress is performed to accelerate the effects of moisture penetration, with the dominant effect being corrosion. This test detects similar failure mechanisms as THB but at a greatly accelerated rate. Conditions employed during this test are a temperature of 121°C, pressure of 15psig or greater, humidity of 100% RH, unbiased.

Surface Mount Preconditioning (Motorola Std)

Preconditioning tests are performed to simulate the customer board mount process where surface mount parts are subjected to a high temperature for a short duration. These tests detect mold compound delamination from the die and leadframe which can result in reliability failures. The dominant failure mechanism is corrosion, but other

Reliability Information

stress-related problems could also occur like fractured wirebonds, passivation cracks, smeared metal on die, etc.

The conditions typically used are 245°C for IR reflow and 260°C for solder immersion. For small pitch packages, a 260°C oil immersion is substituted for the 260°C solder to avoid solder bridging of the leads.

Physical Dimensions (MIL-STD-883D-2016)

The purpose of this test is to verify the external dimensions of the device are in accordance with the case outline specification. This test is typically performed per MIL-STD-883D Method 2016.

Solderability (MIL-STD-883D-2003)

The purpose of this test is to determine the solderability of all terminations which are normally joined by a soldering

operation. This test is typically performed per MIL-STD-883D Method 2003. The test verifies the ability of these terminations to be wetted or coated by solder, and to predict suitable fillet when dip soldered. An accelerated aging test is included in this method which simulates a minimum of six months natural aging under a combination of various storage conditions that have a deleterious effect on the solderability.

Marking Permanency (Motorola Std)

The purpose of this test is to verify the device markings will not become illegible when subjected to solvents, and the solvents will not cause any mechanical, electrical, damage or deterioration, of the materials or finishes. This test is typically performed per Motorola standard.

Process Qualification Information

PROCESS QUALIFICATION SUMMARY

The H4C "plus" 75% CMOS (double layer metal) process qualification consisted of intrinsic reliability testing (Electromigration, Hot Carrier Injection, and Dielectric Breakdown) and extrinsic reliability testing (High Temperature Bias, Temperature Cycling, and Pressure Temperature Humidity).

The intrinsic reliability measures indicate no significant degradation over the lifetime of the device. Extrinsic reliability for the process resulted in zero failures.

INTRINSIC RELIABILITY RESULTS

DEVICE QUALIFICATION

Electromigration

Electromigration evaluation of MOS 6 metals used in the H4C "plus" 75% CMOS (double layer metal) process revealed an acceptable metallization process for a minimum lifetime of 10 years at 100°C with < .01% cumulative failures.

Hot Carrier Injection

HCI test (low temperature electrical stress) results indicate less than 10% change in transconductance over the lifetime of the transistor.

Dielectric Breakdown

The current conduction and QBD (charge breakdown) data taken in MOS 6 was used to calculate an intrinsic gate oxide lifetime of 1364 years. This estimated lifetime greatly exceeds the expected lifetime of the device.

EXTRINSIC RELIABILITY RESULTS/DATA PROCESS QUALIFICATION

The reliability testing consisted of High Temperature Bias (145°C, 3.6V bias), Temperature Cycling (–65°C to 150°C), and PTH (121°C, 15PSIG, & 100% RH). Samples from three wafer lots were tested.

One wafer lot was a metal/dielectric split lot. The metal and dielectric layers were run at the maximum and minimum thickness specifications in order to account for step coverage extremes.

The second wafer lot was a Vt/Leff split lot. The Vt and Leff were run at minimum and maximum specifications in order to account for extremes in leakage, speed, and translation window.

The remaining lot was a nominal lot. Zero process related rejects occurred after 504 hours of op-life, 600 temp cycles, and 240 hours of PTH. (The device failure in time (FIT) was calculated based on HTB results at 14.4; stress temp = 145°C; activation energy = 0.7eV).

The H4C "plus" 75% CMOS (double layer metal) process in MOS 6 was qualified and approved in light of the results of the above intrinsic and extrinsic reliability results.

Package Qualification

MC74LCX family is being offered in SOIC, SSOP and TSSOP packaging. As the TSSOP package is a newer technology, a qualification summary has been included in this report. All reliability tests have passed successfully, including preconditioning tests used to simulate customer board mount processes (see below). Furthermore, based on reliability results, drypack is not required for this package type.

Package Qualification Summary

TSSOP leads	Op Life	Temperature Cycle	Thermal Shock	ТНВ	Surface Mount Preconditioning	Solderability	Marking Permanency	Physical Dimension
14	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
16	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS
20	PASS	PASS	PASS	PASS	PASS	PASS	PASS	PASS

Summary Package Information

Package Material

Hitachi CEL 9200N

Leadframe Material

Copper

Plating

80/20 tin/lead solder plate

Die Attach Epoxy

Sumitomo CRM 1033B

Wire Bond Material

1.0 mil gold

· Wire Bond Method

Thermosonic Ball

• Theta JA (20 ld TSSOP) 14–/16–Lead Flag Size

140 Deg C/W 83 x 93 mils

• 20-Lead Flag Size

83 x 120 and 110 x 120 mils

Reliability Audit Program Summary

The Motorola Logic Reliability Audit Program (RAP) is designed to monitor the ability of Logic products to exceed minimum acceptable reliability standards. Mesa Reliability Engineering has overall responsibility for RAP, including updating requirements, interpreting results, offshore administration, and monthly reporting.

Testing

RAP is a system of mechanical, environmental, and electrical tests performed periodically on randomly selected samples of standard products. Each sample receives minimum standard tests covering all wafer fab sites, assembly sites, and packages. Within each family, devices are chosen to represent the range of die sizes and functional

In addition to standard tests, each package type also receives special pre-conditioning tests, the frequency of which is intended to sample every package type and assembly site once per month.

Reliability tests are run at three sites: Mesa, Arizona (LICD): Manila, Philippines (MPI); and Taipei, Taiwan (METL). Following mechanical and electrical testing, devices receive standard static and functional electrical tests using conditions and limits per applicable device specifications.

Failures

All failed devices require recorded data. Failure data and failure verification information accompany all rejects to a product analysis lab where root cause failure analysis is performed on all occurrences observed at that site. All information regarding failed units is logged into a tracking database.

A review is called if any sample has a failure. The findings are analyzed relative to past performance to determine if customers are at risk for abnormally high failure rates. Customer notification may then be required and, if needed, is prepared and distributed. Following the completion of testing and data review, the local reliability engineering group enters all data into the Reliability Audit Program Database.

Thermal Considerations

Prepared by: Lance K. Packer
LCX Application Engineering

Reliability of Plastic Packages

Although today's plastic packages are as reliable as ceramic packages under most environmental conditions, as the junction temperature increases a failure mode unique to plastic packages becomes a significant factor in the long term reliability of the device.

Modern plastic package assembly utilizes gold wire bonded to aluminum bonding pads throughout the electronics industry. As the temperature of the silicon (junction temperature) increases, an intermetallic compound forms between the gold and aluminum interface. This intermetallic formation results in a significant increase in the impedance of the wire bond and can lead to performance failure of the affected pin. With this relationship between intermetallic formation and junction temperature established, it is incumbent on the designer to ensure that the junction temperature for which a device will operate is consistent with the long term reliability goals of the system.

Reliability studies were performed at elevated ambient temperatures (125°C) from which an Arrhenius Equation (Eq 1), relating junction temperature to bond failure, was established. The application of this equation yields the values in Table 1. This table relates the junction temperature of a device in a plastic package to the continuous operating time before 0.1% bond failure (1 failure per 1000 bonds).

T =
$$6.376 \times 10^{-9} e^{\left[\frac{11554.267}{273.15 + T_J}\right]}$$
 (Eq 1)

Where:

T = Time to 0.1% bond failure

Table 1. Ti vs Time to 0.1% Bond Failure

Junction Temp. (°C)	Time (hours)	Time (yrs.)
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.1
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0

Thermal Management

As in any system, proper thermal management is essential to establish the appropriate trade—off between performance, density, reliability and cost. In particular, the designer should be aware of the reliability implication of continuously operating semiconductor devices at high junction temperatures.

The increasing popularity of surface mount devices (SMD) is putting a greater emphasis on the need for better thermal management of a system. This is due to the fact that SMD

packages generally require less board space than their through hole counterparts so that designs incorporating SMD technologies have a higher thermal density. To optimize the thermal management of a system it is imperative that the user understand all of the variables which contribute to the junction temperature of the device.

The variables involved in determining the junction temperature of a device are both supplier and user defined. The supplier, through lead frame design, mold compounds, die size and die attach, can positively impact the thermal resistance and the junction temperature of a device. Motorola continually experiments with new package designs and assembly techniques in an attempt to further enhance the thermal performance of its products.

It can be argued that the user has the greatest control of the variables which commonly impact the thermal performance of a device. Depending on the environment in which an IC is placed, the user could control over 75% of the current that flows through the device. Ambient temperature, air flow and related cooling techniques are the obvious user controlled variables, however, PCB substrate material, layout density, size of the air–gap between the board and the package, amount of exposed copper interconnect, use of thermally–conductive epoxies and number of boards in a box and output loading can all have significant impacts on the thermal performance of a system.

PCB substrates all have different thermal characteristics, these characteristics should be considered when exploring the PCB alternatives. The user should also account for the different power dissipations of the different devices in his system and space them on the PCB accordingly. In this way, the heat load is spread across a larger area and "hot spots" do not appear in the layout. Copper interconnect traces act as heat radiators, therefore, significant thermal dissipation can be achieved through the addition of interconnect traces on the top layer of the board. Finally, the use of thermally conductive epoxies can accelerate the transfer of heat from the device to the PCB where it can more easily be passed to the ambient.

The advent of SMD packaging and the industry push towards smaller, denser designs makes it incumbent on the designer to provide for the removal of thermal energy from the system. Users should be aware that they control many of the variables which impact the junction temperatures and, thus, to some extent, the long term reliability of their designs.

Calculating Junction Temperature

The following equation can be used to estimate the junction temperature of a device in a given environment:

$$T_{IJ} = T_A + P_D\Theta_{IJA}$$

where:

T_{.J} = Junction Temperature

T_A = Ambient Temperature

PD = Power Dissipation

ΘΙΑ = Avg Pkg Thermal Resistance (Junction Ambient)

$$P_{D} = V_{CC} \left[C_{P}V_{CC} \sum_{i=1}^{s} F_{OUT_{i}} \right] + V_{CC} \left[\Delta I_{CC} n \right]$$

$$3 \qquad \qquad 4$$

$$+ (V_{CC} - V_{OH}) \left[(V_{OH} - V_{OL}) \sum_{i=1}^{s} C_{L_{i}} F_{OUT_{i}} + \sum_{i=1}^{h} \frac{V_{OH}}{R_{D_{i}}} \right]$$

$$5 \qquad \qquad 6$$

$$+ (V_{OL}) \left[(V_{OH} - V_{OL}) \sum_{i=1}^{s} C_{L_{i}} F_{OUT_{i}} + \sum_{i=1}^{l} \frac{(V_{CC} - V_{OL})}{R_{U_{i}}} \right]$$
Power Dissipation Equation

The power dissipation equation is made up of five major factors controlled by the user which contribute to increased power dissipation:

- 1 Frequency of operation (output switching frequency)
- 2 Input voltage levels
- 3 Output loading (capacitive and resistive)
- 4 VCC level
- 5 Duty cycle

Each of these five factors are addressed in the estimating equation except duty cycle. Duty cycle can be addressed by "weighting" the power dissipation equation terms appropriately.

The first current term is I_{CCD} , with the device unloaded. It is caused by the internal switching of the device. Static I_{CC} is so small for LCX, that when estimating power dissipation, it is ignored.

$$C_PV_{CC} \sum_{i=1}^s F_{out_i}$$

This term represents the ICC current with absolutely no load. This measurement is taken without the output pins connected to the board. The Cp for a device is calculated by:

$$C_{P} = \frac{I_{CC}(@50MHz) - I_{CC}(@1MHz)}{V_{CC}(49MHz)s}$$

"s" is the number of outputs switching. Cp may vary slightly from part to part within a product family.

The next term is from current due to holding the CMOS inputs at V_{CC} -0.6V rather than at the rail voltages. This term becomes insignificant as load and frequency increase.

 ΔI_{CC} is the through current when holding the input High of a device to V_{CC} -0.6V. This value is typically 300 μ A or less. "n" is the number of inputs held at this level.

The third term is current through the upper structure of the device. It is caused by the external capacitive load and the output frequency. If a capacitive load exists then this term can become very significant.

$$(V_{OH} - V_{OL}) \sum_{i=1}^{s} C_{L_i} F_{OUT_i}$$

 $V_{OH}\!\!-\!\!V_{OL}$ is the voltage swing of the output. C_L is the output load (this could vary from output to output). F_{OUT} is the output frequency which can also vary from output to output.

The fourth term stems from current through the upper structure due to an external resistive load to ground.

As the output frequency increases, the measured current approaches that of static High outputs.

$$\sum_{i=1}^{h} \frac{VOH}{RDi}$$

 $\mbox{R}_{\mbox{\scriptsize D}}$ is an external pull-down resistor. A different value load could be applied to each output.

The fifth current term is determined by the output capacitive load and the output frequency on the lower structure of the device. If this load exists than this term is also significant.

$$(V_{OH} - V_{OL}) \sum_{i=1}^{s} C_{L_i} F_{OUT_i}$$

All variables are the same as with the third term with the exception that this is current flowing through the lower structure of the IC. This current is not I_{CC}, but rather current that is "sinked" from an external source.

The final term is due to an external load connected to V_{CC} . This term includes both switching and static Low outputs.

$$\sum_{i=1}^{I} \frac{(V_{CC} - V_{OL})}{R_{U_i}}$$

As with term five, this is current that flows through the lower structure of the IC. This current too is not ICC.

Example of Thermal Calculations

Junction temperature can be estimated using the following equation:

$$T_J = (\Theta_{JA} \times P_D) + T_A$$

where:

T_J = Junction Temperature (°C)

ΘJA = Thermal Resistance (Junction-to-Ambient)

PD = Power Dissipation at a TJ

T_A = Ambient Temperature (°C)

Example of LCX TJ Calculation

1. Calculate Current Consumption:

For example, the LCX244's Cp is 25pF. Let $V_{CC}=3V$; operating temperature = 85°C; $F_{OUT}=50MHz$; for 4 outputs switching; hold 2 inputs LOW and 2 inputs HIGH (at $V_{CC}=0.6V$); $C_L=100pF$; 500Ω pull-down; no pull-up.

$$\begin{bmatrix} 1 & 2 \\ 25pF \times 3V \sum_{i=1}^{4} 50MHz \end{bmatrix} + 0.3mA(2)$$

These unloaded terms contribute only 10% of the total I_{CC} current.

3 4 (2.8V - 0.2V)
$$\sum_{i=1}^{4} 100 \text{pF}(50 \text{MHz}) + \sum_{i=1}^{6} \frac{2.8 \text{V}}{500 \Omega}$$

= 52mA + 33.6mA = 85.6mA

=15mA + 0.6mA = 15.6mA

In this example, terms three and four contribute over 55% of the total ICC current. This part of ICC is entirely due to external loading.

$$= 52mA + 0 = 52mA$$

These terms are not I_{CC} currents, but rather currents "sinked" by the lower structure of the device. The total current from all terms is 153.2mA.

2. Finding PD (V x I)

When calculating the total power dissipation of the device, the first two terms are multiplied by V_{CC} , which in this example is

$$3V(15.6mA) = 46.8mW$$

The third and fourth terms are multiplied by the voltage drop across the upper structure of the device, VCC-VOH. This is approximately 0.2V.

$$0.2V(85.6mA) = 17.1mW$$

The fifth and sixth terms are multiplied by the voltage drop across the lower structure of the device, VOL.

$$0.2V(52mA) = 10.4mW$$

The total estimated power dissipation of an LCX 244 with 4 outputs switching, at 85°C, with V_{CC}=3V, with 2 outputs held static Low, and 2 inputs at 2.4V with 100pF capacitive loads, 500Ω pull-downs, and 50MHz switching frequency is:

74.3 mW

3. ⊝JA Value

The θ_{JA} for a 20-pin TSSOP is approximately 140°C/W.

4. Final Calculations for T_{.1} for the LCX244

 $T_J = (P_D \times \Theta_{JA}) + T_A = (0.0743W \times 140^{\circ}C/W) + 85^{\circ}C = 95.4^{\circ}C$. LCX runs cool — well below the point for reliability worries. Using the Arrhenius Equation (Eq 1 on page 187), the time to 0.1% bond failures is approximately 30 years.

System Considerations

The manner in which an IC package is mounted and positioned in its surrounding environment will have significant effects on operating junction temperatures. These conditions are under the control of the system designer and are worthy of serious consideration in PC board layout and system ventilation and airflow.

Forced–air cooling will significantly reduce Θ_{JA} . Air flow parallel to the long dimension of the package is generally a few percent more effective than air flow perpendicular to the long dimension of the package. In actual board layouts, other components can provide air flow blocking and flow turbulence, which may reflect the net reduction of Θ_{JA} of a specific component.

External heat sinks applied to an IC package can improve thermal resistance by increasing heat flow to the ambient environment. Heat sink performance will vary by size, material, design, and system air flow. Heat sinks can provide a substantial improvement.

Package mounting can affect thermal resistance. Surface mount packages dissipate significant amounts of heat through the leads. Improving heat flow from package leads to ambient will decrease thermal resistance.

- Metal (copper) traces on PC boards conduct heat away from the package and dissipate it to the ambient; thus the larger the trace area the lower the thermal resistance.
- Package stand-off has a small effect on ΘJA. Boards with higher thermal conductivity (ceramic) may show the most pronounced benefit.
- The use of thermally conductive adhesive under SO packages can lower thermal resistance by providing a direct heat flow path from the package to board. Naturally high thermal conductivity board material and/or cool board temperatures amplify this effect.
- High thermal conductive board material will decrease thermal resistance. A change in board material from epoxy laminate to ceramic will help reduce thermal resistance.

Conclusion


Thermal management remains a major concern of producers and users of IC's. An increase in Θ_{JA} is the major trade—off one must accept for package miniaturization. When the user considers all of the variables that affect the IC junction temperature, he is then prepared to take maximum advantage of the tools, materials and data that are available.

References


- 1. "High Performance ECL Data ECLinPS and ECLinPS Lite," Motorola, pp. 4-32.
- "Thermal Considerations for Advanced Logic Families; AN241," Philips Semiconductors


Ordering Information

Device Nomenclature



Case Outlines






- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DEG GISE.

4. MAXIMUM MOLD PROTHUSION U. 13 (U.UDS) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
A	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
	1.35	1.75	0.054	0.068	
0	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	




PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE J




NOTES:

- NOTES:
 1 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER
 3. DIMENSIONS A AND BO NOT INCLUDE
 MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
 PER SIDE.
 4. DIMENSION.
 5. DIMENSION OLD FORTUSION 0.15 (0.006)
- PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A_	9.80_	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	_1.35_	1.75	0.054	0.068
_ D _	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G_	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019



M SUFFIX PLASTIC SOIC EIAJ PACKAGE CASE 965-01 **ISSUE O**




NOTES:


- 1 DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLEHANCING PER ANSI
 Y14,551, 1982
 CONTROLLING DIMENSION: MILLIMETER,
 DIMENSIONS ON AND A RE MCASURED
 AT THE PARTING LINE MOLD FLASH OR
 PROTRUSIONS AND ARE MEASURED
 AT THE PARTING LINE MOLD FLASH OR
 PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- PER SIDE.
 4 TERMINAL NUMBERS ARE SHOWN FOR
 REFERENCE ONLY.
 5 THE LEAD WIDTH DIMENSION (b) DOES NOT
 INCLUDE DAMBAR PROTFUSION. ALLOWABLE
 DAMBAR PROTFUSION SHALL BE 0.09 (0.03)
 TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE LOCATE ON THE LOWER
 RADIUS OR THE FOOT, MINIMUM SPACE
 BETWEEN PROTFUSIONS AND ADJACENT LEAD
 TO BE 0.46 (0.018).


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A		2.05		0.081
Ā	0.05	0.20	0.002	0.008
۵	0.35	0.50	0.014	0.020
o	0.18	0.27	0.007	0.011
٥	9.90	10.50	0.390	0.413
ш	5.10	5.45	0.201	0.215
•	1.27	BSC	0.050 BSC	
HE	7,40	8.20	0.291	0.323
_	0.50	0.85	0.020	0.033
ᇉ	1.10	1.50	0.043	0.059
М	0 °	10°	0°	10°
Q	0.70	0.90	0.028	0.035
Z		1.42		0.056


M SUFFIX

PLASTIC SOIC EIAJ PACKAGE CASE 966-01 ISSUE O










NOTES:


- OLES:
 1 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 2 CONTROLLING DIMENSION: MILLIMETER.
 3 DIMENSIONS D AND E DO NOT INCLUDE MOLD
 FLASH OR PROTUSIONS AND ARE MEASURED
 AT THE PROTING LINE MOLD EL ASHO AT THE PARTING LINE. MOLD FLASH OR
 PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
- PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006)
 PERS SIDE.
 TERMINAL NUMBERS ARE SHOWN FOR
 REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT
 INCLUDE DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE G.08 (0.03)
 TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DAMBAR CANNOT BE LOCATED ON THE LOWER
 RADIUS OR THE FOOT. MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
4	1	2.05	ł	0.081
A ₁	0.05	0.20	0.002	0.008
Ь	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
e	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LF.	1.10	1.50	0.043	0.059
M	. 0°	10°	0°	10°
Q ₁	0.70	0.90_	0.028	0.035
Z		0.78		0.031


, è

M SUFFIX PLASTIC SOIC EIAJ PACKAGE CASE 967-01 ISSUE O









NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
- Y14.5M, 1982.


 2 CONTROLLING DIMENSION: MILLIMETER.


 3 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4 TERMINAL NUMBERS ARE SHOWN FOR

- 4 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BE 0.08 (0.03) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER CHANGE OF THE FOOT MINIMUM SPACE. RADIUS OR THE FOOT, MINIMUM SPACE
 BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES	
DIM	MIN	_MAX	MIN	MAX
A	-	2.05		0.081
A ₁	0.05	0.20	0.002	0.008
Ь	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
٥	12.35	12.80	0.486	0.504
E	5.10	5.45	0.201	0.215
9	1.27	BSC	0.050 BSC	
HE	7.40	8.20	0.291	0.323
٦	0.50	0.85	0.020	0.033
LF	1.10	1.50	0.043	0.059
M	°	10°	0°	10°
Q1	0.70	0.90	0.028	0.035
Z	***	0.81		0.032

SD SUFFIX PLASTIC SSOP PACKAGE CASE 940A-03 ISSUE B






NOTES:

- 6 DIMENSIONING AND TOLERANCING PER ANSI

- 6 DIMENSIONING AND IOLEHANDING PEH ANSI Y14-5M, 198 DIMENSION: MILLIMETER 8 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS: MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. DIMENSION B DOES NOT INCLUDE INTERLEAD
- FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 10 DIMENSION K DOES NOT INCLUDE DAMBAR
- PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF K DIMENSION AT MAXIMUM
 MATERIAL CONDITION. DAMBAR INTRUSION
 SHALL NOT REDUCE DIMENSION K BY MORE
 THAN 0.07 (0.002) AT LEAST MATERIAL CONDITION.
 11 TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.


 12 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.07	6.33	0.238	0.249
B	5.20	5.38	0.205	0.212
C	1.73	1.99	0.068	0.078
_ D	0.05	0.21	0.002_	_0.008
_ F	0.63	0.95	0.024	0.037
G	0.65	BSC	0.026 BSC	
Н	1.08	1.22	0.042	_0.048
J	0.09	0.20	0.003	0.008
J1	0.09	0.16	0.003	0.006
K	0.25	0.38	0.010	0.015
K1	0.25	0.33	0.010	0.013
L	7.65	7.90	0.301	0.311
M	°	80	0°	8°



- NOTES:
 13 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 14 CONTROLLING DIMENSION: MILLIMETER.
 15 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 16 DIMENSION B DOLE SNOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 17 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BOT EXCEED 0.15 (0.006) PER SIDE.
 18 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF K DIMENSION A ALWAMMAM AMTERIAL CONDITION. DAMBAR INTRUSION SHALL BOT STORE OF MENSION K BY MORE THAN 0.07 (0.002) AT LEAST MATERIAL CONDITION.
 18 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 19 DIMENSION A AND B ARE TO BE DETERMINED AT DATIM PLANE—W.


			,	
	MILLIN	ETERS	INC	HES
DIM	MIN_	XAM	MIN	MAX
A	6.07	6.33	0.238	0.249
В	5.20	5.38	0.205	0.212
C	1.73	1.99	0.068	0.078
D	0.05	0.21	0.002	0.008
F	0.63	_ 0.95	0.024	0.037
G	0.65	BSC	0.026	BSC
Н	0.73	0.90	0.028	0.035
-	0.09	0.20	0.003	0.008
Ji	0.09	0.16	0.003	0.006
K	0.25	0.38	0.010	0.015
K1	0.25	0.33	0.010	0.013
L	7.65	7.90	0.301	0.311
М	0°	80	0 °	80







- NOTES:
 27 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 28 CONTROLLING DIMENSION: MILLIMETER.
 29 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS; MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 30 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SINGLE NOT EXCEED 0.15 (0.006) PER SIDE.
 31 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION SINGLE NOT EXCEED 0.15 (0.006) PER SIDE.
 32 DIMENSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF K DIMENSION A ALLOWABLE DAMBAR PROTRUSION SINGLE DE 0.13 (0.005) TOTAL IN EXCESS OF K DIMENSION A TIMAXIMUM. MATERIAL CONDITION. DAMBAR INTRUSION SHALL BOT OF THE MANDER OF


	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.07	8.33	0.317	0.328
В	5.20	5.38	0.205	0.212
C	1.73	1.99	0.068	0.078
D	0.05	0.21	0.002	0.008
F	0.63	0.95	0.024	0.037
G	0.65	BSC	0.026	BSC
Н	0.44	0.60	0.017	0.024
J	0.09	0.20	0.003	0.008
J1	0.09	0.16	0.003	0.006
K	0.25	0.38	0.010	0.015
K1	0.25	0.33	0.010	0.013
L	7.65	7.90	0.301	0.311
M_	°	80	0 °	8 °




199









MOTOROLA

AUTHORIZED DISTRIBUTORS

LABAMA	Thousand Oaks	IDAHO
Huntsville	Newark (805)449-1480	Boise
Arrow/Schweber Electronics (205)837-6955	Torrance	FAI (208)376-808
FAI (205)837-9209	Time Electronics 1-800-789-TIME	ILLINOIS
Future Electronics (205)830-2322	Tustin	Addison
Hamilton Hallmark (205)837-8700	Time Electronics 1-800-789-TIME	Wyle Laboratories (708)620-096
Newark (205)837-9091	Woodland Hills	Bensenville
Time Electronics 1-800-789-TIME	Hamilton Hallmark (818)594-0404	Hamilton Hallmark (708)860-778
Wyle Laboratories (205)830-1119	Richardson Electronics (615)594-5600	Chicago
RIZONA	COLORADO	FAI
Phoenix	Lakewood	Newark Electronics Corp (312)784-510
FAI (602)731-4661	FAI (303)237-1400	Hoffman Estates
Future Electronics (602)968-7140	Future Electronics (303)232-2008	Future Electronics (708)882-125
Hamilton Hallmark (602)437-1200	Donvor	Itasca
Wyle Laboratories (602)437-2088	Newark (303)373-4540	Arrow/Schweber Electronics (708)250-050
Tempe	Englewood	LaFox
Arrow/Schweber Electronics (602)431-0030	Arrow/Schweber Electronics (303)799-0258	Richardson Electronics (708)208-240
Newark (602)966-6340	Hamilton Hallmark (303)790-1662	Schaumburg
Time Electronics 1-800-789-TIME	Time Electronics 1-800-789-TIME	Newark (708)310-898
	Thornton	Time Electronics 1-800-789-TIM
ALIFORNIA	Wyle Laboratories , (303)457-9953	INDIANA
Agoura Hills Time Electronics Corporate 1-800-789-TIME	CONNECTICUT	Indianapolis
	Bloomfield	Arrow/Schweber Electronics (317)299-20
Belmont Richardson Electronics (415)592-9225	Newark (203)243-1731	Hamilton Hallmark (317)575-35
	Chesire	FAI (317)469-04
Calabassas Arrow/Schweber Electronics (818)880-9686	FAI (203)250-1319	Future Electronics (317)469-04
	Future Electronics (203)250-1319	Newark
Wyle Laboratories (818)880-9000	Hamilton Hallmark (203)271-2844	
Chatsworth		Time Electronics 1-800-789-TIM
Future Electronics (818)865-0040	Southbury	Ft. Wayne
Time Electronics 1-800-789-TIME	Time Electronics 1-800-789-TIME	Newark (219)484-07
Costa Mesa	Wallingfort	IOWA _
Hamilton Hallmark (714)641-4100	Arrow/Schweber Electronics (203)265-7741	Cedar Rapids
Culver City	FLORIDA	Newark (319)393-38
Hamilton Hallmark (213)558-2000	Altamonte Springs	Time Electronics 1-800-789-TIM
Garden Grove	Future Electronics (407)767-8414	KANSAS
Newark (714-893-4909	Clearwater	Kansas City
Irvine	FAI (813)530-1665	FAI (913)381-68
Arrow/Schweber Electronics (714)587-0404	Future Electronics (813)530-1222	Lenexa
FAI (714)753-4778	Deerfield Beach	Arrow/Schweber Electronics (913)541-95
Future Electronics (714)250-4141	Arrow/Schweber Electronics (305)429-8200	Hamilton Hallmark (913)888-47
Wyle Laboratories Corporate (714)753-9953	Wyle Laboratories (305)420-0500	Overland Park
Wyle Laboratories (714)863-9953	Ft. Lauderdale	Future Electronics (913)649-15
Los Angeles	FAI (305)428-9494	Newark (913)677-07
FA1 (818)879-1234	Future Electronics (305)436-4043	Time Electronics 1-800-789-TIM
Wyle Laboratories (818)880-9000	Hamilton Hallmark (305)484-5482	MARYLAND
Mountain View	Newark (305)486-1151	Baltimore
Richardson Electronics (415)960-6900	Time Electronics 1-800-789-TIME	FAI
Palo Alto	Lake Mary	Columbia
Newark (415)812-6300	Arrow/Schweber Electronics (407)333-9300	Arrow/Schweber Electronics (301)596-78
Riverside	Largo/Tampa/St. Petersburg	Future Electronics (410)290-06
Newark (909)784-1101	Hamilton Hallmark (813)541-7440	Hamilton Hallmark (410)988-98
Rocklin	Newark (813)287-1578	Time Electronics 1-800-789-TI
Hamilton Hallmark (916)624-9781	Wyle Laboratories (813)576-3004	Wyle Laboratories (410)312-48
Sacramento	Time Electronics 1-800-789-TIME	Hanover
FAI (916)782-7882		Newark (410)712-69
Newark (916)565-1760	Orlando FAI	MASSACHUSETTS
Wyle Laboratories (916)638-5282		Boston
San Diego	Tallahassee	Arrow/Schweber Electronics (617)271-99
Arrow/Schweber Electronics (619)565-4800	FAI (904)668-7772	FAI (508)779-3
FAI (619)623-2888	Winter Park	
Future Electronics	Hamilton Hallmark (407)657-3300	Bolton Future Corporate (508)779-30
Hamilton Hallmark (619)571-7540	Richardson Electronics (407)644-1453	
	GEORGIA	Burlington Wile Laboratories (617)271-06
Newark	Atlanta	Wyle Laboratories (617)271-99
Wyle Laboratories (619)565-9171	FAI (404)447–4767	Norwell
San Jose	Time Electronics 1-800-789-TIME	Richardson Electronics (617)871-5
Arrow/Schweber Electronics (408)441-9700	Wyle Laboratories (404)441-9045	Peabody
Arrow/Schweber Electronics (408)428-6400	Duluth	Time Electronics 1-800-789-TI
FAI (408)434-0369	Arrow/Schweber Electronics (404)497-1300	Hamiltion Hallmark (508)532-37
E		Woburn
Future Electronics (408)434-1122	namilion nailmark (404)623-5475	
Santa Clara	Hamilton Hallmark (404)623-5475	Newark (617)935-83
	Norcross Future Electronics	

FAI (313)513-0015

Future Electronics (616)698-6800

Detroit

Sunnyvale
Hamilton Hallmark (408)435-3500

Time Electronics 1-800-789-TIME

Newark (404)448-1300

Wyle Laboratories (404)441-9045

AUTHORIZED DISTRIBUTORS – continued

UNITED STATES – continued		
Grand Rapids Newark (616)954-6700	Rockville Centre Richardson Electronics (516)872-4400	TEXAS Austin
Livonia	Syracuse	Arrow/Schweber Electronics (512)835-4180
Arrow/Schweber Electronics (313)462-2290	FAI (315)451-4405	Future Electronics (512)502-0991
Future Electronics (313)261-5270	Future Electronics (315)451-2371	FAI (512)346-6426
Hamilton Hallmark (313)347-4020 Time Electronics 1-800-789-TIME	Newark	Hamilton Hallmark (512)258-8818
	Time Electronics 1-800-789-TIME	Newark
Troy Newark (810)583-2899	NORTH CAROLINA Charlotte	Wyle Laboratories (512)345-8853
MINNESOTA	FAI (704)548-9503	Caroliton
Bloomington	Future Electronics (704)455-9030	Arrow/Schweber Electronics (214)380-6464
Wyle Laboratories (612)853-2280	Richardson Electronics (704)548-9042	Dallas
Eden Prairie	Raleigh	FAI (214)231-7195
Arrow/Schweber Electronics (612)941-5280	Arrow/Schweber Electronics (919)876-3132	Future Electronics (214)437-2437
FAI	FAI(919)876-0088	Hamilton Hallmark (214)553-4300
Future Electronics	Future Electronics (919)790-7111 Hamilton Hallmark (919)872-0712	Newark
Time Electronics 1-800-789-TIME	Newark	Time Electronics 1-800-789-TIME
Minneapolis	Time Electronics 1-800-789-TIME	Wyle Laboratories (214)235-9953
Newark (612)331-6350	OHIO	El Paso
Earth City	Centerville	FAI (915)577-9531
Hamilton Hallmark (314)291-5350	Arrow/Schweber Electronics (513)435-5563	Ft. Worth
MISSOURI	Cleveland	Allied Electronics (817)336-5401
St. Louis Arrow/Schweber Electronics (314)567-6888	FAI (216)446-0061 Newark (216)391-9330	Houston (718)500 4700
Future Electronics (314)469-6805	Time Electronics 1-800-789-TIME	Arrow/Schweber Electronics (713)530-4700 FAI (713)952-7088
FAI (314)542-9922	Columbus	Future Electronics (713)785-1155
Newark	Newark (614)326-0352	Hamilton Hallmark (713)781-6100
Time Electronics 1-800-789-TIME	Time Electronics 1-800-789-TIME	Newark
NEW JERSEY	Dayton	Time Electronics 1-800-789-TIME
Cherry Hill	FÅI (513)427-6090	Wyle Laboratories (713)879-9953
Hamilton Hallmark (609)424-0100	Future Electronics	San Antonio
East Brunswick Newark (908)937-6600	Hamilton Hallmark (513)439-6735 Newark (513)294-8980	FAI (210)738-3330
Fairfield	Time Electronics 1-800-789-TIME	UTAH
FAI (201)331-1133	Mayfield Heights	Salt Lake City
Long Island	Future Electronics (216)449-6996	Arrow/Schweber Electronics (801)973-6913 FAI
FAI(516)348-3700	Solon	Future Electronics (801)467-4448
Mariton Arrow/Schweber Electronics (609)596-8000	Arrow/Schweber Electronics (216)248-3990 Hamilton Hallmark (216)498-1100	Hamilton Hallmark (801)266-2022
FAI(609)988-1500	Worthington	Newark (801)261-5660
Future Electronics (609)596-4080	Hamilton Hallmark (614)888-3313	Wyle Laboratories (801)974–9953
Pinebrook	OKLAHOMA	West Valley City Time Electronics 1-800-789-TIME
Arrow/Schweber Electronics (201)227-7880	Tulsa	Wyle Laboratories (801)974-9953
Wyle Laboratories (201)882-8358	FAI	WASHINGTON
Parsippany Future Electronics (201)299-0400	Newark	Bellevue
Hamilton Hallmark (201)515-1641	OREGON	Almac Electronics Corp (206)643-9992
Wavne	Beaverton	Newark (206)641-9800
Time Electronics 1-800-789-TIME	Arrow/Almac Electronics Corp (503)629-8090	Richardson Electronics (206)646-7224 Bothell
NEW MEXICO	Future Electronics (503)645-9454	Future Electronics (206)489-3400
Albuquerque Alliance Electronics (505)292-3360	Hamilton Hallmark (503)528-6200 Wyle Laboratories (503)643-7900	Redmond
Hamilton Hallmark (505)828-1058	Portland	Hamilton Hallmark (206)881-6697
Newark (505)828-1878	FAI (503)297-5020	Time Electronics 1-800-789-TIME
NEW YORK	Newark (503)297-1984	Wyle Laboratories (206)881-1150 Seattle
Bohemia	Time Electronics 1-800-789-TIME	FAI (206)485-6616
Newark (516)567-4200	PENNSYLVANIA	Wyle Laboratories (206)881-1150
Hauppauge Arrow/Schweber Electronics (516)231-1000	Ft. Washington Newark (215)654-1434	Spokane
Future Electronics (516)234-4000	Mt. Laurel	Arrow/Almac Electronics Corp (509)924-9500
Hamilton Hallmark (516)434-7400	Wyle Laboratories (609)439-9110	WISCONSIN
Konkoma	Montgomeryville	Brookfield Arrow/Schweber Electronics (414)792-0150
Hamilton Hallmark (516)737-0600	Richardson Electronics (215)628-0805 Philadelphia	Future Electronics (414)879-0244
Melville Wyle Laboratories (516)293-8446	Time Electronics 1-800-789-TIME	Milwaukee
Pittsford	Wyle Laboratories (609)439-9110	FAI
Newark (716)381-4244	Pittsburgh	Time Electronics 1-800-789-TIME
Rochester Arrow/Schweber Electronics (716)427-0300	Arrow/Schweber Electronics (412)963-6807 Newark (412)788-4790	New Berlin Hamilton Hallmark (414)780-7200
Future Electronics (716)427-0300	Time Electronics	Wauwatosa
FAI	TENNESSEE	Newark (414)453-9100
Hamilton Hallmark (716)475-9130	Franklin	Waukesha Wyle Laboratories (414)879-0434
Richardson Electronics (716)264-1100	Richardson Electronics (615)791-4900	vvyie Laboratories (414)0/9-0434
Time Electronics 1-800-789-TIME	Knoxville Newark	

AUTHORIZED DISTRIBUTORS – continued

CANADA	AUSTRALIA	ITALY
ALBERTA All Provinces – Newark (800)463-9275 Calgary	Veltek Australia Pty Ltd (61)3 808-7511 VSI Electronics (NZ) Ltd (64)9 579-6603 VSI Electronics (Australia) (61)2 878-1299	Avnet Adelsy SpA (39) 2 38103100 EBV Italy (39) 2 660961 Silverstar SpA (39) 2 66 12 51
Electro Sonic Inc (403)255-9550 FAI (403)291-5333	AUSTRIA	JAPAN
BRITISH COLUMBIA Future Electronics (403)250-5550 Hamilton/Hallmark (800)663-5500 Edmonton Edmonton	EBV Austria	AMSC Co., Ltd. 81-422-54-6800 Marubun Corporation 81-3-3639-8951 OMRON Corporation 81-3-3779-9053 Fuji Electronics Co., Ltd. 81-3-3814-1411
FAI	Diode Spoerle	Tokyo Electron Ltd
Saskatchewan Hamilton/Hallmark(800)663–5500	CHINA	KOREA Lite-On Korea Ltd (82)2858-3853
Vancouver Arrow Electronics	Advanced Electronics Ltd (852)2305-3633 China El. App. Corp. Xiamen Co. (86)592 513-2489 Nanco Electronics Supply Ltd (852) 2 333-5121	Nasco Co. Ltd (82)23772-6800 Jung Kwang Sa (82)2278–5333
FAI	Qing Cheng Enterprises Ltd (852) 2 493-4202 WKK-China (852)2 357-8888	NORWAY Avnet Nortec A/S Norway (47) 6 664 6210
Hamilton/Hallmark (604)420-4101	DENMARK	Arrow Tahonic A/S (47)2237 840
MANITOBA Winnipeg Electro Sonic Inc (204)783-3105	Avnet Nortec A/S	SINGAPORE Alexan Commercial (63)2241–9493 or 9491
FAI	FINLAND Arrow Field OY	GEIC (65) 298-7633 P.T. Ometraco (62) 2230-7032 Uraco Impex Asia Pte Ltd. (65) 545-7811 Shapiphat Ltd. (66) 2222-9937 or 2224-6767
ONTARIO Ottawa	FRANCE	Strong Pte. Ltd (65) 276-3996
Arrow Electronics (613)226-6903 Electro Sonic Inc. (613)728-8333 FAI (613)820-8244 Future Electronics (613)820-8313 Hamilton/Hallmark (613)226-1700	Arrow Electronique (33) 1 49 78 49 78 Avnet Components (33) 1 49 65 25 00 EBV France (33) 1 64 68 86 00 Future Electronics (33) 1 69821111 Newark (33)1–30954060	SPAIN Amitron Arrow (34) 1 304 30 40 EBV Spain (34) 9 358 86 08 Selco S.A. (34) 1 637 1011
Toronto Arrow Electronics	SEI/Scaib	SWEDEN
Electro Sonic Inc (416)494-1666 FAI (905)612-9888	GERMANY Avnet E2000 (49) 89 4511001	Avnet Nortec AB
Future Electronics (905)612-9200 Hamilton Hallmark (905)564-6060 Newark (519)685-4280 (905)670-2888 (800)463-9275	EBV Germany (49) 89 456100 FUTURE Electronics GmbH (49) 89-957 270 Jermyn GmbH (49) 6431-5080 Newark (49)2154-70011 Sasco GmbH (49) 89-46110 Spoerle Electronic (49) 6103-304-0	SWITZERLAND EBW Switzerland (41) 1 7456161 Elbatex AG (41) 56 275 165 Spoerle (41) 1 8746262 TAIWAN
Richardson Electronics (905)795–6300 QUEBEC	HOLLAND	Mercuries & Assoc. Ltd (886)2 503-1111
Montreal Arrow Electronics	EBV Holland	Solomon Technology Corp (886)2788–8989 Strong Electronics Co. Ltd (886)2 917-9917
Future Electronics (514)694-7710	HONG KONG	UNITED KINGDOM
Hamilton Hallmark (514)335-1000 Richardson Electronics (514)748–1770	Nanshing Cir. & Chem. Co. Ltd . (852)2 333-5121 Wong's Kong King Semi. Ltd (852)2 357-8888	Arrow Electronics (UK) Ltd (44) 234 270027 Avnet/Access
Quebec City (418)682-5775 FAI (418)877-6666 Future Electronics (418)877-6666	INDIA Canyon Products Ltd (91) 755-2583	Future Electronics Ltd. (44) 753 687000 Macro Marketing Ltd. (44) 628 604 383 Newark (44)420 543333

MOTOROLA SALES OFFICES

HAUTED STATES	WASHINGTON, Bellevue (206)454-4160	BAAL AVOLA
UNITED STATES	Seattle Access (206)622-9960	MALAYSIA
ALABAMA, Huntsville (205)464-6800	WISCONSIN, Milwaukee/	Penang 60(4)374514
ALASKA (800)635-8291	Brookfield (414)792-0122	MEXICO
ARIZONA, Tempe (602)302-8056	, ,	Mexico City 52(5)282-0230
CALIFORNIA, Calabasas (818)878-6800	Field Applications Engineering Available	Guadalajara 52(36)21-8977
CALIFORNIA, Los Angeles . (818)878-6800	Through All Sales Offices	Marketing 52(36)21-2023
CALIFORNIA, Irvine (714)753-7360	CANADA	Customer Service 52(36)669-9160
CALIFORNIA, San Diego (619)541-2163	BRITISH COLUMBIA.	NETHERLANDS
CALIFORNIA, Sunnyvale (408)749-0510	Vancouver (604)293-7650	
COLORADO,	ONTARIO, Toronto (416)497-8181	Best (31)4998 612 11
Colorado Springs (719)599-7497	ONTARIO, Ottawa (613)226-3491	PUERTO RICO
COLORADO, Denver (303)337-3434	QUEBEC, Montreal (514)333-3300	San Juan (809)793-2170
CONNECTICUT,		SINGAPORE
Wallingford (203)949-4100	AUSTRALIA	(65)4818188
FLORIDA, Maitland (407)628-2636	Melbourne (61-3)98870711	
FLORIDA, Pompano Beach/	Sydney (61-2)9661071	SPAIN
Ft. Lauderdale (305)351-6040	BRAZIL	Madrid 34(1)457-8204
FLORIDA, Clearwater (813)538-7750	Sao Paulo	or 34(1)457-8254
GEORGIA, Atlanta (404)729-7100	, ,	SWEDEN
IDAHO, Boise (208)323-9413	CHINA	Solna 46(8)734-8800
ILLINOIS, Chicago/	Beijing 86-505-2180	• •
Schaumburg (708)413-2500	FINLAND	SWITZERLAND
INDIANA, Fort Wayne (219)436-5818	Helsinki 358-0-351 61191	Geneva
INDIANA, Indianapolis (317)571-0400	car phone 358(49)211501	Zurich 41(1)730-4074
INDIANA, Kokomo (317)455-5100		TAIWAN
IOWA, Cedar Rapids (319)378-0383	FRANCE	Taipei
KANSAS, Kansas City/	Paris 33134 635900	
Mission (913)451-8555	GERMANY	THAILAND
MARYLAND, Columbia (410)381-1570	Langenhagen/Hannover . 49(511)786880	Bangkok 66(2)254-4910
MASSACHUSETTS,	Munich 49 89 92103-0	UNITED KINDOM
Marlborough (508)481-8100	Nuremberg 49 911 96-3190	Aylesbury
MASSACHUSETTS,	Sindelfingen 49 7031 79 710	
Woburn (617)932-9700	Wiesbaden 49 611 973050	
MICHIGAN, Detroit (810)347-6800	HONG KONG	FULL LINE
Literature (000)202 2016	MUNUS KUNUS	
Literature (800)392-2016		REPRESENTATIVES
MINNESOTA, Minnetonka (612)932-1500	Kwai Fong 852-6106888	
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380		
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400	Kwai Fong 852-6106888	REPRESENTATIVES
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000	Kwai Fong 852-6106888 Tai Po 852-6668333	REPRESENTATIVES CALIFORNIA, Loomis
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 91-80-5594754	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 91-80-5594754 ISRAEL	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA,	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 91-80-5594754	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 91-80-5594754 ISRAEL	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA Bangalore 91-80-5594754 ISRAEL Herzlia 972-9-590222	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL Herzlia 972-9-590222 ITALY Milan 39(2)82201	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL Herzlia 972-9-590222 ITALY Milan 39(2)82201 JAPAN	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL Herzlia 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681 PENNSYLVANIA, Colmar (215)997-1020	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500 Osaka 81-6-305-1802	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681 PENNSYLVANIA, Colmar (215)997-1020 Philadelphia/Horsham (215)957-4100 TENNESSEE, Knoxville (615)584-4841	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500 Osaka 81-6-305-1802 Sendai 81-22-268-4333	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane Doug Kenley (509)924-2322
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681 PENNSYLVANIA, Colmar (215)997-1020 Philadelphia/Horsham (215)957-4100 TENNESSEE, Knoxville (615)584-4841 TEXAS, Austin (512)502-2100	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500 Osaka 81-6-305-1802 Sendai 81-22-268-4333 Takamatsu 81-878-37-9972	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane Doug Kenley (509)924-2322
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681 PENNSYLVANIA, Colmar (215)997-1020 Philadelphia/Horsham (215)957-4100 TENNESSEE, Knoxville (615)584-4841	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500 Osaka 81-6-305-1802 Sendai 81-62-268-4333 Takamatsu 81-878-37-9972 Tokyo 81-3-3440-3311	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane Doug Kenley (509)924-2322
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681 PENNSYLVANIA, Colmar (215)997-1020 Philadelphia/Horsham (215)957-4100 TENNESSEE, Knoxville (615)584-4841 TEXAS, Austin (512)502-2100	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500 Osaka 81-6-305-1802 Sendai 81-22-268-4333 Takamatsu 81-878-37-9972	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane Doug Kenley (509)924-2322 HYBRID/MCM COMPONENT SUPPLIERS
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681 PENNSYLVANIA, Colmar (215)997-1020 Philadelphia/Horsham (215)957-4100 TENNESSEE, Knoxville (615)584-4841 TEXAS, Austin (512)502-2100 TEXAS, Houston (713)783-6400	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500 Osaka 81-6-305-1802 Sendai 81-62-268-4333 Takamatsu 81-878-37-9972 Tokyo 81-3-3440-3311	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane Doug Kenley (509)924-2322 HYBRID/MCM COMPONENT SUPPLIERS Chip Supply (407)298-7100
MINNESOTA, Minnetonka (612)932-1500 MISSOURI, St. Louis (314)275-7380 NEW JERSEY, Fairfield (201)808-2400 NEW YORK, Fairport (716)425-4000 NEW YORK, Hauppauge (516)361-7000 NEW YORK, Fishkill (914)896-0511 NORTH CAROLINA, Raleigh (919)870-4355 OHIO, Cleveland (216)349-3100 OHIO, Columbus/Worthington (614)431-8492 OHIO, Dayton (513)438-6800 OKLAHOMA, Tulsa (918)459-4565 OREGON, Portland (503)641-3681 PENNSYLVANIA, Colmar (215)997-1020 Philadelphia/Horsham (215)957-4100 TENNESSEE, Knoxville (615)584-4841 TEXAS, Austin (512)502-2100 TEXAS, Houston (713)783-6400 TEXAS, Plano (214)516-5100	Kwai Fong 852-6106888 Tai Po 852-6668333 INDIA 852-6668333 Bangalore 91-80-5594754 ISRAEL 972-9-590222 ITALY Milan 39(2)82201 JAPAN Fukuoka 81-92-725-7583 Gotanda 81-3-5487-8311 Nagoya 81-52-232-3500 Osaka 81-6-305-1802 Sendai 81-62-268-4333 Takamatsu 81-878-37-9972 Tokyo 81-3-3440-3311 KOREA	REPRESENTATIVES CALIFORNIA, Loomis Galena Technology Group (916)652-0268 NEVADA, Reno Galena Tech. Group (702)746-0642 NEW MEXICO, Albuquerque S&S Technologies, Inc (602)414-1100 UTAH, Salt Lake City Utah Comp. Sales, Inc (801)561-5099 WASHINGTON, Spokane Doug Kenley (509)924-2322 HYBRID/MCM COMPONENT SUPPLIERS Chip Supply (407)298-7100 Elmo Semiconductor (818)768-7400



How to reach us: USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298