the Club Of Microprocessor Programmers, Users, and Technical Experts Georgia Marszalek, Editor • David Graves, Editor

Sponsored by National Semiconductor Corp., Santa Clara, Ca. 95051
Vol. 2, No. 7, July, 1976

## NATIONAL ANNOUNGES "8080A" MIGROPROEESSOR

The well-known model 8080A general-purpose 8-bit microprocessor family is now available, along with plans for its most popular support circuits, from National Semiconductor.

The National microprocessor, which the company calls the INS8080A, is a direct pin-for-pin and function-for-function replacement for the Intel 8080A device.

The system designer who uses National's 8080A family can take full advantage of the device's many important features, including high performance. Instruction cycle time is better than 2 microseconds.

The device offers powerful programming capability, with 72 problem-solving instructions and multiple register pairs for general-purpose operation. Addressing capability is broad-the 8080A can address up to 65 K of memory and up to 512 input-output ports.

Operation of the 8080A is easily interrupted because the program counter is automatically saved during the interruption. Also, the system has the ability to provide vectored interrupts.
The 8080A permits controlled suspension of processor operations. This feature is especially useful when the CPU is operating with a low-speed memory, and it provides the system with direct memory access (DMA) input capability.

In supporting its 8080A, National is putting its Schottky bipolar technology to work. It is planned for the INS8224 clock generator, which provides timing signals for the CPU and for the system, and the INS8228 provides system control and buffering of the data bus. Further interfacing of bus and control lines can be implemented with National's wide variety of linear and digital interface components.

National's 8080A family line-up permits design of very flexible systems. The designer can satisfy system requirements from the wide range of National's RAM, PROM,

ROM, and I/O components. Programmable I/O and peripheral functions allow the designer the freedom to configure and adapt interface lines to his own requirements.

For program storage, the flexible PROM is matched by direct replacement ROMs. For random-access storage, the designer can choose from one of the industry's broadest lines of RAMs which encompass bipolar, MOS, and CMOS technologies.

From experimentation to final production, National hardware and software support is planned to provide the full range of development tools, from basic design kits and easy-to-implement development systems to a full complement of cross and resident assemblers.

Sample quantities of National's 8080A family components are now available from factory stock, and orders are being accepted through the company's distributors and sales representatives. When ordered in lots of 100 , the price of the CPU chip is $\$ 19.95$ each. In 1977, the price in volumes greater than 10,000 will be less than $\$ 12$ each.


Block Diagram of National "8080A" Microprocessor System
(Continued from page 1)

## N8080 Family

Part No. Description
INS8080A 8-BIT CPU, $2 \mu$ SEC CYCLE
Availability
INS8224
iNS8228
INS8212
INS8255
INS82501

CLOCK GENERATOR SYSTEM CONTROLLER 8-BIT I/O PORT
PROGRAMABLE PERIPHERAL INTERFACE ASYNCHRONOUS COMMUNICATION ELEMENT

NOW NOW NOW NOW Now NOW

## N8080 Support Devices

Part No. Description
DS8833
DS8835
MM1702A
MM5204Q DM87S295,6
MM5213
MM5242
MM2316A
MM74C920
MM2101-2
MM2111-2
MM2102-2

MM5255,6 $1 \mathrm{~K} \times 4$ STATIC RAM
MM5257
MM5280B

MM2102A-4 $1 \mathrm{~K} \times 1$ STATIC RAM 450 ns
BI DIRECTIONAL BUS DRIVER NON-INV BI DIRECTIONAL BUS DRIVER INV.
$256 \times 8$ PROM, ERASABLE
$512 \times 8$ PROM, ERASABLE
$512 \times 8$ PROM, 100ns
$256 \times 8$ ROM
$1 \mathrm{~K} \times 8$ ROM
2K x 8 ROM
$256 \times 4$ STATIC CMOS RAM
$256 \times 4$ STATIC RAM
$56 \times 4$ STATIC, COMMON I/O
$4 K \times 1$ STATIC RAM
$4 \mathrm{~K} \times 1$ DYNAMIC RAM

Availability

## BACK BY

 POPULAR DEMAND: SH/DJ1
## by Dave Graves

Reprinted from the Bit•Bucket, Oct., 1975.

For the designer or user who needs a microprocessor that is powerful, versatile, and inexpensive, National introduces SC/MP (Simple Cost-effective MicroProcessor).

SC/MP represents a significant breakthrough in low-cost computer systems. Providing many of the features of higher-priced systems, SC/MP has sufficient hardware to serve most controller and switching applications where processing speed is not a critical factor. With read/ write memory, read-only memory, power supply, chassis, and console, SC/MP becomes a stand-alone microcomputer.

A partial listing of SC/MP architectural features, for example, show why this new CPU chip is so easy to use:

## - 46 instructions

- Bidirectional 8-bit data bus
- 16 -bit address bus
- Separate serial-data input and output ports
- On-chip oscillator and timing generator-all the user needs is an external capacitor or crystal
- Direct interfacing to standard memories
- On-chip generation of asynchronous control signals for interfacing and a capability of using memories of any speed
- Single 12 -volt power supply operation
- Capable of addressing up to 65 K bytes of memory
- Two sense ports
- Program interrupt with software enable/disable
- Four, 16-bit address pointer registers-usable by any memory reference instruction for index and displacement, or as software stack pointers
- Multiprocessor network operation-Enable In, Enable Out and Bus Request signals allow direct
- Simple memory addressing-twelve latched addresses, that can directly address up to 4 K bytes of standard memory; expandable to 65 K bytes simply by latching the four most significant bits
- Start/stop control separate from Reset-allows singlecycle instruction control
- Multiple addressing modes-program counter relative, indexed, auto-indexed and immediate
- Programmed delay-a single instruction controls a $26 \mu \mathrm{~s}$ to 263 ms delay or time-out signal
- Three user dedicated flags
- 8-bit accumulator and 8-bit extension register
- 8-bit status register-contains the arithmetic carry, overflow, and Interrupt Enable flags; available under program control are two input control flags and three output flags

The SC/MP block diagram on the following page shows how the main components of the chip interface.

As you can see by the block diagram, SC/MP is an 8 -bit parallel processor with 16-bit memory and peripheral device addressing. Functionally, SC/MP has a bidirectional data bus connecting the CPU, memory, and peripheral devices. Peripheral devices are assigned memory addresses, and any standard memory reference instruction can be used for input/output operations.

SC/MP is the first microprocessor designed to fit the immense variety of applications in which 4-bit microprocessors are too difficult to use and for which currently available 8 -bit microprocessors are too powerful and expensive-applications that involve low-speed man/machine interfaces in the industrial/commercial and consumer marketplaces.

For example, in the industrial/commercial area, SC/MP is particularly suitable for electronic cash registers, traffic light controllers, elevator controllers, automatic computingtype price/weight scales, measurement and instrument controllers, and word processors.

On the consumer front, SC/MP is ideal for sophisticated calculators, electronic games, appliance controls, home air conditioning/heating and security systems, automatic tuners for TV receivers and mobil communication systems.



A completely functional 8-bit microcomputer system, based on the SC/MP microprocessor, can be assembled in less than 50 minutes with National's new SC/MP KIT.

The SC/MP KIT includes all the firmware and components that a person needs to build a working system. Priced at $\$ 99$ each in quantities up to ten, the kit contains the following components:

- One SC/MP Microprocessor (model ISP-8A/500D) -an 8-bit single-chip central processing unit housed in a 40-pin dual-in-line ceramic package. The SC/MP features static operation; forty-six instruction types; single-byte and double-byte operation; software controlled interrupt structure; built-in serial input-and-output ports; bidirectional 8-bit TRI-STATE ${ }^{\circledR}$ parallel data port; and a latched 12-bit TRI-STATE ${ }^{\circledR}$ address port.
- One Read-Only Memory (model MM5204)-a 4,096-bit ROM organized into 512 bytes, with 8 bits-per-byte. It is pre-programmed to contain KITBUG, which is a monitor and debugging program that assists in the development of the user's application programs. KITBUG provides teletypewriter input-and-output routines and allows examination, modification, and controlled execution of the user's programs.
- Two 1K Random-Access Memories (model MM2101N) -these two RAMs are organized into 256 four-bit words. Together, they provide 256 eight-bit bytes of static read-and-write memory for storage of the user's application programs. The transfer of data to and from the RAM section is controlled by the SC/MP microprocessor and the "KITBUG" program.
- One Voltage Regulator (model LM320MP-12)—this regulator provides a stable -7 volt supply for the microprocessor chip, eliminating the need for an extra power supply.
- One 8-bit Data Buffer (model DM81LS95N)-this buffer provides the interface between the memory and the SC/MP microprocessor's data lines.
- One Timing Crystal—provides a $1.000-$ megahertz timing signal for the clock circuit on the SC/MP microprocessor chip. This is the only external timing component needed by the clock.
- One Teletype Interface (model DM7414N)—this IC provides buffer and drive capabilities to implement a 20-millampere current loop interface for a teletypewriter.
- One 72-pin Edge-Connector-this standard connector simplifies interconnection between the SC/MP KIT board and external hardware.
- One 24-pin IC Socket-for easy mounting of the MM5204Q ROM.
- One 40-pin IC Socket-for quickly mounting the SC/MP microprocessor onto the circuit board.
- One Printed Circuit Board—this $4 \times 5$-inch ( $10 \times 13-\mathrm{cm}$ ) PC board provides all component interconnections. It simplifies assembly of the kit and reduces the possibility of assembly errors.
- Eight capacitors.
- Seven resistors.

Once the kit has been assembled, the user can explore the capabilities of the SC/MP microprocessor. While the ROM contains the KITBUG monitor program for the user's convenience, he or she can add other ROMs or PROMs with different programs. The KITBUG firmware lets the user enter programs directly into the read-write memory from a teletype keyboard. The user can then execute the program while examining the contents of the memory and the SC/MP registers to monitor the program's performance.
The SC/MP TTL-compatible input-output interface simplifies the connection of the user's application hardware so that he or she can easily implement practical "real-life" test and demonstration circuits. With SC/MP control-oriented instruction set, the hardware is controlled by the user's application programs.
SC/MP KIT offers users a cheap and easy way to bring a basic system up and they are available now!!!


There is a P.C. prototyping board available for users building SC/MP or PACE microprocessors. The boards cost $\$ 18.00$ each, and have the following features:

- Standard 72-pin card-4-3/8" $\times 4-7 / 8^{\prime \prime}$.
- Accepts sockets for $14,16,24$ or 40 -pin packages.
- Accepts a maximum of twenty-six 16-pin plus two 14-pin sockets.
- Four additional 16 -pin sockets used as wire/wrap pins for edge connector.
- Spacing included for 22-pin packages.
- Holes for 50-pin 3M flat cable socket.
- $V_{c c}$ and GND bussing includes traces for filter caps between each socket.

Contact: Norm Inskeep 2185 Conway Street
Milpitas, CA 95035
(408) 263-4065

# MTCRDPROCESSOR CONSULTANT E PRODUCT RNNOUNCEMENT 

ABLER DATA SERVICE INC. 740 GARVENS AVE. BROOKFIELD, WISCONSIN 53005 (414) 786-2448

Dr. Joseph H. Abler has been working with IMP, PACE \& SC/MP applications in the Wisconsin and Illinois area. His company has developed a Digital I/O card for PACE application card users. One of the applications he has used PACE for was a concrete batching plant. If any of you would like reprints of the article describing this system please contact him at the address above.

## PRODUCT ANNOUNCEMENT

## Digital I/O Interface Card—ADS-P001 Price \$145.00

This circuit is designed to interface directly with the PACE application CPU card. Some of the features are:
-72 contact pinout on 4.375 by 4.862 inch card
-16 bit TTL input. Word addressable via LD instruction.
e. g. LD •RO , @ADDR ; LOAD 16 BITS INTO RO

ADDR: .WORD 081NX ; WHERENIS HEXADDRESS
; ON THE CIRCUIT DIP SWITCH.
; X IS A DON'T CARE
-8 bit TTL output with complements. They are latched and bit addressable. Bit 0 of the output register is used. ST RO, @ADDR ; BIT 0 OF RO IS LATCHED. ; WHERE N IS AS ABOVE. ; XIS A HEX ADDRESS FROM ; OTO 7 TO SELECT ONE OF ; EIGHT LATCHES.

ADS-P002
Diagnostic extender card for the above card. Price $\$ 40.00$

This card provides I/O interconnection for automatic software trouble-shooting.

ADS-P003
Diagnostic software to test Digital I/O Card.
Price $\$ 60.00$

This program provides automatic testing and bad chip detection. DOCUMENTATION INCLUDED.

# grEw procrains 

The following new programs（source listing only available）are updates to PROMSFT that allow a programmer to program proms from the disc．

## SL0023A DISC RLM FOR PRMSFT－B SLOO24A DISC RLM FOR PRMSFT－C <br> NATIUNPL SEMUCONDICTIR MIP－15 RESDENT ASSEMBIER

TITLE：IIRLM II：BR FI＿M FROR PRMSFT－E： DRLM DISC RLM FOR FRMSFT－E
780900 zロ194 A
0900
0901 A1 14 10901 A114 A $\begin{array}{lll}1 & 0902 & 20.11\end{array}$ $83090420133 A$ $09052027 A$ $09068019 A$ 609070200 A
FATC：H FIIR FRMSFT REV R WRITTEN BY BARNEY HORDOS
TO INCORFORATE THIS FATIG IN PRMSFT RFV B IN A［IIS INITIALITE ANII IGATI DISC
SET PC TO $\times$ COOO
FUSH RIJN TTY WILL TYFE
DISE：LDAMFF（REV F）READY
TYPE I．M（CR）
TYFE MF ON4（CR）
TYFE OBS O（CR）
TOALI PRMSFT RFV F TAFE（4：3．0． $34.3-A$ ）
TYFE RIM（CR）
TURN ON READER TTY WIII．TYFE
FRMSFT FOOS4SF 0．3／19／75 $x \times x x \quad x \times x x$
$E S=0000$ OO 3 AS：011s OFB1 ENT OSOO
IIF＇N READFR TIFF
＿OAD FATC：H TAFF
TYFE FILM（ER）TTY WIII TYFE
DRLM TIIS：RIM FTIF PRMSFT－F $\quad x x x x \quad x x y$
TIIRN REATEF ITFF
TYFE REA（CF）
FROGGRM IS W

 FIGM WFITTEN TO SFITORE OOD4 OOHI：
TO EXFI：IITF PRMSFT
INITIALIZE
SET FI：TO $\times$ COOO
SET ARO TIO $x$ OODI
RUSH RIIN
WHEN FFINTRAM IS RFALI IN TTY WIII．TYFF
PRMSFTE：
11 （ER）WILI．NTIW REAM AN IM FRTM DTSR：
EXAMFLF OF REALING LM FFITM HISE TO $x / 1000$ ？ 1000 （R：R）
1000
2 U（FF）
SECTITR NIMEFF IN HEX $=220$（CR）
FTRET ALITRFSS＝ xXXX
DONF．
？M 1000 （EF）
IEFT EYTE TYFF I－（CR）RIGH FYTE TYFE IOINE
NOIW FROTSRAM FRRIM
0000
0900
0035
0005
0086
0001
0001
6011
0767
$0 F 00$
0019
tithe ther
ASEST

| ESTART |
| :---: |
| EIMFAFA！ |
| FIFAII |
| NZFill |
| KiffF |
| ZEFio |
| MESEA |
| CKEMEFi |
| His |
| CRLFA |
| WHAT |
| GTEO |

11 GR RFAD HISC：FLM
CTRL Q ABORTE ETMMANFI
SECTN


COMPUTE Newsletter • Vol． 2 No． 7

| $\bigcirc \times 0{ }^{\circ} \mathrm{O}$ |  |  |  |  |  |  |  |  |  | in | －${ }^{\text {a }}$ |  | 8890858 | 90xs88\％ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 80808 \\ & 000 \\ & 80000 \end{aligned}$ | 82080089 <br>  | 2888988 <br>  |  |  |  | 9090000 <br>  | $\begin{aligned} & 880 \\ & 8 \% \end{aligned}$ | 38882983229282 <br>  | $\begin{aligned} & 80 \\ & 80 \\ & \text { SO } \end{aligned}$ |  |  | $\begin{aligned} & 5008 \\ & 0.0 \\ & 00080 \\ & 0 \end{aligned}$ | $\begin{aligned} & 808 \\ & 8880 \\ & 8080 \end{aligned}$ |
| YOONNNON OORONO号 | NN\＆N品荡品第号号空 | NANNMAPD <br>  | D＂On in m <br>  <br> ＊Dめいークロー | $\begin{aligned} & 0 . \\ & 0.7 \\ & 0.7 \end{aligned}$ |  |  |  <br>  | $\begin{aligned} & 880 \\ & 88 \\ & 8 \end{aligned}$ |  | $\underset{\sim}{N} \underset{\sim}{N}$ |  |  |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |
|  | 2 | $⿳ 亠 丷 厂$ | 䂞 |  | 号 宗 |  | ？${ }^{\frac{7}{7}}$ |  | 骨 | $\begin{aligned} & \text { 号 } \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & D_{0} \\ & \hline \end{aligned}$ | $\begin{aligned} & D \\ & \sum_{3} \end{aligned}$ | $\begin{aligned} & \vec{D} \\ & \underset{D}{D} \end{aligned}$ | $\begin{aligned} & \text { 号 } \\ & \text { 了 } \end{aligned}$ |
|  |  |  |  | 召雲 |  | 予只哥号号 |  |  |  | 预覂 |  |  |  | 与留覅 |
|  |  |  |  | $\stackrel{\square}{i}$ |  | $2=0$ |  | $\begin{array}{r} 2089 \\ \text { H8 } \\ 38 \end{array}$ |  | $\begin{array}{r} 50 \\ 5 \\ 3 \end{array}$ |  |  |  |  |
| $\begin{aligned} & \text { M } \\ & \text { D } \end{aligned}$ |  |  |  |  |  |  |  | 离 ${ }_{3}$ |  | $\begin{aligned} & \ddot{7} \\ & \underset{7}{7} \\ & \underset{\sim}{7} \\ & \underline{3} \\ & \underset{3}{2} \end{aligned}$ |  |  |  |  |





DRLM DISC RLM FOR PRMSFT-C

NO ERROR LINES
SOURCE CHECKSUM=8C8R
OBJECT CHECKSUM $=5263$
***DISC SECTORS USED***
FIRST INPUT SECTOR HEX - 0200
FINAL INPUT SECTOR HEX - 0209
FIRST OBJECT SECTOR HEX - O20A
FINPR OBJECT SECTOR HEX - O20B

## IMP-16/CRT DOS <br> CAUTION

If you have a DISC operating system and are using CASM and have a CRT connected, you should be aware of the following. Page 1-1 of the DOS Users Manual (Pub. No. 4200077A) describes the areas of memory used by the DISC and I/O Routines. For example, if you have an 8 K system, memory locations IFEO to IFFF are used for DISC I/O Pointers and a Save Area. CASM also uses the top of an 8 K system to store the symbol table created during the assembly of a program. Thus a conflict between the CRT I/O information and CASM's symbol table will result. This will cause errors in the program assembly that are not obvious. A fix to this problem is to adjust the address that CASM uses for its symbol table by changing memory location 0FC4 from 01FFF to 01FE0.

## TECHNICAL TRAINING ENROLLMENT FORM

## Student Information

Name $\qquad$
Title $\qquad$ Telephone $\qquad$
Company $\qquad$
Address $\qquad$

## Course Selected

Microprocessor FundamentalsDate $\qquad$IMP-16/PACE Applications
Date $\qquad$SC/MP Applications
Date $\qquad$Advanced Programming
Date $\qquad$

Training Center

$\square$ Eastern Microprocessor Training Center
National Semiconductor Corporation 1320 South Dixie Highway Coral Gables, Florida 33146
Tel: (305) 661-7969
$\square$ Western Microprocessor Training Center National Semiconductor Corporation 2900 Semiconductor Drive
Santa Clara, California 95051
Tel: (408) 732-5000, Ext. 7183

Other $\qquad$

## See Schedule of Classes Below.

For further information, contact the Training Center nearest you.

## SCHEDULE OF MICROPROCESSOR CLASSES

|  | EASTERN <br> TRAINING <br> CENTER | WESTERN <br> TRAINING <br> CENTER |
| :--- | :--- | :--- |
| MICROPROCESSOR <br> FUNDAMENTALS | SEPTEMBER 27 <br> OCTOBER 1 <br> NOVEMBER 8-12 | SEPTEMBER 13-17 <br> OCTOBER 25-29 |
| SC/MP | OCTOBER 4-8 |  |
| APPLICATIONS | NOVEMBER 15-19 | SEPTEMBER 20-24 <br> NOVEMBER 8-12 |
| PACE | OCTOBER 18-22 | JULY 26-30 <br> SEPTEMBER 27 |
|  |  | OCTOBER 11 <br> NOVEMBER 1-5 |
| ADVANCED | AUGUST 23-27 | OCTOBER 3-8 |
| PROGRAMMING |  |  |

## TRAINING CENTER LOCATIONS

Western Microprocessor Training Center/470 National Semiconductor Corp. 2900 Semiconductor Dr. Santa Clara, California 95051 Telephone (408) 737-5122

[^0]
## PACE INSTRUCTION SET

## ALPHANUMERIC SEQUENCE BY HEXADECIMAL

Read down then right.

| Mnemonic Assembler Code |  | ACO | AC1 | AC2 | AC3 | $\begin{array}{\|l} \text { BASE } \\ \text { PAGE } \\ (X X) \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { PC } \\ \text { REL } \\ (X X+P C) \\ \hline \end{array}$ | $\begin{aligned} & \text { AC2 } \\ & \text { REL } \\ & (X X+A C 2) \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { AC3 } \\ \text { REL } \\ (X X+A C 3) \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HALT | 0000 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CFR r |  | 0400 | 0500 | 0600 | 0700 |  |  |  |  |  |  |  |  |  |  |  |  |
| CRF r |  | 0800 | 0900 | OAOO | 0800 |  |  |  |  |  |  |  |  |  |  |  |  |
| PUSH F | 0 COO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PULL F | 1000 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| JSR disp(xr) |  |  |  |  |  | 14XX | 15XX | 16XX | 17XX |  |  |  |  |  |  |  |  |
| JMP disp( xr ) |  |  |  |  |  | 18XX | 19XX | 1AXX | 1BXX |  |  |  |  |  |  |  |  |
| XCHRS r |  | 1 COO | 1000 | $1 E 00$ | 1 F 00 |  |  |  |  |  |  |  |  |  |  |  |  |
| ROL r,n,l |  | 20XX | 21XX | 22XX | 23XX |  |  |  |  |  |  |  |  |  |  |  |  |
| ROR r, n , I |  | 24XX | 25XX | 26XX | 27XX |  |  |  |  |  |  |  |  |  |  |  |  |
| SHL r r,n,l |  | 28XX | 29XX | $2 A X X$ | 2BXX |  |  |  |  |  |  |  |  |  |  |  |  |
| SHR r,n,l |  | 2CXX | 2DXX | 2EXX | 2FXX |  |  |  |  |  |  |  |  |  |  |  |  |
| 10 |  | $\begin{aligned} & \hline \text { NOT } \\ & \text { USED } \\ & \hline \end{aligned}$ | IE1 | 1E2 | IE3 | IE4 | IE5 | OVF | CRY | LINK | IEN | BYTE | F11 | F12 | F13 | F14 | $\begin{array}{\|l\|} \hline \text { NOT } \\ \text { USED } \\ \hline \end{array}$ |
| PFLG fc |  | 3000 | 3100 | 3200 | 3300 | 3400 | 3500 | 3600 | 3700 | 3800 | 3900 | 3A00 | 3800 | 3 COO | 3000 | 3E00 | 3F00 |
| SFLG fc |  | 3080 | 3180 | 3280 | 3380 | 3480 | 3580 | 3680 | 3780 | 3880 | 3980 | 3A80 | 3B80 | 3C80 | 3D80 | 3E80 | 3F80 |
|  |  | STACK | ACO | ACO | ACO | $A C O$ | ACO | ACO |  |  |  |  | ACO |  |  |  |  |
| co |  | Full | $=0$ | Bit15=0 | $\text { BitO }=1$ | $\text { Bit1 = } 1$ | $\neq 0$ | $\text { Bit2 }=1$ | CONT | LINK | IEN | CRY | Bit15 = 0 | OVF | JC13 | JC14 | JC15 |
| BOC cc,disp |  | 40XX | 41XX | 42XX | 43XX | 44XX | 45XX | 46XX | 47XX | 48XX | 49XX | 4AXX | 4BXX | 4CXX | 4DXX | 4EXX | 4FXX |
|  |  | ACO | AC1 | AC2 | AC3 |  |  |  |  |  |  |  |  |  |  |  |  |
| LI r,disp |  | 50XX | 51XX | 52XX | 53XX |  |  |  |  |  |  |  |  |  |  |  |  |
| sir |  | $\begin{aligned} & \text { ACO } \\ & \text { ACO } \end{aligned}$ | $\begin{aligned} & A C 1 \\ & A C O \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline A C 2 \\ A C O \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { AC3 } \\ \hline \text { ACO } \end{array}$ | $\begin{array}{\|l\|} \hline A C O \\ \hline A C 1 \end{array}$ | $\begin{aligned} & \text { AC1 } \\ & \text { AC1 } \end{aligned}$ | $\begin{aligned} & \text { AC2 } \\ & \text { AC1 } \end{aligned}$ | AC3 | $\begin{aligned} & \text { ACO } \\ & \text { AC2 } \end{aligned}$ | $\begin{aligned} & \mathrm{AC1} \\ & \text { AC2 } \end{aligned}$ | $\begin{aligned} & \mathrm{AC2} \\ & \mathrm{AC2} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { AC3 } \\ \text { AC2 } \end{array}$ | $\begin{aligned} & \text { ACO } \\ & \text { AC3 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { AC1 } \\ \text { AC3 } \end{array}$ | $\begin{aligned} & \mathrm{AC2} \\ & \mathrm{AC3} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { AC3 } \\ \hline \end{array}$ |
| RAND sr,dr |  | 5400 | 5440 | 5480 | 54C0 | 5500 | 5540 | 5580 | 55C0 | 5600 | 5640 | 5680 | 56C0 | 5700 | 5740 | 5780 | 57C0 |
| RXOR sr,dr |  | 5800 | 5840 | 5880 | 58 CO | 5900 | 5940 | 5980 | 5900 | 5A00 | 5A40 | 5A80 | 5ACO | 5B00 | 5B40 | 5B80 | 5BCO |
| RCPY sr,dr |  | 5000 | 5C40 | 5 C 80 | 5CCO | 5D00 | 5D40 | 5D80 | 5DCO | 5E00 | 5E40 | 5E80 | 5ECO | 5F00 | 5F40 | 5 F 80 | 5FCO |
|  |  | ACO | AC1 | AC2 | AC3 |  |  |  |  |  |  |  |  |  |  |  |  |
| PUSH r |  | 6000 | 6100 | 6200 | 6300 |  |  |  |  |  |  |  |  |  |  |  |  |
| PULL r |  | 6400 | 6500 | 6600 | 6700 |  |  |  |  |  |  |  |  |  |  |  |  |
| sr dr |  | $\begin{aligned} & \hline A C O \\ & A C O \\ & \hline \end{aligned}$ | $\begin{aligned} & A C 1 \\ & A C O \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline A C 2 \\ A C O \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { AC3 } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline A C O \\ \hline \text { AC1 } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline A C 1 \\ \hline A C 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline A C 2 \\ \hline A C 1 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { AC3 } \\ \text { AC1 } \end{array}$ | $\begin{aligned} & \text { ACO } \\ & \text { AC2 } \end{aligned}$ | $\begin{aligned} & \mathrm{AC1} \\ & \mathrm{AC2} \end{aligned}$ | $\begin{aligned} & \text { AC2 } \\ & \text { AC2 } \end{aligned}$ | $\begin{aligned} & \text { AC3 } \\ & \text { AC2 } \end{aligned}$ | $\begin{aligned} & \text { ACO } \\ & \text { AC3 } \end{aligned}$ | $\begin{aligned} & \hline \text { AC1 } \\ & \text { AC3 } \end{aligned}$ | $\begin{aligned} & \hline A C 2 \\ & \text { AC3 } \end{aligned}$ | $\begin{aligned} & \text { AC3 } \\ & \text { AC3 } \end{aligned}$ |
| RADD sr,dr |  | 6800 | 6840 | 6880 | 68C0. | 6900 | 6940 | 6980 | $69 C 0$ | 6A00 | 6A40 | 6A80 | 6ACO | 6B00 | 6B40 | 6B80 | 6BCO |
| RXCH sr,dr |  | 6 COO | 6C40 | 6C80 | 6CCO | 6D00 | 6D40 | 6D80 | 6DC0 | 6E00 | 6E40 | 6E80 | 6ECO | 6F00 | 6F40 | 6F80 | 6FC0 |
|  |  | ACO | AC1 | AC2 | AC3 |  |  |  |  |  |  |  |  |  |  |  |  |
| CAI r,disp |  | 70XX | 71XX | 72XX | 73XX |  |  |  |  |  |  |  |  |  |  |  |  |
| sr |  | $\begin{array}{\|l\|l\|} \hline A C O \\ \hline & \\ \hline \end{array}$ | $\begin{aligned} & \text { AC1 } \\ & \text { ACO } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { AC2 } \\ & \text { ACO } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { AC3 } \\ \text { ACO } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline A C O \\ A C 1 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{AC1} \\ & \mathrm{AC1} \end{aligned}$ | $\begin{aligned} & \hline A C 2 \\ & A C 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { AC3 } \\ & \text { AC1 } \end{aligned}$ | $\begin{aligned} & \text { ACO } \\ & \text { AC2 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { AC1 } \\ \text { AC2 } \end{array}$ | $\begin{aligned} & \text { AC2 } \\ & \text { AC2 } \end{aligned}$ | AC3 | $\begin{array}{\|l\|} \hline \text { ACO } \\ \text { AC3 } \end{array}$ | $\begin{aligned} & \hline \text { AC1 } \\ & \text { AC3 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { AC2 } \\ \text { AC3 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { AC3 } \\ \text { AC3 } \end{array}$ |
| RADC sr,dr |  | 7400 | 7440 | 7480 | 74C0 | 7500 | 7540 | 7580 | 75C0 | 7600 | 7640 | 7680 | 76C0 | 7700 | 7740 | 7780 | 77C0 |

Halt
Copy flags to register Copy register to flags Push flags onto stack
Pull stack into flags
Jump to subroutine; $X X= \pm 127$; push $P C$ onto stack Jump; $X X= \pm 127$
Exchange register and stack
Rotate register left
Rotate register right $\quad$ Bit $1=1$ include link bit
Shift left
Shift right

Pulse or reset flag
Set flag

Branch on condition (PC relative) $X X= \pm 127$
Load immediate; load register with $X X ; X X=$ data Bit 7 of XX extends to Bits $8-15$ of register
"AND' register to register; result to register (dr) Exclusive "OR"' register to register; result to register (dr) Copy register to register

Push register onto stack Pull stack into stack

Add register to register; result to register (dr), overflow, and carry Exchange register

Complement register and add XX; result to register Bit 7 of $X X$ is extended to Bits $8-15$

Add register to register plus carry; result to register (dr); overflow and carry

## PACE INSTRUCTION SET

## ALPHANUMERIC SEQUENCE BY HEXADECIMAL

Read down then right.

| Mnemonic Assembler Code |  | ACO | AC1 | AC2 | AC3 | BASE <br> PAGE <br> (XX) | PC <br> REL $(\mathbf{X X}+\mathrm{PC})$ | AC2 <br> REL <br> (XX + AC2) | AC3 <br> REL <br> (XX + AC3) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AISZ r, disp |  | 78XX | 79XX | 7AXX | 7BXX |  |  |  |  |
| RTI disp | 7CXX |  |  |  |  |  |  |  |  |
| RTS disp | 80XX |  |  |  |  |  |  |  |  |
| DECA 0, disp(xr) |  |  |  |  |  | 88XX | 89XX | 8AXX | 8BXX |
| $1 \mathrm{~S} 2 \mathrm{disp}(\mathrm{xr})$ |  |  |  |  |  | 8 CXX | 8DXX | 8EXX | 8FXX |
| SUBB O, disp (xr) |  |  |  |  |  | 90XX | 91XX | 92XX | 93XX |
| JSR @disp(x) |  |  |  |  |  | 94XX | 95XX | 96XX | 97XX |
| JMP @disp(xr) |  |  |  |  |  | 98XX | 99XX | 9AXX | 9BXX |
| SKG 0, disp(x) |  |  |  |  |  | 9CXX | 9DXX | 9EXX | 9FXX |
| LD 0, @disp(xr) |  |  |  |  |  | AOXX | A1XX | A2XX | A3XX |
| OR 0, disp( xr ) |  |  |  |  |  | A4XX | A5XX | A6XX | A7XX |
| AND $0, \operatorname{disp}(\mathrm{xr})$ |  |  |  |  |  | A8XX | A9XX | AAXX | ABXX |
| DSZ $\operatorname{disp}(\mathrm{xr})$ |  |  |  |  |  | ACXX | ADXX | AEXX | AFXX |
| ST 0, @disp(xr) |  |  |  |  |  | B0XX | B1XX | B2XX | B3XX |
| SKAZ $0, \operatorname{disp}(\mathrm{xr})$ |  |  |  |  |  | B8XX | B9XX | BAXX | BBXX |
| LSEX 0, disp(xr) |  |  |  |  |  | BCXX | BDXX | BEXX | BFXX |
| LD r, disp(xr) |  | $\triangle$ |  |  |  | COXX | C1XX | C2XX | C3XX |
|  |  |  | $\bigcirc$ |  |  | C4XX | C5XX | C6XX | C7XX |
|  |  |  |  | $\triangle$ |  | C8XX | C9XX | CAXX | CBXX |
|  |  |  |  |  | $\leq$ | CCXX | CDXX | CEXX | CFXX |
| ST r, disp(xr) |  | < |  |  |  | DOXX | D1XX | D2XX | D3XX |
|  |  |  | S |  |  | D4XX | D5XX | D6XX | D7XX |
|  |  |  |  | $\triangle$ |  | D8XX | D9XX | DAXX | DBXX |
|  |  |  |  |  | $\bigcirc$ | DCXX | DDXX | DEXX | DFXX |
| ADD r, disp( $\mathbf{r r}$ ) |  | $\bigcirc$ |  |  |  | EOXX | E1XX | E2XX | E3XX |
|  |  |  | $\leq$ |  |  | E4XX | E5XX | E6XX | E7XX |
|  |  |  |  | $\leq$ |  | E8XX | E9XX | EAXX | EBXX |
|  |  |  |  |  | $\triangle$ | ECXX | EDXX | EEXX | EFXX |
| NE r, disp(xr) |  | $\xrightarrow{<}$ |  |  |  | FOXX | F1XX | F2XX | F3XX |
|  |  |  | $\leq$ |  |  | F4XX | F5XX | F6XX | F7XX |
|  |  |  |  | $\leq$ |  | F8XX | F9XX | FAXX | FBXX |
|  |  |  |  |  | $>$ | FCXX | FDXX | FEXX | FFXX |

Add $X X$ to register: skip next instruction if result $=$ zero: $X X= \pm 127$
Return from interrupt; add $X X$ to top of stack and place result in PC: $X X= \pm$ 127; set IEN flag
Return from subroutine; add XX to top of stack and place result in PC; XX $= \pm 127$
Decimal add register ACO to contents of effective address; result to ACO, overflow and carry; address $=(X X+$ register shown); $X X= \pm 127$ Increment contents of effective address by 1; skip next instruction if result $=0$; result is in EA; use address mode shown; $X X= \pm 127$ Subtract contents of effective address from ACO; result to ACO; use address mode shown; $X X= \pm 127$
Jump to subroutine indirect: push PC onto stack: final address = to contents of location ( $X X+$ register shown): $X X= \pm 127$
Jump indirect; final address $=$ to contents of location ( $X X+$ register shown): $X X+ \pm 127$
Compare ACO with contens of location ( $X X+$ register shown); $X X= \pm 127$; skip next instruction if $A C 0>(E A)$
Load indirect; load ACO with contens of final address; address = contents of location ( $X X+$ register shown); $X X= \pm 127$
OR ACO with contents of location ( $X X+$ register shown): $X X= \pm 127$; result to ACO
AND ACO with contents of location ( $X X+$ register shown); $X X= \pm 127$; result to $A C 0$
Decrement contents of effective address by 1; skip next instruction if result = 0; result is in EA; address = ( $\mathrm{XX}+$ register shown); $\mathrm{XX}= \pm 127$ Store indirect: store ACO into final address: address = contents of location ( $X X+$ register shown): $X X= \pm 127$
AND ACO with contents of location ( $X X+$ register shown); skip next instruction if result $=0 ; X X= \pm 127$
Load ACO with sign extended; Bit 7 of location ( $X X+$ register shown) is extended to ACO 8-15; Bits $0-7$ are loaded to ACO Bits $0-7$; $X X= \pm 127$ Load ACO with contents of location ( $X X+$ register shown): $X X= \pm 127$ Load AC1 with contents of location (XX + register shown); $X X= \pm 127$
Load AC2 with contents of location ( $X X+$ register shown); $X X= \pm 127$
Load AC3 with contents of location (XX + register shown); $X X= \pm 127$
Store ACO tc location ( $X X+$ register shown); $X X= \pm 127$
Store AC1 to location ( $X X+$ register shown); $X X= \pm 127$
Store AC2 to location ( $X X+$ register shown): $X X= \pm 127$
Store AC3 to location ( $X X+$ register shown); $X X= \pm 127$
Add AC0 to location ( $X X+$ register shown); $X X= \pm 127$; result to ACO Add AC1 to location ( $X X+$ register shown); $X X= \pm 127$; result to $A C 1$ Add AC2 to location ( $X X+$ register shown); $X X= \pm 127$; result to AC2 Add AC3 to location ( $X X+$ register shown); $X X= \pm 127$; result to AC3
Compare ACO to location ( $\mathrm{XX}+$ register shown); $X X= \pm 127$; if not equal skip next instruction Compare AC1 to location ( $X X+$ register shown); $X X= \pm 127$; if not equal skip next instruction Compare AC2 to location ( $X X+$ register shown); $X X= \pm 127$; if not equal skip next instruction Compare AC3 to location ( $X X+$ register shown); $X X= \pm 127$; if not equal skip next instruction

A computer group with an excellent monthly publication is the Southern California Computer Society. For those of you considering microprocessors, an excellent article,
"The War of the Processors," by Adam Osborne appears in the May 1976 issue of their magazine. For further information contact:
Art Childs, Editor
Southern California Computer Society
P.O. Box 3123

Los Angeles, California 90051

An article by Gregory C. Jewell of Renton, Washington appears in the May issue of BYTE. "Simply Your Homemade Assembler" describes a simplified assembler language that can be used by PACE. For additional information on BYTE magazine contact:
BYTE
70 Main St.
Peterborough, N.H. 03458

by Dan Grove, $\mu \mathbf{P}$ Training, Santa Clara

## 1. Clock Components

SC/MP Timing Element used was a 1000 pf capacitor across pins 37 and 38 . Any crystal up to 1 Mhz will also work across the same pins. The only advantage of the more expensive crystal is software timing accuracy.
2. Peripheral Device Additions and Addressing A peripheral device you intend only to write data into can share address 11 with the LEDs.

| Address <br> Bits |  | Device | Operation |
| :---: | :---: | :---: | :---: |
| $\mathbf{9}$ | $\mathbf{8}$ |  |  |
| 0 | 0 | PROM | READ |
| 0 | 1 | SWITCHES | READ |
| 1 | 0 | RAM | READ/WRITE |
| 1 | 1 | LEDS | WRITE |

Once a program is loaded into RAM, another switch can be used to disconnect the data switches so address 01 can be used as a peripheral device to read data as shown below:


## PROGRAM LIBRARY NEWS

If you have a listing of SL0012A, RAMDUMP, there is a change you should make. Otherwise, there will be a problem with dumping memory location 0 . The fix requires a NOP instruction be inserted between lines 184 and 185 of the program listing. The corrected listing is printed on the following pages. We plan to be printing all library program listings in future issues of the newsletter. COMPUTE Newsletter • Vol. 2, No. 7

One suggestion I would like to make to those of you who are copying the listing from the library. Verify that the source checksums agree, in case an undetected typing error has been made.

Also, we would like to thank everyone who has submitted programs or helped to improve the ones we have.
Ed.
200
230
25
26
28
29
30
300
32
34
35

38 40 42
43
44
45
45 48 49 51
52
53 53
54
55 550

130002
130002 2D7D
140003 002C
160005 294B
1700063781
1800072078
1900080047
21 000A 21FC
000B 295E
.TITLE RAMDUMP
;THIS PROGRAM PUNCHES OUT DATA FROM RAM
OR PROM
;STANDARD RLM FORMAT IS USED
;PROGRAM PROMPS ASKING FOR START AND
END ADDRESS
;THE ADDRESS MUST CONTAIN 4 HEX DIGITS OR
;THE ADDRESS MUST CON
$\vdots$

## TSECT <br> .GLOBL

A
A
A
A
A
A
T
A
A
A
A
A

| JSR | @MEGS |
| :--- | :--- |
| WORD STADDR |  |
| JSR | ASCBIN |


| BEG1 |  |  |
| :--- | :--- | :--- |
| LD | 0, TCKSUM |  |
| PUSH | 0 |  |
| JSR | @MEGS |  |
| WORD | STADDR |  |
| JSR | ASCBIN |  |
| JMP | BEG1 |  |
| RCPY | 1,3 | START $\rightarrow$ AC3 |

$$
\text { E } 2071
$$

$$
\begin{array}{ll}
A & P \\
A & J
\end{array}
$$

$$
\text { F } 0035
$$

$$
0010 \quad 2 D 15
$$

$$
00112101
$$

$$
0012 \text { 21FD }
$$

$$
0013 \text { 4E1E }
$$

$$
00142012
$$

$$
0015 \text { 296E }
$$

$$
00164400
$$

$$
0018 \quad 5400
$$

$$
00193800
$$

$$
\begin{array}{ll}
001 \mathrm{~A} & 540 \\
001 \mathrm{~B} & 2 \mathrm{D}
\end{array}
$$

$$
001 \mathrm{C} \text { 21FA }
$$

$$
001 D 5400
$$

$$
\text { 001E } 3800
$$

$$
001 \mathrm{~F} 5400
$$

$$
0020 \quad 2008
$$

$$
00212008
$$

$$
022 \text { 4EOA }
$$

$$
0024
$$

$$
\begin{array}{ll}
0025 & \text { 21DA } \\
0026 & 7 E D F
\end{array}
$$

$$
0027
$$

$$
0028 \text { 00A1 }
$$

$$
\begin{array}{ll}
0029 & 00 C 0 \\
002 A & 00 D C
\end{array}
$$

002B E6E1
02C 5354
2C 4152

A

A ENADDR: .ASCII 'END ADDR?
WORD 0
;SUBROUTI NE GET 4 ASC DIGITS ;CONVERT TOBINARY ;'REPROMP IF ILLEGAL INPUT

A ASCBIN.
LI 2

| A LOOP: | JSR | @GECO |
| :--- | :--- | :--- |
| A | AND | 0, MASK |
| A | SKG | 0, HEX2F |
| A | RTS |  |
| A | SKG | 0, HEX39 |
| A | JMP | ARAB |
| A | SKG | 0, HEX40 |
| A | RTS |  |
| A | SKG | 0, HEX46 |
| A | JMP | HIHEX |
| A | RTS |  |

A HIHEX: AISZ 0,9
A ARAB: AND 0,MASK +1
A
A
A
A
RTS 1
A MASK: WORD 07F,OF
;FINDS THE ABSOLUTE DIFFERENCE BETWEEN THEM

| 002 E | 5420 | A |  |
| :--- | :--- | :--- | :--- |
| 002 F | 4144 | A |  |
| 0030 | 4452 | A |  |
| 0031 | $3 F 20$ | A |  |
| 0032 | 2020 | A |  |
| 0033 | 2020 | A | WORD 0 |
| 56 | 0034 | 0000 | A |
| 57 | 0035 | 5455 | A TURNON: ASCII'TURN PT PUNCHON AND HIT |
| 0036 | $524 E$ | A |  |
| 0037 | 2050 | A |  |
| 0038 | 5420 | A |  |
| 0039 | 5055 | A KEY' |  |

A
A HEX2F: WORD 02F
A HEX39: WORD 039
A HEX40: WORD 040
A HEX46: WORD 046

## .PAGE

SUBROUTINE COMPARE
;COMPARES THE ADDRESSES FOR LEGALITY
;AC3 $\rightarrow$ START ADDR
;AC1 $\rightarrow$ END ADDR
;ACO $\rightarrow$ NO. WORDS IN DUMP

99

| 100 | $006 A$ | $3 C 81$ | A CMPARE: | RCPY | 3,0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 01 | $006 B$ | 1208 | A | BOC | $2, T T$ |
| 02 | $006 C$ | 3481 | A | RCPY | 1,0 |
| 03 | $006 D$ | 1203 | A | BOC | 2, NOGOOD |
| 04 | 006 E | 5001 | A | CAI | 0,1 |
| 105 | $006 F$ | $3 C 00$ | A | RADD | 3,0 |
| 106 | 0070 | 1801 | A | BOC | $11, .+2$ |
| 107 | 0071 | 0200 | A NOGOOD | RTS | 0 |

$\square$


This month we have updates to the PACE Technical Description, PACE Users Manual and the IMP-16C
Applications Manual (see centerfold). Future changes will be printed in COMPUTE, if the change is small, or we will notify you of the change and tell you how to obtain it.


# IMP-16C Applications Manual 

IMIP-16C 200A/300A
Application Cards

May 1976

## (c) National Semiconductor Corporation <br> 2900 Semiconductor Drive Santa Clara, California 95051

## 1. INTRODUC TION

This supplement provides information to familiarize users with recent design improvements that have been made to the IMP-16C $200 / 300$ microprocessor. The bulk of the information contained in the IMP-16C Application Manual still applies. The paragraphs that follow describe only those areas where changes have been made and apply only to the new version of the card - designated as IM P-16C 200A and IMP-16C 300A, and identifiable by the part number (5514736) on the printed wiring board.

## 2. POWER REQUIREMENTS

The +5 -volt and -12 -volt requirements indicated in section 1.3 remain unchanged, however, the use of a different memory device for on-card memory has eliminated the need for a -9 -volt supply.

## 3. TIMING

The timing signals and timing diagrams described in chapter 4 remain unchanged. However, a Dual Voltage Controlled Oscillator (DM74S124) is now used to generate the master clock signal. This device replaces the triple line receiver and Schmitt Trigger circuit described in the first paragraph of section 4.1.

## 4. MEMORY

The MM1101 RAM devices previously used have been replaced by MM2101-1 devices, thus eliminating the need for -9 -volt supply to the card. The amount of memory supplied with the card remains unchanged: 256 16-bit words of read/write memory, and sockets for 512 16-bit words of read-only memory. Memory selection and mapping remain as described in the IMP-16C Application Manual.

## 5. INITIA LIZA TION

The system initialization circuit described in section 4.7 has been replaced by the circuit being used in the IMP-16C 400/500 microprocessors. This circuit is fully described in SUPPLEMENT 2 (1.3.6) to the IMP-16C Application Manual.

## 6. DYNAMIC MEMORY INTERFACE

The Dynamic Memory Interface circuit describeci in section 7.2 is still provided on the card. The Refresh Request (RFREQ) and Cycle maiaie (CI) shals that were p:eviously available via jumper pads are now available at card-edge connector pins 55 (RFREQ) and 83 (CI).

## 7. OPERATING PROCEDURES

The operating procedures described in section 8.7 still apply. One additional point should be observed: the Chip Select 3 (CS3) signal is reserved for possible future expansion of on-card memory. For proper operation of on-card RAM, no connection should be made to CS3 (pin 33).

## 8. OPTIONS

All of the options described in chapter 9 still apply as described.

## 9. LIST OF PIN CONNEC TIONS AND SIGNALS

Appendix E (table E-1) lists the IMP-16C pin numbers and corresponding signal names. This table is still valid except for the following changes.

| Pin <br> Number | Previous Designation | New Designation |
| :--- | :--- | :--- |
| 13,14 | -9 Volts for R/W Memory | Not Used |
| 33 | Not Used | CS3 (DO NOT USE) |
| 55 | Not Used | RFREQ - Refresh Request |
| 83 | Not Used | CI - Cycle Initiate |

## 10. SCHEMATICS, PARTS LIST AND COMPONENT LAYOUT

The changes described in the preceding paragraphs have resulted in changes to the Schematic Diagram (figure 4-6), Parts List (table 4-2), and Component Layout (figure 4-8). Refer to engineering documentation supplied with the IMP-16C for up-to-date versions.

## 11. USE WITH IMP-16P

If the IMP-16C $200 \mathrm{~A} / 300 \mathrm{~A}$ is to be used in an IMP-16P Microprocessor Development System, the following prewired jumper connections must be cut: W1, W2, W3, W6, and W7. With these connections cut, the card is pin compatible with and ready for use in the IMP-16P.

Items Affected:
(1) PACE Technical Description (Pub. No. 4200078B)
(2) PACE Users Manual (Pub. No. 4200068X)

The following information is provided to supplement the design information currently available in the PACE Technical Description and in the PACE Users Manual. The information contained herein applies only to the IPC-16A/500D PACE microprocessor. Table 1 provides a cross-reference to assist in identifying those areas of existing PACE documentation where this supplemental information applies. If conflicts exist between the various documents, the information provided in this supplement takes precedence.

Table 1. PACE Documentation Cross-References

| Paragraph <br> Number | Supplements Information In |  |  | PACE Technical Description <br> (April 1976) |
| :---: | :---: | :---: | :---: | :---: |
|  | Page | Paragraph | PACE Users Manual |  |
|  | -- | -- | -- | Page |
| 2 | $2-30$ | 2.5 .4 | $3-25$ | $4-15$ |
| 3 | $2-34$ | 2.5 .6 .1 | $4-10$ | 4.12 .1 |
| 4 | $2-32$ | 2.5 .5 | $2-16$ | 4.8 .1 |
| 5 | $2-33$ | 2.5 .5 | $4-15$ | 4.9 |
| 6 | $2-33$ | 2.5 .5 | $4-18$ | 4.12 |

## 1. HANDLING:

PACE utilizes high-impedance circuits. As with all devices of this type, high static charge environments should be avoided. Circuits should be kept in conductive carriers. In very dry environments, it may be desirable to ground personnel handling the package. Soldering irons and test equipment should be grounded.

## 2. HALT INSTRUCTION:

During programmed HALT, the NHALT output is true (low) (with a $7 / 8$ duty cycle). The HALT instruction is terminated by the application of "CONTIN" pulse. The "CONTIN" input must go true (high) for a minimum of 16 clock cycles, and then low for four clock cycles for PACE operation to resume.

## 3. INITIA LIZA TION:

If the NINIT input is held true (low) while power and/or clocks are applied, the NADS and NHALT outputs may have an undefined state for 8 clock cycles after NINIT goes false (high). In order to initialize properly every time, NINIT should go true (low) after all the power supplies and clocks have stabilized. Thereafter, operation of the NINIT signal is as described in other documentation.

## 4. INTERRUPT DISABLE:

The use of PFLG or CRF instructions to disable the IEN flag allows one more instruction to be executed before the interrupts are disabled. If an interrupt should occur during execution of the PFLG or CRF instruction, the use of RTI would leave IEN true (one) after the execution of PFLG IEN. To prevent this situation the BOC instruction may be used to test PFLG or CRF instruction as follows:

| PFLG IEN | ;TURN OFF IEN |
| :--- | :--- |
| BOC IEN, . -1 | ;IS IEN FALSE $?$ |
|  | ;YES |

## 5. STACK INTERRUPT:

If a stack interrupt occurs while there is a level-3 or level-4 interrupt present and enabled, the stack interrupt pointer will be accessed from location 0 instead of location 2. (This will not occur if the master inter rupt enable, IEN, is false (zero) and is subsequently set true (one).) If the stack interrupt is used in conjunction with level-3 or -4 interrupts the contents of location 0 should therefore be the same as the contents of location 2 . Since location 0 (zero) is also the initialize address, the opcode of the initialize instruction should be chosen to correspond to the stack interrupt pointer value. (For example, the unused field of a HALT instruction could be used to provide a stack interrupt pointer to any address in the first 1024 locations of memory.)

## 6. LEVEL ZERO INTERRUPT:

If a level-0 (zero) interrupt occurs within the 12 -clock-cycle period (excluding extend cycles) following the recognition (indicated by CONTIN signal) of any other interrupt, the processor either will stall or execute the level-0 interrupt using the wrong pointer address. This problem may be avoided by only allowing the level-0 interrupt leading edge to be applied to the PACE chip during an NADS, provided no interrupt acknowledge has occurred since the last NADS.

The circuit shown in figure 1 is one means of accomplishing this. Note that the circuit has been designed to take care of proper "level-0" execution only. If one desires to "STALL" also, proper control gating will have to be added on to this circuit.


Figure 1. Circuit To Prevent Conflicts Between Level-0 and In-Process Interrupts


COMPUTE Newsletter • Vol. 2, No. 7

# A DATA CONCENTRATOR USING PACE 

by Barney Hordos National Semiconductor Santa Clara, California

## INTRODUCTION:

A data concentrator is a device which takes data from several different slow speed lines and re-transmits them along a single higher speed line. A microprocessor is an ideal device to perform this function because of its versatility. This application note describes the use of National's PACE microprocessor as a data concentrator.

In this application, PACE is used to collect information from several teletype or CRT terminals and re-transmits this information to a large computer over a single telephone line. PACE will also receive information from the large scale computer and direct data to the desired terminal. Figure 1 is a block diagram of the system.

Since teletypes normally operate at slow transmission rates ( $10-30 \mathrm{cps}$ ) and a modem can operate at high speeds ( 4800 baud), there is a waste of modern capabilities if one modem per teletype is used. By connecting several terminals to one modem, a more efficient bandwidth is utilized. This results in higher throughput and lower communications cost.

For this operation, the following equipment is required:

1. A PACE CPU, associated interface chips and memory.
2. A standard full duplex telephone modem.
3. A processor/modem interface.
4. A terminal controller for each terminal.
5. A simple priority controller for the terminal controller.

## THE PACE PROCESSOR:

PACE (Processing And Control Element) is a single-chip 16 bit microprocessor packaged in a 40-pin dual in-line package. Around PACE are interfacing chips to buffer and demultiplex the outputs of PACE.
INTERFACE AND MEMORY:
The STE is the clock generator to form the MOS clocks necessary for PACE and also a TTL compatible clock for the rest of the system.
The data bus is buffered and interfaced using two BTE chips. The BTE (Bidirectional Transceiver Element) is an 8 -bit interface between PACE and a TTL bus. One BTE is also used to interface the flags and control lines to TTL levels.
The address is latched using an ALE (Address Latch Element) which is a 16-bit storage latch.
The Memory is configured as 16 -bits wide with part of the memory in ROM or PROM and part as RAM. For further information see reference 2.
THE FULL DUPLEX MODEM
The modem can be any one of the many available on the market today. It must be full duplex so PACE can handle both modem inputs and outputs on a simultaneous basis. In addition, the modem should be capable of operating at 4800 baud.


Figure 1

## THE PROCESSOR/MODEM INTERFACE

The interface is completely serial and as such can take advantage of the user jump condition and control flags of PACE. Figure 2 shows all the circuitry needed for transmission up to 4800 baud. The jump condition ican be tested under program control using the branch on condition instruction. The input sampling rate is controlled by a software delay routine which generates the proper bit rate.

## THE TERMINAL CONTROLLER INTERFACE

There is one terminal controller for each terminal. Using National's MM5303 UAR/T and MM5307 Programmable Baud Rate Generator and associated buffering a controller can be built, see Figure 3. The controller will have an input buffer, an output buffer, a status register and control for timing. To output a character to a specific terminal, first the status must be checked. If the controller is busy (ie, already outputting a character), the busy line will be true. When the busy line goes false the next character can be sent. When the controller thas an input character it will generate an interrupt to the priority encoder. The priority encoder generates the address of the highest priority interrupting terminal.

## THE PRIORITY ENCODER CONTROLLER

The interrupt from each terminal is connected to the priority encoder controller. The controller then generates the address of the highest priority interrupting device, which is put on the data bus as commanded by PACE. | If no device is interrupting, an address of zero will be put on the bus. After it is determined which device is interrupting, PACE then receives the character from the terminal, which resets its interrupt, allowing other devices, if interrupting, to now be addressed. Figure 4 is a simplified block diagram of the Priority encoder controller.

## PACE CONTROL PROGRAM

The control program handles all of the communication with the user terminals and also with the large scale computer. After all of the terminals are initialized PACE communicates with the large computer and logs on to its system, this is the initialize portion of the program. The main program consists of checking if any terminal has a character. If the terminal has a character, the data is read and the output control character is formed and transmitted to the large computer, along with the data. A response is received from the large computer that signifies that the character pair was or was not received correctly and if the large computer has some data for PACE. When PACE receives a character pair from the large computer, PACE sends a response indicating the pair was received and if PACE had data for the large computer. This program would be contained in either ROM or PROM. For each data character transmitted to the modem, there will also be one control character sent; similarly for each data character received there is a control character associated with it.

THE OUTPUT CONTROL CHARACTER will have the following format:


Bit 5 of the output control character, if set, signifies that PACE is ready to receive a character. If it is reset PACE cannot receive character and the large scale


Figure 2
computer must refile that character. Bit 6, if set, signifies that the next character transmitted by PACE will be from the terminal addressed by bits $0-4$. If both bits 5 and 6 are reset, this implies the last character transmitted by the large scale computer to PACE was received with a parity error and the character should be re-transmitted.

THE INPUT CONTROL CHARACTER has the following format:


Each time the large scale computer receives an output control character from the modem it will reply with an input control character, if bit 6 is set, transmit one data word. If bit 5 is set, this implies that the last word sent from PACE had a parity error and should be resent. Figure 5 is a flow chart which shows all of the basic control functions performed by the control program stored in ROM or PROM.

How many terminals can PACE control using this manner?
Operating the modem at 4800 baud will allow PACE to transmit 480 characters per second. Since each data word must have a control word associated with it, this now reduces the character rate to 240 characters per second. If all the terminals operate at 10 cps , the maximum number of terminals would be 24.8. There are other factors to be considered. The worst case is if all terminals generate an interrupt simultaneously. All terminals must be serviced in sequence and no data lost or no terminal must be locked out. Since PACE could be at the beginning of input routine from the modem when all terminals request service, PACE must complete the receive routine before it can begin to service the terminals. This delay corresponds to one character pair time, or one terminal service time. Without considering


Figure 4
any other delays the total number of terminals possible would be 23.8. Since the compute time between characters is minimal compared to the character transmit time, it can be neglected. However, consider the case of handling parity. Many applications, such as text editors, don't require parity checking since the editor inherently performs validity checking of its own, so no parity checking is required. If parity is required, the maximum number of terminals is directly proportional to the worst acceptable error rate. Since each parity error requires a re-transmission, each parity error will correspond to one terminal service time. Therefore, a $50 \%$ error rate will limit the number of terminals to 11 ; a $25 \%$ error rate would limit the number of terminals to 15 and so on.

## CONCLUSIONS:

There are many applications where this data concentrator scheme could be used. The total number of terminals is dependent upon the type and speed of terminals as well as the speed of the modem transmission rate.

The main advantage of this scheme is that it eliminates the need to have one modem for each terminal. This will reduce the number of computer connections and also reduce telephone rates.

## REFERENCES

1. PACE USERS MANUAL (\#4200068)
2. PACE INTERFACE DEVICES
3. THE IMP-16 IN COMMUNICATION APPLICATION (AN134)
4. THE IMP-8C AS A DATA CONCENTRATOR (AN113)


Figure 3


Figure 5

## AN IIMP-쿠 MIICROCOMPUTER SY/

by Hal Chamberlin

Reprinted with permission from The Computer Hobbyist Number 9/February, 1976 Things are changing so rapidly that the first paragraph of these installments will have to be devoted to news items. Poly-Paks no longer has IMP-16 sets. We don't know if IEU still has them or not. However all surplus JMP-16 chip sets come through Godbout so perhaps some letters will persuade him to sell them directly. Of course all National distributors have some; TCH has gotten them this way for $\$ 160$. The real problem is that they hit the surplus market too early. We got some more data on the "power math" CROM. Basically it provides instructions for operating on 32 bit binary fractions
(mantissas) such as $32 \times 32$ add, subtract, multiply, divide, and normalize. The user need only code exponent handling and the result is a floating point package with 32 bit mantissas ( 10 decimal digits) and 16 bit exponents (10**10000 anybody?) with a $100 \mu \mathrm{~s}$ add time and $600 \mu \mathrm{~s}$ multiply time. The bad news is that "power math" and the extended CROM share some op-codes so they cannot normally be used together. There is a way to enable one or the other using a status flag however (status flags can be saved during interrupt). Implementation of the scheme requires the use of a 74LS260 in place of the 74LS54. PC layout of the CPU board is planned but some readers couldn't wait and have already started to wire-wrap CPU boards. At least 3 TCH staff members will be building IMP systems and at least one of them will have a floppy disk so software support will not be lacking toward summer. Quick note: do not buy plain 2107 4K RAM's for this system! They have a different pinout, are very slow, and in a word, totally obsolete. TMS4030, TMS4060, 2107A, and 2107B are all fine as well as most gradeouts. The author has a limited supply of TMS4030ZA0248 4K RAMS tested for operation in this system
for \$7.50. An error was made in the parts list for the memory board. Rather than three 7404 's, it should be two 7404's and a 7440 .

Now with the news out of the way, let us take a top-down approach to describing the PUNIBUS controller. The bus controller runs continuously, non-stop, from power-up to power-down crunching out 1.43 million cycles per second or one cycle every 700NS. All memories in the system likewise operate at this cycle rate. Each cycle is awarded on the basis of priority to one of 7 possible requesters. The highest priority requester is the CPU. Below the CPU are 5 direct memory access (DMA) devices. The lowest priority requester is the memory refresher which is always requesting bus cycles. Thus if the system is idle, that is, CPU halted and no DMA activity, all of the bus cycles are being awarded to the memory refresher. During operation, cycles that are unclaimed by the CPU or DMA are also awarded to the refresher. The PUNIBUS controller always generates the timing signals necessary for data transfer regardless of which requester controls the particular cycle. Thus DMA devices in the system don't have to generate any timing of their own, instead they just sit and respond to control signals issued by the PUNIBUS controller.

Any device interfaced to the bus that is not a possible DMA requester is expected to behave as if it was a memory. At the beginning of every bus cycle a 16 bit address is established. This address specifies either an actual memory location or a peripheral device register. There are only two types of bus cycles; a read cycle and a write cycle. During a read cycle, data is read from a memory or peripheral register into the CPU or DMA device. During a write cycle, data is written from the CPU or DMA device into a memory or peripheral register. The CPU or DMA device awarded the cycle determines whether a read or a write cycle is to be performed. The memory refresher, of course, always does read cycles. Undefined operations such as addressing non-existent memory or writing into a read-only peripheral register are not harmful and function as NO-OP bus cycles.

Figure 1 shows the timing relationships of the PUNIBUS. Although actual times in nanoseconds are given, it is important to note that correctly designed interfaces
to the bus will work properly even with considerable variation in the timing details as long as the basic relationships are retained. This allows flexibility to change the details to accomodate other CPU's such as a bipolar IMP or a down-spec chip set without obsoleting memory and peripheral designs.
As can be seen, a bus cycle starts with the signal BUS ADDRESS ENABLE (BAE) going high and terminates when it goes high again for the next cycle. Actually though, some preparation takes place toward the end of the previous cycle. An internal "priority strobe" is generated which causes the $\overline{B U S} \overline{\operatorname{REQUEST}}(\overline{\mathrm{BR}})$ lines including CPU and refresh request to be examined to determine who will get the next cycle. The determination is made and the three bit grant code of the winning requestor is placed on the BUS GRANT (BG) lines immediately before the cycle commences with BAE going high. At this time the one requester whose code is on the $B G$ lines is expected to gate a 16 bit address onto the BUS DATA (BD) lines as long as BAE is high. Any BD lines not specifically driven will assume a ONE level because of pullup resistors. If a write cycle is to be executed, the BUS WRITE REQUEST (BWR) line should be pulled down during BAE time, otherwise a read cycle will be automatically assumed. This address phase of the cycle is identical for both read and write operation.

After the address phase we have the data transfer phase which is different for read and write cycles. In the case of a read cycle, the bus controller generates two signals, BUS DATA OUT ENABLE (BDOE) and BUS DATA $\widetilde{O U T} \overline{\text { STROBE }}$ (BDOS) which control the data transfer from memory or peripheral register to CPU or DMA device. BDOE first goes high to cause the addressed memory or peripheral to gate its data onto the BD lines. $\overline{\mathrm{BDOS}}$ is bracketed by BDOE and can be used to strobe data from the bus into the CPU or DMA device's data register on its trailing edge. The timing of this pair of pulses is chosen to allow memories sufficient access time and to allow the IMP-16 chip set to grab the data directly from the bus with no intervening latches.

During the transfer phase of a write cycle, BDOE and BDOS remain inactive while BUS DATA IN ENABLE (BDIE) and BUS WRITE ENABLE (BWE) control the data


Figure 1. PUNIBUS Timing Relationships
transfer from CPU or DMA to memory or peripheral. BDIE becomes active first causing the CPU or DMA device to gate the data to the written onto the BD lines. BWE which is bracketed by BDIE then becomes active causing the memory or peripheral to accept and store data from the bus. The timing shown for these signals was chosen to be compatable with the 4K RAM's used in this system.
The responsibilities of a memory board or peripheral interface are quite simple. During the address phase of each cycle, pertinent information about the 16 bit address on the BD lines must be latched on each interface board. Generally, a memory interface using 4K RAM's need only latch a single bit since the RAM chips have built-in latches for address and chip select. The single bit needing a TTL latch simply indicates whether the board was addressed or not. Likewise, a peripheral register can decode its address directly from the BD lines and use a flip-flop to remember if it was addressed. In either case, the leading edge of BUS CE is used for address strobing since it always occurs when the address is valid. Once a memory or peripheral has latched the fact that it was addressed, it either sends its data out if it sees BDOE or accepts new data in if it sees BWE. Thus memories and peripheral registers are passive, merely responding to bus signals as they occur.

Four "convenience" signals are provided on the bus. One which has already been mentioned in BUS CE. Memory boards using 22 pin 4K RAM's can simply amplify this signal to NMOS levels and apply it to the Chip Enable clock input of the RAM chips. Its function within the RAM is to start up the memory cycle and also strobe the on-chip address and chip select latches. Another signal provided specifically for memory boards is $\overline{B U S}$ MDR STOBE. Its purpose is to strobe the data out latches on the memory board when data out from the 4K RAM's is valid. Some unfortunate timing constraints on both TMS4030 and 2107 type RAM's require latches to hold the data after it disappears from the RAM outputs. Although BDOE could have been turned on earlier with the leading edge strobing the latches, excessive noise generation would have resulted. $\overline{B U S ~ I / O ~ A D D R ~ i s ~}$ a signal that goes low whenever the binary value on the data lines is between FF00 and FF7F hexadecimal. This range of addresses is normally assigned to peripheral devices. Use of this signal in decoding I/O addresses can save a 9 -input AND gate equivalent on each interface card. BUS CLOCK is provided as a convenient high frequency clock with a $.005 \%$ accuracy. Its frequency is such that when put through a 16 bit divider, the resulting frequency is middle $\mathrm{C}, 261.625 \mathrm{~Hz}$. Additionally, 12 cycles of this clock make up one bus cycle whose length is actually 699.88 NS .

Two signals are involved with power-on reset and console reset. The POWER $\overline{O K}$ bus line should be pulled low by an external circuit associated with the power supply when all supply voltages are present and stabilized. This circuit should also be connected to the console reset push button so a power-on sequence can be simulated without losing memory contents. A simple delay circuit is shown in figure 2 which functions quite well. Alternatively, a true power monitor can be built using zener diodes to sense when the supply voltages are actually present. BUS RESET is generated in response to POWER OK by the CPU board. It resets the CPU and should reset all peripheral interfaces to a safe, idle


Figure 2. Simple Power OK Circuit
condition when it goes low. It has no effect on the bus controller or memory refresher however.
The interrupt system uses the very simple software polling technique described elsewhere in this issue. The BUS INT REQ (BIR) line is a wire-or line with pullup resistor which is pulled low by any device that wants to request an interrupt. The CPU responds, provided its master interrupt enable is on, by calling a subroutine at 0001 and simultaneously turning master interrupt enable off. After saving status, the program can look at the status register of each possible interrupting device to determine who is requesting. This search can be as fast as $9.8 \mu$ S per device with proper use of the SKAZ (Skip if And is Zero, ANDs addressed memory location with a register and skips the next instruction if the result is zero) instruction. The device service routine then turns off the interrupt request for that particular device and turns master interrupt enable back on. Priority in the case of simultaneous interrupts is determined by the order of scanning. Nested interrupts can also be programmed. Thus the interrupt system essentially works like that on a PDP-8. The usual interrupting device interface also has an interrupt enable for each device making non-interrupt I/O programming possible if desired. More details on I/O interfacing and interrupts will be given in part 4.
Figures 3 and 4 show the timing generator and bus controller. Since this circuitry is on the CPU board, some CPU circuitry has encroached which will be described in part 3. See TCH \#2 if any of the logic gate symbols are confusing. You will note that inputs always enter from the left of a drawing and outputs leave at the right. All signals going offpage are given a name and should mate with similarly named signals on the other pages. If an offpage signal has a number on it, it goes to the CPU board edge connector. If the number is 46 or less, it is a bus signal and is available at the same pin number of any board in the system. Some signals shown in figure 3 and 4 will not be mated until part 3 .

The heartbeat of the system is the 17.145893 mHz oscillator in figure 3. Its output drives a hex latch and is buffered to drive the BUS CLOCK line. The latch and two 32-word by 8 -bit bipolar PROM's make up the bulk of the timing generator. As can be seen, 6 of the 16 PROM outputs go to the 74S174 hex latch and 5 of these are fed back to the PROM address inputs. The results is that every cycle of the 17 mHz clock causes the PROM-latch combination to take one step in a programmed sequence. Using the PROM pattern in figure 5, this sequence is 24 steps long and takes $1.4 \mu$ s to step through thus matching the minimum IMP-16 microcycle tịme. In order to avoid


Figure 3．Timing ROMS in Address Sequence
glitches at the PROM outputs when the address changes， the sequence of addresses has been chosen such that only one address line changes at a time．Figure 6 shows the PROM pattern in time sequence rather than address sequence．The 8 addresses not normally used all point to time state zero to avoid a possible lockup condition． The sequence of addresses was also chosen so that a decoder could be used to generate the 4－phase non－ overlapping clock needed by the IMP－16 chips from 3 of the address bits．

The remaining 11 PROM bits are the various system timing signals．Those prefixed RAW require additional gating before being used；the others are ready to go． BUS MDR STROBE goes through the latch to effect an additional 30 ns delay．The purpose of the flip－flop， connected to the 4－phase decoder is to insure that the CPU starts up on phase 1 after a system reset．Although 8223 PROM s with pullup resistors are shown，a tri－state PROM such as an 82123 can be used without the resistors．


## Figure 4．Timing ROMS in Time Sequence

System reset and power up control are handled by the two 7413 Schmidt triggers and other discrete circuitry at the bottom of figure 3．The first 7413 gives a snap－action response to BUS POWER OK which may be a slowly changing signal．The R－C network and second 7413 provide a signal that tracks BUS POWER OK but with a several millisecond delay．This delayed signal，after inversion，becomes BUS RESET．The transistors apply -12 volt power to the IMP chips when bus power is OK and remove it otherwise．BUS RESET also controls application of the 4－phase clocks to the microprocessor． Thus the timing relationship between power application and removal and clock application and removal is such that the IMP is properly initialized．
The logic in the upper third of figure 4 modifies some of the timing signals from the PROM according to bus cycle type：read or write．Flip－flop 1 samples BUS WRITE REQUEST at the leading edge of BUS CE and retains the read／write decision for the remainder of the cycle． The network at the top of the page consisting of a 7432 and 7410 delays the fall of BUS CE by 50 ns during write cycles．It behaves as a simple inverter during read cycles．Lengthening BUS CE during write cycles only provides improved timing margins for writing into 4 K RAM＇s without unnecessary power dissipation during read cycles．The gates on $\overline{B D O S}$ and BDOE gate these signals on for read cycles and off for write cycles． Likewise，BDIE and BWE are gated on for writes and off for reads．


Figure 5. Timing Generator


Figure 6. BUS Controller

The network starting with the 74LS21's is a partial address decoder. If the address on the bus is between FF80 and FFFF, flip-flop 2 is set indicating that the on-board bootstrap ROM has been addressed. If the address is between FF00 and FF7F, $\bar{B} \overline{U S} \operatorname{IIO} \overline{A D D R}$ is activated to inform peripherals that an I/O address is on the bus.

The next group of logic is the cycle request and grant priority logic. Gating for CPU cycle request and the 5 DMA request lines go into a hex latch that is strobed by PRIORITY STB near the end of each bus cycle. The latches are necessary to hold the input to the priority encoder constant throughout the next cycle. The 74148 determines the highest priority input present (active low, A is highest, $H$ is lowest priority) and outputs a 3-bit code identifying that input. The G input is not used in this drawing but could be used for a sixth DMA request along with a latch. The H input is refresh request which is always present.

The bottom of figure 4 is the refresh logic for all dynamic memory in the system. A 74LS20 detects the coincidence
of refresh grant (111) and BAE which indicates that the refresh address should be placed on the bus. The output thus enables an 8097 which gates the 6 significant refresh bits onto the bus. The other 10 bits assume a logic 1 and the bus controller assumes a read cycle. When the 8097 is gated off again, a 6 bit counter made from a 7474 and 7493 counts up one notch in preparation for the next refresh cycle. Two 8556 tri-state counters could have replaced the 7474, 7493, and 8097 used here but they were too hard to get to justify their use.

That concludes the description of the bus controller. Everything else in the system is just a collection of bus interfaces. Although the remainder of this series will be specifically concerned with IMP-16 interfacing to the bus, the basic concepts and bus structure can be used with any microprocessor. In fact, an essentially identical bus system was used in the design of a super 8008 system over three years ago.
In the next issue a brief description of the IMP-16 chip set will be given along with the remainder of the CPU board schematic and accompanying discussion.

## the <br>  <br> 1 <br> Dear Georgia: <br> In answer to your request for information on "cheap prom erasers", Byte Magazine, May 1976 issue, published an article on a 1702A PROM programmer, in which the use of a GE \# G8T5 ultra violet (germicidal) lamp was discussed. I have successfully used this lamp on the MM5203 chip. The chips were exposed for 6 minutes or longer at a distance of $.25^{\prime \prime}$. Use caution when this lamp is on, protect your eyes and skin from exposure to the ultra violet rays.

Please add Systems \& Services to your microcomputer consultant list. S\&S is currently involved in PACE and SC/MP applications. The SC/MP kit has been buffered and is driving a front panel with address and instruction lamps. The front panel has run, step, stop and clear function. Future SC/MP expansions include $2 \mathrm{~K} \times 8$ RAM and PROM cards, discrete line input/output cards and loaders which work with the "KITBUG" software.

Georgia, would you send me Vol. 2 No. 2 of the Bit •Bucket, it seems I missed that one.
Thanks.
Yours truly,
G. E. (Buz) Koenig

Systems \& Services
P.O. Box 961
|Hurst, Texas 76053

## Dear Georgia:

Please send any information you have on your new high level language $S M / P L$. If no information is now available advise as to when the compiler will be released. We COMPUTE Newsletter • Vol. 2, No. 7
are almost ready to start programming our IMP-16P for an automatic diode testing application.
Thank you.
Very truly yours,
William R. Walters, C.E.E.
CODI Corporation
Pollitt Drive South
Fair Lawn, New Jersey 07410
Ordering information for SM/PL will be announced this summer in the newsletter. SMIPL is a high-level language compiler for an IMP-16 with a minimum of 16K RAM.

# EDITORIAL! EDITORIAL! 

by Dave Graves, Editor

During the past months we have received several requests (at least one) for a classified section in COMPUTE. Georgia and I think it's a good idea. But there are some ground rules. First, the ads should pertain to microcomputers. We won't accept ads to sell your '64 Falcon. Second, the ads should be short. No novels allowed unless written by the editors. Third, if you are selling a product, we'll be glad to run your ad provided the product is useful to our members and it doesn't compete directly with National's products (sorry, but they pay the bills). And finally, since we are a little slow, if you submit dated material (schedules for classes, meetings, conferences, fairs, etc.) we should have it at least two months in advance of the event.

For all our patient readers who wait anxiously for each issue of COMPUTE, we are trying to get COMPUTE organized so you get it at the beginning of the month the issue is dated for. Won't that be a surprise!

COMPUTE/115
NATIONAL SEMICONDUCTOR CORP.
2900 SEMICONDUCTOR DRIVE
SANTA CLARA, CA. 95051


[^0]:    Eastern Microprocessor Training Center National Semiconductor Corp. 1320 South Dixie Highway, Suite 870 Coral Gables, Florida 33146 Telephone (305) 661-7969

