

F in F ox

82C824 32-Bit PC Card Controller

Preliminary Data Book

Revision: 3.0 912-2000-013 August 26, 1996

Copyright

Copyright © 1996, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Incorporated, 888 Tasman Drive, Milpitas, CA 95035.

Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Note: Before designing contact OPTi for latest Product Alerts, Applications Notes, and Errata for this product line.

Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com/

Table of Contents

1.0	Fea	tures		1
2.0	Ove	Overview2		
3.0	Sig	nal Defi	nitions	2
	3.1	Termin	ology/Nomenclature Conventions	2
	3.2	Signal	Descriptions	6
		3.2.1	Primary PCI Interface Signals	6
		3.2.2	Slot Interface - Common PCMCIA/CardBus Interface Signals	7
		3.2.3	Slot Interface - CardBus Configuration	8
		3.2.4	Differences between CardBus and Docking Station Interface	9
		3.2.5	Slot Interface - PCMCIA Configuration	10
	3.3	Strap-S	Selected Interface Options	12
	3.4	Interna	I Pull-up Resistors	13
4.0	Fun	ctional	Description	15
	4.1	ОРТі С	ardBus/Docking Controller	15
	4.2	Chipse	t Compatibility	15
	4.3	Interfa	ce Overview	15
	4.4	Device	Type Detection Logic	17
	4.5	Primar	y PCI Bus	17
	4.6	PCI-to-	CardBus Bridge	
		4.6.1	Configuration Cycle	
			4.6.1.1 Translation Between Type 0 and Type 1 Configuration Cycles	18
		4.6.2	Cycle from Host to Slot Interface	18
		4.6.3	Master Cycle from Slot Interface	18
		4.6.4	Inability to Complete a Posted Write	19
		4.6.5	Cycle Termination by Target	19
			4.6.5.1 Posted Write Termination	
			4.6.5.2 Non-Posted Write Termination	
			4.0.0.0 meau (Freielcheu of Non-Freielcheu) rennindlion	



Table of Contents (cont.)

	4.7	PCI Do	ocking Station Operation	20
		4.7.1	PCI Clock Buffering	22
	4.8	PCMC	A Controller	22
	4.9	IRQ Dr	iveback Logic	22
		4.9.1	Interrupt Sources	22
		4.9.2	Reassignment of Interrupt Indicator Bits by Host	23
		4.9.3	Interrupt Status Return Latency	23
			4.9.3.1 End-of-Interrupt (EOI)	23
			4.9.3.2 EOI Handling	23
	4.10	DMA C	Controller Subsystem	24
		4.10.1	DMA Controller Programming Registers	24
		4.10.2	DMA Channel Selector Register	25
	4.11	Zoome	ed Video Port Support	26
5.0	Reg	ister D	escriptions	
	5.1	Regist	er State on Device Removal	27
	5.2	PCI Br	idge 0 and 1 Register Groups	27
		5.2.1	Base Register Group	27
		5.2.2	82C824-Specific Register Group	34
		5.2.3	CardBus Register Group	
			5.2.3.1 Power Control	
		5.2.4	Docking Station Window Selection Group	
			5.2.4.1 Warning on Using Docking Station Windows	39
			5.2.4.2 Docking Station Window Registers	
			5.2.4.3 ISA Window Selection	
			5.2.4.4 Dual ISA Buses	47
	5.3	PCMC	A Controller 0 and 1 Register Groups	48
		5.3.1	General Purpose Register Group	
			5.3.1.1 Power Control	
		5.3.2	I/O Mapping Window Register Group	50
		5.3.3	Memory Mapping Window Register Group	51



Table of Contents (cont.)

		5.3.4 Sp	ecial PCMCIA Register Group	53
		5.3	4.1 DMA on the PCMCIA Interface	53
		5.3	4.2 DMA Control Register	53
		5.3	4.3 ATA Interface	54
		5.3	4.4 Control Registers	54
		5.3	4.5 Miscellaneous Control Register	55
		5.3	4.6 Global Control Register	55
	5.4	Register Su	mmary	56
6.0	Elec	trical Ratin	ıgs	61
	6.1	Absolute M	aximum Ratings	61
	6.2	DC Charact	eristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C	61
	6.3	AC Charact	eristics	62
	6.4	AC Timing	Diagrams	63
7.0	Мес	hnical Pac	kage Outline	
App	endix	A Distrib	uted DMA Protocol	
•••	A.1	Introductio	۱	65
	A.1 A.2	Introduction Protocol Ov	ı	65
	A.1 A.2 A.3	Introduction Protocol Ov Distributed	n rerview DMA Protocol Terminology	65
	A.1 A.2 A.3	Introduction Protocol Ov Distributed A.3.1 Ma	n rerview DMA Protocol Terminology ster DMAC	
	A.1 A.2 A.3	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re	n rerview DMA Protocol Terminology ster DMAC note DMAC Channels	
	A.1 A.2 A.3	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DN	DMA Protocol Terminology ster DMAC note DMAC Channels	
	A.1 A.2 A.3	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DV A.3.4 DV	DMA Protocol Terminology ster DMAC note DMAC Channels A Channel Selector Register A Remapper	
	A.1 A.2 A.3	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DW A.3.4 DW A.3	DMA Protocol Terminology ster DMAC note DMAC Channels A Channel Selector Register A Remapper 4.1 Register Writes	65 65 65 65 65 67 67 67 67
	A.1 A.2 A.3	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DW A.3.4 DW A.3 A.3	DMA Protocol Terminology ster DMAC note DMAC Channels A Channel Selector Register A Remapper 4.1 Register Writes 4.2 Register Reads	65
Арр	A.1 A.2 A.3	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DW A.3.4 DW A.3 A.3 A.3 A.3	DMA Protocol Terminology ster DMAC note DMAC Channels A Channel Selector Register A Remapper 4.1 Register Writes 4.2 Register Reads veback Protocol	
Арр	A.1 A.2 A.3 eendix B.1	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DM A.3.4 DM A.3 A.3 C B IRQ Dr Driveback (DMA Protocol Terminology DMA Protocol Terminology ster DMAC note DMAC Channels A Channel Selector Register A Channel Selector Register A Remapper A Remapper A Register Writes 4.1 Register Writes 4.2 Register Reads veback Protocol Cycle Format	65
Арр	A.1 A.2 A.3 eendix B.1 B.2	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DW A.3.4 DW A.3 A.3 C B IRQ Dr Driveback (Edge vs Le	Protocol Terminology DMA Protocol Terminology ster DMAC note DMAC Channels A Channel Selector Register A Channel Selector Register A Remapper	65 65 65 65 67 67 67 67 67 67 69 69 69 71 71
Арр	A.1 A.2 A.3 B.1 B.2 B.3	Introduction Protocol Ov Distributed A.3.1 Ma A.3.2 Re A.3.3 DW A.3.4 DW A.3 A.3 C B IRQ Dr Driveback (Edge vs Le Host Handl	Protocol Terminology	





List of Figures

Figure 1-1	Multiple ISA Bus Support	1
Figure 3-1	Pin Diagram	3
Figure 3-2	Power-Up Timing Example	14
Figure 4-1	82C824 Organization	16
Figure 4-2	Worst IRQ Driveback Latency Example	23
Figure 4-3	DMA Controller Subsystem Logic	24
Figure 6-1	Setup Timing Waveform	63
Figure 6-2	Hold Timing Waveform	63
Figure 6-3	Output Delay Timing Waveform	63
Figure 7-1	208 Pin Plastic Quad Flat Package (PQFP)	64
Figure B-1	IRQ Driveback Cycle High-Priority Request	71
Figure B-2	Dynamic Resourcing	73
Figure B-3	Static Resourcing	73





List of Tables

Table 3-1	Signal Definitions Legend	2
Table 3-2	Numerical Pin Cross-Reference List	4
Table 3-3	Alphabetical Pin Cross-Reference List	5
Table 3-4	Strap Options for 82C824 Configurations	
Table 3-5	Internal Keeper Resistor Scheme	
Table 3-6	Internal Resistor Scheme - PCMCIA Card Detected	14
Table 4-1	Device Detection	
Table 4-2	CLKRUN# Control Bits	
Table 4-3	Translation Configuration Bit	
Table 4-4	Write Posting Associated Registers	
Table 4-5	PCI Docking Station Setup Related Associated Register Bits	20
Table 4-6	Register used to Delay PCICLK to CardBus	
Table 4-7	DMA Channel Selection (in PCI-to-CardBus Bridge Cfg. Register Set)	
Table 4-8	ZVP Feature Enable Register Bit	
Table 5-1	Base Register Group - PCICFG 00h-4Fh	
Table 5-2	Specific Register Group - PCICFG 50h-5Fh	
Table 5-3	System Memory CardBus Registers	
Table 5-4	CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh	
Table 5-5	Voltage Control Pin Interpretations using Micrel 2560 Chip	
Table 5-6	Docking Station Access Windows	
Table 5-7	Power-on Reset Defaults for Docking Station Window Registers	
Table 5-8	Docking Station Window Registers - PCICFG 80h-FFh	
Table 5-9	PCMCIA General Purpose Register Group	
Table 5-10	Voltage Control Pin Interpretations using Micrel 2560 Chip	
Table 5-11	I/O Mapping Window Register Group - Offset +7h through +Bh	50
Table 5-12	Index Addresses for I/O Window Registers	50
Table 5-13	Memory Mapping Window Register Group - Offset +0h through +5h	51
Table 5-14	Index Base Addresses for Memory Windows	
Table 5-15	DMA Control Register	53
Table 5-16	ATA Control Register	54
Table 5-17	VS1-2 Status Indication for PCMCIA Cards.	54
Table 5-18	Miscellaneous and Global Control Registers	
Table 5-19	PCI Bridge 0 and 1 Register Groups Summary	
Table 5-20	PCMCIA Controller 0 and 1 Register Groups Summary	59
Table A-1	DMAC1/2 Control and Status Bits	66
Table A-2	DMA Channel Selector Registers	67
Table A-3	DMA Remap Scheme - Generic for all DMA Channels	68
Table A-4	Complete Remap Scheme, Channels 0-3	
Table A-5	Complete Remap Scheme, Channels 4-7	69



Preliminary 82C824

List of Tables (cont.)

Table B-1	Information Provided on a Driveback Cycle
Table B-2	Information Provided on a Optional Data Phase 2 of IRQ Driveback Cycle





32-Bit PC Card Controller

1.0 Features

PC Card

- · Compliant with PC Card '95 specification
- · Full DMA support, any channel
- · Each slot can have separate channel
- 3.3V cards supported
- · Industry-standard '365 register set
- · Any IRQ can be selected, not just subset

CardBus Card

- · Compliant with PC Card '95 specification
- Follows "Yenta" standard
- Synchronous or asynchronous operation •
- Fully buffered with 8-level FIFO
- IRQs can be selected separately for status change if desired

Docking Station

- Supports 3.3V or 5.0V PCI dock
- · I/O buffers automatically adjust to PCI drive requirements
- · Provides eight windows, selectable for memory or I/O, upstream or downstream
- Offers additional fixed window for VGA
- Supports PCIRQ[2:0]# •
- Supports three bus masters
- Bridge solution increases primary PCI bus bandwidth by off-loading transactions into buffers

Packaging

208-pin PQFP (Plastic Quad Flat Pack)



Figure 1-1 **Multiple ISA Bus Support**

2.0 Overview

This document describes a completely new OPTi interface chipset that is intended to take full advantage of the CardBus interface according to the new "PC Card '95" standard. At the same time, this device extends PCI functionality to make it an essential component for any PCI-based notebook system.

CardBus is the scheme whereby the 68-pin connector used to interface with PCMCIA 2.0 cards is reconfigured before power-up to apply a complete 32-bit, 3.3V PCI interface to plug-in cards. The host interface side of the OPTi solution described herein is based on the PCI bus with special extensions; the card interface side is automatically switched between PCMCIA and CardBus, depending on the card type detected at card insertion, or can be assigned as strictly PCI.

The OPTi CardBus Controller chipset implements two identical PCI-to-PCI bridges. Both bridges have the option of inter-

3.0 Signal Definitions

The 82C824 chip runs CardBus cycles, PCI cycles, and PCMCIA cycles. The 82C824 chip provides a primary interface which is PCI-based. It also provides two independent attachment interfaces, each of which can be switched dynamically between CardBus and PCMCIA. One interface can also be switched to a PCI interface.

3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation" indicates that a signal is inactive.

The 82C824 has some pins that have multiple functions (denoted by "+" in the pin name). These functions are either:

- cycle-multiplexed (always enabled and available when a particular cycle is in progress),
- a strap option (configured at reset),
- · or selected via register programming.

The tables in this section use several common abbreviations. Table 3-1 lists the mnemonics and their meanings.



facing directly to a secondary external PCI pinout or to a single-slot PCMCIA controller which then becomes the external pinout. The PCMCIA interface is handled in a straightforward manner using a modified Intel 82365SL PCMCIA core.

CardBus Nomenclature. The CardBus specification refers to the PCMCIA interface as "R2", indicating a Rev. 2.1 compliant PCMCIA slot. This document uses the R2 reference when discussing a slot configured for PCMCIA operation, including the current (PC Card '95) standard. The term PCI will be used to describe the cycle that occurs with a slot configured for a CardBus card. Upon detecting card insertion, the OPTi CardBus Controller chipset checks special pins provided to identify the card and reconfigures the interface to either R2 or PCI before executing any card power-up commands.

Mnemonic	Description
CMOS	CMOS-level compatible
Dcdr	Decoder
Ext	External
G	Ground
I	Input
I/O	Input/Output
Int	Internal
Mux	Multiplexer
0	Output
OD	Open drain (open-collector) CMOS- level compatible
Р	Power
PD	Pull-down resistor
PU	Pull-up resistor
S	Schmitt-trigger TTL-level compatible
TTL	TTL-level compatible

Table 3-1 Signal Definitions Legend





Table 3-2 Numerical Pin Cross-Reference List

Pin No.	Pin Name	Slot	Pin No.	Pin Name	Slot	Pin No.	Pin Name	Slot	Pin No.	Pin Name	Slot	Pin No.	Pin Name	Slot	Pin No.	Pin Name	Slot
1	GND		36	CC/BE1#	В	66	CAD24	В	96	GND	Α	126	CAD23	Α	165	VCC	
2	AD1			A8			A2		97	VCC	Α		A3		166	AD26	
3	AD0		37	CAD16	В	67	CC/BE3#	В	98	CAD13	А	127	GND	Α	167	AD25	
4	CLKRUN#			A17			REG#			IOR#		128	CREQ#	А	168	AD24	
	IRQLAT		38	GND	В	68	CAD25	В	99	CAD14	А		INPACK#		169	C/BE3#	
5	EXTCLK		39	CPAR	В		A1			A9		129	CAD24	Α	170	IDSEL	
	VENID#			A13	T I	69	AUDIO	В	100	CAD15	Α		A2		171	AD23	
6	VCC3EN	В	40	A18	В		BVD2	I		IOW#		130	CC/BE3#	Α	172	AD22	
7	VCC5EN	В	41	CPERR#	В	70	GND	В	101	CC/BE1#	Α		REG#		173	AD21	
8	VPP3/5	В		A14	1	71	CAD26	В		A8		131	CAD25	Α	174	AD20	
9	VPP12	В	42	CBLOCK#	В		A0		102	CAD16	Α		A1		175	AD19	
10	VCC			A19	1	72	VCC	В		A17		132	AUDIO	Α	176	AD18	
11	CCD1#	В	43	VCC	В	73	CAD27	В	103	CPAR	Α		BVD2		177	AD17	
12	CCD2#	В	44	CGNT#	В		D0	1		A13			PCIRQ1#		178	AD16	
13	CVS1	В		WE#	1	74	CAD28	В	104	A18	Α	133	CAD26	Α	179	C/BE2#	
14	CVS2	В	45	CSTOP#	В		D8	1	105	CPERR#	Α		A0		180	FRAME#	
15	GND	В		A20	1	75	CAD29	В		A14		134	CAD27	Α	181	IRDY#	
16	STSCHG	В	46	CINT#	В		D1	1	106	CBLOCK#	Α		D0		182	TRDY#	
	BVD1	1		IREQ#	1	76	CAD30	В		A19		135	VCC	Α	183	GND	
17	CAD0	В	47	CDEVSEL#	В		D9		107	CGNT#	Α	136	CAD28	Α	184	DEVSEL#	
	D3	1		A21	1	77	D2	В		WE#			D8		185	VCC	
18	CAD1	В	48	CCLK	В	78	CAD31	В	108	CSTOP#	Α	137	CAD29	Α	186	STOP#	
	D4			A16			D10			A20			D1		187	LOCK#	
19	CAD2	В	49	CTRDY	В	79	CLKRUN#	В	109	CINT#	Α	138	CAD30	Α	188	PERR#	
	D11			A22			IO16#			IBEQ#			D9		189	SEBB#	
20	CAD3	В	50		В	80	CAD0	В	110	CDEVSEL#	Α	139	D2	А	190	PAR	
	D5			A15			D3	-		A21		140	CAD31	A	191	C/BE1#	
21	CAD4	в	51	CEBAME#	В	81	CAD1	Α	111		Δ		D10		192	AD15	
	D12		0.	A23		0.	D4			A16		141	CLKBUN#	А	193	AD14	
22	CAD5	В	52	CC/BE2#	В	82	CAD2	Α	112	CTRDY	Α		IO16#		194	AD13	
	D6		02	A12		02	D11	, î		A22		142	GND	Α	195	AD12	
23	CAD6	В	53	GND	В	83	CAD3	Α	113		Α	143	STSCHG	A	196	AD11	
_0	D13		54	CAD17	В		D5			A15			BVD1		197	AD10	
24	CAD7	В		A24		84	GND	Α	114	VCC	Α		PCIBQ2#		198	AD9	
	D7		55	CAD18	В	85	CAD4	A	115	CEBAME#	Α	144	CVS1	Δ	199	AD8	
25	D14	в		A7			D12			A23		145	CVS2	Α	200	GND	
26	GND	B	56	CAD19	В	86	CAD5	Δ	116	CC/BE2#	Δ	146	CD1#	Α	201	VCC	
27	CC/BE0#	B	00	A25		00	D6	, î	110	A12		147	VCC		202	C/BE0#	
	CF1#		57	CAD20	В	87	CAD6	Α	117	CAD17	Α	148	CD2#	Α	203	AD7	
28	CAD8	В	0.	A6		0.	D13			A24		149	VPP12	A	204	AD6	
_0	D15		58	CAD21	В	88	CAD7	А	118	CAD18	Α	150	VPP3/5	A	205	AD5	
29	CAD9	В		A5			D7			A7		151	VCC5EN	A	206	AD4	
	A10		59	CBST#	В	89	D14	Α	119	GND	Δ	152	VCC3EN	Α	207	AD3	
30	CAD10	в	00	BESET		90	CC/BE0#	Α	120	CAD19	Α	153	SPKBOUT		208	AD2	
00	CF2#		60	GND	в	00	CE1#	, î	120	A25		154	GND		200	//BE	1
31	CAD11	в	61	VCC	B	91		Δ	121	CAD20	Δ	155	PCICI K				
01	OF#		62		B	51	D15	[^]	121	A6		156	PCIBST#				
30		R	02	Δ4		02		Δ	100		Δ	157	GNT#	+			
52	A11		63	CSEBB#	в	52	A10		122	45		158					
22		P	03	WAIT#		02		^	100	CBST#	Δ	150		\vdash			
33			64	CAD22	P	93	CE2#		123	DECET		109	AD31	\vdash			
24		D	04	0AD23		04		^	104	CAD22	^	161	AD20	\vdash			
34	0AD14		GF	AS CREO#	P	94	OF#		124			101	AD29				
25	CAD15	P	60			05		^	105	CSEPD#	^	162	AD20	\vdash			
33	UAD 15		L			90	0AD12		120		~	103		\vdash			
	10 W#	I					АП	1		WALL#	1	164	GND	I			



Table 3-3 Alphabetical Pin Cross-Reference List

Pin Name	Pin No.	Slot	Pin Nam
A18	40	В	CAD14+
A18	104	Α	CAD14+/
AD0	3		CAD15+
AD1	2		CAD15+
AD10	197		CAD16+/
AD11	196		CAD16+/
AD12	195		CAD17+/
AD13	194		CAD17+/
AD14	193		CAD18+/
AD15	192		CAD18+/
AD16	178		CAD19+/
AD17	177		CAD19+/
AD18	176		CAD2+D
AD19	175		CAD2+D
AD2	208		CAD20+
AD20	174		CAD20+
AD21	173		CAD21+
AD22	172		CAD21+
AD23	171		CAD22+
AD24	168		CAD22+
AD25	167		CAD23+
AD26	166		CAD23+
AD27	163		CAD24+
AD28	162		CAD24+
AD29	161		CAD25+
AD3	207		CAD25+
AD30	160		CAD26+
AD31	159		CAD26+
AD4	206		CAD27+
AD5	205		CAD27+
AD6	204		CAD28+
AD7	203		CAD28+
AD8	199		CAD29+
	198		
AUDIO+BVD2	69	В	CAD3+D
AUDIO+BVD2+	132	A	CAD3+D
PCIRQ1#			CAD30+
C/BE0#	202		CAD30+
C/BE1#	191		CAD31+
C/BE2#	179		CAD31+
C/BE3#	169		CAD4+D
CAD0+D3	17	В	CAD4+D
CAD0+D3	80	А	CAD5+D
CAD1+D4	18	В	CAD5+D
CAD1+D4	81	Α	CAD6+D
CAD10+CE2#	30	В	CAD6+D
CAD10+CE2#	93	А	CAD7+D
CAD11+OE#	31	В	CAD7+D
CAD11+OE#	94	А	CAD8+D
CAD12+A11	32	В	
CAD12+A11	95	Α	
CAD13+IOR#	33	В	
CAD13+IOR#	98	Α	CRIOCK
		•	OBLOOM

n Cross-Refe	rence	List
'in Name	Pin No.	Slot
AD14+A9	34	В
AD14+A9	99	А
AD15+IOW#	35	В
AD15+IOW#	100	Α
AD16+A17	37	В
AD16+A17	102	Δ
	54	B
	117	Δ
AD18+A7	55	B
	110	^
AD10+A7	56	R
AD19+A25	100	-
AD19+A25	120	A
AD2+D11	19	В
AD2+D11	82	A
AD20+A6	57	В
AD20+A6	121	A
AD21+A5	58	В
AD21+A5	122	Α
AD22+A4	62	В
AD22+A4	124	Α
AD23+A3	64	В
AD23+A3	126	Α
AD24+A2	66	В
AD24+A2	129	Α
AD25+A1	68	В
AD25+A1	131	Α
AD26+A0	71	В
AD26+A0	133	Δ
AD27+D0	73	B
	134	Δ
	74	B
	126	^
AD20+D0	75	A D)
AD29+D1	/5	D)
AD29+D1	137	A
AU3+U5	20	В
AD3+D5	83	A
AD30+D9	76	В
AD30+D9	138	Α
AD31+D10	78	В
AD31+D10	140	Α
AD4+D12	21	В
AD4+D12	85	А
AD5+D6	22	В
AD5+D6	86	А
AD6+D13	23	В
AD6+D13	87	A
AD7+D7	24	B
AD7+D7	27	Δ
	00	P
	28	
AU8+U15	91	A
AD9+A10	29	В
AU9+A10	92	A
BLOCK#+A19	42	В

CBLOCK#+A19106ACC/BE0#+CE1#90ACC/BE0#+CE1#90ACC/BE1#+A8101ACC/BE1#+A8101ACC/BE2#+A1252BCC/BE3#+REG#67BCC/BE3#+REG#130ACCDE3110BCC/DE3#+REG#130ACCD#3#+REG#130ACCD#3#+REG#130ACCD#3#+REG#130ACCD#111BCCLK / A16111ACD1#146ACD2#148ACDEVSEL#+A21110ACFRAME#+A2351BCRNT#+WE#107ACINT#+IREQ#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#141ACLKRUN#+IO16#103ACPERR#+A13103ACPERR#+A14105ACRST#+RESET59BCRST#+RESET123ACRST#+RESET123ACSERR#+WAIT#63BCRST#+RESET128ACVS1130ACVS1133BCVS1144ACVS2145AD1425BD1425BD1425BD1425BCRSTP#+AESET130A	Pin Name	Pin No.	Slot
CC/BE0#+CE1#27BCC/BE0#+CE1#90ACC/BE1#+A8101ACC/BE1#+A8101ACC/BE2#+A1252BCC/BE2#+A12116ACC/BE3#+REG#67BCC/BE3#+REG#130ACCDE3#+REG#130ACCDE3#+REG#130ACCD2#12BCCLK / A1648BCCLK / A16111ACD1#146ACD2#148ACD2#148ACDEVSEL#+A2147BCGNT#+WE#107ACRNT#+WE#107ACINT#+IREQ#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+INPACK#65BCREQ#+INPACK#128ACRST#+RESET59BCRST#+RESET59BCRST#+RESET123ACVS113BCVS1144ACVS2145AD1425BD1489AD2139AD2139AEXTCLK+VENID#5FFRAME#180F	CBLOCK#+A19	106	Α
CC/BE0#+CE1# 90 A CC/BE1#+A8 36 B CC/BE1#+A8 101 A CC/BE2#+A12 52 B CC/BE3#+REG# 67 B CC/BE3#+REG# 130 A CCDE3#+REG# 130 A CCDB3#+REG# 130 A CCD2# 12 B CCLK / A16 48 B CD1# 146 A CD2# 148 A CD2# 148 A CDEVSEL#+A21 47 B CDEVSEL#+A23 51 B CFRAME#+A23 51 B CGNT#+WE# 44 B CGNT#+WE# 107 A CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 B CPAR+A13 103	CC/BE0#+CE1#	27	В
CC/BE1#+A8 36 B CC/BE1#+A8 101 A CC/BE2#+A12 52 B CC/BE3#+REG# 67 B CC/BE3#+REG# 130 A CCDE3#+REG# 130 A CCDB3#+REG# 130 A CCD1# 11 B CCD2# 12 B CCLK / A16 48 B CD1# 146 A CD2# 148 A CD2# 148 A CDEVSEL#+A21 47 B CDEVSEL#+A23 51 B CFRAME#+A23 51 B CGNT#+WE# 107 A CINT#+IREQ# 44 B CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 B CPAR+A13 103 <t< td=""><td>CC/BE0#+CE1#</td><td>90</td><td>Α</td></t<>	CC/BE0#+CE1#	90	Α
CC/BE1#+A8 101 A CC/BE2#+A12 52 B CC/BE2#+A12 116 A CC/BE3#+REG# 67 B CC/BE3#+REG# 130 A CCDE3#+REG# 130 A CCD1# 11 B CCD2# 12 B CCLK / A16 111 A CD1# 146 A CD2# 148 A CD2# 148 A CD2# 148 A CDEVSEL#+A21 47 B CDEVSEL#+A23 51 B CFRAME#+A23 51 B CRNT#+WE# 44 B CGNT#+WE# 107 A CINT#+IREQ# 46 B CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 141 A CPAR+A13 39 B	CC/BE1#+A8	36	В
CC/BE2#+A12 52 B CC/BE2#+A12 116 A CC/BE3#+REG# 67 B CC/BE3#+REG# 130 A CCD1# 11 B CCD2# 12 B CCLK / A16 48 B CCLK / A16 111 A CD1# 146 A CD2# 148 A CD2# 148 A CD2# 140 A CD2# 110 A CDEVSEL#+A21 110 A CFRAME#+A23 51 B CFRAME#+A23 115 A CGNT#+WE# 107 A CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 141 A CPAR+A13 39 B CPAR+A13 103 A CPER#+A14 105 A <td>CC/BE1#+A8</td> <td>101</td> <td>Α</td>	CC/BE1#+A8	101	Α
CC/BE2#+A12116ACC/BE3#+REG#67BCC/BE3#+REG#130ACCD1#11BCCD2#12BCCLK / A16111ACD1#146ACD1#148ACD2#148ACD2#148ACD2#110ACD2#148ACD2#110ACD2#110ACDEVSEL#+A21110ACFRAME#+A2351BCFRAME#+A23115ACGNT#+WE#44BCGNT#+WE#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+IO16#103ACPERR#+A13103ACPERR#+A14105ACRST#+RESET59BCRST#+RESET123ACSERR#+WAIT#125ACSTOP#+A2045BCSTOP#+A20108ACVS113BCVS2144AD277BD2139ADEVSEL#18425FRAME#180144	CC/BE2#+A12	52	В
CC/BE3#+REG#67BCC/BE3#+REG#130ACCD1#11BCCD2#12BCCLK / A1648BCCLK / A16111ACD1#146ACD2#148ACD2#148ACD2#148ACD2#110ACDEVSEL#+A2147BCDEVSEL#+A2351BCFRAME#+A2351ACGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#79BCLKRUN#+IO16#141ACPAR+A13103ACPERR#+A14105ACREQ#+INPACK#128ACRST#+RESET59BCRST#+RESET59BCRST#+RESET123ACSERR#+WAIT#125ACSTOP#+A2045BCTRDY+A2249BCTRDY+A22112ACVS1144ACVS2145AD1425BD1489AD2139AEXTCLK+VENID#55FRAME#180140	CC/BE2#+A12	116	Α
CC/BE3#+REG# 130 A CCD1# 11 B CCD2# 12 B CCLK / A16 48 B CCLK / A16 111 A CD1# 146 A CD2# 148 A CD2# 148 A CDEVSEL#+A21 47 B CDEVSEL#+A23 51 B CFRAME#+A23 51 A CGNT#+WE# 44 B CGNT#+WE# 107 A CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 79 B CLKRUN#+IO16# 141 A CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 105 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A	CC/BE3#+REG#	67	В
CCD1#11BCCD2#12BCCLK / A1648BCCLK / A16111ACD1#146ACD1#148ACD2#148ACDEVSEL#+A21110ACFRAME#+A2351BCFRAME#+A23115ACGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#79BCLKRUN#+IO16#141ACPAR+A1339BCPAR+A13103ACPERR#+A1441BCPERR#+A14105ACRST#+RESET59BCRST#+RESET59BCRST#+RESET59BCSERR#+WAIT#63BCSERR#+WAIT#125ACSTOP#+A20108ACTRDY+A2249BCTRDY+A22112ACSERR#+WAIT#125ACSTOP#+A20108ACTRDY+A22112ACVS1114BCVS2144BD277BD2139ADEVSEL#184EXTCLK+VENID#5FRAME#180	CC/BE3#+REG#	130	Α
CCD2#12BCCLK / A1648BCCLK / A16111ACD1#146ACD2#148ACD2#148ACDEVSEL#+A2147BCDEVSEL#+A2351BCFRAME#+A2351ACGNT#+WE#44BCGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#79BCLKRUN#+IO16#79BCLKRUN#+IO16#141ACPAR+A1339BCPAR+A13103ACPERR#+A1441BCPERR#+A14105ACRST#+RESET59BCRST#+RESET123ACSERR#+WAIT#63BCSERR#+WAIT#125ACSTOP#+A20108ACTRDY+A2249BCTRDY+A22112ACVS113BCVS1144ACVS2145AD1425BD1489AD2139AEXTCLK+VENID#5FRAME#180	CCD1#	11	В
CCLK / A16 48 B CCLK / A16 111 A CD1# 146 A CD2# 148 A CDEVSEL#+A21 47 B CDEVSEL#+A23 51 B CFRAME#+A23 115 A CGRT#+WE# 44 B CGNT#+WE# 107 A CINT#+IREQ# 46 B CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 79 B CLKRUN#+IO16# 79 B CLKRUN#+INO16# 141 A CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 105 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSEOR#+WAIT# 125 A CSESOP#+A20 <td< td=""><td>CCD2#</td><td>12</td><td>В</td></td<>	CCD2#	12	В
CCLK / A16111ACD1#146ACD2#148ACDEVSEL#+A21110ACDEVSEL#+A2351BCFRAME#+A2351ACFRAME#+A23115ACGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#79BCLKRUN#+IO16#141ACLKRUN#+IO16#141ACLRDY+A15103ACPAR+A1339BCPAR+A13103ACPERR#+A14105ACREQ#+INPACK#65BCRST#+RESET59BCRST#+RESET59BCSERR#+WAIT#63BCSERR#+WAIT#125ACSTOP#+A20108ACTRDY+A2249BCTRDY+A22112ACVS113BCVS214BCVS214BCVS2145AD1425BD1489AD2139AEXTCLK+VENID#5FRAME#180	CCLK / A16	48	В
CD1#146ACD2#148ACDEVSEL#+A21110ACDEVSEL#+A21110ACFRAME#+A2351BCFRAME#+A23115ACGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#79BCLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+INALAT4BCPAR+A13103ACPERR#+A14105ACREQ#+INPACK#65BCRST#+RESET123ACSERR#+WAIT#63BCSTOP#+A2045BCSTOP#+A20108ACTRDY+A2249BCTRDY+A22142ACVS113BCVS1144ACVS2145AD1425BD1489AD2139AEXTCLK+VENID#5FRAME#180	CCLK / A16	111	Α
CD2#148ACDEVSEL#+A2147BCDEVSEL#+A21110ACFRAME#+A2351BCFRAME#+A23115ACGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#79BCLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+INALAT4BCPAR+A13103ACPERR#+A14105ACPERR#+A14105ACREQ#+INPACK#65BCRST#+RESET59BCRST#+RESET59BCSERR#+WAIT#63BCSERR#+WAIT#63BCSTOP#+A2045BCTRDY+A2249BCTRDY+A22112ACVS113BCVS1144ACVS2145AD1425BD1489AD2139AEXTCLK+VENID#5FRAME#180	CD1#	146	Α
CDEVSEL#+A2147BCDEVSEL#+A21110ACFRAME#+A2351BCFRAME#+A23115ACGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+IO16#103ACPAR+A13103ACPERR#+A1441BCPERR#+A14105ACREQ#+INPACK#65BCRST#+RESET59BCRST#+RESET123ACSERR#+WAIT#63BCSERR#+WAIT#125ACSTOP#+A20108ACTRDY+A2249BCTRDY+A22112ACVS113BCVS2144BCVS2145AD1425BD1489AD2139AEXTCLK+VENID#5FRAME#180	CD2#	148	Α
CDEVSEL#+A21110ACFRAME#+A2351BCFRAME#+A23115ACGNT#+WE#44BCGNT#+WE#107ACINT#+IREQ#46BCINT#+IREQ#109ACIRDY+A1550BCIRDY+A15113ACLKRUN#+IO16#79BCLKRUN#+IO16#141ACLKRUN#+IO16#141ACLKRUN#+IO16#103ACPAR+A1339BCPAR+A13103ACPERR#+A14105ACREQ#+INPACK#65BCRST#+RESET59BCRST#+RESET59BCSERR#+WAIT#63BCSERR#+WAIT#125ACSTOP#+A2045BCTRDY+A2249BCTRDY+A22112ACVS113BCVS2144BCVS2145AD1425BD1489AD2139AEXTCLK+VENID#5FRAME#180	CDEVSEL#+A21	47	В
CFRAME#+A23 51 B CGRT#+WE# 44 B CGNT#+WE# 107 A CINT#+IREQ# 46 B CINT#+IREQ# 109 A CINT#+IREQ# 109 A CINT#+IREQ# 109 A CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 103 A CPAR+A13 103 A CPERR#+A14 105 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A22 49 B CTRDY+A22 49 B CVS1 13 B CVS2	CDEVSEL#+A21	110	Α
CFRAME#+A23 115 A CGNT#+WE# 44 B CGNT#+WE# 107 A CINT#+IREQ# 46 B CINT#+IREQ# 109 A CINT#+IREQ# 109 A CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 C CPAR+A13 103 A CPERR#+A14 105 A CPERR#+A14 105 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSTOP#+A20 45 B CSTOP#+A22 49 B CTRDY+A22 49 B CVS1 13 B CVS2 14	CFRAME#+A23	51	В
CGNT#+WE# 44 B CGNT#+WE# 107 A CINT#+IREQ# 46 B CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 79 B CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 C CPAR+A13 103 A CPER##+A14 105 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A22 19 B CTRDY+A22 49 B CVS1 13 B CVS1 144 A CVS2 14	CFRAME#+A23	115	Α
CGNT#+WE# 107 A CINT#+IREQ# 46 B CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 79 B CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 C CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CSERR#+WAIT# 63 B CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CVS1 13 B CVS1 144 A CVS2 14	CGNT#+WE#	44	В
CINT#+IREQ# 46 B CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 79 B CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 C CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CSERR#+WAIT# 63 B CSEOP#+A20 45 B CSTOP#+A22 49 B CTRDY+A22 49 B CVS1 13 B CVS2 14 B CVS2 144 A D14 25 B D14 89 A	CGNT#+WE#	107	Α
CINT#+IREQ# 109 A CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+I016# 79 B CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 C CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CSERR#+WAIT# 63 B CSTOP#+A20 45 B CSTOP#+A22 49 B CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 14 B CVS2 145 A D14 25 B D14 25 B	CINT#+IREQ#	46	В
CIRDY+A15 50 B CIRDY+A15 113 A CLKRUN#+IO16# 79 B CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IROLAT 4 C CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CREQ#+INPACK# 128 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 125 A CSTOP#+A20 45 B CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 14 B CVS2 145 A D14 25 B D14 89	CINT#+IREQ#	109	A
CIRDY+A15 113 A CLKRUN#+IO16# 79 B CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 C CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CREQ#+INPACK# 128 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 125 A CSTOP#+A20 45 B CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 139 A	CIRDY+A15	50	В
CLKRUN#+IO16# 79 B CLKRUN#+IO16# 141 A CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 C CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSTOP#+A20 45 B CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CIRDY+A15	113	A
CLKRUN#+IO16# 141 A CLKRUN#+IRQLAT 4 4 CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CPERR#+A14 105 A CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184	CLKRUN#+IO16#	79	В
CLKRUN#+IRQLAT 4 CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 144 A CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CLKRUN#+IO16#	141	A
CPAR+A13 39 B CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 49 B CVS1 13 B CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CLKRUN#+IRQLAT	4	
CPAR+A13 103 A CPERR#+A14 41 B CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 144 A CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184 </td <td>CPAR+A13</td> <td>39</td> <td>В</td>	CPAR+A13	39	В
CPERR#+A14 41 B CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CREQ#+INPACK# 128 A CREQ#+INPACK# 128 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 134 B CVS2 144 A CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CPAR+A13	103	А
CPERR#+A14 105 A CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 14 A CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CPERR#+A14	41	В
CREQ#+INPACK# 65 B CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 145 A D14 25 B D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CPERR#+A14	105	А
CREQ#+INPACK# 128 A CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 14 A CVS2 144 B CVS2 145 A D14 25 B D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CREQ#+INPACK#	65	В
CRST#+RESET 59 B CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 144 B CVS2 145 A D14 25 B D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CREQ#+INPACK#	128	Α
CRST#+RESET 123 A CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS2 14 A CVS2 145 A D14 25 B D14 89 A D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CRST#+RESET	59	В
CSERR#+WAIT# 63 B CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CRST#+RESET	123	Α
CSERR#+WAIT# 125 A CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CSERR#+WAIT#	63	В
CSTOP#+A20 45 B CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CSERR#+WAIT#	125	Α
CSTOP#+A20 108 A CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CSTOP#+A20	45	В
CTRDY+A22 49 B CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 E EXTCLK+VENID# 5 FRAME#	CSTOP#+A20	108	Α
CTRDY+A22 112 A CVS1 13 B CVS1 144 A CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CTRDY+A22	49	В
CVS1 13 B CVS1 144 A CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# FRAME# 180	CTRDY+A22	112	Α
CVS1 144 A CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CVS1	13	В
CVS2 14 B CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CVS1	144	Α
CVS2 145 A D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CVS2	14	В
D14 25 B D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	CVS2	145	Α
D14 89 A D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	D14	25	В
D2 77 B D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	D14	89	А
D2 139 A DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	D2	77	В
DEVSEL# 184 EXTCLK+VENID# 5 FRAME# 180	D2	139	Α
EXTCLK+VENID# 5 FRAME# 180	DEVSEL#	184	-
FRAME# 180	EXTCLK+VENID#	5	
	FRAME#	180	

Pin Name	Pin No.	Slot
GND	1	
GND	15	В
GND	26	В
GND	38	В
GND	53	В
GND	60	В
GND	70	В
GND	84	А
GND	96	Α
GND	119	Α
GND	127	Α
GND	142	Α
GND	154	
GND	164	
GND	183	
GND	200	
GNT#	157	
IDSEL	170	
IBDY#	181	
LOCK#	187	
PAR	190	
PCICLK	155	
PCIBST#	156	
PERR#	188	
BEO#	158	
SEBB#	180	
	153	
STOP#	186	
STSCHG+BVD1	16	в
STSCHG: BVD1:	1/3	Δ
PCIRQ2#	140	~
IRDY#	182	
VCC	10	_
VCC	43	В
VCC	61	В
VCC	72	В
VCC	97	A
VCC	114	A
VCC	135	A
VCC	147	
VCC	165	
VCC	185	
VCC	201	
VCC3EN	6	В
VCC3EN	152	Α
VCC5EN	7	В
VCC5EN	151	Α
VPP12	9	В
VPP12	149	Α
VPP3/5	8	В
VPP3/5	150	Α



3.2 Signal Descriptions

3.2.1 Primary PCI Interface Signals

The table below describes the function of each of the host interface PCI signals in the normal slave mode of the interface. If the 82C824 becomes the master and the host becomes the slave, the direction of signals is reversed.

Host	Interface	PCI	Signals
			orginalo

Signal Name	Pin No.	Pin Type	Signal Description
AD[31:0]	159:163, 166:168, 171:178, 192:199, 203:208, 2, 3	I/O	Address and Data Lines 31 through 0: This bus carries the address during the address phase and the data during the data phase of a PCI cycle.
C/BE[3:0]#	169, 179, 191, 202	I/O	Bus Command and Byte Enables 3 through 0: These signals provide the command type information during the address phase and carry the byte enable information during the data phase.
PAR	190	I/O	Parity: This bit carries parity information for both the address and data phases of PCI cycles.
PCICLK	155	I	PCI Clock: Provides timing for all transactions on the host PCI bus; normally 33MHz. This same clock is buffered for timing the slot interface, PCI bus, or can be divided. The slot interfaces can also run from the alternative EXTCLK input.
EXTCLK	5	I	External Clock: Provides alternative clock source for transactions on the slot interface PCI bus. The frequency can be any value but is usually 20MHz or 25MHz. It should be tied low if not used.
VENID#		0	Drive Vendor ID: If selected by strap option, this pin can be used to enable an external tristate buffer to drive vendor ID bits onto the PCI bus. This feature allows system card designers to drive a unique PCI card ID for identification by software.
CLKRUN#	4	I/O OD	Clock Run: Pulled low by any device needing to use the PCI bus. If no devices pull this pin low, the host PCI bus controller is allowed to stop the PCICLK signal. The Interrupt logic of the 82C824 uses this signal to request a restart of PCICLK in order to send a bus master request.
IRQLAT		0	Interrupt Latch: For use on chipsets without IRQ driveback capability, the 82C824 logic can drive this line high to drive IRQ lines using an external latch.
FRAME#	180	I/O	Cycle Frame: Driven by PCI bus masters to indicate the beginning and duration of an access.
IRDY#	181	I/O	Initiator Ready: Asserted by the PCI bus master to indicate that it is ready to complete the current data phase of the transaction.
TRDY#	182	I/O	Target Ready: Asserted by the PCI bus target (the 82C824 when it is a slave) to indicate that it is ready to complete the current data phase of the transaction. PCI-type devices on the slot interfaces return CTRDY# to the 82C824, which in turn drives TRDY# to the host. The 82C824 logic drives TRDY# directly for 82C824 configuration register accesses.
STOP#	186	I/O	Stop: Used by the target to request that the master stop the current transaction and retry it later. The 82C824 logic uses this mechanism to back-off from a claimed cycle and generate an SMI through the IRQ driveback cycle, for example.



Host Interface PCI Signals (cont.)

Signal Name	Pin No.	Pin Type	Signal Description
LOCK#	187	I/O	Lock: Indicates an atomic operation that may require multiple transactions to complete. The signal can be asserted to the 82C824 by any host bus PCI master, and is driven by the 82C824 logic in response to the current slot interface bus master driving its CBLOCK# signal.
DEVSEL#	184	I/O	Device Select: Driven by the 82C824 logic when it decodes its address as the target of the current access via either positive or subtractive decoding.
PERR#	188	0	Parity Error: All devices use this signal to report data parity errors during any PCI transaction except a Special Cycle.
SERR#	189	O OD	System Error: The 82C824 logic uses this line to report address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic. This pin has an open drain output.
REQ#	158	0	Bus Request: The 82C824 logic uses this signal to gain control of the PCI bus. The logic also uses this pin to generate an interrupt driveback request.
GNT#	157	I	Bus Grant: The system grants the bus to the 82C824 chip using this signal.
IDSEL	170	I	ID Select: This signal is the "chip select" for the controller configuration registers. Normally this input simply connects to one of the upper address lines to select the controller for the current cycle.
SPKROUT	153	0	Speaker Output: Slot interface devices can return audio information to the system on this line.

3.2.2 Slot Interface - Common PCMCIA/CardBus Interface Signals

The interface signals common to both PCMCIA and CardBus are shown below.

Signal Name	Slot A/C Pin No.	Slot B/D Pin No.	Pin Type	Signal Description
CCD1#	146	11	I/O	Card Detect 1
CCD2#	148	12	I/O	Card Detect 2
CVS1	144	13	I	Voltage Sense 1
CVS2	145	14	I	Voltage Sense 2
AUDIO	132	69	I	Audio Input (AUDIO - CB)
SPKR			I	Speaker Input (SPKR - R2 I/O card)
BVD2			I	Battery Low Voltage Detect pin 2 (BVD2 - R1 or R2 memory card)
PCIRQ1#				PCI Interrupt 1
STSCHG	143	16	I	Status Change Interrupt, active high (STSCHG - CB)
STSCHG#			I	Status Change Interrupt, active low (STSCHG# - R2 I/O card)
BVD1			I	Battery Low Voltage Detect pin 1 (BVD1 - R1 or R2 memory card)
PCIRQ2#				PCI Interrupt 2

82C824 Common Slot Interface Signals



82C824 Common Slot Interface Signals (cont.)

Signal Name	Slot A/C Pin No.	Slot B/D Pin No.	Pin Type	Signal Description
CINT#	109	46	I	Interrupt Request (CINT# - CB)
IREQ			I	Interrupt Request (IREQ - R2 I/O card)
RDY/BSY#			I	Ready/Busy (RDY/BSY# - R1 or R2 memory card)
CRST#	123	59	0	Card Reset, active low (CB cards)
RESET			0	Card Reset, active high (R2 cards)
VCC5EN	151	7	0	5.0V VCC Enable
VCC3EN	152	6	0	3.3V VCC Enable
VPP12	149	9	0	12V VPP Enable: These pins are also strap options for primary/sec- ondary 82C824 selection and local/docking station 82C824 selection. Refer to the "Strap-Selected Interface Options" section for details.
VPP3/5	150	8	0	VPP Enable as currently selected VCC

3.2.3 Slot Interface - CardBus Configuration

The signals listed below are standard CardBus signals. The signal names indicated are valid only when the slot has been configured for CardBus use; the pins change function when a PCMCIA card or docking station is connected. If the CardBus card becomes a bus master, the 82C824 signal directions are reversed from the description below.

82C824 Slot Interface Pins	- Dynamically	Reconfigured	for CardBus
----------------------------	---------------	--------------	-------------

Signal Name	Slot A/C Pin No.	Slot B/D Pin No.	Туре	Signal Description
CAD[31:0]	140, 138:136, 134, 133, 131, 129, 126, 124, 122:120, 118, 117, 102, 100:98, 95:91, 88:85, 83:80	78,76:73, 71,68, 66,64, 62,58:54, 37,35:28, 24:17	I/O	Multiplexed Address and Data Lines 31 through 0: These pins are the multiplexed CB address and data lines. During the address phase, these pins are outputs for CB slave cycles and inputs for CB master cycles. During the data phase, these pins are outputs during CB write cycles and inputs during CB reads.
CC/BE[3:0]#	130, 116, 101, 90	67, 52, 36, 27	I/O	Bus Command and Byte Enables 3 through 0: These pins are the multiplexed CB command and byte enable lines. Normally outputs, these pins are inputs during CB master cycles.
CPAR	103	39	I/O	Parity: This signal is an input either during CB slave cycles for address and write data phases or during CB master cycle for read data phase; otherwise it is an output.
CCLK	111	48	0	Clock: This signal is used to provide timing for all CB transactions. The clock is derived either directly from the host PCI interface signal PCICLK (usually 33MHz), or a divided version. It can also be derived from the external input clock to the 82C824 chip.



Signal Name	Slot A/C Pin No.	Slot B/D Pin No.	Туре	Signal Description
CCLKRUN#	141	79	Ι	Clock Run: This signal is pulled low by the CardBus card needing to use the bus. If this pin is not pulled low, the slot interface bus controller is allowed to stop the PCICLK signal.
CFRAME#	115	51	I/O	Cycle Frame: The 82C824 drives this signal to indicate the beginning and duration of an access.
CIRDY#	113	50	I/O	Initiator Ready: The 82C824 drives this signal to indicate its ability to complete the current data phase of the transaction.
CTRDY#	112	49	I/O	Target Ready: The 82C824 monitors this input from the slot inter- face slave device to determine when it can complete the cycle. PCI- type devices on the slot interfaces return CTRDY# to the 82C824 which in turn drives host TRDY#.
CSTOP#	108	45	I/O	Stop: This signal is used by the target to request the master to stop the current transaction. The 82C824 will back-off the current cycle and retry it later.
CBLOCK#	106	42	I/O	Bus Lock: The 82C824 uses this signal to indicate an atomic operation that may require multiple transactions to complete.
CDEVSEL#	110	47	I/O	Device Select: This signal is an input from the slot interface device claiming the cycle.
CPERR#	105	41	I	Parity Error: All slot interface devices use this signal to report data parity errors, during any PCI transaction except a Special Cycle.
CSERR#	125	63	Ι	System Error: All slot interface devices use this signal to report address parity errors, data parity errors on the special cycle command, or any other system error where the result will be catastrophic.
CREQ#	128	65	I	Bus Master Request: The CardBus card or docking station uses this signal to gain control of the PCI bus. The docking station also signals its need to run an IRQ driveback cycle by double toggling this pin.
CGNT#	107	44	0	Bus Grant: The 82C824 grants the bus to the requester, or acknowledges a driveback request, through this pin.

82C824 Slot Interface Pins - Dynamically Reconfigured for CardBus (cont.)

3.2.4 Differences between CardBus and Docking Station Interface

Because the signal set of a CardBus card and a docking station are mostly identical, only the pin differences are noted below.

82C824 Slot Interface Pins - Dynamica	ally Reconfigured for Docking
---------------------------------------	-------------------------------

Docking Name	On CardBus Pin	Slot A/C Pin No.	Slot B/D Pin No.	Signal Description
INTA#	CINT#	109	46	No changes in 82C824 logic occur. The IRQ mapping is selected at PCICFG 48h[4:0], as for CardBus.
INTB#	AUDIO	132	69	The IRQ mapping is selected at PCICFG 49h[4:0]. Setting PCICFG 51h[3] = 1 disables the INTB# function on the AUDIO pin and enables the normal digital audio function.



Docking Name	On CardBus Pin	Slot A/C Pin No.	Slot B/D Pin No.	Signal Description
INTC#	CSTSCHG	143	16	Note that CSTSCHG is active high, so it changes polarity to become INTC#. The IRQ mapping is selected at PCICFG 4Ah[4:0].
CREQ0#	CREQ#	128	65	PCI Bus Request/Grant for PCI slot 0. No difference from the CardBus CREQ#/CGNT# signals except that CREQ0# must arbitrate for the bus with CREQ1# and CREQ2#.
CGNT0#	CGNT#	107	44	Rotating Priority is used; except that a "double toggle" gets top priority (for IRQ driveback).
CREQ1#	Unused (PCMCIA D2)	139	77	PCI Bus Request/Grant for PCI slot 1. See above.
CGNT1#	Unused (PCMCIA A18)	104	40	
CREQ2#	Unused (PCMCIA D14)	89	25	PCI Bus Request/Grant for PCI slot 2. See above.
CGNT2#	CCLKRUN#	141	79	The CCLKRUN# signal is not generally needed from a dock- ing station since the unit does not run off batteries.

82C824 Slot Interface Pins - Dynamically Reconfigured for Docking (cont.)

3.2.5 Slot Interface - PCMCIA Configuration

The signals listed next are standard PCMCIA signals. The signal names indicated are valid only when the slot has been configured for PCMCIA use; the pins change function when a CardBus card is inserted or the system is configured for docking station attachment.

82C824 Pins - Dynamically Reconfigured for PCMCIA

Signal Name	Slot A/C Pin No.	Slot B/D Pin No.	Pin Type	Signal Description
SPKR	132	69	I	Speaker Input (SPKR - R2 I/O card)
DREQ# alt. 2			I	DREQ# alternative 2
BVD2			I	Battery Low Voltage Detect pin 2 (BVD2 - R1 or R2 memory card)
STSCHG#	143	16	I	Status Change Interrupt, active low (STSCHG# - R2 I/O card)
BVD1			I	Battery Low Voltage Detect pin 1 (BVD1 - R1 or R2 memory card)
IREQ	109	46	I	Interrupt Request (IREQ - R2 I/O card)
RDY/BSY#			I	Ready/Busy (RDY/BSY# - R1 or R2 memory card)



Signal Name	Slot A/C Pin No.	Slot B/D Pin No.	Pin Type	Signal Description
A[25:0]	$\begin{array}{c} 120,117,\\ 115,112,\\ 110,108,\\ 106,104,\\ 102,111,\\ 113,105,\\ 103,116,\\ 95,92,\\ 99,101,\\ 118,121,\\ 122,124,\\ 126,129,\\ 131,133 \end{array}$	$\begin{array}{c} 56, 54, \\ 51, 49, \\ 47, 45, \\ 42, 40, \\ 37, 48, \\ 50, 14, \\ 39, 52, \\ 32, 29, \\ 34, 36, \\ 55, 57, \\ 38, 62, \\ 64, 66, \\ 68, 71 \end{array}$	Ι	Address Bus Lines 25 through 0
D[15:0]	91, 89, 87, 85, 82, 140, 138, 136, 88, 86, 83, 81, 80, 139, 137, 134	28, 25, 23, 21, 19, 78, 76, 74, 24, 22, 20, 18, 17, 77, 75, 73	I/O	Data Bus Lines 15 through 0
WAIT#	125	63	I	Wait
IOCHRDY			I	I/O Channel Ready
IOIS16#	141	79	Ι	16-Bit I/O Indication (I/O card)
DREQ# alt. 3			I	DREQ# alternative 3 (DMA I/O card)
WP			Ι	Write Protect (memory only card)
IOR#	98	33	0	I/O Read
IOW#	100	35	0	I/O Write
CE2-1#	93, 90	30, 27	0	Upper/Lower Byte Enable
WE#	107	44	0	Memory Write
TC			0	Terminal Count (along with IOW#)
OE#	94	31	0	Memory Read
TC			0	Terminal Count (along with IOR#)
REG#	130	67	0	Attribute Register Space Select
DACK			0	DMA acknowledge
INPACK	128	65	Ι	Input Acknowledge
DREQ# alt. 1			Ι	DREQ# alternative 1

82C824 Pins - Dynamically Reconfigured for PCMCIA (cont.)



3.3 Strap-Selected Interface Options

The 82C824 CardBus Controller can be strapped to operate in one of several different modes depending on its implementation in the system.

Strap options are registered at chip reset time. The selection straps are normally 10k ohm resistors engaged full-time. Dur-

ing actual use the resistors consume power only while programming voltage is selected to the cards, at which time the additional current draw would be 5.0V/10k ohm = 0.5mA.

The strapping possibilities are listed in Table 3-4.

	Table 3-4	Strap	Options	for 82C824	Configurations
--	-----------	-------	---------	------------	----------------

Strap Selection	Feature	No Strap	Pulled down by 10k ohm Resistor at Reset
VPP12_A	Legacy PCMCIA Mode	Legacy mode disabled	Legacy mode enabled:
			 Chip responds to I/O Port 3E0-1h access PCICFG 04h[1:0] = 11 to enable PCI memory and I/O access PCICFG 3Eh[7] = 1 to enable PCMCIA IREQ routing
VPP12_B	Vendor ID	EXTCLK can be used as secondary clock input	EXTCLK is reassigned as DRVVENID# to drive ID bits from an external buffer onto the PCI bus.
VPP3/5_A	IRQ Driveback Support	Host supports IRQ driveback	Host does not support IRQ driveback. CLKRUN# pin reassigned as IRQLAT pin to control the latch connect- ing AD bus to IRQ bus. IRQ driveback address defaults to 33333330h in this case.
VPP3/5_B	Zoomed Video Port	VPP3/5A work normally	VPP3/5A becomes ZVPENA# and VPP3/5B becomes ZVPENB#, the enable controls for the external buffers that connect between the ZVP audio/video device and the PC card A[25:4], SPKR#, INPACK# and IOIS16# signals.



Page 12

3.4 Internal Pull-up Resistors

The 82C824 slot interfaces are provided with pull-up and pulldown resistors internal to the chip. The resistors are active at the times indicated in Table 3-5 and Table 3-6.

Table 3-5 refers to the chip state with no card inserted, a powered-down card inserted, or a docking station attached.

Table 3-6 refers specifically to a card detected and poweredup as a 16-bit PC Card (PCMCIA card)

Figure 3-2 shows the functional timing relationships of software power-up and reset commands to the signals output by the power cycle state machine.

 Table 3-5
 Internal Keeper Resistor Scheme.

Signal Group	82C824 Action with No Attachment (Socket Empty)	82C824 Action after detecting 16-bit PC Card	82C824 Action after detecting CardBus PC Card	824 Action after detecting Docking Station	Resistor Control PCICFG
Card Detect CCD1# CCD2#	Pull up to core VCC to detect card inser- tion/removal	Pull up to core VCC	Pull up to core VCC	Pull up to core VCC	52h[4]
Voltage Sense CVS1 CVS2	Pull to card VCC (low w/no card inserted)	Pull to card VCC	Pull to card VCC	Pull to card VCC	52h[4]
Address/Data CAD[31:0] CC/BE[3:0]# CPAR	Pull down	Disable pull-down (card has internal pull-down)	Pull down until card is powered up	Pull down until card is powered up	52h[7]
Reset CRST#+RESET	Driven low	Driven	Driven	Driven	3Eh[6]
Frame CFRAME#+A23	Pull to card VCC (low w/no card inserted)	Disable pull-down (card has internal pull-down)	Disable pull-down (card has internal pull-up)	Pull to card VCC	52h[6]
PCI Control/Status CIRDY#+A15 CTRDY#+A22 CDEVSEL#+A21 CSTOP#+A20 CPERR#+A14 CBLOCK#+A19	Pull to card VCC (low w/no card inserted)	Disable pull-down (card has internal pull-down)	Pull to Card VCC	Pull to card VCC	52h[6]
Clock CCLK/A16	Pull down	Disable pull-down (card has internal pull-down)	Disable pull-down (clock input is always driven)	Disable pull-down (clock input is always driven)	No control
Miscellaneous Group A D02+CREQ1# D14+CREQ2# A18+CGNT1#	Pull down	Disable pull-down (card has internal pull-down)	Pull up (no connec- tions to CardBus)	Pull to card VCC	52h[5]
Miscellaneous Group B CREQ#+INPACK#+CREQ0# CGNT#+WE#+CGNT0# CSTSCHG+STSCHG#+INTC# CAUDIO+SPKR#+INTB# CCLKRUN#+IOIS16#/CGNT2# Open Drain CSERR#+WAIT# CINT#+IREQ/INTA#	Pull to card VCC (low w/no card inserted)	Pull to card VCC	Pull to card VCC	Pull to card VCC	52h[5]



Table 3-6 Internal Resistor Scheme - PCMCIA Card Detected

Signal	Pull-up Scheme	Controlled by
CD1#, CD2#	Card Detect lines are pulled up to core VCC most of the time in order to detect card removal.	PCICFG 51h[4] (enabled by default)
BVD1, BVD2	Battery Voltage Detect line pull-ups are enabled only after a PCMCIA card has been installed and detected, and only if the card interface is programmed to memory-only.	82C852 register group bit 3Fh[4]
RDY/BSY#	Ready/Busy line pull-up is enabled only after a PCMCIA card has been installed and detected, and only if the card interface is programmed to memory-only.	82C852 register group bit 3Fh[4]
INPACK#	Input acknowledge line pull-up is enabled only after a PCMCIA card has been installed and detected, and only if the card interface is programmed to I/O.	82C852 register group bit 3Fh[3]
WAIT#	Wait line pull-up is enabled only after a PCMCIA card has been installed and detected	82C852 register group bit 3Fh[3]

Figure 3-2 Power-Up Timing Example





4.0 Functional Description

4.1 OPTi CardBus/Docking Controller

The OPTi CardBus Controller/Docking Station solution comprises two devices. The minimum configuration requires one chip, the 82C824 part.

- The 208-pin 82C824 CardBus Controller handles the signal multiplexing for two CardBus/R2 slots. One 82C824 device is required for support of two CardBus/R2 slots; an optional second device can be added to support two more CardBus/R2 slots. A docking station can optionally be supported on Slot A.
- The 160-pin 82C825 PCI/ISA Bridge converts CardBus PCI signals back into ISA signals. No 82C825 device is required in the system, but one can be added as an option to support ISA peripherals in an attached docking station that connects through the CardBus PCI bus interface. The 82C825 is discussed in a separate document.

The multiple interface arrangement offers the maximum in system design flexibility, allowing two- or four-slot configurations that support any combination of CardBus cards or PCM-CIA cards.

4.2 Chipset Compatibility

Because the OPTi CardBus/Docking Controller is based on a PCI host interface, it can be used with any PCI-compliant system. DMA may require special software support on non-OPTi systems.

4.3 Interface Overview

The OPTi 82C824 CardBus/Docking Controller uses three independent external interfaces. The terms *host interface* and *slot interface* are used throughout this document to describe these interfaces.

- The **host interface** provides industry standard PCI signals to the host system.
- Two **slot interfaces** are provided. Each slot interface can be independently configured as a PCMCIA R2-type interface (running PCMCIA cycles), or a CardBus interface (running PCI-type cycles). Optionally, the Slot A interface can be programmed to act as a docking station interface.

The interface signal groups used to integrate the OPTi Card-Bus/Docking Controller into the standard system are described in the following sections. Figure 4-1 illustrates the interaction of the components of the 82C824.

The logic implements several functional blocks that interact as indicated. The functional blocks shown in the diagram are briefly described next.

- The 82C824 takes its control, address, and data information from its **primary PCI bus**, which is usually controlled by the host PCI interface but can also be controlled by a master on one of the two slot interfaces. If the slot interface device is a PCMCIA card, it can act only as a slave and cannot run cycles on the primary PCI bus. (DMA cycles are not run by the card, only requested by it.)
- Part of the 82C824 logic implements two **PCI-to-CardBus bridges** controlled by independent sets of **PCI Configuration Registers.** These configuration registers are accessed from the primary PCI bus. Any bus master, including a master on the slot interface, can program these registers. The PCI Configuration Registers consist of standard CardBus registers at indexes 00h-47h and OPTi 82C824 architecture-specific registers at indexes 48h-FFh. Settings in these registers control host interface operations, select architecture-specific settings such as interrupt routing to the host, and provide PCI status to the host on request. The first register set is accessed as PCI Function 0 of the 82C824 device, while the second register set is accessed as PCI Function 1 of the 82C824 device.
- Each of the PCI-to-PCI bridges serves to connect the primary PCI bus to an independent secondary PCI bus. It is this secondary bus that interfaces externally to either a CardBus card or to a docking station. From a system point of view, the secondary PCI bus is always present. If a PCMCIA card is installed, the secondary PCI bus signal interface will not be available externally, although the host can still access the configuration registers for that function. If a docking station is attached, the system software may see multiple devices on the bus. If a CardBus card is installed, only Device 0 responds.
- The **slot interface multiplexer** selects whether the slot interface provides an external interface to the internal secondary PCI bus, or to a PCMCIA single slot interface. This selection is controlled automatically through hardware according to the state of the CD1# and CD2# lines from each slot interface. This multiplexer circuit also sets the correct interface levels and signal slew rates for the selected option; these values are programmable.
- From a hardware and programming aspect, the PCMCIA controller sits on an internal ISA-like bus. This bus is the native 16-bit interface of the OPTi 82C852 PCMCIA Controller.
- The PCMCIA core and configuration registers are a superset of 82365SL-standard PCMCIA registers, accessed at 64 register indexes through an index/data port arrangement. The index/data port address is defined by the Bridge Base I/O Address defined at setup time in the PCI-to-CardBus Bridge Configuration Registers.



- The PCI-based single channel DMA controller derives from the industry standard 82C206 IPC, and is 8237-compatible in its functionality (but not in its address decoding). The DMA controller subsystem comprises two independent, single channel DMA controller logic modules. Card-Bus and docking station devices cannot utilize this subsystem and must implement their own local DMA controller channels. The DMA controller subsystem services DMA requests by becoming master of the primary PCI bus, through the bus arbiter.
- The bus arbiter logic takes master requests to request bus ownership for the purposes of: 1) Driving back IRQs;
 2) Giving PCI master control to one of the secondary PCI buses; 3) Making a DMA memory access. Driving back IRQ status always has highest priority.
- Devices connected to the two slot interfaces can transmit interrupts to the host system through the IRQ driveback logic. Standard R2 PCMCIA cards and CardBus cards can generate a system interrupt and a status change interrupt, both of which must be mapped to system IRQ lines through program registers. Docking stations can generate INTA#, INTB#, and INTC# which the 82C824 logic remaps if desired. If the host system chipset does not provide the proper logic for recognition of this driveback cycle, IRQ information can be latched externally to generate discrete signals.

The logic subsystems of the 82C824 are described in detail in the following sections.



Figure 4-1 82C824 Organization



Page 16

4.4 Device Type Detection Logic

The 82C824 logic includes card type detection logic and a power control state machine to determine what type of device has been attached to the slot interface. The outcome of the determination made by the power control state machine determines how the interface will act: as a 16-bit PC card interface, as a CardBus interface, or as a docking station interface.

The power control state machine follows the algorithm provided by the CardBus specification, with a slight modification for docking station detection. Table 4-1 lists the device determination rules.

4.5 Primary PCI Bus

The host interfaces to the 82C824 through the primary PCI bus. This bus operates according to PCI standards, including the later addition of the CLKRUN# signal. CLKRUN# is normally controlled by the host, but at certain times can be driven low by the 82C824 when the chip is requesting that PCICLK be restarted or sped up. Refer to the PCI Mobile Design Guide for the requirements of CLKRUN#.

CLKRUN# is controlled by PCICFG 50h[2]. However, even if CLKRUN# is enabled, attaching a docking station will cause CLKRUN# to always request a running primary clock because docking station CLKRUN# support is not available.

CCD2#	CCD1#	CVS2	CVS1	Key	Card Type
GND	Short to CVS1	Open	Short to CCD1#	LV	3.3V CardBus
Short to CVS2	GND	Short to CCD2#	GND	LV	3.3/x.xV CardBus
Short to CVS1	GND	GND	Short to CCD2#	LV	3.3/x.x/y.yV CardBus
Short to CVS2	GND	Short to CCD2#	Open	LV	x.xV CardBus
GND	Short to CVS2	Short to CCD1#	Open	LV	x.x/y.yV CardBus
Short to CVS1	GND	Open	Short to CCD2#	LV	y.yV CardBus
GND	Short to CVS1	GND	Short to CCD1#		3.3V Docking Station
GND	Short to CVS2	Short to CCD1#	GND		5.0V Docking Station
GND	GND	Open	Open	5.0V	5.0V PCMCIA
GND	GND	Open	GND	LV	3.3V PCMCIA
GND	GND	Open	GND	5.0V	3.3/5.0V PCMCIA
GND	GND	GND	Open	LV	x.xV PCMCIA
GND	GND	GND	GND	LV	x.x/3.3V PCMCIA
GND	GND	GND	GND	5.0V	x.x/3.3/5.0V PCMCIA

Table 4-1 Device Detection

 Table 4-2
 CLKRUN# Control Bits

7	6	5	4	3	2	1	0
PCICFG 50h		PCI Host Fe	ature Control Re	gister (common	to both slots)		Default = 00h
ZVP mode strap selected: 0 = No 1 = Yes	Legacy mode strap-selected (RO): 0 = No 1 = Yes	Vendor ID feature strap- selected: 0 = No 1 = Yes	IRQLAT func- tion on CLK- RUN# strap- selected: 0 = No 1 = Yes	Card detect debounce: 0 = 0.25 sec 1 = 1.0 sec	CLKRUN (in host interface): 0 = Enabled per PCI 1 = Disabled, CLKRUN# tristated	SPKROUT: 0 = Tristated 1 = Driven	Reserved



4.6 PCI-to-CardBus Bridge

The PCI-to-CardBus bridge circuit of the 82C824 chip recognizes the cycle being performed by the current system bus master and responds as required.

4.6.1 Configuration Cycle

If the access is a configuration cycle, the PCI bridge simply accesses the local PCI Configuration Register set directly. The PCI cycle controller claims all configuration accesses to PCI Function 0 or 1 of the 82C824 chip.

4.6.1.1 Translation Between Type 0 and Type 1 Configuration Cycles

The 82C824 logic converts Type 1 configuration cycles on the host PCI bus to Type 1, Type 0, or a Special Cycle as is typically required of a PCI-to-PCI bridge. However, in a PCIto-PCI bridge, Type 1 configuration cycles on the secondary PCI bus can be converted only to Type 1 or Special Cycles on the primary bus, never to Type 0.

The 82C824 logic is different from the standard PCI-to-PCI bridge in this regard. The 82C824 allows the secondary to act as a primary. PCICFG 52h[0] is used to enable this feature. Refer to Table 4-3.

With this feature selected, master devices on the docking station interface can program the PCI configuration registers of the 82C824 (and any other PCI device on the host PCI bus). To do so, the secondary bus master must generate a Type 1 configuration cycle. The 82C824 logic will pass this to the primary as a Type 0 configuration cycle. Since the 82C824 PCI configuration registers sit on the primary, they are also accessible this way. Thus, on the primary the 82C824 acts as both initiator by generating the configuration cycle, and as target by claiming the cycle it just generated.

Note that secondary bus masters can access PCI configuration registers on any primary bus device, not just the 82C824.

4.6.2 Cycle from Host to Slot Interface

For a cycle from the host to a slot interface with a CardBus card inserted or a docking station attached, the PCI bridge resynchronizes the cycle and passes it to the external PCI-type device. Slot interface PCI-type devices can run either synchronously at 33MHz, or asynchronously (typically at 16MHz, 20MHz, or 25MHz). The bridge claims the cycle if it falls into one of the ranges programmed in the Window Registers of the PCI Configuration Register set.

A slot interface device can become a bus master by asserting REQ#. The 82C824 arbiter will assert GNT# if the bus is free. Note that the arbiter will not make the bus request on the primary side until a cycle has been started by the secondary bus master.

4.6.3 Master Cycle from Slot Interface

For a master cycle from the slot interface, the 82C824 logic presents the cycle on the host PCI bus as master.

If the cycle is directed to a device on the other slot interface, the 82C824 logic claims the cycle immediately, as a slave, since the address ranges are already programmed into the Base Address Registers for that slot.

If the cycle is not claimed by the other slot and no host device claims it, the 82C824 generates a master abort.

Table 4-3 Translation Configuration Bit

7	6	5	4	3	2	1	0
PCICFG 52h			Slot Feature C	ontrol Register 2			Default = 0Fh
This value sel the internal se compensate fr 0000 = No de 1101 = 13ns	Secondary P ects the approxim condary PCICLK or external buffer of ay 0001 = 1ns 1110 = 14n	CICLK Skew: ate delay, in nano must be skewed i delays. 0010 = 2 s 1111=15	seconds, that n order to ns ns	CCLKRUN# pin if dock attached: 0 = CGNT2# 1 = CCLKRUN#	Rese	erved	Type 1 to Type 0 conversion blocked from secondary to primary: 0 = No 1 = Yes (Default)



Page 18

4.6.4 Inability to Complete a Posted Write

The 82C824 logic provides write posting in both the downstream and upstream PCI directions. There is a special situation that arises when the target of posted write data is unable to complete the transaction. Normally, a target retry or a disconnect will result in the 82C824 logic retrying the access until it has completed the transfer of posted data.

However, after the programmed number of retries has been attempted, the logic must report the error condition back to the host. The 82C824 provides only one mechanism to return the error: the SERR# pin. The master must then decide how to handle the SERR# generation, either by generation of an NMI or some other means.

The 82C824 PCI configuration register set provides a register to program the number of retries before the logic gives up and generates SERR#, as shown in Table 4-4.

4.6.5 Cycle Termination by Target

The PCI-to-CardBus bridge logic responds to cycle termination by target devices in various ways for each transaction type being terminated.

4.6.5.1 Posted Write Termination

Retry or Disconnect - The 82C824 logic retries the write cycle at least 256 times, and may continue trying indefinitely, according to the setting of PCICFG 5Eh[2:0]. When the logic reaches the retry limit, it generates SERR# on the master interface. No target abort will be signalled in the PCI Status Register, but software can read 82C824-specific register PCICFG 5Fh to determine whether the retry limit was exceeded.

Target Abort or No Response - The logic generates SERR# or CSERR# on the master interface. Software reads the PCI Status Register to determine that a target abort occurred.

4.6.5.2 Non-Posted Write Termination

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C824 logic terminates the cycle to the initiator normally. If PCICFG 3Eh[5] = 1, the logic generates target abort to the initiator.

4.6.5.3 Read (Prefetched or Non-Prefetched) Termination

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C824 logic terminates the cycle to the initiator normally and returns FFFFFFFh as the data read. If PCICFG 3Eh[5] = 1, the logic generates target abort to the initiator.

7	6	5	4	3	2	1	0
PCICFG 5Eh			/ Limit Register			Default = 07h	
Slow decode for ISA windows: 0 = Disable 1 = Enable	Prefetch on upstream transactions: 0 = Disable 1 = Enable	Posted writes on upstream transactions: 0 = Disable 1 = Enable	Core voltage: 0 = 3.3V 1 = 5.0V	Retry count readback control: 0 = Write post- ing retries on second- ary 1 = Retries on primary	These bits relate 82C824, as a sla mary. If this limit ates SERR# to th $000=2^8$ $001=2^{10}$ $010=2^{12}$ $011=2^{14}$	Retry Limit: to the number of ve, will retry access is exceeded, the 8 he host. $100=2^{16}$ $101=2^{20}$ $110=2^{24}$ 111= Infinit	times that the sses on the pri- 32C824 gener- e retries (Default)
PCICFG 5Fh This	s register returns t	he number of retry	Retry Count Re attempts either a	eadback Register as master (on the s	r secondary) or as s	lave (on the prima	Default = 00h ary).
PCICFG 3Eh			Bridge Control	Register - Byte 0)		Default = 40h
Route PCMCIA IREQ to PCICFG 4Ch IRQ: 0 = Yes 1 = No	Force CRST# cycling on slot interface: 0 = CRST# high 1 = Assert CRST# (Default)	Response to master abort on slot inter- face: 0 = Ignore 1 = Signal with target abort or SERR#	Reserved: Write as read.	Pass VGA addresses A0000-BFFFFh, 3B0-3BBh, 3C0-3DFh: 0 = No 1 = Yes	Reserved	Forwarding of SERR# from slot interface to primary PCI bus: 0 = Disable 1 = Enable	Response to parity errors on slot interface: 0 = Ignore 1 = Enable

Table 4-4 Write Posting Associated Registers



4.7 PCI Docking Station Operation

When a docking station is attached to a slot interface, the power control state machine of the 82C824 recognizes the docking station and alters the functions of its slot interface to accommodate the change. The following discussion describes the specific differences between the slot interface in CardBus mode and in docking station mode.

- 1. 82C824 power control state machine recognizes a docking station through:
 - CCD2# connected to GND
 - 5.0V docking station: CCD1# connected to CVS2, CVS1 connected to GND
 - 3.3V docking station: CCD1# connected to CVS1, CVS2 connected to GND
- 2. 82C824 arbitration logic reassigns the following signals to accommodate three PCI masters:
 - CREQ# becomes CREQ0# and CGNT# becomes CGNT0#
 - PCMCIA D2 (unassigned for CardBus) becomes CREQ1#
 - PCMCIA A18 (unassigned for CardBus) becomes CGNT1#

- PCMCIA D14 (unassigned for CardBus) becomes CREQ2#
- CCLKRUN# becomes CGNT2#
- 3. 82C824 interrupt logic reassigns the following signals to provide three shareable interrupts:
 - CINT# is used as INTA# (no changes in 82C824 logic occur); IRQ selected at PCICFG 48h[4:0]
 - AUDIO becomes INTB#; IRQ selected at PCICFG 49h[4:0] (override with PCICFG 51h[3])
 - CSTSCHG becomes INTC# (and changes polarity); IRQ selected at PCICFG 4Ah[7:4]
 - Card insertion/removal events generate the IRQ selected at PCICFG 3Dh[3:0].
- 5. Docking station devices capable of following the IRQ driveback protocol (writing IRQs to specific I/O location on primary bus) have direct access to all IRQ lines.

It is assumed that when a docking station is connected, no CLKRUN# function will be required on the docking station PCI bus. Likewise, AUDIO will be either unused or can become a sideband signal if needed.

Table 4-5	PCI Docking	Station Set	up Related	Associated	Register Bi	ts

7	6	5	4	4 3 2 1		1	0		
PCICFG 48h		Docking IN	TA# Interrupt Assignment Register (Slot A Only) Default = 01h						
	Reserved		Docking INTA# Inter INTA# pin are mapp selected, this IRQ m	rupt Assignmer ed to this interr ust be program	nt (PCIRQ0# Defa upt. Note that if a med to Level mod	ult) - Interrupts f n IRQ (an edge- de on the host cl	rom the docking mode interrupt) is hipset.		
			Level Mode: (FireSi 00000 = Disabled 00001 = PCIRQ0# (I	a r only) 00 Default) 00	0010 = PCIRQ1# 0011 = PCIRQ2#	0010 0010	0 = PCIRQ3# 1-01111 = Rsrvd		
			Edge Mode: (Viper-N+ or FireStar) 10000 = IRQ0 10110 = IRQ6 10001 = IRQ1 10111 = IRQ7 10010 = IRQ2 11000 = IRQ8 10011 = IRQ3 11001 = IRQ9 10100 = IRQ4 11010 = IRQ10			1101 1110 1110 1111 1111	11011 = IRQ11 11100 = IRQ12 11101 = IRQ13 11110 = IRQ14 11111 = IRQ15		
PCICFG 49h		Docking IN	:king INTB# Interrupt Assignment Register (Slot A Only) Defaul						
	Reserved		Docking INTB# Interrupt Assignment (PCIRQ1# Default) - Interrupts from INTB# pin are mapped to this interrupt. Note that if an IRQ (an edge-mo selected, this IRQ must be programmed to Level mode on the host chip Level Mode: (FireStar only)				rom the docking mode interrupt) is hipset.		
			00000 = Disabled 00001 = PCIRQ0#	00 00	0010 = PCIRQ1# 0011 = PCIRQ2#	(Default) 0010 0010	0 = PCIRQ3# 1-01111 = Rsrvd		
		Edge Mode: (Viper- 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4	N+ or FireStar 10 10 11 11 11 11 11) 0110 = IRQ6 0111 = IRQ7 1000 = IRQ8 1001 = IRQ9 1010 = IRQ10	1101 1110 1110 1111 1111	1 = IRQ11 0 = IRQ12 1 = IRQ13 0 = IRQ14 1 = IRQ15			



7	6	5	4	3	2	1 0			
PCICFG 4Ah		Docking INT	C# Interrupt Ass	ignment Registe	r (Slot A Only)		Default = 03h		
	Reserved			nterrupt Assignme apped to this inter a must be program	ent (PCIRQ2# Defa rrupt. Note that if a mmed to Level mo	ault) - Interrupts fr n IRQ (an edge-m de on the host chi	om the docking node interrupt) is pset.		
			Level Mode: (FireStar only) 00000 = Disabled 00010 = PCIBQ1#			00100) = PCIRQ3#		
			00001 = PCIRQ0)# (00011 = PCIRQ2#	(Default) 00101	-01111 = Rsrvd		
			Edge Mode: (Vi	per-N+ or FireSta	ır)				
			10000 = IRQ0	-	10110 = IRQ6	11011	= IRQ11		
			10001 = IRQ1	-	10111 = IRQ7	11100	= IRQ12		
			10010 = IRQ2	-	11000 = IRQ8	11101	= IRQ13		
			10011 = IRQ3		11001 = IRQ9	11110) = IRQ14		
			10100 = IRQ4		11010 = IRQ10	11111	= IRQ15		
			10101 = IRQ5						
Decking Detect Interview Accignment Devictor Default - 01h									
			ng Delect mierro	ipt Assignment i	negisiei		Delault = 0111		
Host controller Reserved			Docking Detect I	Docking Detect Interrupt Assignment - If attachment of a docking station is detected, or					
type:			if the device attac	ched could not be	determined, this i	nterrupt will be ge	nerated. This		
0 = FireStar			same interrupt will be generated when the docking station is removed.						
(burst two			Level Mode:						
data			00000 = Disabled		00100 = PCIRQ3#	00111	= ACPI2		
phases)			00001 = PCIRQ0# (Default)		00101 = ACPI0		= ACPI3		
1 = Viper-N+			00010 = PCIRQ1#		00110 = ACPI1	01001	-01111 = Rsrvd		
(send single			00011 = PCIRQ2#						
data phase			Edge Mode:						
on IRQ			10000 = IRQ0	-	10110 = IRQ6	11011	= IRQ11		
driveback)			10001 = IRQ1	-	10111 = IRQ7	11100	= IRQ12		
			10010 = IRQ2	-	11000 = IRQ8		= IRQ13		
			10011 = IRQ3		11001 = IRQ9) = IRQ14		
			10100 = IRQ4 11010 = IRQ10			11111	= IRQ15		
			10101 = IRQ5						
			Clat Fasture O	antrol Do viotov d			Defeult 00h		
PCICFG 51h		Slot Feature C	ontrol Register I	T		Default = 00h			
Slot clock divisor: Slot clock		Mode	AUDIO pin if	Slot threshold	Output Dr	ive Select:			
00 =	= 1 (Default)	source:	select:	dock attached:	voltage:	00 = 5.0V 16-bit	PC cards,		
01 =	= 2	0 = PCICLK	0 = Automatic	0 = INTB#	0 = 3.3V	3.3V CardE	Bus cards		
10 =	= 3	1 = EXTCLK	1 = Force async	1 = AUDIO	1 = 5.0V	01 = 3.3V 16-bit	PC cards		
11 :	= 4			(Slot A only)		10 = 3.3V PCI do	ock		
1		1				11 = 5.0V PCI dc	ock		

Table 4-5	PCI Docking Station Setup Related Associated Register Bits	(cont.)
	5 1 5	· ·



4.7.1 PCI Clock Buffering

The 82C824 logic provides register settings to compensate for the delay of an external buffer (refer to Table 4-6). This buffer would be required to support multiple PCI devices from the single PCICLK generated by the 82C824. Even if only a single PCI device is used, the trace delays will probably still require some compensation.

A CardBus card will generally not have any need for this compensation. Therefore, this register value is ignored for CardBus cards.

Table 4-6	Register used to Delay PCICLK to CardBus							
7	6	5	4	3	2	1	0	
PCICFG 52h			Slot Feature	Control Register 2			Default = 0Fh	
Secondary PCICLK Skew: This value selects the approximate delay, in nanoseconds, that the internal secondary PCICLK must be skewed in order to compensate for external buffer delays. 0000 = No delay 0001 = 1ns 0010 = 2ns 1101 = 13ns 1110 = 14ns 1111=15ns				CCLKRUN# pin if dock attached: 0 = CGNT2# 1 = CCLKRUN# (Slot A only)	Res	erved	Type 1 to Type 0 conversion blocked from secondary to primary: 0 = No 1 = Yes (Default)	

4.8 **PCMCIA** Controller

The PCMCIA Controller core logic is similar to that of the OPTi 82C852 single slot PCMCIA controller. The PCI-to-ISA bridge translates each PCI cycle to a 16-bit ISA cycle; the 82C852 logic performs any 8- to 16-bit conversion necessary. The 82C852 controller claims cycles based on the address and command type latched in the address phase from PCI. cycles to the controller are claimed as follows.

- If the cycle is destined for a slot interface with a PCMCIA card inserted, the PCMCIA logic converts the cycle from PCI to the ISA-type cycle associated with the PCMCIA card.
- In the case of an access to the PCMCIA configuration register space, the access is not a PCI configuration cycle but instead an I/O cycle to the bridge base address previously programmed in the PCI configuration register space. The PCI-to-ISA bridge passes this access along as a normal I/O access to the PCMCIA core.
- For Yenta compliance, the PCMCIA configuration register space is also accessible in system memory space. Refer to Table 5-3.

The PCMCIA configuration registers consist of a superset of 82365SL-standard PCMCIA registers accessed at 64 register indexes. Any bus master can program the PCMCIA configuration registers.

4.9 IRQ Driveback Logic

A detailed overview of the IRQ driveback cycle is provided in Appendix B. The logic used to implement this mechanism is relatively simple. The trigger events for a driveback cycle are any transition on an IRQ line, or an SMI event as enabled by the 82C824 configuration registers. The request goes to the request arbiter logic, which always gives the driveback cycle top priority. Once the REQ# pin is available, the arbiter asserts REQ# on behalf of the IRQ driveback logic and toggles REQ# according to the driveback protocol discussed in Appendix B.

Once the host PCI controller returns GNT#, the driveback logic writes to the IRQ driveback address location specified in the PCI configuration registers as shown in Appendix B.

4.9.1 Interrupt Sources

Interrupts come from a number of sources.

- Each CardBus/PCMCIA card can generate two IRQs: one on its CINT#/IREQ# line, and another on its CSTSCHG/STSCHG# line. The IRQ number is programmed into the PCI or PCMCIA configuration registers by Card Services.
- Slot interface devices that use the IRQ driveback scheme can generate any level of IRQ desired at any time. No programming is required to enable this feature, which can operate in parallel with the CINT#/CSTSCHG IRQ scheme if desired.
- The docking station has PCI interrupts INTA#, INTB#, and INTC#. Each of these can be directed to any interrupt.



4.9.2 Reassignment of Interrupt Indicator Bits by Host

Since not all systems need all the separate IRQ indications available, the host can assign many bits for application specific functions. The choice is made solely in the host and the interpretation of the bits is design dependent. The 82C824 logic provides only a means of indicating activity on various bits.

For example, the system design might require a Ring Indicator indication instead of IRQ15. As long as the host provides an option of differentiating the IRQ15 bits as RI bits, the system software can reassign the function of this bit position. Card and Socket Services would need to be aware that they can use IRQ15 to indicate RI.

4.9.3 Interrupt Status Return Latency

An IRQ driveback cycle has predictable latency. Since the host is required to service a driveback cycle with the highest priority, interrupt latency depends solely on the time required for the current bus master to give up the bus after the host has removed its GNT# signal. Therefore, masters on the system **must** honor a latency timer time-out after their GNT# signal has been removed. With this requirement, maximum interrupt service latency can be predicted very accurately.

A more important aspect of driveback latency is the ability of the host to inhibit activity that would be affected by IRQ status change delays. Figure 4-2 illustrates the problem. For each stage of IRQ status generation or resynchronization there is a penalty. In the case shown, the nominal latency is less than 400ns. However, even this low latency could result in false interrupt generation, as explained next.

4.9.3.1 End-of-Interrupt (EOI)

The primary concern for driveback delays is End of Interrupt (EOI) recognition at the 8259-compatible interrupt controller on the host system. At the end of interrupt service, software writes to the interrupting device (possibly across the 82C824 bridge) to command it to deassert its interrupt line. The software then generates an EOI command to the local 8259 interrupt controller, enabling it to generate another interrupt. However, there is a delay involved in passing the changed IRQ status from the interrupting device across the PCI bridge and generating the IRQ driveback cycle to the 8259 interrupt controller. Therefore, the 8259 interrupt controller could conceivably receive the EOI command while the incoming interrupt line still appears active. If the channel is programmed for level mode, the result would be a false interrupt.

4.9.3.2 EOI Handling

The host handles this situation as follows if it has direct control of the interrupt controller, which is the case with OPTi PCI hosts. Whenever the host sees its REQ# input active, it inhibits EOIs for a delay period.

A device across the PCI bridge, such as the docking station device on a secondary PCI bus, also uses the same driveback mechanism as the 82C824 does on the host side to generate an IRQ.

Therefore, the host device must have a programmable delay that it generates any time an EOI command is written to its 8259 interrupt controller. During this delay, IRQ writeback request activity signalled on the incoming REQ# lines must be serviced immediately, or in any case before the EOI is allowed to pass.





4.10 DMA Controller Subsystem

The 82C824 logic incorporates two 8237-type DMA controller channels. The only sources of DMA requests for this subsystem are the two PCMCIA controller cores, each of which can be assigned to any one of the 8-bit DMA Channels 0-3 or 16-bit DMA Channels 5-7. Channel 4 cannot be selected. The desired DMA channel is selected through the PCMCIA register set, and is not affected by the DMA Channel Selector Register in the PCI configuration registers.

Appendix A describes the distributed DMA protocol used to define the operation of the DMA controller subsystem. Refer to Appendix A for complete details. Figure 4-3 illustrates the path taken by DMA requests from the PCMCIA DMA card. The DMA control/status bypass the intermediate ISA bus and go directly to the DMA controller subsystem.

The DMA controller subsystem receives the DMA requests from the 82C852 PCMCIA controllers. It services the requests by becoming master of the PCI bus, through the bus arbiter. Once it owns the host PCI bus, the DMA controller subsystem generates system memory requests on the PCI bus, and performs I/O transfers internally to the PCMCIA card. Even if a DMA device in one slot is transferring data to or from memory on a PCMCIA card in the other slot, the memory requests still go to the primary PCI bus to get to the other PCMCIA controller and card.

4.10.1 DMA Controller Programming Registers

The DMA controller subsystem implements two direct memory access controller channels and their associated memory mappers that are register compatible with AT-type systems. However, the distributed DMA protocol requires these registers to be remapped so that their location within the system I/O space is not necessarily AT-compatible.

The registers of this logic module in the AT-compatible host system are listed in Appendix A. Within the host chipset, these registers are accessed directly through the I/O subsystem (no index/data method is used). In the AT architecture, Channels 0-3 are in DMAC1 and are 8-bit; Channels 4-7 are in DMAC2 and are 16-bit. Table A-1 (in Appendix A) lists the register contents.

Refer to Section A.3.4 on page 67 for information regarding the 82C824 distributed DMA register mapping.





4.10.2 DMA Channel Selector Register

The protocol described in Appendix A requires each DMAaware bridge or DMAC on the PCI bus to incorporate a DMA Channel Selector Register, which indicates the DMA devices that will be handled by that device. The register is illustrated below. This register does **not** affect the claiming of cycles for the PCMCIA controllers.

The 82C824 architecture provides three DMA I/O command paths: one for its local DMAC subsystem that services the PCMCIA controllers, and two for DMA controllers on the slot interfaces (in a docking station or on a CardBus card). The DMA Channel Selector Register provides the ability to pass on DMA programming information to downstream DMACs on CardBus cards or in docking stations. Because the PCMCIA controllers each have their own DMA channel selection bits, reading the DMA Channel Selector Register does not fully reflect all DMA channels in use; it simply returns the last value written. For example, if a docking station will use DMA Channels 2 and 7, software would set PCICFG 5Ch = 10000100b to claim Channels 2 and 7. However, if a PCMCIA card is using DMA Channel 3 as programmed through the 82C852 register set, this setting will not be reflected when reading PCICFG 5Ch. Software must also read the PCMCIA controllers to determine whether they are programmed to claim a DMA channel.

7	6	5	4	3	2	1	0
PCICFG 5Ch DMA Channel Selector Register Default = 00h							
Channel 7 (DMAC2):	Channel 6 (DMAC2):	Channel 5 (DMAC2):	DMAC respon- sibility (RO):	Channel 3 (DMAC1):	Channel 2 (DMAC1):	Channel 1 (DMAC1):	Channel 0 (DMAC1):
0 = Not claimed	0 = Not claimed	0 = Not claimed	0 = Secondary	0 = Not claimed			
1 = On slot interface	1 = On slot interface	1 = On slot interface	(always) 1 = Master	1 = On slot interface			

Table 4-7	DMA Channel Selection (in PCI-to-CardBus	Bridae Cfa.	Register Set)
			Dridge org.	10910101 001/



4.11 Zoomed Video Port Support

The 82C824 chip incorporates support for Zoomed Video Port on 16-bit PC cards. There are several aspects to this functionality.

- The feature is enabled as a strap option, using the VPP3/5B pin.
- When the strap option is selected at reset, the VPP3/5A and VPP3/5B pins become ZVPENA# and ZVPENB#, enable controls for external buffers that connect between the ZVP audio/video device and the PC card A[25:4], SPKR#, INPACK#, and IOIS16# signals (25 pins).
- "Q" switches (Quality Semiconductor QST3584) are ideal for use as buffers, since they require no direction control signal and provide buffers as groups of five instead of the usual eight. Therefore, five "Q" switches would be needed to fully buffer two slots.
- When the ZVP feature is enabled, through bit 1Eh[5] of the PCMCIA (852) register set, the 82C824 logic tristates address outputs A[25:4] and disables (ignores) its SPKR#, INPACK#, and IOIS16# inputs. It also drives the ZVPEN# signal low for the requested slot.
- ZVP can be requested on either card slot, but not on both simultaneously. If both are selected, only the ZVPENA# signal will go active.
- Since the VPP3/5 pin is no longer provided, the power controller VPP3/5 input must be generated as an inverted version of VPP12. Therefore the 82C824 logic must always disable VCC (VCC5EN = 0, VCC3EN = 0) whenever the register logic tries to select both VPP12 and VPP3/5 equal to 1.

Refer to the ZVP proposal available from PCMCIA for further information on this feature.

7	6	5	4	3	2	1	0
Index 1Eh, 5Eh,	9Eh, DEh / MEM	OFST 81Eh	Global Con	trol Register			Default = 00h
Rese Write a	rved: is read.	Zoomed video port (reassigns A[25:4], IOIS16#, INPACK#, SPKR#): 0 = Disable 1 = Enable	Rese Write a	rved: Is read.	Reset change status: 0 = On status change reg read 1 = On write to bit	Rese Write a	rved: s read.

Table 4-8 ZVP Feature Enable Register Bit



Page 26
5.0 Register Descriptions

The 82C824 CardBus/Docking Controller provides several groups of programming registers.

• PCI-to-CardBus Bridge 0 Register Group

Accessed through a PCI configuration cycle to Function 0 of the chip. Consists of CardBus Controller Base Register Group at PCICFG 00h-4Fh, 82C824-specific registers at 50h-5Fh, CardBus Control and Status Register Group at 60h-7Fh, and Docking Station Window Register Group at 80h-FFh. Note that the CardBus Control and Status Register Group can also be accessed in system memory space.

• PCI-to-CardBus Bridge 1 Register Group As above, but through Function 1 of the chip.

PCMCIA Controller 0 Register Group
 Accessed either through the traditional index/data mecha-

nism at I/O Addresses 3E0-1h (or 3E2-3h), or at Offset 800h from the CardBus Control and Status Register Group Base Address in memory. Consists of 64 registers starting at Index 00h (Slot A) or 80h (Slot C). Within these 64 registers are four groups: General Purpose, I/O Mapping Window, Memory Mapping Window, and Special.

PCMCIA Controller 1 Register Group

As above, but starting at Indexes 40h (Slot B) or C0h (Slot D).

These register groups are defined in the following subsections.

Note: In the tables that follow, all bits are R/W and their default value is zero, unless otherwise specified. R/W = Read/Write, RO = Read-only, and WO = Write-only

5.1 Register State on Device Removal

PCI configuration registers retain their programmed value when the card or docking station is disconnected from the interface (CCD1# and CCD2# both high).

5.2 PCI Bridge 0 and 1 Register Groups

The 82C824 has two sets of PCI-to-PCI bridge configuration registers, one for each PCI-to-PCI bridge function of the chip. These registers are accessed as:

- 1) Function 0 (address bits AD[10:8] = 000 during the configuration cycle) for Bridge 0, and as
- 2) Function 1 (AD[10:8] = 001) for Bridge 1.

These registers are always accessible, even if the slot interface is empty or contains a PCMCIA card. They do not necessarily retain their values after a card is inserted or removed from the slot (or a docking station is attached/detached).

5.2.1 Base Register Group

The registers in Table 5-1 represent the standard group required for PCI peripheral device identification and configuration for a PCI-to-CardBus bridge.

	Eace hegicie							
7	6	5	4	3	2	1	0	
PCICFG 00h	Vendor Identification Register (RO) - Byte 0							
PCICFG 01h	01h Vendor Identification Register (RO) Byte 1							
PCICFG 02h Device ID (RO) - Byte 0							Default = 24h	
PCICFG 03h Device ID (RO) - Byte 1							Default = C8h	
PCICFG 04h	PCI Command Register - Byte 0 Default = 04H							
Address/data stepping: 0 = Disable (always)	PERR# generation: 0 = Disable 1 = Enable	VGA palette snoop: 0 = Disable 1 = Enable	Mem write and Invalidate (RO): 0 = Disable (always)	Special Cycle (RO): 0 = Disable (always)	Bus master by slot interfaces: 1 = Enable (always)	Respond to PCI mem accesses: 0 = No 1 = Yes	Respond to PCI I/O accesses: 0 = No 1 = Yes	
PCICFG 05h			PCI Command	Register - Byte 1			Default = 00h	
		Reserved: Wr	ite bits as read.			Fast back-to- back (RO): 0 = Disable (always)	SERR# generation: 0 = Disable 1 = Enable	

Table 5-1 Base Register Group - PCICFG 00h-4Fh



FUICEG 140-151	1		Kes	ervea			
			D	arved	LJ		Defeult 001
PCICFG 13h		CardBus Base	e Address Reaist	er - Byte 3: Addre	ess Bits [31:24]		Default = 00h
PCICEG 12h			e Auuress Regis	er - Byte 2: Addr	ess Bits [23-16]		Default = 00h
- Actual regis - Bits [11:0] starts on a	ster addresses are are read-only and 4KB boundary.	e calculated by ad are always 0, to in	ding the MEMOFS ndicate that the re	ST of the register to gisters occupy 4Kl	o this base addres B of non prefetcha	ss. able system memo	ory space and
PCICFG 10h CardBus Sock - The 32-bit control rea	ket Status and Col Cardbus Base Ad isters.	CardBus Bas ntrol Base Addres dress Register se	se Address Regis s Bits: lects the starting a	ster - Byte 0: Add	ress Bits [7:0]	dBus socket statu	Default = 00h s and
PCICFG 0Fh			BIST I Not impl	Register emented			Default = 00h
Multi-function device (RO): 1 = Yes (always)		Layout type	for 10-3Fh bytes I	bits [6:0] = 02h (PC	CI-to-CardBus Hea	ader Layout)	
PCICFG 0Eh			Header Ty	vpe Register			Default = 82h
PCICFG 0Dh			Default = 00h				
PCICFG 0Ch	G 0Ch Cache Line Size Register Default = 00 Not implemented Not implemented Not implemented						
PCICFG 0Bh	Class Code Register (RO) - Byte 1Default = 06hBase Class Code bits: = 06h (Bus Bridge)						
PCICFG 0Ah	Class Code Register (RO) - Byte 0 Default = 07h Subclass Code bits: = 07h (PCI-to-Cardbus Bridge) Default = 07h						
PCICFG 09h		Progra	mming Interface	Class Code Regis	ster (RO)		Default = 00h
PCICFG 08h			Revision R	legister (RO)			Default = 10h
0 = No 1 = Yes Write 1 to clear	0 = No 1 = Yes Write 1 to clear	0 = No 1 = Yes Write 1 to clear	0 = No 1 = Yes Write 1 to clear	0 = No 1 = Yes Write 1 to clear	01 = Med 10 = Slov 11 = Res	w served	0 = No 1 = Yes Write 1 to clear
Parity error:	System error:	Received master abort:	Received target abort:	Signalled target abort:	DEVSEL# t 00 = Fas	timing (RO): tt	PERR# active as master:
PCICFG 07h			PCI Status R	egister - Byte 1			Default = 02h
Fast back-to- back capability (RO):				Reserved (RO)			
PCICFG 06h			PCI Status R	egister - Byte 0			Default = 00h
7	6	5	4	3	2	1	0

Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)



Table 5-1	base negiste	r Group - PCI	CFG 00n-4Fh	(cont.)				
7	6	5	4	3	2	1	0	
PCICFG 16h		PCI	Secondary Bus S	Status Register -	Byte 0		Default = 00h	
Fast back-to- back capability on slot inter- face PCI bus (RO): 0 = No (always)				Reserved (RO)				
PCICFG 17h		PCI	Secondary Bus S	Status Register -	Byte 1		Default = 02h	
Parity error on slot interface PCI bus: 0 = No 1 = Yes Write 1 to clear	Received system error on slot interface PCI bus: 0 = No 1 = Yes Write 1 to clear	Received mas- ter abort on slot interface PCI bus (RO): 0 = No 1 = Yes	Received target abort on slot interface PCI bus (RO): 0 = No 1 = Yes	Signalled target abort on slot interface PCI bus: 0 = No 1 = Yes Write 1 to clear	DEVSEL# timing PCI but 00 = Fas 01 = Mec 10 = Slov 11 = Res	o on slot interface s (RO): t dium (always) w served	PERR# active as master on slot interface PCI bus (RO): 0 = No 1 = Yes	
PCICFG 18h Primary PCI Bus Number Register Default = 00h - Indicates the number of the PCI bus to which the host interface of the 82C824 is connected. - Defaults to 0. - The logic uses this value to determine whether type 1 configuration transactions on the slot interface should be converted to Special Cycle transactions on the host interface.								
PCICFG 19h CardBus Number Register Default = 00h - Indicates the number of the PCI bus to which the slot interface of the 82C824 is connected. - Defaults to 0. - The logic uses this value to determine whether type 1 configuration transactions on the host interface should be converted to Type 0 transactions on the slot interface.								
PCICFG 1Ah - Indicates th - Defaults to - The logic u tions on the	ne number of the h 0. ses this value in c e host interface an	nighest-numbered onjunction with the id pass them onto	Subordinate Bus PCI bus on the sl e Secondary Bus the slot interface.	s Number Registe ot interface side. Number to determ	er ine when to respo	nd to Type 1 confi	Default = 00h guration transac-	
PCICFG 1Bh		Indicat	CardBus Latence tes the time-out va	cy Timer Registe alue for the slot inte	r erface.		Default = 00h	
PCICFG 1Ch Memory Window 0 Base Address Register - Byte 0: Address Bits [7:0] Default = 00h Memory Window 0 Base Address Bits: - The 32-bit Memory Window 0 Base Address Register selects the start address of one of two possible CardBus memory windows to the slot interface. - Bits [11:0] are read-only and are always 0. - The memory windows are globally enabled by bit 04h[1] (Command Register). Prefetching is enabled by bit 3Fh[0] (Bridge Control Register) and defaults to "enabled." - The Limit address can be set below the Base address to individually disable a window.								
PCICFG 1Dh	Μ	lemory Window 0) Base Address F	Register - Byte 1:	Address Bits [15	5:8]	Default = F0h	
PCICFG 1Eh	M(emory Window 0	Base Address R	egister - Byte 2:	Address Bits [23	:16]	Default = FFh	
PCICEG 1Fh	M(emory window 0	Base Address R	egister - Byte 3:	Address Bits [31:	:24]	Default = FFh	





Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)

7	6	5	4	3	2	1	0			
PCICFG 20h		Memory Window	0 Limit Address	Register - Byte 0	: Address Bits [7	':0	Default = 00h			
Memory Wind - The 32-bit	Memory Window 0 Limit Address Bits: - The 32-bit Memory Window 0 Limit Address Register selects the end address of Memory Window 0.									
- Bits [11:0] are read-only and are always 0.										
- The minim										
PCICFG 21h	Ν	lemory Window () Limit Address F	Register - Byte 1:	Address Bits [15	5:8]	Default = 00h			
PCICFG 22h	М	emory Window 0	Limit Address R	egister - Byte 2:	Address Bits [23	:16]	Default = 00h			
PCICFG 23h	М	emory Window 0	Limit Address R	egister - Byte 3:	Address Bits [31	:24]	Default = 00h			
PCICFG 24h Memory Window 1 Base Address Register - Byte 0: Address Bits [7:0] Default = 00h										
Memory Wind	low 1 Base Addres	ss Bits:		alanta daharan afa						
- The 32-bit slot interfac	ce.	1 Base Address R	egister selects the	start address of d	one of two possible	e CardBus memor	y windows to the			
- Bits [11:0]	are read-only and	are always 0.	hit 04b[1] (Comm	and Decister)						
 The memo Prefetching 	g is enabled by bit	3Fh[1] (Bridge Co	ontrol Register) an	and Register). d defaults to "enal	oled."					
- The Limit a	address can be se	t below the Base a	address to individu	ally disable a wind	dow.					
PCICFG 25h	Ν	lemory Window 1	Base Address F	Register - Byte 1:	Address Bits [15	5:8]	Default = F0h			
PCICFG 26h	М	emory Window 1	Base Address R	egister - Byte 2:	Address Bits [23	:16]	Default = FFh			
PCICFG 27h	М	emory Window 1	Base Address R	egister - Byte 3:	Address Bits [31	:24]	Default = FFh			
PCICFG 28h Memory Wind - The 32-bit - Bits [11:0] - The minim	PCICFG 28h Memory Window 1 Limit Address Register - Byte 0: Address Bits [7:0] Default = 00h Memory Window 1 Limit Address Bits: - The 32-bit Memory Window 1 Limit Address Register selects the end address of Memory Window 1. - Bits [11:0] are read-only and are always 0. - - -									
PCICFG 29h	N	lemory Window 1	Limit Address F	Register - Byte 1:	Address Bits [15	5:8]	Default = 00h			
PCICFG 2Ah	м	emory Window 1	Limit Address R	egister - Byte 2:	Address Bits [23	:16]	Default = 00h			
PCICFG 2Bh	м	emory Window 1	Limit Address R	egister - Byte 3:	Address Bits [31	:24]	Default = 00h			
		,		- ,		-				
PCICFG 2Ch		I/O Window 0 E	Base Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h			
I/O Window 0 - The 32-bit CardBus I/ - The I/O win	Base Address Bit I/O Window 0 Bas O windows to the ndows are globally	s: se Address Regist slot interface. / enabled by bit 04	er selects the star h[0] (Command F	t address of one o Register).	f two possible	RO: Always returns 0.	Decoding: 0 = 16-bit (AD[31:16] = 0) 1 = 32-bit			
PCICFG 2Dh		I/O Window 0 B	ase Address Reg	jister - Byte 1: Ac	Idress Bits [15:8]]	Default = F0h			
PCICFG 2Eh		I/O Window 0 Ba	ase Address Reg	ister - Byte 2: Ad	dress Bits [23:16	5]	Default = FFh			
PCICFG 2Fh		I/O Window 0 Ba	ase Address Reg	ister - Byte 3: Ad	dress Bits [31:24	1]	Default = FFh			
PCICEG 30h		I/O Window 0 I	imit Address Re	gister - Byte 0: A	ddress Bits 17:01		Default = 00h			
I/O Window 0	Limit Address Bits	s:				R	0:			
- The 32-bit - The minim	I/O Window 0 Lim um window size is	it Address Registe always 4 bytes.	er selects the end	address of I/O Wi	ndow 0.	Always r	eturns 0.			
PCICFG 31h		I/O Window 0 L	imit Address Reg	jister - Byte 1: Ac	Idress Bits [15:8]]	Default = 00h			



7	6	5	4	3	2	1	0			
PCICFG 32h	•	I/O Window 0 Li	mit Address Reg	ister - Byte 2: Ad	dress Bits [23:16	<u> </u>	Default = 00h			
PCICFG 33h		I/O Window 0 Li	mit Address Rea	ister - Byte 3: Ad	dress Bits [31:24	,]]	Default = 00h			
PCICFG 34h	PCICFG 34h I/O Window 1 Base Address Register - Byte 0: Address Bits [7:0] Default = 00h									
I/O Window 1 - The 32-bit CardBus I/ - The I/O wir	Base Address Bit I/O Window 1 Bas O windows to the ndows are globally	s: e Address Regist slot interface. v enabled by bit 04	er selects the star Ih[0] (Command F	t address of one o Register).	f two possible	RO: Always returns 0.	Decoding: 0 = 16-bit (AD[31:16] = 0) 1 = 32-bit			
PCICFG 35h	I/O Window 1 Base Address Register - Byte 1: Address Bits [15:8] Default = F0h									
PCICFG 36h		I/O Window 1 Ba	ase Address Reg	ister - Byte 2: Ad	dress Bits [23:16	5]	Default = FFh			
PCICFG 37h		I/O Window 1 Ba	ase Address Reg	ister - Byte 3: Ad	dress Bits [31:24	9	Default = FFh			
PCICFG 38h		I/O Window 1 L	.imit Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h			
I/O Window 1	Limit Address Bits	s:				R	O:			
- The 32-bit	I/O Window 1 Lim	it Address Registe always 4 bytes	er selects the end	address of I/O Wir	ndow 1.	Always r	eturns 0.			
PCICFG 39h I/O Window 1 Limit Address Register - Byte 1: Address Bits [15:8] Default = 00h										
PCICFG 3Ah	PCICFG 3Ah I/O Window 1 Limit Address Register - Byte 2: Address Bits [23:16] Default = 00h									
PCICFG 3Bh		I/O Window 1 Li	mit Address Reg	ister - Byte 3: Ad	dress Bits [31:24	i]	Default = 00h			
PCICFG 3Ch - This registe - The logic c	PCICFG 3Ch CINT# Interrupt Line Register for Status Change Default = 00h - This register is readable and writable per the PCI specification. - The logic does not use the value written to this register.									
PCICFG 3Dh - This regista - It defaults t - If PCICFG	er reflects the valu o 01h, selecting F 4Ch is written to s	CSTSCHG e written to PCICI PCIRQ0# for the st select an ISA inter	Interrupt Pin Reg FG 4Ch. atus change (doc rupt or no interrup	gister for Status (king station attach t, this register retu	Change (RO) /detach) interrupt. rns 00h.		Default = 01h			
PCICFG 3Eh			Bridge Control	Register - Byte 0			Default = 40h			
Route PCMCIA IREQ to PCICFG 4Ch IRQ: 0 = Yes 1 = No	Force CRST# cycling on slot interface: 0 = CRST# high 1 = Assert CRST# (Default)	Response to master abort on slot inter- face: 0 = Ignore 1 = Signal with target abort or SERR#	Reserved: Write as read.	Pass VGA addresses A0000-BFFFFh, 3B0-3BBh, 3C0-3DFh: 0 = No 1 = Yes	Reserved	Forwarding of SERR# from slot interface to primary PCI bus: 0 = Disable 1 = Enable	Response to parity errors on slot interface: 0 = Ignore 1 = Enable			
PCICFG 3Fh			Bridge Control	Register - Byte 1			Default = 03h			
	Res	served. Write as re	ead.		Write posting: 0 = Disable 1 = Enable	Memory Win- dow 1 prefetch: 0 = Disable 1 = Enable (Default)	Memory Win- dow 0 prefetch: 0 = Disable 1 = Enable (Default)			

Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)



Table 5-1	able 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)										
7	6	5	4	3	2	1	0				
PCICFG 40h Subsystem V - The chips - If the optic this case,	endor Bits: et normally respon on is strap-selected the chipset claims	Subs ds to reads of this I, the EXTCLK pii the access but d	s read-only registen n can be used as l oes not drive any o	e gister - Byte 0: er with 00h. DRVVENID# to e data.	Bits [7:0]	to drive this data	Default = 00h onto the bus. In				
PCICFG 41h		Subsy	ystem Vendor Re	gister - Byte 1:	Bits [15:8]		Default = 00h				
PCICFG 42h Subsystem ID Register - Byte 0: Bits [7:0] Default = 00h Subsystem ID Bits: - - The chipset normally responds to reads of this read-only register with 00h. - - If the option is strap-selected, the EXTCLK pin can be used as DRVVENID# to enable external logic to drive this data onto the bus. In this case, the chipset claims the access but does not drive any data.											
PCICFG 43h	PCICFG 43h Subsystem ID Register - Byte 1: Bits [15:8]										
PCICFG 44h	ICFG 44h 16-Bit PC Card Legacy Mode Address Register - Byte 0: Bits [7:0]										
 Bits [31:1] point to the PCMCIA index and data registers at I/O address 3E0-1h for the first four slots, and 3E2-3h for the second four slots. This register is intended to be used only for backward-compatible operation with existing PCMCIA drivers. It is not recommended that this feature be used by new software. New code should use the PC Card Socket Status and Control Registers Base Address space to address the registers directly. 							Always returns 1.				
PCICFG 45h	16-6	Bit PC Card Lega	acy Mode Addres	s Register - By	te 1: Address Bits	[15:8]	Default = 00h				
PCICFG 46h PCICFG 47h	16-B	16-Bit PC Card Lega	rd Legacy Mode Addres	s Register - Byt Address Registe	e 2: Address Bits [er - Byte 3: [31:24]	23:16]	Default = 00h Default = 00h				
PCICFG 48h		Docking IN	TA# Interrupt As:	signment Regis	ter (Slot A Only)		Default = 01h				
	Reserved		Docking INTA# INTA# pin are m selected, this IR Level Mode: (F 00000 = Disable 00001 = PCIRQ Edge Mode: (Vi 10000 = IRQ0 10001 = IRQ1 10010 = IRQ3 101100 = IRQ4	Interrupt Assignr happed to this int Q must be progr ireStar only) ed 0# (Default) iper-N+ or FireS	nent (PCIRQ0# Defa errupt. Note that if a ammed to Level mo 00010 = PCIRQ1# 00011 = PCIRQ2# tar) 10110 = IRQ6 10111 = IRQ7 11000 = IRQ8 11001 = IRQ9 11010 - IRQ10	ault) - Interrupts fr n IRQ (an edge-n de on the host ch 00100 00101 11011 11100 11110 11110	om the docking node interrupt) is ipset.) = PCIRQ3# -01111 = Rsrvd = IRQ11) = IRQ12 = IRQ13) = IRQ14				



7	6	5	4	3	2	1	0		
PCICFG 49h		Docking INT	B# Interrupt Ass	ignment Registe	r (Slot A Only)		Default = 02h		
	Reserved		Docking INTB# In INTB# pin are ma selected, this IRC Level Mode: (Fin 00000 – Disabled	nterrupt Assignme apped to this inter Ω must be prograr reStar only)	ent (PCIRQ1# Defa rupt. Note that if a nmed to Level mod	ault) - Interrupts n IRQ (an edge de on the host c (Default) 001	from the docking mode interrupt) is hipset.		
			00001 = PCIRQO	# C	0011 = PCIRQ2#	001)1-01111 = Rsrvd		
			Edge Mode: (Vij 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4 10101 = IRQ5	ber-N+ or FireSta 1 1 1 1 1 1	r) 0110 = IRQ6 0111 = IRQ7 1000 = IRQ8 1001 = IRQ9 1010 = IRQ10	110 111 111 111 111	11 = IRQ11 00 = IRQ12 01 = IRQ13 10 = IRQ14 11 = IRQ15		
PCICFG 4Ah	PCICFG 4Ah Docking INTC# Interrupt Assignment Register (Slot A Only) Default = 03h								
	Reserved		Docking INTC# In INTC# pin are ma selected, this IRC	nterrupt Assignme apped to this inter a must be program	ent (PCIRQ2# Defa rupt. Note that if a nmed to Level mod	ault) - Interrupts n IRQ (an edge de on the host c	from the docking mode interrupt) is hipset.		
			00000 = Disabled 00001 = PCIRQ0	d C # C	00010 = PCIRQ1# 00011 = PCIRQ2#(001 (Default) 001	00 = PCIRQ3# 01-01111 = Rsrvd		
			Edge Mode: (VI 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4 10101 = IRQ5	per-N+ or FireSta 1 1 1 1 1 1	r) 0110 = IRQ6 0111 = IRQ7 1000 = IRQ8 1001 = IRQ9 1010 = IRQ10	110 111 111 111 111	11 = IRQ11 00 = IRQ12 01 = IRQ13 10 = IRQ14 11 = IRQ15		
PCICFG 4Bh			Res	erved			Default = 00h		
PCICFG 4Ch		Docki	ng Detect Interru	pt Assignment F	Register		Default = 01h		
Host controller type: 0 = FireStar (burst two	Rese	rved	Docking Detect In if the device attac same interrupt w	nterrupt Assignme ched could not be ill be generated w	ent - If attachment determined, this in hen the docking st	of a docking sta nterrupt will be o tation is remove	tion is detected, or Jenerated. This d.		
data phases) 1 = Viper-N+ (send single			00000 = Disabled 00001 = PCIRQ0 00010 = PCIRQ1 00011 = PCIRQ2	d C # (Default) C # C	00100 = PCIRQ3# 00101 = ACPI0 00110 = ACPI1	001 010 010	l 1 = ACPl2 00 = ACPl3 01-01111 = Rsrvd		
data phase on IRQ driveback)			Edge Mode: 10000 = IRQ0 10001 = IRQ1 10010 = IRQ2 10011 = IRQ3 10100 = IRQ4 10101 = IRQ5	1 1 1 1	0110 = IRQ6 0111 = IRQ7 1000 = IRQ8 1001 = IRQ9 1010 = IRQ10	110 111 111 111 111	11 = IRQ11 00 = IRQ12 01 = IRQ13 10 = IRQ14 11 = IRQ15		
PCICFG 4Dh-4F	h		Res	erved			Default = 00h		

Table 5-1 Base Register Group - PCICFG 00h-4Fh (co	ont.)	
--	-------	--



5.2.2 82C824-Specific Register Group

The 82C824 defines many special functions that require enabling and monitoring through a dedicated register set. The 82C824-specific registers at PCICFG 50h-5Fh remain

set to their programmed values even after a device is removed from the slot. Also, PCICFG 50h is common to both slot interfaces (i.e. changing the bit in one PCI register set changes it in the other).

7	6	5	4	3	2	1	0	
PCICFG 50h		PCI Host Fe	ature Control Re	gister (common	to both slots)		Default = 01h	
ZVP mode strap selected: 0 = No 1 = Yes	Legacy mode strap-selected (RO): 0 = No 1 = Yes	Vendor ID feature strap- selected: 0 = No 1 = Yes	IRQLAT func- tion on CLK- RUN# strap- selected: 0 = No 1 = Yes	Card detect debounce: 0 = 0.25 sec 1 = 1.0 sec	CLKRUN (in host interface): 0 = Enabled per PCI 1 = Disabled, CLKRUN# tristated	SPKROUT: 0 = Tristated 1 = Driven	Reserved	
PCICFG 51h	CICFG 51h Slot Feature Control Register 1 Defa							
Slot clock 00 = 01 = 10 = 11 =	< divisor: = 1 (Default) = 2 = 3 = 4	Slot clock source: 0 = PCICLK 1 = EXTCLK	Mode select: 0 = Automatic 1 = Force async	AUDIO pin if dock attached: 0 = INTB# 1 = AUDIO (Slot A only)	Slot threshold voltage: 0 = 3.3V 1 = 5.0V	Output Dr 00 = 5.0V 16-bit 3.3V CardB 01 = 3.3V 16-bit 10 = 3.3V PCI do 11 = 5.0V PCI do	ive Select: PC cards, Bus cards PC cards pck pck	
PCICFG 52h	PCICFG 52h Slot Feature Control Register 2 Default = 0Fh							
This value sele the internal se compensate fo 0000 = No del 1101 = 13ns	Secondary PCICLK Skew: This value selects the approximate delay, in nanoseconds, that the internal secondary PCICLK must be skewed in order to compensate for external buffer delays. 0000 = No delay 0001 = 1ns 0010 = 2ns 1101 = 13ns 1110 = 14ns 1111=15ns			CCLKRUN# pin if dock attached: 0 = CGNT2# 1 = CCLKRUN# (Slot A only)	Rese	Type 1 to Type 0 conversion blocked from secondary to primary: 0 = No 1 = Yes (Default)		
PCICFG 53h		PCI	MCIA Controller C	Configuration Re	gister		Default = 03h	
Reserved	Reserved	PCMCIA re 00 = 00H 01 = 40H 10 = 80H 11 = C0H	gister offset: n (Slot A) n (Slot B) n (Slot C) n (Slot D)	Global PCMCIA read prefetch: 0 = Disable 1 = Enable	Global PCMCIA posted writes: 0 = Disable 1 = Enable	PCMCIA cloc 00 = PCI 01 = /2 10 = /3 11 = /4 (I	k generation: ICLK /1 Default)	
PCICFG 54h IRQ Driveback Address Register - Byte 0: Address Bits [7:0] Default = 30h IRQ Driveback Protocol Address Bits: - When the 82C824 logic must generate an interrupt from any source, it follows the IRQ Driveback Protocol and toggles the REQ# line to the host. Once it has the bus, it writes the changed IRQ information to the 32-bit I/O address specified in this register. The host interrupt controller claims this cycle and latches the new IRQ values. - Bits 2:0 are reserved to be 000 and are read-only. - This register defaults to a value of 3333330h.								
PCICFG 56h		IRQ Drivebacl	k Address Regist	er - Byte 2: Addr	ess Bits [23:16]		Default = 33h	
PCICFG 57h		IRQ Drivebacl	k Address Regist	er - Byte 3: Addr	ess Bits [31:24]		Default = 33h	

Table 5-2 Specific Register Group - PCICFG 50h-5Fh



Page 34

	epeenie nog						.		
7	6	5	4	3	2	1	0		
PCICFG 58h		DRQ Remap E	ase Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h		
DRQ Remap - The distribu- the range of address ca - The 82C82 1) to claim 2) to forwa	Base Address Bits uted DMA protoco claimed by ISA de an fall only on 256 24 logic uses this b accesses to a PC rd accesses across	s: I requires DMA co vices. Bits A[31:0] byte boundaries. base address two MCIA DMA contro ss the bridge to rea	ontroller registers f of this register sp ways: oller channel; mote devices spec	or each DMA chai becify that base; bi cified in the DMA (nnel to be individu ts 7:0 are reserve Channel Selector f	ally mapped into I/ d (write 0) because Register.	/O space outside e the base		
PCICFG 59h	PCICFG 59h DRQ Remap Base Address Register - Byte 1: Address Bits [15:8] Default = 00h								
PCICFG 5Ah		DRQ Remap Ba	se Address Regi	ister - Byte 2: Ad	dress Bits [23:16]	Default = 00h		
PCICFG 5Bh		DRQ Remap Ba	se Address Regi	ister - Byte 3: Ad	dress Bits [31:24]	Default = 00h		
PCICFG 5Ch			DMA Channel	Selector Register			Default = 00h		
Channel 7 (DMAC2): 0 = Not claimed 1 = On slot interface	Channel 6 (DMAC2): 0 = Not claimed 1 = On slot interface	Channel 5 (DMAC2): 0 = Not claimed 1 = On slot interface	DMAC respon- sibility (RO): 0 = Secondary (always) 1 = Master	Channel 3 (DMAC1): 0 = Not claimed 1 = On slot interface	Channel 2 (DMAC1): 0 = Not claimed 1 = On slot interface	Channel 1 (DMAC1): 0 = Not claimed 1 = On slot interface	Channel 0 (DMAC1): 0 = Not claimed 1 = On slot interface		
PCICFG 5Dh		SMI Status	Register (for Slo	ot A only) (Write ⁻	I to clear bit)		Default = 00h		
Window 7 generated SMI: 0 = No 1 = Yes	Window 6 generated SMI: 0 = No 1 = Yes	Window 5 generated SMI: 0 = No 1 = Yes	Window 4 generated SMI: 0 = No 1 = Yes	Window 3 generated SMI: 0 = No 1 = Yes	Window 2 generated SMI: 0 = No 1 = Yes	Window 1 generated SMI: 0 = No 1 = Yes	Window 0 generated SMI: 0 = No 1 = Yes		
PCICFG 5Eh			Primary Retry	/ Limit Register			Default = 07h		
Slow decode for ISA windows: 0 = Disable 1 = Enable	Prefetch on upstream transactions: 0 = Disable 1 = Enable	Posted writes on upstream transactions: 0 = Disable 1 = Enable	Core voltage (RO): 0 = 3.3V 1 = 5.0V	Retry count readback control: 0 = Write post- ing retries on second- ary 1 = Retries on primary	These bits relate 82C824, as a sla mary. If this limit ates SERR# to th $000=2^8$ $001=2^{10}$ $010=2^{12}$ $011=2^{14}$	Retry Limit: to the number of f ive, will retry access is exceeded, the 8 he host. $100=2^{16}$ $101=2^{20}$ $110=2^{24}$ 111= Infinit	times that the sses on the pri- 32C824 gener- e retries (Default)		
PCICFG 5Fh This	PCICFG 5Fh Retry Count Readback Register Default = 00h This register returns the number of retry attempts either as master (on the secondary) or as slave (on the primary).								

Table 5-2 Specific Register Group - PCICFG 50h-5Fh (cont.)

IRQLAT function on CLKRUN# - For the purposes of generating IRQs to the host for chipsets without IRQ driveback handling capability, the CLKRUN# feature can be disabled and replaced with IRQLAT. When this feature is enabled, IRQLAT goes active on a driveback cycle to generate IRQ15-0. In this way, an external latch can be used to directly drive the IRQ lines.

CLKRUN# - PCICFG 50h[2] selects whether the CLKRUN# signal to the host will toggle. Normally it will be set for automatic operation. In this mode, the 82C824 logic asserts CLK-RUN# only when it wants bus ownership for master cycles, or when it has an interrupt it must send to the host. At all other times, it leaves CLKRUN# tristated and depends on the current PCI bus master to assert CLKRUN# and keep the clock running.

Slot Buffer Enable, Slew Rate, and Threshold Control - PCICFG 51h[2:0] are automatically updated by the card insertion state machine according to whether a PCMCIA card or a CardBus card has been detected using CD1-2# and VS1-2. Once the card has been inserted and detected, and the interface automatically set appropriately, software can still override the automatic settings by reading and then writing bits 51h[2:0] as desired.



5.2.3 CardBus Register Group

The CardBus register group is accessible through two different means. It is always accessible as part of the PCI configuration space at the indexes shown below. In addition, when the CardBus register base address at PCICFG 14h is written to any value other than zero, these same registers can be accessed through the system memory space selected.

Note that when accessing these registers in PCI memory space, they start from an offset of 00h, not 60h, from the register base address programmed.

Table 5-3 System Memory CardBus Registers

CardBus Base Address plus:	Name
000h	CardBus Socket Event Register
004h	CardBus Socket Mask Register
008h	CardBus Socket Present State Register
00Ch	CardBus Force Event Register
010h	CardBus Control Register
014-7FFh	Reserved
800-847h	16-bit PC Card Registers (365 register set)

Table 5-4 CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh

7	6	5	4	3	2	1	0		
PCICFG 60h / M	EMOFST 00h	Ca	rdBus Socket Ev	vent Register - By	yte 0		Default = 00h		
	Rese Write a	rved: s read.		Power cycle complete: 0 = No	CCD2# status change: 0 = No	CCD1# status change: 0 = No	CSTSCHG status change: 0 = No		
				1 = Yes	1 = Yes	1 = Yes	1 = Yes		
PCICFG 61h / M	EMOFST 01h	Ca	rdBus Socket Ev Reserved: W	vent Register - By Vrite as read.	vte 1	Write I to clear	Default = 00h		
PCICFG 62h / M	PCICFG 62h / MEMOFST 02h CardBus Socket Event Register - Byte 2 Default = 00h Reserved: Write as read. Reserved: Write as read.								
PCICFG 63h / M	PCICFG 63h / MEMOFST 03h CardBus Socket Event Register - Byte 3 Default = 00h Reserved. Write as read.								
PCICFG 64h / MEMOFST 04h CardBus Socket Mask Register - Byte 0 De							Default = 00h		
	Rese Write a	rved: s read.		Power cycle status change event:	CCD2# status change event:	CCD1# status change event:	CSTSCHG status change event:		
				0 = Mask 1 = Enable	0 = Mask 1 = Enable	0 = Mask 1 = Enable	0 = Mask 1 = Enable		
PCICFG 65h / M	EMOFST 05h	Ca	rdBus Socket M Reserved: W	ask Register - By Vrite as read.	rte 1		Default = 00h		
PCICFG 66h / M	EMOFST 06h	Ca	rdBus Socket M Reserved: W	ask Register - By Vrite as read.	rte 2		Default = 00h		
PCICFG 67h / M	EMOFST 07h	Ca	rdBus Socket M Reserved: W	ask Register - By Vrite as read.	rte 3		Default = 00h		
PCICEG 68h / M	EMOEST 08b	CardBus	Socket Present	State Begister (B	O) - Byte 0		Default = 00b		
Card recog- nized - updated only on card insertion: 0 = Yes 1 = No	Reserved: Write as read.	Card Type - on card i 00 = Res 01 = PCI 10 = Car 11 = Doc	updated only nsertion: erved MCIA dBus king station	Power cycle status: 0 = Not suc- cessful 1 = Successful	CCD2- 00 = Car 01 = No 10 = No 11 = No	I# state: d inserted card inserted card inserted card inserted	CSTSCHG state: 0 = Inactive 1 = Active (high)		



Page 36

7	6	5	4	3	2	1	0
PCICFG 69h / M	EMOFST 09h	CardB	us Socket Presei	nt State Register	- Byte 1		Default = 00h
Write as read.		Alternative Voltage Y card detected: 0 = No 1 = Yes	Alternative Voltage X card detected: 0 = No 1 = Yes	3.3V card detected: 0 = No 1 = Yes	5.0V card detected: 0 = No 1 = Yes	Bad VCC request (outside CVS1-2, CCD1-2# range): 0 = No 1 = Yes	Data lost (card removed before transac- tion completed): 0 = No 1 = Maybe
PCICFG 6Ah / M	EMOFST 0Ah	CardB	us Socket Preser Reserved: W	nt State Register /rite as read.	- Byte 2		Default = 00h
PCICFG 6Bh / M	EMOFST 0Bh	CardBus Socket	Present State Re	egister - Byte 3 (b	oits are writeable)	Default = 30h
Socket can sup- ply Voltage Y: 0 = No 1 = Yes	Socket can sup- ply Voltage X: 0 = No 1 = Yes	Socket can supply 3.3V: 0 = No 1 = Yes	Socket can supply 5.0V: 0 = No 1 = Yes		Rese Write a	erved: Is read.	
PCICFG 6Ch / M	EMOFST 0Ch	Ca	ardBus Force Eve	ent Register - By	te O		Default = 00h
Force card rec- ognized bit to 1: 0 = No 1 = Yes	Reserved: Write as read.	Force ca 00 = Res 01 = PCI 10 = Car 11 = Doc	ard type: eerved MCIA dBus king station	Force power cycle event: 0 = No 1 = Yes	Force CCD2# event: 0 = No 1 = Yes	Force CCD1# event: 0 = No 1 = Yes	Force CSTSCHG event: 0 = No 1 = Yes
PCICFG 6Dh / M	EMOFST 0Dh	Ca	ardBus Force Eve	ent Register - By	te 1		Default = 00h
Reserved: Write as read.	Force retest of CVS1-2, CCD1-2# pins (or force bits): 0 = No 1 = Yes	Force YV card detected bit to 1: 0 = No 1 = Yes	Force XV card detected bit to 1: 0 = No 1 = Yes	Force 3.3V card detected bit to 1: 0 = No 1 = Yes	Force 5.0V card detected bit to 1: 0 = No 1 = Yes	Force bad VCC request bit to 1: 0 = No 1 = Yes	Force data lost bit to 1: 0 = No 1 = Yes
PCICFG 6Eh / M	EMOFST 0Eh	Ca	ardBus Force Eve Reserved: W	ent Register - By t /rite as read.	te 2		Default = 00h
PCICFG 6Fh / M	EMOFST 0Fh	Cá	ardBus Force Eve Reserved: W	ent Register - By /rite as read.	te 3		Default = 00h
PCICFG 70h / M	EMOFST 10h		CardBus Contro	l Register - Byte	0		Default = 00h
Reserved: Write as read.	Reserved: Card VCC power request: Write as read. 000 = Power off 100 = Voltage X 001 = Reserved 101 = Voltage Y 010 = 5.0V 11x = Reserved		iest: Voltage X Voltage Y Reserved	Reserved: Write as read.	Card VPP power request: 000 = Programming voltage off 001 = 12V 100 = Voltage 010 = 5.0V 101 = Voltage 011 = 3.3V 11x = Peccent		iest: Voltage X Voltage Y Reserved
PCICFG 71h/ ME	EMOFST 11h		CardBus Contro Reserved: W	I Register - Byte /rite as read.	1		Default = 00h
PCICFG 72h / M	EMOFST 12h		CardBus Contro Reserved: W	I Register - Byte /rite as read.	2		Default = 00h
PCICFG 73h / M	EMOFST 13h		CardBus Contro Reserved: W	I Register - Byte /rite as read.	3		Default = 00h
PCICFG 74h / M	EMOFST 14h		Res	erved			Default = 00h

Table 5-4	CardBus Register Group -	- PCICFG 60h-74h	/ MEMOFST 00h-7Fh /	(cont.)
				···/

OPTi

5.2.3.1 Power Control

PCICFG 70h[6:4] set the external VCC5EN and VCC3EN pin levels; PCICFG 70h[2:0] used in conjunction with PCICFG 70h[6:4] set the external VPP12 and VPP3/5 pin levels. Because only these four pins are available on the 82C824 interface, the system must be designed to interpret these signals properly and select the correct voltage for the application.

Table 5-5 shows how the external control signals are interpreted by a typical power control chip, the Micrel 2560. By

itself, the 2560 chip would not be sufficient to implement a system with support for the 'x.xV' selection in addition to the standard 3.3V and 5.0V selections; additional gating logic and power control devices would be necessary. Even with additional logic, the VPP selection is limited to only three of the four possibilities of 12.0V, 5.0V, 3.3V, and x.xV; system design requirements must dictate the voltages that will be made available.

In the table, 'Disabled' = high impedance; 'Ground' indicates that the voltage source is actively clamped to ground.

PCICFG 70h[6:4]	VCC5EN	VCC3EN	Card VCC Selected on Micrel 2560	PCICFG 70h[2:0]	VPP Requested	VPP12	VPP3/5	Card VPP Selected on Micrel 2560
00x, 101, 11x	0	0	Disabled	xxx		0	0	Disabled
010	1	0	5.0V	000, 101, 11x		0	0	Disabled
				001	12V	1	0	12.0V
				010	5.0V	0	1	5.0V
			011	3.3V	1	1	Ground	
				100	x.xV	0	0	Disabled
011	0 1 3.3V		3.3V	000, 101, 11x		0	0	Disabled
			001	12V	1	0	12.0V	
				010	5.0V	1	1	Ground
				011	3.3V	0	1	3.3V
				100	x.xV	1	1	Ground
100	1	1	x.xV	000, 101, 11x		0	0	
			(Note)	001	12V	1	0	
				010	5.0V	0	0	
				011	3.3V	1	1	
				100	x.xV	0	1	

Table 5-5	Voltage Control Pin Inter	pretations using	Micrel 2560 Chip

Note: This setting selects 3.3V on the Micrel 2560 part, but should not be used for this purpose.



5.2.4 Docking Station Window Selection Group

The remainder of the 82C824 PCI-to-CardBus configuration registers are used to select the memory or I/O address ranges that will be claimed by the bridge and passed onto the secondary PCI bus. These windows overlap in function with the predefined CardBus I/O and memory windows, but are more versatile so as to be used for docking station support. However, applications can use the docking station window selection group to access CardBus cards as well. Table 5-6 summarizes the features.

Note: Only Slot A provides the docking station registers.

5.2.4.1 Warning on Using Docking Station Windows

The docking station access windows allow far more flexibility in cycle selection, masking, etc. than do the CardBus window registers. Whenever the 82C824 chip is reset, the docking station window registers are reset to a default state that is identical to that of the CardBus windows. However, once the docking station window registers are changed from default state, the CardBus windows are no longer compatible with the CardBus standard register set requirements.

For example, assume a CardBus card is inserted and standard CardBus Card Services code is in use. If specialized software changes docking station window 4 from its default "memory" setting to make it an I/O window, the next time Card Services accesses that window it will be unable to change it back to a memory window and the application will fail.

5.2.4.2 Docking Station Window Registers

The docking station registers are listed in Table 5-6. Table 5-7 summarizes the default settings for each register and Table 5-8 gives the register's bit formats.

Docking Station Access Window #	Default Mask	CardBus Window Name, Bits Decoded	Memory or I/O Selectable?	Can Generate SMI#?
0	000FFFh	None, Decode A[31:12]	Memory	Yes
1	000FFFh	None, Decode A[31:12]	Memory	Yes
2	000003h	None, Decode A[15:0]	I/O	Yes
3	000003h	None, Decode A[15:0]	I/O	Yes
4	000FFFh	Memory Window 0, A[31:12]	Yes - Defaults to Memory	Yes
5	000FFFh	Memory Window 1, A[31:12]	Yes - Defaults to Memory	Yes
6	000003h	I/O Window 0, A[31:2]	Yes - Defaults to I/O	Yes
7	000003h	I/O Window 1, A[31:2]	Yes - Defaults to I/O	Yes

Table 5-6 Docking Station Access Windows

 Table 5-7
 Power-on Reset Defaults for Docking Station Window Registers

Register/0ffset	Window 0	Window 1	Window 2	Window 3	Window 4	Window 5	Window 6	Window 7
Start Address/x0h	FFFFF000h							
Stop Address/x4h	00h							
Decoding Mask/x8h	0FFFh	0FFFh	03h	03h	0FFFh	0FFFh	03h	03h
Control /xBh	00h	00h	00h	00h	68h	68h	00h	00h



Table 5-8	Docking Stat	ion Window R	legisters - PC	CFG 80h-FFh	1				
7	6	5	4	3	2	1	0		
PCICFG 80h Window 0 Sta - Register bi - Bits [11:0]	nt Address Bits: its [31:0] indicate t are read only and	Window 0 Sta he start address fo always return 0 to	art Address Reg or Memory Windo o indicate a minim	ister - Byte 0: Add w 0. um 4KB boundary	Iress Bits [7:0]		Default = 00h		
PCICFG 81h		Window 0 Sta	rt Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = F0h		
PCICFG 82h		Window 0 Star	rt Address Regis	ster - Byte 2: Addr	ess Bits [23:16]		Default = FFh		
PCICFG 83h		Window 0 Star	rt Address Regis	ster - Byte 3: Addr	ess Bits [31:24]		Default = FFh		
PCICFG 84h Window 0 Sto - Register bi - Bits [11:0]	PCICFG 84h Window 0 Stop Address Register - Byte 0: Address Bits [7:0] Default = 00h Window 0 Stop Address Bits: - Register bits [31:0] indicate the stop address for Memory Window 0. - - Bits [11:0] are read only and always return 0 to indicate a minimum 4KB boundary. - -								
PCICFG 85h		Window 0 Sto	op Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h		
PCICFG 86h		Window 0 Sto	p Address Regis	ster - Byte 2: Addı	ress bits [23:16]		Default = 00h		
PCICFG 87h	37h Window 0 Stop Address Register - Byte 3: Address Bits [31:24]								
Window 0 Ma - Mask regis - Setting any - The registe - Bits [11:0] - Mask regis	Window 0 Mask Register - Byte 0. Mask Bits [7.0] Default = PPI Window 0 Mask Bits: - Mask register bits [23:12] allow Window 0 to be aliased throughout the memory or I/O address space. - Setting any bit to a 1 masks out the comparison on this bit. - The register should be written to 0 to decode the entire address. - Bits [11:0] are always 1 (masked). - Mask register bits [23:0] are fixed to 000EEEb to force a 4KB boundary.								
PCICFG 89h		Window	/ 0 Mask Registe	er - Byte 1: Mask E	Bits [15:8]		Default = 0Fh		
PCICFG 8Ah		Window	0 Mask Register	r - Byte 2: Mask B	its [23:16]		Default = 00h		
PCICFG 8Bh			Window 0 C	ontrol Register			Default = 08h		
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory	Window 0 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved		
PCICFG 8Ch-8F	ĥ		Res	served			Default = 00h		
PCICFG 90h Window 1 Sta - Register bi - Bits [11:0]	urt Address Bits: its [31:0] indicate t are read only and	Window 1 Sta he start address fo always return 0 to	art Address Reg	ister - Byte 0: Add w 1. um 4KB boundary.	Iress Bits [7:0]		Default = 00h		
PCICFG 91h		Window 1 Sta	rt Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = F0h		
PCICFG 92h		Window 1 Star	rt Address Regis	ster - Byte 2: Addr	ess Bits [23:16]		Default = FFh		
PCICFG 93h		Window 1 Star	rt Address Regis	ster - Byte 3: Addr	ess Bits [31:24]		Default = FFh		



Table 5-8	5-8 Docking Station Window Registers - PCICFG 80h-FFh (cont.)							
7	6	5	4	3	2	1	0	
PCICFG 94h Window 1 Sto - Register b - Bits [11:0]	op Address Bits: its [31:0] indicate t are read only and	Window 1 Sto	op Address Reg or Memory Windo	ister - Byte 0: Add w 0. um 4KB boundary	Iress Bits [7:0]		Default = 00h	
PCICFG 95h		Window 1 Sto	p Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h	
PCICFG 96h		Window 1 Sto	p Address Regis	ster - Byte 2: Addr	ress bits [23:16]		Default = 00h	
PCICFG 97h		Window 1 Sto	p Address Regis	ster - Byte 3: Addr	ess Bits [31:24]		Default = 00h	
PCICFG 98h Window 1 Ma - Mask regis - Setting an - The regist - Bits [11:0] - Mask regis	ask Bits: ster bits [23:12] all y bit to a 1 masks er should be writte are always 1 (mas ster bits [23:0] are	Window ow Window 0 to be out the compariso in to 0 to decode the sked). fixed to 000FFFh	v 1 Mask Regist e aliased through n on this bit. he entire address to force a 4KB bo	er - Byte 0: Mask bout the memory or	Bits [7:0] I/O address space	9.	Default = FFh	
PCICFG 99h		Window	/ 1 Mask Registe	er - Byte 1: Mask E	Bits [15:8]		Default = 0Fh	
PCICFG 9Ah	Window 1 Mask Register - Byte 2: Mask Bits [23:16] Default = 00h							
PCICFG 9Bh			Default = 08h					
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory	Window 1 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved	
PCICFG 9Ch-9F			Res	served			Default = 00h	
PCICFG A0h		Window 2 St	art Address Reg	ister - Bvte 0: Add	Iress Bits [7:0]		Default = FCh	
Window 2 Sta - Register b - Bits [31:16	art Address Bits: its [31:0] indicate t 6] are read only an	he start address fo d always return 0.	or I/O Window 2.			RO: Always returns 0	Decoding: 0 = 16-bit (always) AD[31:16] = 0 1 = 32-bit	
PCICFG A1h		Window 2 Sta	rt Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = FFh	
PCICFG A2h		Window 2 Sta	rt Address Regis	ster - Byte 2: Addr	ess Bits [23:16]		Default = 00h	
PCICFG A3h		Window 2 Star	rt Address Regis	ster - Byte 3: Addr	ress Bits [31:24]		Default = 00h	
PCICFG A4h Window 2 Sto - Register b - Bits [11:0]	op Address Bits: its [31:0] indicate t are read only and	Window 2 Sta the stop address for always return 0 to	op Address Reg or I/O Window 2.	ister - Byte 0: Add	iress Bits [7:0]		Default = 00h	
PCICFG A5h		Window 2 Sto	op Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h	
PCICFG A6h		Window 2 Sto	p Address Regis	ster - Byte 2: Addr	ess Bits [23:16]		Default = 00h	
PCICFG A7h		Window 2 Sto	p Address Regis	ster - Byte 3: Addr	ess Bits [31:24]		Default = 00h	



Preliminary 82C824

Table 5-8	Docking Stat	ion Window F	Registers - PC	ICFG 80h-FFh	ı (cont.)			
7	6	5	4	3	2	1	0	
PCICFG A8h Window 2 Ma - Mask regi	ask Bits: ster bits [23:0] are	Window fixed to 000003h t	w 2 Mask Registe	e r - Byte 0: Mask I e granularity.	Bits [7:0]		Default = 03h	
PCICFG A9h		Window	v 2 Mask Registe	r - Byte 1: Mask E	Bits [15:8]		Default = 00h	
PCICFG AAh	PCICFG AAh Window 2 Mask Register - Byte 2: Mask Bits [23:16] Default = 00h							
PCICFG ABh	_		Window 2 Co	ontrol Register			Default = 00h	
Window points to ISA bus: 0 = No 1 = Yes	Reserved	Reserved	Reserved	Cycle qualifier: 0 = I/O (always) 1 = Memory	Window 2 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved	
PCICFG ACh-A	Fh		Res	erved			Default = 00h	
PCICFG B0h		Window 3 St	art Address Regi	ster - Byte 0: Add	dress Bits [7:0]		Default = FCh	
Window 3 Sta - Register b - Bits [31:10	 Window 3 Start Address Bits: Register bits [31:0] indicate the start address for I/O Window 3. Bits [31:16] are read only and always return 0 to indicate a minimum 4KB boundary. 						Decoding: 0 = 16-bit (always) AD[31:16] = 0 1 = 32-bit	
PCICFG B1h	B1h Window 3 Start Address Register - Byte 1: Address Bits [15:8] Default = FFh							
PCICFG B2h	h Window 3 Start Address Register - Byte 2: Address Bits [23:16] Default = 00h							
PCICFG B3h		Window 3 S	tart Address Reg	gister - Byte 3: Ac	dress Bits [31:24]	Default = 00h	
PCICFG B4h Window 3 Sto - Register b - Bits [11:0]	op Address Bits: bits [31:0] indicate t are read only and	Window 3 St the stop address for always return 0 to	op Address Regi or I/O Window 3. o indicate a minim	ster - Byte 0: Add um 4KB boundary	dress Bits [7:0]		Default = 00h	
PCICFG B5h		Window 3 Sto	op Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h	
PCICFG B6h		Window 3 Sto	p Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h	
PCICFG B7h		Window 3 Sto	p Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h	
PCICFG B8h Window 3 Ma - Mask regi	ask Bits: ster bits [23:0] are	Window fixed to 000003h t	w 3 Mask Registe	e r - Byte 0: Mask I e granularity.	Bits [7:0]		Default = 00h	
PCICFG B9h		Window	v 3 Mask Registe	r - Byte 1: Mask E	Bits [15:8]		Default = 00h	
PCICFG BAh		Window	3 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h	
PCICFG BBh			Window 3 Co	ontrol Register			Default = 00h	
Window points to ISA bus: 0 = No 1 = Yes	Reserved	Reserved	Reserved	Cycle qualifier: 0 = I/O (always) 1 = Memory	Window 3 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved	
PCICFG BCh-B	:Fh		Res	erved			Default = 00h	



7	6	5	4	3	2	1	0
PCICFG C0h		Window 4 Sta	art Address Regi	ister - Byte 0: Add	dress Bits [7:0]		Default = 00h
Window Start - Register bi - The select Window 4	Address Bits: its [31:0] indicate t ion between mem Control Register.	he start address fo ory or I/O, as well	or one of the eigh as other feature s	t memory or I/O wi selections, are mac	ndows. le through the	RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG C1h		Window 4 Sta	rt Address Regi	ster - Byte 1: Add	ress Bits [15:8]		Default = F0h
PCICFG C2h		Window 4 Star	rt Address Regis	ster - Byte 2: Addr	ress Bits [23:16]		Default = FFh
PCICFG C3h		Window 4 Star	ress Bits [31:24]		Default = FFh		
PCICFG C4h		Window 4 Ste	op Address Regi	ister - Byte 0: Add	iress Bits [7:0]		Default = 00h
Window 4 Ada - Register bi	dress Bits: its [31:0] indicate t	ndows.	R Always	O: returns 0			
PCICFG C5h		Window 4 Sto	ress Bits [15:8]		Default = 00h		
PCICFG C6h		Window 4 Sto	ress Bits [23:16]		Default = 00h		
PCICFG C7h		Window 4 Sto	p Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h
PCICFG C8h		Window	v 4 Mask Registe	er - Byte 0: Mask	Bits [7:0]		Default = 00h
Window 4 Ma - Mask regis - Setting any - The registe - Bits [1:0] a	sk Bits: ter bits [23:2] allov / bit to a 1 masks er should be writte re always 11 (mas	w Window 4 to be a out the compariso n to 0 to decode th sked).	aliased throughou n on this bit. ne entire address.	t the memory or I/C) address space.	R Always r	O: returns 1.
PCICFG C9h		Window	/ 4 Mask Registe	r - Byte 1: Mask E	Bits [15:8]		Default = 00h
PCICFG CAh		Window	4 Mask Register	r - Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG CBh			Window 4 Co	ontrol Register			Default = 48h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory	Window 4 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved
PCICFG CCh-Cl	Fh		Res	served			Default = 00h

 Table 5-8
 Docking Station Window Registers - PCICFG 80h-FFh (cont.)



Table 5-8 Docking Station Window Registers - PCICFG 80h-FFh (cont.)

7	6	5	4	3	2	1	0
PCICFG D0h		Window 5 St	art Address Regi	ster - Byte 0: Add	dress Bits [7:0]		Default = 00h
Window 5 Sta - Register bi - The selecti Window 5 (rt Address Bits: ts [31:0] indicate t on between mem Control Register.	he start address f ory or I/O, as well	or one of the eight as other feature s	memory or I/O wi elections, are mac	ndows. le through the	RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG D1h		ress Bits [15:8]		Default = F0h			
PCICFG D2h		Window 5 Sta	rt Address Regis	ter - Byte 2: Addı	ress Bits [23:16]		Default = FFh
PCICFG D3h		Window 5 Sta	rt Address Regis	ter - Byte 3: Addı	ress Bits [31:24]		Default = FFh
PCICEG D4h		Window 5 St	op Address Begi	ster - Byte 0: Add	tress Bits [7:0]		Default = 00h
Window 5 Sto	p Address Bits:		op			R	0:
- Register bi	ts [31:0] indicate t	he stop address f	or one of the eight	memory or I/O wi	ndows.	Always	returns 0
PCICFG D5h		ress Bits [15:8]		Default = 00h			
PCICFG D6h Window 5 Stop Address Register - Byte 2: Address Bits [23:16]							Default = 00h
PCICFG D7h		Window 5 Sto	p Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h
PCICEG D8h		Window	v 5 Mask Bogiste	or - Byte 0: Mask	Rite [7:0]		Default - 00h
Window 5 May	ek Bite	Window	a s mask negiste	J - Dyte 0. Mask		B	
 Mask regis Setting any The registe Bits [1:0] a 	ter bits [23:2] allow bit to a 1 masks er should be writte re always 11 (mas	w Window 4 to be a out the compariso n to 0 to decode t sked).	aliased throughou n on this bit. he entire address.	t the memory or I/C) address space.	Always r	eturns 1.
PCICFG D9h		Window	/ 5 Mask Registe	r - Byte 1: Mask E	Bits [15:8]		Default = 00h
PCICFG DAh		Window	5 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG DBh			Window 5 Co	ontrol Register			Default = 48h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory	Window 5 Trap/SMI#: 0 = Disable 1 = Enable	Rese	erved
PCICFG DCh-DF	PCICFG DCh-DFh Reserved						



7	6	5	4	3	2	1	0
PCICFG E0h	·	Window 6 Sta	art Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = 00h
Window 6 Add - Register bi - The selecti Window 6	dress Bits: ts [31:0] indicate t on between mem Control Register.	he start address fo ory or I/O, as well	or one of the eight as other feature s	memory or I/O wi elections, are mad	ndows. le through the	RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG E1h		Window 6 Sta	rt Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = F0h
PCICFG E2h		Window 6 Star	t Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = FFh
PCICFG E3h		Window 6 Star	t Address Regis	ter - Byte 3: Addr	ress Bits [31:24]		Default = FFh
PCICFG E4h		Window 6 Sto	op Address Regi	ster - Byte 0: Add	Iress Bits [7:0]		Default = 00h
Window 6 Stop Address Bits: RO: - Register bits [31:0] indicate the stop address for one of the eight memory or I/O windows. Always rei							
PCICFG E5h Window 6 Stop Address Register - Byte 1: Address Bits [15:8] Default = 00							
PCICFG E6h Window 6 Stop Address Register - Byte 2: Address Bits [23:16] Default							Default = 00h
PCICFG E7h		Window 6 Stop	o Address Regis	ter - Byte 3: Addr	ress bits [31:24]		Default = 00h
PCICFG E8h		Windov	v 6 Mask Registe	er - Byte 0: Mask I	Bits [7:0]		Default = 03h
Window 6 Max - Mask regis - Setting any - The registe - Bits [1:0] a	sk Bits: ter bits [23:2] allov v bit to a 1 masks er should be writte re always 11 (mas	v Window 4 to be a out the comparison n to 0 to decode th sked).	aliased throughout n on this bit. ne entire address.	t the memory or I/C) address space.	R Always r	O: eturns 1.
PCICFG E9h		Window	6 Mask Register	r - Byte 1: Mask B	Bits [15:8]		Default = 00h
PCICFG EAh		Window	6 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG EBh			Window 6 Co	ontrol Register			Default = 00h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory	Window 6 Trap/SMI#: 0 = Disable 1 = Enable	Rese	erved
PCICFG ECh-EF	ħ		Res	erved			Default = 00h

 Table 5-8
 Docking Station Window Registers - PCICFG 80h-FFh (cont.)



Table 5-8 Docking Station Window Registers - PCICFG 80h-FFh (cont.) 7 6 5 4 0 3 2 1 PCICFG F0h Window 7 Start Address Register - Byte 0: Address Bits [7:0] Default = 00h RO: Window 7 Address Bits: If memory: reads 0. Register bits [31:0] indicate the start address for one of the eight memory or I/O windows. Always returns 0 If I/O: Decoding The selection between memory or I/O, as well as other feature selections, are made through the 0 = 16-bit Window 7 Control Register. AD[31:16] = 0 1 = 32-bit PCICFG F1h Window 7 Start Address Register - Byte 1: Address Bits [15:8] Default = F0h PCICFG F2h Default = FFh Window 7 Start Address Register - Byte 2: Address Bits [23:16] Window 7 Start Address Register - Byte 3: Address Bits [31:24] Default = FFh PCICFG F3h PCICFG F4h Window 7 Stop Address Register - Byte 0: Address Bits [7:0] Default = 00h Window 7 Stop Address Bits: RO: Register bits [31:0] indicate the stop address for one of the eight memory or I/O windows. Always returns 0 PCICFG F5h Window 7 Stop Address Register - Byte 1: Address Bits [15:8] Default = 00h PCICFG F6h Window 7 Stop Address Register - Byte 2: Address Bits [23:16] Default = 00h PCICFG F7h Window 7 Stop Address Register - Byte 3: Address Bits [31:24] Default = 00h PCICFG F8h Window 7 Mask Register - Byte 0: Mask Bits [7:0] Default = 03h RO: Window 7 Mask Bits: Mask register bits [23:2] allow Window 4 to be aliased throughout the memory or I/O address space. Always returns 1. Setting any bit to a 1 masks out the comparison on this bit. The register should be written to 0 to decode the entire address. Bits [1:0] are always 11 (masked). PCICFG F9h Window 7 Mask Register - Byte 1: Mask Bits [15:8] Default = 00h PCICFG FAh Window 7 Mask Register - Byte 2: Mask Bits [23:16] Default = 00h PCICFG FBh Window 7 Control Register Default = 00h Window points Reads are Writes can be Window 7 Reserved Cycle Reserved to ISA bus: posted: qualifier: Trap/SMI#: prefetchable: 0 = No0 = No0 = No0 = I/O0 = Disable 1 = Yes1 = Yes1 = Yes1 = Memory 1 = Enable Set to 0 for I/O Set to 0 for I/O window window PCICFG FCh-FFh Reserved Default = 00h

Cycle Decoding - Windows 4-7 can select either memory or I/O decoding, and allows for a decode range anywhere from one dword to the entire address space.

Cycle Trapping - Instead of passing a claimed cycle onto the intended slave PCI interface, the cycle controller can generate a STOP# or CSTOP# on the master PCI interface (primary PCI interface or slot interface) and cause the controlling device to back off. At the same time, the cycle controller generates an IRQ driveback cycle with SMI# active, therefore

converting the cycle into a System Management Interrupt trap.

At this point, the master will most likely retry the cycle, at which time the 82C824 will allow it to proceed. It may or may not be able to deliver valid data. The host chipset can then run its SMM code. The SMM code can read the SMI Status Register from the 82C824 to determine the window access that caused the SMI. Once the value has been read, the host must write a 1 back to each SMI indicator bit to re-enable trapping and SMI generation on that window.



5.2.4.3 ISA Window Selection

All docking station windows contain the ISA Window Selection bit. When set to 1, the window operation is modified as follows.

- When a cycle initiated on the primary is claimed through this window, the cycle will be immediately and automatically retried.
- On the docking station side, the 82C825 chip will claim the cycle and wait for positive decode on the ISA bus.
 - If positive decode is determined, the 82C825 logic will terminate the cycle normally.
 - If no positive decode can be achieved, the 82C825 logic will terminate the cycle with a target abort. Once this occurs, the 82C824 chip will simply ignore the next retry attempt on its primary and allow the cycle to pass to the local ISA bus of the host controller.

The retries occur up to the unit defined in PCICFG 5Eh[2:0].

5.2.4.4 Dual ISA Buses

Dual ISA buses are possible with the 82C824 chip used in conjunction with the 82C825 PCI-ISA Bridge chip. This feature depends on the ISA Windows feature of the 82C824 chip, which allows cycles destined for the remote docking ISA bus to be claimed with positive decoding from the primary PCI bus and then retried. If the cycle turns out not to be destined for the docking ISA bus, the 82C824 chip ignores the next retry so that the cycle will be claimed using subtractive decode by the host chipset.

The FireStar chip provides an additional feature that allows positive decode of cycles to known local ISA devices. This feature would conflict with the positive decode used by the 82C824 chip. Therefore, the 82C824 chip has the option of decoding on the slow clock instead of on the medium clock. This feature is enabled by writing PCICFG 5Eh[7] = 1.

When the feature is selected, the 82C824 logic will monitor the DEVSEL# line to determine whether FireStar (or anyone else) has claimed the cycle by fast or medium decode. Only if DEVSEL# remains high through the medium decode clock will the 82C824 chip claim the cycle.

The slow decode feature works only for windows enabled as ISA windows. Other windows will continue to use a medium decode.



5.3 PCMCIA Controller 0 and 1 Register Groups

The PCMCIA Controller core provides programming registers grouped as General Purpose, I/O Mapping Window, Memory Mapping Window, and Special. The PCMCIA Socket Configuration Registers are addressed for Slot A, B, C, or D. The index/data address to which the registers respond must be selected through the PCMCIA configuration register at PCICFG 53h (in the PCI configuration space). The registers can also be directly accessed in the system memory space if desired as MEMOFST from the CardBus Base Address (PCICFG 10h).

5.3.1 General Purpose Register Group

Table 5-9 gives the bit formats for the PCMCIA General Purpose Register Group. The Index corresponds to the slot (Slot A starts at Index 00h, Slot B at 40h, Slot C at 80h and Slot D at C0h) or as previously stated, these registers can be accessed directly in system memory (MEMOFST).

7	6	5	4	3	2	1	0
Index 00h, 40h,	80h, C0h / MEMC	FST 800h	Identification	Register (RO)			Default = 87h
Interface Type ported in 00 = I/O only 01 = Memory 10 = Memory 11 = Reserved	- indicate sup- iterfaces. only and I/O (always) d	Chip revision level (RO): 00 = 1st revision 0111 = 0100 = 0010 =		1111 = C 0111 = C 0100 = H 0010 = C	Revision number bits [3:0] (RO): OPTi 82C852 PCMCIA Controller OPTi 82C824 CardBus Controller (always) Intel 82C365SL Cirrus 672x		
Index 01h, 41h,	Index 01h, 41h, 81h, C1h / MEMOFST 801hInterface Status Register (RO)Default = 00h						
Reserved	Card power: 0 = Off 1 = On	RDY/BSY# state: 0 = Busy 1 = Ready	WP state: 0 = Not write protected 1 = Write protected	CD2# state: 0 = CD2# high 1 = CD2# low	CD1# state: 0 = CD1# high 1 = CD1# low	BVD2/ SPKR state: 0 = Low 1 = High	BVD1/ STSCHG# state: 0 = Low 1 = High
Index 02h, 42h, 82h, C2h / MEMOFST 802h Power Control Register Default = 00h							
Socket signals: 0 = Disable 1 = Enable (tristate or drive low)	Reserved: Write bit as read.	Auto card power-up on insertion (RO): 0 = Disable (always)	Card VC Sets VCC5EN-V bit values. Refer to Table 5-	C control: CC3EN to these 5.	Slot VCC threshold scaling: 0 = 3.3V 1 = 5.0V	Card VP Sets VPPPGM-V bit values. Refer to Table 5-	P control: /PP3/5 to these 5.
Index 03h, 43h,	83h, C3h / MEMC	FST 803h	Reset and Gener	al Control Regist	ter		Default = 00h
Reserved: Write bit as read.	RESET signal state: 0 = Active (high) 1 = Inactive	PCMCIA card interface: 0 = Memory 1 = I/O	Reserved: Write bit as read.	0000 = None 0001 = Reser 0010 = Reser 0011 = IRQ3 0100 = IRQ4 0101 = IRQ5	IREQ 0110 ved 0111 ved 1000 1001 1010	routing: = Reserved 101 = IRQ7 110 = Reserved 110 = IRQ9 111 = IRQ10 111	1 = IRQ11 0 = IRQ12 1 = Reserved 0 = IRQ14 1 = IRQ15
Index 04h, 44h,	84h, C4h / MEMC	FST 804h	Card Status C	hange Register			Default = 00h
	Rese Write bits	erved: 3 as read.		CDx# status change or soft- ware interrupt: 0 = No 1 = Yes	RDY/BSY# has gone high: 0 = No 1 = Yes = 0 for I/O cards	BVD2 has gone low: 0 = No 1 = Yes = 0 for I/O cards	BVD1/ STSCHG# has gone low: 0 = No 1 = Yes





7	6	5	4	3	2	1	0
Index 05h, 45h, 8	85h, C5h / MEMC	FST 805h STS	CHG# Interrupt (Configuration Re	gister		Default = 00h
STSCHG# routing (overridden when PCICFG 3Eh[7] = 0): 0000 = None 0110 = Reserved 1011 = IRQ11 0001 = Reserved 0111 = IRQ7 1100 = IRQ12 0010 = Reserved 1000 = Reserved 1101 = Reserved 0011 = IRQ3 1001 = IRQ9 1110 = IRQ14 0100 = IRQ4 1010 = IRQ10 1111 = IRQ15 0101 = IRQ5 1101 = IRQ5 1111 = IRQ15				STSCHG# on CD1-2# change: 0 = Disable 1 = Enable	STSCHG# on RDY/BSY# low- to-high change: 0 = Disable 1 = Enable	STSCHG# on battery warning BVD2 high-to- low change: 0 = Disable 1 = Enable	STSCHG# on battery dead BVD1 high-to- low change: 0 = Disable 1 = Enable
Index 06h, 46h,	86h, C6h / MEMC	FST 806h	Address Window	w Enable Registe	er		Default = 00h
I/O Window 1: 0 = Disable 1 = Enable	I/O Window 0: 0 = Disable 1 = Enable	Reserved	Memory Window 4: 0 = Disable 1 = Enable	Memory Window 3: 0 = Disable 1 = Enable	Memory Window 2: 0 = Disable 1 = Enable	Memory Window 1: 0 = Disable 1 = Enable	Memory Window 0: 0 = Disable 1 = Enable

Table 5-9	PCMCIA	General Pur	pose Registe	r Group	(cont.)
-----------	--------	-------------	--------------	---------	---------

5.3.1.1 Power Control

Bits 02h[4:3] set the external VCC5EN and VCC3EN pin levels directly. Bits 02h[1:0] set the external VPPPGM-VPP3/5 pin levels directly. The interpretation of these signals depends on the external logic used. Socket Services must be aware of the hardware design in order to make the proper selections.

Table 5-10 shows how the external control signals are interpreted by a typical power control chip, the Micrel 2560. Using this device allows the power control to be compatible with the Intel 82365SL definition. In the table, 'Disabled' = high impedance; 'Ground' indicates that the voltage source is actively clamped to ground.

Slot VCC Threshold Scaling - The threshold level of the chip input buffers is controlled by bit 02h[2] and is independent of the voltage control pin settings. This independent selection feature allows the designer to choose a voltage control chip with different control pin selection definitions than the Micrel 2560 part. The voltage threshold should be set by software according to the card voltage being enabled.

Table 5-10 Voltage Control Pin Interpretations using Micrel 2560 Chip									
VCC5EN bit 02h[4]	VCC3EN bit 02h[3]	Card VCC Selection	VPPPGM/ bit 02h[1]	VPP3/5 bit 02h[0]	Card VPP Selection				
0	0	Disabled	0	0	Disabled				
			0	1	Disabled				
			1	0	Disabled				
			1	1	Ground				
0	1	3.3V	0	0	Disabled				
			0	1	3.3V				
			1	0	12V				
			1	1	Ground				
1	0	5.0V ⁽¹⁾	0	0	Disabled				
			0	1	5.0V				
			1	0	12V				
			1	1	Ground				
1	1	3.3V ⁽²⁾	0	0	Disabled				
			0	1	3.3V				
			1	0	5.0V				
			1	1	Ground				

T I I E 40				
1 able 5-10	Voltage Control Pin	Interpretations	usina Micre	1 2560 Chip

Notes: (1) If the VS2 (5.0VDET) pin from the card is grounded, VCC5EN-VCC3EN stay low when bits 02h[4:3] = 10. This feature prevents 5.0V from being applied to a 3.3V-only card.

(2) This setting of '11' should not be used to select 3.3V, as it may be reassigned to a lower voltage in the future.



5.3.2 I/O Mapping Window Register Group

The I/O Window Registers contain bits that maintain Cirrus 6722 compatibility. Only the window address offset is shown.

See below for calculation of base index address for each of the two available windows.

7	6	5	4	3	2	1	0	
Offset +7h	Diffset +7h I/O Window Control Register Default = 00h							
Window 1 additional wait states: 0 = None 1 = One	Window 1 zero-wait 8-bit cycles: 0 = No 1 = Yes	Window 1 size select: 0 = Use bit 4 1 = Use IOIS16#	Window 1 data size: 0 = 8 bits 1 = 16 bits	Window 0 additional wait states: 0 = None 1 = One	Window 0 zero-wait 8-bit cycles: 0 = No 1 = Yes	Window 0 size select: 0 = Use bit 0 1 = Use IOIS16#	Window 0 data size: 0 = 8 bits 1 = 16 bits	
Offset +8h		I/O Window Star	rt Address Regis	ter - Byte 0: Add	ress Bits IOS[7:0]	Default = 00h	
Offset +9h		I/O Window Star	t Address Regist	er - Byte 1: Addr	ess Bits IOS[15:8	3]	Default = 00h	
Offset +Ah		I/O Window Stop	Address Regist	er - Byte 0: Addr	ess Bits IOST[7:0	D]	Default = 00h	
Offset +Bh	Diffset +Bh I/O Window Stop Address Register - Byte 1: Address Bits IOST[15:8] Default = 0							

Table 5-11 I/O Mapping Window Register Group - Offset +7h through +Bh

Table 5-12 Index Addresses for I/O Window Registers

		I/O Window 0				I/O Window 1			
I/O Window	I/O Window	Start Address		Stop Address		Start Address		Stop Address	
Address for:	Control	Byte 0	Byte 1	Byte 0	Byte 1	Byte 0	Byte 1	Byte 0	Byte 1
Slot A	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh
Slot B	47h	48h	49h	4Ah	4Bh	4Ch	4Dh	4Eh	4Fh
Slot C	87h	88h	89h	8Ah	8Bh	8Ch	8Dh	8Eh	8Fh
Slot D	C7h	C8h	C9h	CAh	CBh	CCh	CDh	CEh	CFh
MEMOFST	807h	808h	809h	80Ah	80Bh	80Ch	80Dh	80Eh	80Fh



5.3.3 Memory Mapping Window Register Group

Only the window address offset is shown in Table 5-13. See Table 5-14 for the base index address for each of the five available windows.

Zero Wait States - This setting enables shorter cycles for faster PCMCIA cards.

Command Length - This value selects the command length for both 8-bit and 16-bit windows. In the 82365SL part, this value controls only 16-bit windows.

Calculation of Addresses for all Memory Windows - Add the offset shown in Table 5-14 to the Index Base for the desired slot and window listed.

Table 5-13 Memory Mapping Window Register Group - Offset +0h through +5h

					1		
6	5	4	3	2	1	0	
Ме	emory Window S	tart Address Reg	ister - Byte 0: Ad	dress Bits MS[1	9:12]	Default = 00h	
	Memor	ry Window Start	Address Register	r - Byte 1		Default = 00h	
Zero wait	Rese	erved:	Memory N	Apping Windows	Start Address bits	MS[23:20]	
states:	Write bits	s as read.	-				
0 = No							
1 = Yes							
MEMOFST (see Table 5-14) Memory Window Start Address Register - Byte 2: Address Bits MS[31:24] Default = 00h							
Official Oh							
Me	mory window St	op Address Regi	ster - Byte U: Add		9:12]	Default = 00h	
	Memo	ry Window Stop	Address Register	- Byte 1		Default = 00h	
ngth (ATCLKs):	Rese	erved:	Memory Mapping Window Stop Address bits MST[23:20]				
10 = Four	Write bit	as read.					
11 = Five							
Memo	ory Window Offs	et Address Regis	ster - Byte 0: Add	ress Bits MOFS	[19:12]	Default = 00h	
	Memor	y Window Offset	Address Registe	r - Byte 1		Default = 00h	
Memory	Memory Mapping Window Offset Address bits MOFST[25:20]						
access:							
0 = Common							
1 = Attribute							
	6 Zero wait states: 0 = No 1 = Yes Table 5-14) Me Me Me Memory access: 0 = Common 1 = Attribute	6 5 Memory Window S Memory Window States: Memory 0 = No 1 = Yes Table 5-14) Memory Window St Memory Window Offs Memory Window Offs Memory Memory access: 0 = Common 1 = Attribute	6 5 4 Memory Window Start Address Reg Memory Window Start A Zero wait states: 0 = No 1 = Yes 0 = No 1 = Yes Write bits as read. Table 5-14) Memory Window Start Address Regi Memory Window Stop Address Regi Memory Window Stop Address Regi In a Four 11 = Five Memory Window Offset Address Regis Memory access: 0 = Common 1 = Attribute	6 5 4 3 Memory Window Start Address Register - Byte 0: Add Memory Window Start Address Register Zero wait states: Reserved: Write bits as read. Memory M 0 = No 1 = Yes Memory Window Start Address Register - Byte 2: Add Table 5-14) Memory Window Stop Address Register - Byte 0: Add Memory Window Stop Address Register - Byte 0: Add Memory Window Stop Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory Window Offset Address Register - Byte 0: Add Memory access: Memory Memory Mapping Window Offset 0 = Common Memory Memory Mapping Window Offset	6 5 4 3 2 Memory Window Start Address Register - Byte 0: Address Bits MS[19] Memory Window Start Address Register - Byte 1 Zero wait states: 0 = No 1 = Yes Memory Mapping Window Start Address Register - Byte 1 Table 5-14) Memory Window Start Address Register - Byte 2: Address Bits MS[3] Memory Window Stop Address Register - Byte 0: Address Bits MS[1] Memory Window Stop Address Register - Byte 0: Address Bits MST[1] Memory Window Stop Address Register - Byte 1 Ingth (ATCLKs): 10 = Four 11 = Five Reserved: Write bit as read. Memory Mapping Window Stop Address Register - Byte 1 Memory Window Offset Address Register - Byte 0: Address Bits MOFST Memory Window Offset Address Register - Byte 1 Memory Window Offset Address Register - Byte 1 Memory Memory Mapping Window Offset Address bits N Memory access: 0 = Common 1 = Attribute Memory Mapping Window Offset Address bits N	6 5 4 3 2 1 Memory Window Start Address Register - Byte 0: Address Bits MS[19:12] Memory Window Start Address Register - Byte 1 Zero wait states: 0 = No 1 = Yes Reserved: Write bits as read. Memory Mapping Window Start Address bits Memory Window Start Address Register - Byte 2: Address Bits MS[31:24] Memory Window Stop Address Register - Byte 0: Address Bits MS[19:12] Memory Window Stop Address Register - Byte 0: Address Bits MST[19:12] Memory Window Stop Address Register - Byte 1 Memory Window Offset Address Register - Byte 0: Address Bits MOFST[19:12] Memory Memory Mapping Window Stop Address bits N Memory Window Offset Address Register - Byte 0: Address Bits MOFST[19:12] Memory Memory Mapping Window Stop Address bits N Memory Window Offset Address Register - Byte 1 Memory Memory Mapping Window Offset Address Bits MOFST[25:20] Memory access: 0 = Common Memory Mapping Window Offset Address bits MOFST[25:20] Memory access: 0 = Common Memory Mapping Window Offset Address bits MOFST[25:20]	



		Start Address	S	Stop A	ddress	Offset /	Address
Index Base For:	Byte 0	Byte 1	Byte 2	Byte 0	Byte 1	Byte 0	Byte 1
Memory Window 0#	•	•	•	•			
Slot A	10h	11h		12h	13h	14h	15h
Slot B	50h	51h		52h	53h	54h	55h
Slot C	90h	91h		92h	93h	94h	95h
Slot D	D0h	D1h		D2h	D3h	D4h	D5h
MEMOFST	810h	811h	840h	812h	813h	814h	815h
Memory Window 1#							
Slot A	18h	19h		1Ah	1Bh	1Ch	1Dh
Slot B	58h	59h		5Ah	5Bh	5Ch	5Dh
Slot C	98h	99h		9Ah	9Bh	9Ch	9Dh
Slot D	D8h	D9h		DAh	DBh	DCh	DDh
MEMOFST	818h	819h	841h	81Ah	81Bh	81Ch	81Dh
Memory Window 2#							
Slot A	20h	21h		22h	23h	24h	25h
Slot B	60h	61h		62h	63h	64h	65h
Slot C	A0h	A1h		A2h	A3h	A4h	A5h
Slot D	E0h	E1h		E2h	E3h	E4h	E5h
MEMOFST	820h	821h	842h	822h	823h	824h	825h
Memory Window 3#							
Slot A	28h	29h		2Ah	2Bh	2Ch	2Dh
Slot B	68h	69h		6Ah	6Bh	6Ch	6Dh
Slot C	A8h	A9h		AAh	ABh	ACh	ADh
Slot D	E8h	E9h		EAh	EBh	ECh	EDh
MEMOFST	828h	829h	843h	82Ah	82Bh	82Ch	82Dh
Memory Window 4#							
Slot A	30h	31h		32h	33h	34h	35h
Slot B	70h	71h		72h	73h	74h	75h
Slot C	B0h	B1h		B2h	B3h	B4h	B5h
Slot D	F0h	F1h		F2h	F3h	F4h	F5h
MEMOFST	830h	831h	844h	832h	833h	834h	835h

 Table 5-14
 Index Base Addresses for Memory Windows



5.3.4 Special PCMCIA Register Group

The 82C824 PCMCIA logic provides compatibility with the Intel 82365SL PCMCIA chipset. In addition, certain Cirrus 6722 PCMCIA chipset features are implemented. Since there are register conflicts between these two devices in certain locations, the 82C824 PCMCIA logic implements the register features as noted below.

5.3.4.1 DMA on the PCMCIA Interface

DMA operations are described with respect to system memory access. During a DMA write, data is transferred from a PC Card to system memory. During a DMA read, data is transferred from system memory to a PC Card. Address lines to the PC Card are ignored during DMA operations. DMA signals are defined as follows for the PCMCIA interface.

DREQ# - The DMA Request signal DREQ# is only available when a PC Card and socket are configured for DMA operations. Note that DREQ# is active low, opposite to the traditional ISA bus sense of the signal. A PC Card asserts DREQ# to indicate to the host that it is requesting service. The PC Card asserts DREQ# until the host responds by asserting DACK. A PC Card may use any one of the following three pins for DREQ#: SPKR#, INPACK# or IOIS16#. The PC Card indicates the pin used for DREQ# in the Miscellaneous Features Field of the card configuration header (CIS).

DACK - A DMA transfer is indicated when DACK is active along with either IOR# or IOW#. Note that DACK is active high, opposite to the traditional ISA bus sense of the signal. The 82C824 uses the card REG# pin to indicate a DMA operation. The card must be programmed for an I/O interface before the DMA interface can be enabled. The DACK(REG#) signal is then used to distinguish between a DMA cycle and a normal I/O cycle. For a normal I/O cycle, REG# is held low for the complete bus cycle. For a DMA transfer, REG# is held high during the entire DMA bus cycle.

TC - The 82C824 signals terminal count for DMA read operations by asserting WE# along with IOW#, and for DMA write operations by asserting OE# along with IOR#.

DMA Control Register 5.3.4.2

The DMA Control Register uses a similar format to that available in the Cirrus 6722 register set at offset 3Fh for its upper 3 bits; however, bits [4:0] are different. Bits [2:0] select the DMA channel because, unlike the Cirrus controller, the 82C824 controller generates all DMA channel requests directly (it does not depend on the host to redirect the DREQ/ DACK lines). Bits [4:3] allow enabling of built-in pull-up resistors that are not available on the Cirrus part.

DREQ# Select - These bits select the pin that will be used to provide the DREQ# signal to the PCMCIA card. Most PCM-CIA cards will be able to sacrifice INPACK# for the DREQ# function; the IOIS16# and SPKR# pins are offered as alternatives. The "No DMA function" disables the DMA feature altogether and eliminates the need for the bit 1Eh[6] used by the Cirrus 6722 to enable DMA operation.

CD1-2# and VS1-2 Pull-ups - The PCMCIA card detect (CD1-2#) and voltage sense (VS1-2) lines are normally pulled up internal to the 82C824 chip to avoid the need for external resistors. The control bit is provided to disable these resistors during power-down situations.

DMA Channel - These bits indicate the system DMA channel to which the DREQ will be directed. DRQ0-3 are 8-bit channels; DRQ5-7 are 16-bit channels. These bits are not present in the Cirrus 6722 part.

Table 5-15	DMA Control	Register					
7	6	5	4	3	2	1	0
Index 3Fh, 7Fh, BFh, FFh / MEMOFST 83Fh			DMA Con	trol Register			Default = 00h
DREC 00 = No DM/ 01 = Use INF)# select: A function PACK#	Reserved ⁽¹⁾	BVD1-2, RDY/BSY# pull-ups:	INPACK#, WAIT# pull-ups:	000 = DRQ0 011 = DRQ3	DMA channel: 001 = DRQ1 100 = Reserved	010 = DRQ2 101 = DRQ5
10 = Use IOI 11 = Use SP	IS16# 'KR#		0 = Disable (default)	0 = Disable (default)	110 = DRQ6	111 = DRQ7	
			1 = Enable	1 = Enable			
(1) The CD1-2#	# and VS1-2 pull-up	s are controlled o	lobally through P	CICFG 51h[4].	-		



5.3.4.3 ATA Interface

The ATA Control Register is provided to allow a minor redefinition of the interface to accommodate ATA interface devices, normally IDE types of devices such as disk drives and Flash EEPROM cards. This register is not strictly compatible with the register at offset 26h in the Cirrus 6722 register set.

Interface Mode - Selecting ATA mode changes operation as follows:

- 1) Bits 3Eh[7:3] are enabled to manually control address bits A[25:21] to the card.
- 2) CE1# takes on the IDE function of CS1# which goes low when address bit A9 is low (address range 1F0-1F7h or 170-177h).

 CE2# takes on the IDE function of CS3# which goes low when address bit A9 is high (address range 3F6-3F7h or 376-377h).

For proper operation of a card with this type of interface, it is also necessary to program the I/O Mapping Windows to the 1F0-1F7h (or 170-177h) range and to the 3F6-3F7h (or 376-377h) range.

5.3.4.4 Control Registers

The PCMCIA slot interface implements the VS1 and VS2 signals. The new PCMCIA specification allows VS1-2 to be used in determining whether a card can be powered up at 5.0V or not according to Table 5-17. This information pertains to the Miscellaneous Control Register at offset 16h, described in 5.3.4.5.

 Table 5-16
 ATA Control Register

7	6	5	4	3	2	1	0
Index 3Eh, 7Eh,	BEh, FEh / MEM	OFST 83Eh	rol Register			Default = 00h	
A25 (CSEL control)	A24 (M/S# control)	A23 (VU control)	A22 (Misc. control)	A21 (Misc. control)	Card RESET polarity: 0 = Normal 1 = Inverted	Card IREQ# polarity: 0 = Normal 1 = Inverted	Interface mode: 0 = PCMCIA 1 = ATA

Table 5-17 VS1-2 Status Indication for PCMCIA Cards.

VS2	VS1	Key on PC Card	PCMCIA Card Type Indicated
Open	Open	5.0V	5.0V R2 card
Open	Ground	Low Voltage	3.3V R2 card
Open	Ground	5.0V	3.3V or 5.0V R2 card
Ground	Open	Low Voltage	Low Voltage R2 card
Ground	Ground	Low Voltage	Low Voltage or 3.3V R2 card
Ground	Ground	5.0V	Low Voltage, 3.3V, or 5.0V R2 card



5.3.4.5 Miscellaneous Control Register

At offset 16h, the Intel 82365SL implements the Card Detect and General Control Register, while the Cirrus 6722 part implements Miscellaneous Control Register 1. The PCMCIA controller register at this offset incorporates bits from both of these registers and is therefore **not** strictly compatible with either.

TC Timing - Bit 16h[6] is provided to control the duration of Terminal Count (TC) to the PCMCIA DMA card. While the PCMCIA specification requires that TC be taken away before command, the Cirrus data book shows TC asserted even after the command edge. DMA cards designed to latch TC on the rising edge of command must set 16h[6] = 1.

I/O Command and Address Setup Time - Bits 16h[7] and 16h[3:2] allow performance that is faster than the PCMCIA specification requires for many cards. These bits should be set only for cards that are capable of using this enhanced timing.

5.3.4.6 Global Control Register

Only one bit of this Intel 82365SL register is implemented. The other bits correspond to IRQ manipulation that is unnecessary in the 82C824 chip.

Reset Change Status - Bit 1Eh[2] selects the mode used to clear status change events in the Card Status Change Register at offset 04h. In its default setting of 1Eh[2] = 0, the status change events are all cleared at once every time the register at offset 04h is read. If 1Eh[2] = 1, reading the register at offset 04h does not clear any events. To clear each event, software must write a 1 to the bit position at offset 04h that indicated status change event. Effectively, writing back the same value read will clear the status change event.

Table 5-18	Miscellaneous and Global Control Registers	
------------	--	--

7	6	5	4	3	2	1	0	
Index 16h, 56h, 96h, D6h / MEMOFST 816h Miscellaneous Control Register Default =								
I/O command: 0 = Based on standard ISA timing 1 = Short (6 PCICLKs)	TC timing: 0 = PCMCIA standard 1 = Stays active past end of cmd.	Reset Cfg. Reg- isters if CD1-2# go high (RO): 1 = Yes (always)	SPKROUT: 0 = Disable 1 = Driven if PCICFG 50h[1] = 1	Memory cycle address setup time: 00 = 3 PCICLKs 01 = 2 PCICLKs 10 = 1 PCICLK 11 = None		VS1 status (RO): 0 = Low 1 = High	VS2 status (RO): 0 = 3.3V 1 = 5.0V	
Index 1Eh, 5Eh,	Index 1Eh, 5Eh, 9Eh, DEh / MEMOFST 81Eh Global Control Register Default = 00h							
Rese Write a	rved: is read.	Zoomed video port (reassigns A[25:4], IOIS16#, INPACK#, SPKR#): 0 = Disable 1 = Enable	Reserved: Write as read.		Reset change status: 0 = On status change reg read 1 = On write to bit	e Reserved: Write as read.		



5.4 Register Summary

Table 5-19 summarizes the locations, register names, and default values for the PCI Bridge 0 and 1 Register Groups. Note that the table lists only the PCICFG location, the Card-

Bus Control Group can also be accessed in system memory space. Refer to Section 5.2.3 for details regarding accessing those memory locations.

Loc.	Register Name	Default				
PCICFG 00h-4Fh: Base Register Group						
00h 01h	Vendor Identification Register (RO) Byte 0 Byte 1	45h 10h				
02h 03h	Device ID (RO) Byte 0 Byte 1	24h C8h				
04h 05h	PCI Command Register Byte 0 Byte 1	04h 00h				
06h 07h	PCI Status Register Byte 0 Byte 1	00h 02h				
08h	Revision Register (RO)	10h				
09h	Prgrm Interface Class Code Register (RO)	00h				
0Ah 0Bh	Class Code Register (RO) Byte 0 Byte 1	07h 06h				
0Ch	Cache Line Size Register	00h				
0Dh	Latency Timer Register	00h				
0Eh	Header Type Register	82h				
0Fh	BIST Register	00h				
10h 11h 12h 13h	CardBus Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h				
14h- 15h	Reserved	00h				
16h 17h	PCI Secondary Bus Status Register Byte 0 Byte 1	00h 02h				
18h	Primary PCI Bus Number Register	00h				
19h	CardBus Number Register	00h				
1Ah	Subordinate Bus Number Register	00h				
1Bh	CardBus Latency Timer Register	00h				
1Ch 1Dh 1Eh 1Fh	Memory Window 0 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh				

Loc.	Register Name	Default
20h 21h 22h 23h	Memory Window 0 Limit Address Register Byte 0: Address Bits [7:0 Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
24h 25h 26h 27h	Memory Window 1 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
28h 29h 2Ah 2Bh	Memory Window 1 Limit Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
2Ch 2Dh 2Eh 2Fh	I/O Window 0 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
30h 31h 32h 33h	I/O Window 0 Limit Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
34h 35h 36h 37h	I/O Window 1 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
38h 39h 3Ah 3Bh	I/O Window 1 Limit Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
3Ch	CINT# Interrupt Line Register for Status Change	00h
3Dh	CSTSCHG Interrupt Pin Register for Status Change (RO)	01h
3Eh 3Fh	Bridge Control Register Byte 0 Byte 1	40h 03h
40h 41h	Subsystem Vendor Register Byte 0: Bits [7:0] Byte 1: Bits [15:8]	00h 00h



able 5-19 PCI Bridge 0 and 1 Register Groups Summary (
Loc.	Register Name	Default		
	Subsystem ID Register			
42h 42h	Byte 0: Bits [7:0]	00h		
4311		0011		
116	16-Bit PC Card Legacy Mode Addr. Register	016		
440 45h	Byte 0. Dils [7.0] Byte 1: Address Bits [15:8]	00h		
46h	Byte 2: Address Bits [23:16]	00h		
47h	Byte 3: [31:24]	00h		
48h	Docking INTA# Interrupt Assign. (Slot A only)	01h		
49h	Docking INTB# Interrupt Assign. (Slot A only)	02h		
4Ah	Docking INTC# Interrupt Assign. (Slot A only)	03h		
4Bh	Reserved	00h		
4Ch	Docking Detect Interrupt Assignment Register	01h		
4Dh-	Reserved	00h		
4Fh				
PCICFO	a 50h-5Fh: Specific Register Group	1		
50h	PCI Host Feature Control Register	01h		
51h	Slot Feature Control Register 1	00h		
52h	Slot Feature Control Register 2	0Fh		
53h	PCMCIA Controller Configuration Register	03h		
	IRQ Driveback Address Register			
54h	Byte 0: Address Bits [7:0]	30h		
55h	Byte 1: Address Bits [15:8]	33h		
560 57h	Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	33N 33h		
5711		0011		
EQh	DRQ Remap Base Address Register	00h		
59h	Byte 1: Address Bits [1:0]	00h		
5Ah	Byte 2: Address Bits [23:16]	00h		
5Bh	Byte 3: Address Bits [31:24]	00h		
5Ch	DMA Channel Selector Register	00h		
5Dh	SMI Status Register (Slot A only)	00h		
5Eh	Primary Retry Limit Register	07h		
5Fh	Retry Count Readback Register	00h		
PCICFO	6 60h-74h: CardBus Register Group			
	CardBus Socket Event Register			
60h	Byte 0	00h		
61h	Byte 1	00h		
62h	Byte 2	00h		
63h	Byte 3	00h		
	CardBus Socket Mask Register			
64h	Byte 0	00h		
65h	Byte 1	00h		
650 675	Byte 2	00h		
0/11	Dyte S	0011		

Loc.	Register Name	Default
68h 69h 6Ah 6Bh	CardBus Socket Present State Register Byte 0 (RO) Byte 1 Byte 2 Byte 3	00h 00h 00h 30h
6Ch 6Dh 6Eh 6Fh	CardBus Force Event Register Byte 0 Byte 1 Byte 2 Byte 3	00h 00h 00h 00h
70h 71h 72h 73h	CardBus Control Register Byte 0 Byte 1 Byte 2 Byte 3	00h 00h 00h 00h
74h	Reserved	00h
PCICFG	80h-FFh: Docking Station Window Registers	
80h 81h 82h 83h	Window 0 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
84h 85h 86h 87h	Window 0 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
88h 89h 8Ah	Window 0 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	FFh 0Fh 00h
8Bh	Window 0 Control Register	08h
8Ch- 8Fh	Reserved	00h
90h 91h 92h 93h	Window 1 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
94h 95h 96h 97h	Window 1 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
98h 99h 9Ah	Window 1 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	FFh 0Fh 00h
9Bh	Window 1 Control Register	08h
9Ch- 9Fh	Reserved	00h



Table 5-19 PCI Bridge 0 and 1 Register Groups Summary (cont.)

Loc.	Register Name	Default
A0h A1h A2h A3h	Window 2 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	FCh FFh 00h 00h
A4h A5h A6h A7h	Window 2 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
A8h A9h AAh	Window 2 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	03h 00h 00h
ABh ACh- AFh	Window 2 Control Register Reserved	00h 00h
B0h B1h B2h B3h	Window 3 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	FCh FFh 00h 00h
B4h B5h B6h B7h	Window 3 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
B8h B9h BAh	Window 3 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	00h 00h 00h
BBh	Window 3 Control Register	00h
BCh- BFh	Reserved	00h
C0h C1h C2h C3h	Window 4 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
C4h C5h C6h C7h	Window 4 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
C8h C9h CAh	Window 4 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	00h 00h 00h
CBh	Window 4 Control Register	48h
CCh- CFh	Reserved	00h

-7		
Loc.	Register Name	Default
D0h D1h D2h D3h	Window 5 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
D4h D5h D6h D7h	Window 5 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
D8h D9h DAh	Window 5 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	00h 00h 00h
DBh DCh- DFh	Window 5 Control Register Reserved	48h 00h
E0h E1h E2h E3h	Window 6 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
E4h E5h E6h E7h	Window 6 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address bits [31:24]	00h 00h 00h 00h
E8h E9h EAh	Window 6 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	03h 00h 00h
EBh	Window 6 Control Register	00h
ECh- EFh	Reserved	00h
F0h F1h F2h F3h	Window 7 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
F4h F5h F6h F7h	Window 7 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
F8h F9h FAh	Window 7 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	03h 00h 00h
FBh	Window 7 Control Register	00h
FCh- FFh	Reserved	00h



Table 5-19 summarizes the locations, register names, and default values for the PCMCIA Controller 0 and 1 Register Groups. Note that the table lists only the index location, the

General Purpose Register Group can also be accessed in system memory space. Refer to Section 5.3 for details regarding accessing those memory locations.

			•		
	Index I	ocation			
Slot A	Slot B	Slot C	Slot D	Register Name	Default
PCMCIA Gen	eral Purpose R	egister Group			
00h	40h	80h	C0h	Identification Register (RO)	87h
01h	41h	81h	C1h	Interface Status Register (RO)	00h
02h	42h	82h	C2h	Power Control Register	00h
03h	43h	83h	C3h	Reset and General Control Register	00h
04h	44h	84h	C4h	Card Status Change Register	00h
05h	45h	85h	C5h	STSCHG# Interrupt Configuration Register	00h
06h	46h	86h	C6h	Address Window Enable Register	00h
/O Mapping	Window Registe	er Group			
07h	47h	87h	C7h	I/O Window Control Register	00h
				I/O Window 0 Start Address Register	
08h	48h	88h	C8h	Byte 0: Address Bits IOS[7:0]	00h
09h	49h	89h	C9h	Byte 1: Address Bits IOS[15:8]	00h
				I/O Window 0 Stop Address Register	
0Ah 0Bh	4Ah 4Bh	8An 8Bh	CAh	Byte 0: Address Bits IOST[7:0] Byte 1: Address Bits IOST[15:8]	00h
UDIT	4011	ODII	OBII	L/O Window 1 Start Address Projector	0011
0Ch	4Ch	8Ch	CCh	Byte 0: Address Bits IOS[7:0]	00h
0Dh	4Dh	8Dh	CDh	Byte 1: Address Bits IOS[15:8]	00h
				I/O Window 1 Stop Address Register	
0Eh	4Eh	8Eh	CEh	Byte 0: Address Bits IOST[7:0]	00h
0Fh	4Fh	8Fh	CFh	Byte 1: Address Bits IOST[15:8]	00h
Memory Map	ping Window R	egister Group			
				Memory Window 0 Start Address Register	
10h	50h	90h	D0h	Byte 0: Address Bits MS[19:12]	00h
11	510	910	Din	Byte 1: Address Bits MS[23:20]	UUN
12h	52h	92h	D2h	Memory Window 0 Stop Address Register	00h
13h	53h	93h	D3h	Byte 0: Address Bits MST[13:12] Byte 1: Address Bits MST[23:20]	00h
	-	-	-	Memory Window 0 Offset Address Register	
14h	54h	94h	D4h	Byte 0: Address Bits MOFST[19:12]	00h
15h	55h	95h	D5h	Byte 1: Address Bits MOFST[25:20]	00h
				Memory Window 1 Start Address Register	
18h	58h	98h	D8h	Byte 0: Address Bits MS[19:12]	00h
19h	59h	99h	D9h	Byte 1: Address Bits MS[23:20]	00h
1 4 4	EAL	0.4 h		Memory Window 1 Stop Address Register	0.01-
1 AN 1 Bh	5An 5Bh	9An 9Rh	DAN DRh	Byte 1: Address Bits MST[23:20]	00h 00h
	0011	0011		Memory Window 1 Offset Address Register	3011
1Ch	5Ch	9Ch	DCh	Byte 0: Address Bits MOFST[19:12]	00h
1Dh	5Dh	9Dh	DDh	Byte 1: Address Bits MOFST[25:20]	00h
		1		Memory Window 2 Start Address Register	
20h	60h	A0h	E0h	Byte 0: Address Bits MS[19:12]	00h
21h	61h	A1h	E1h	Byte 1: Address Bits MS[23:20]	00h

Table 5-20 PCMCIA Controller 0 and 1 Register Groups Summary



	Index L	ocation			
Slot A	Slot B	Slot C	Slot D	Register Name	Default
22h 23h	62h 63h	A2h A3h	E2h E3h	Memory Window 2 Stop Address Register Byte 0: Address Bits MST[19:12] Byte 1: Address Bits MST[23:20]	00h 00h
24h 25h	64h 65h	A4h A5h	E4h E5h	Memory Window 2 Offset Address Register Byte 0: Address Bits MOFST[19:12] Byte 1: Address Bits MOFST[25:20]	00h 00h
28h 29h	68h 69h	A8h A9h	E8h E9h	Memory Window 3 Start Address Register Byte 0: Address Bits MS[19:12] Byte 1: Address Bits MS[23:20]	00h 00h
2Ah 2Bh	6Ah 6Bh	AAh ABh	EAh EBh	Memory Window 3 Stop Address Register Byte 0: Address Bits MST[19:12] Byte 1: Address Bits MST[23:20]	00h 00h
2Ch 2Dh	6Ch 6Dh	ACh ADh	ECh EDh	Memory Window 3 Offset Address Register Byte 0: Address Bits MOFST[19:12] Byte 1: Address Bits MOFST[25:20]	00h 00h
30h 31h	70h 71h	B0h B1h	F0h F1h	Memory Window 4 Start Address Register Byte 0: Address Bits MS[19:12] Byte 1: Address Bits MS[23:20]	00h 00h
32h 33h	72h 73h	B2h B3h	F2h F3h	Memory Window 4 Stop Address Register Byte 0: Address Bits MST[19:12] Byte 1: Address Bits MST[23:20]	00h 00h
34h 35h	74h 75h	B4h B5h	F4h F5h	Memory Window 4 Offset Address Register Byte 0: Address Bits MOFST[19:12] Byte 1: Address Bits MOFST[25:20]	00h 00h
PCMCIA Spe	cial Register Gr	oup			
16h	56h	96h	D6h	Miscellaneous Control Register	00h
1Eh	5Eh	9Eh	DEh	Global Control Register	00h
3Eh	7Eh	BEh	FEh	ATA Control Register	00h
3Fh	7Fh	BFh	FFh	DMA Control Register	00h

Table 5-20 PCMCIA Controller 0 and 1 Register Groups Summary (cont.)



6.0 Electrical Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

6.1 Absolute Maximum Ratings

		5.0 Volt		3.3		
Symbol	Parameter	Min	Мах	Min	Мах	Unit
VCC	Supply Voltage		+6.5		+4.0	V
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
TOP	Operating Temperature	0	+70	0	+70	°C
TSTG	Storage Temperature	-40	+125	-40	+125	°C

6.2 DC Characteristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	V	
VIH	Input high Voltage	+2.0	VCC + 0.5	V	
VOL	Output low Voltage		+0.4	V	IOL = 4.0 mA
VOH	Output high Voltage	+2.4		V	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μΑ	VIN = VCC
IOZ	Tristate Leakage Current		+10.0	μA	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current 3.3V Core 5.0V Core		100 150	mA	Fully active



6.3 AC Characteristics

Sym	Parameter	Min	Max	Unit	Figure			
Primary PCI Bus								
t100	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# setup time to PCICLK rising	7		ns	6-1			
t101	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# hold time from PCICLK rising	0		ns	6-2			
t102	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# valid delay from PCICLK rising	2	11	ns	6-3			
t103	REQ# setup time to PCICLK rising	12		ns	6-1			
t104	REQ# hold time from PCICLK rising	0		ns	6-2			
t105	GNT# valid delay from PCICLK rising	2	12	ns	6-3			
Secondary PCI Bus								
t200	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# setup time to PCICLK rising	7		ns	6-1			
t201	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# hold time from PCICLK rising	0		ns	6-2			
t202	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# valid delay from PCICLK rising	2	11	ns	6-3			
t203	CREQ[2:0]# setup time to PCICLK rising	12		ns	6-1			
t204	CREQ[2:0]# hold time from PCICLK rising	0		ns	6-2			
t205	CGNT[2:0]# valid delay from PCICLK rising	2	12	ns	6-3			
t206	PCIRQ[2:0]# setup time to PCICLK rising	5		ns	6-1			
t207	PCIRQ[2:0]# hold time from PCICLK rising	3		ns	6-2			
t208	PCIRQ[2:0]# valid delay from PCICLK rising	2	16	ns	6-3			



Page 62
6.4 AC Timing Diagrams



Figure 6-1 Setup Timing Waveform





Figure 6-3 Output Delay Timing Waveform





Preliminary 82C824

7.0 Mechnical Package Outline

Figure 7-1 208-Pin Plastic Quad Flat Package (PQFP)





Appendix A Distributed DMA Protocol

DMA on a PCI bus or across a PCI bridge is not currently handled by either the PCI or CardBus specifications. To fill this need, a DMA protocol has been developed. This protocol is being supported by industry leaders. The protocol provides a solid framework for compatible operation, but does not specify the exact method of implementation. Therefore, this document describes the generally agreed-to protocol and highlights its implementation in OPTi designs.

A.1 Introduction

The distributed DMA protocol allows PCI-based designs to incorporate multiple DMA controller (DMAC) channels distributed throughout the system, each of which is local to the device it will service. The PCI specification itself is not modified for DMA since only standard I/O and memory cycles are used in this scheme.

A specific protocol is needed for multiple DMA controllers on PCI. If each DMA channel had its own unique set of registers, there would be no problem; the device responsible for each channel would claim only its own accesses. Unfortunately, in the PC architecture some DMA registers are shared by groups of four channels; up to four separate devices would have to claim a single I/O read access, with disastrous results.

Therefore, the DMAC protocol specifies the means of:

- Claiming and routing I/O accesses to the correct owner of each channel
- Dividing up accesses that could be claimed by multiple devices
- Returning combined status information from multiple sources.

The means by which the distributed DMA protocol defines these responsibilities is described below.

A.2 Protocol Overview

The basic protocol simply defines new and unique I/O addresses for each register on every DMAC channel. The remapping puts all registers associated with a specific DMAC channel into a 10h byte area to make windowing requirements easier on PCI-to-PCI bridges.

When DMAC channels are present on a remote bus, the PCI controller sends DMA register I/O read and write cycles to the local PCI bus PCI-to-PCI bridges that connect the remote DMAC channels. PCI-to-PCI bridges need not be DMA-aware to pass these cycles, as long as they have an I/O mapping window programmed to claim the remapped accesses.

A.3 Distributed DMA Protocol Terminology

Devices on PCI that adhere to the distributed DMA protocol are referred to in this document using the phrases Master DMAC, DMA Channel Selector Register, Remote DMAC Channels, and DMA Remapper. These terms are described below.

A.3.1 Master DMAC

There must be one Master DMAC in the system. It is an OPTi standard 82C206-type DMAC subsystem with shadow register provisions. The Master DMAC:

- Becomes the claimer of cycles to DMAC channels that are not used by PCI peripheral devices or devices on the secondary side of PCI-to-PCI or PCI-to-ISA bridges.
- Provide all seven DMA channels: in the event that no other devices in the system support DMA, the Master DMAC must claim all cycles.
- · Claims all accesses for DMA Channel 4.

The register groups for each channel in the table are assigned dynamically when the PCMCIA card is enabled for DMA through the PCMCIA register set. Only two channels are available at any one time, one for each PCMCIA card.



7	6	5	4	3	2	1	0					
Corresponding	Port 008h/0D0h		DMAC1/2 Status Register (RO) Defau									
Channel 3/7 request pending: 0 = No 1 = Yes	Channel 2/6 request pending: 0 = No 1 = Yes	Channel 1/5 request pending: 0 = No 1 = Yes	Channel 0/4 request pending: 0 = No 1 = Yes	Channel 3/7 reached terminal count: 0 = No 1 = Yes	Channel 2/6 reached terminal count: 0 = No 1 = Yes	Channel 1/5 reached terminal count: 0 = No 1 = Yes	Channel 0/4 reached terminal count: 0 = No 1 = Yes					
Corresponding	Port 00Bh/0D6h		DMAC1/2 Mod	le Register (WO)			Default = 00h					
00 = Der 01 = Sing 10 = Bloo 11 = Cas	select: nand gle ck scade	Address count: 0 = Increment 1 = Decrement	Auto-Initialize: 0 = Disable 1 = Enable	00 = Res 01 = Mei 10 = Mei 11 = Res	rr select: served mory Write mory Read served	Uni	ISEO					
Corresponding	Port 009h/0D2h	[DMAC1 DMA Req	uest Register (W	/0)		Default = 00h					
		Reserved: Write as 0.			Request: 0 = Clear 1 = Set	ised						
Corresponding	Port 008h/0D0h		DMAC1/2 Comm	and Register (W	D)		Default = 00h					
Unused	DRQ active sense: 0 = High 1 = Low	Unused	Unused	Unused	DMAC operation: 0 = Enable 1 = Disable	Unused	Unused					
Corresponding	Port 00Fh/0DEh		DMAC1/2 M	/ask Register			Default = 00h					
	Rese	rved:		Unused	Unused	Unused	Channel:					
	Write	as 0.					0 = Unmasked 1 = Masked					
Corresponding	Port 00Ah/0DEh	DMA	C1/2 Set Single	Mask Bit Registe	r (WO)		Default = 00h					
	R	eserved. Write as	0.		Unused	Unu	ised					
Corresponding	Corresponding Port 00Eh/0DEh DMAC1/2 Mask Clear Register (WO) Default = 00h Writing any value clears all DMA channel mask bits at once. Default = 00h											
Corresponding	Port 00Dh/0DAh Writing any valu	D e masks all DMA	MAC1/2 Master channels and rese	Clear Register (Wets all other DMAC	/O) C values just like a	hardware reset.	Default = 00h					
Corresponding Writing a	Port 00Ch/0D8h any value resets th	DMA ne byte pointer flip	AC1/2 Clear Byte flop so that the ne	Pointer Flip-Flop ext byte access to	(WO) a word-wide DMA	register is to the	Default = 00h low byte.					

Table A-1 DMAC1/2 Control and Status Bits



Page 66

A.3.2 Remote DMAC Channels

Remote DMAC Channels can be anywhere in the system, even on the same PCI bus as the Master DMAC. Each remote DMAC channel must claim only the *remapped* cycles for which it is responsible. The only other difference between a remote DMAC channel and a channel on the master DMAC is that the master DMAC shadows writes to be able to respond to reads of shadowed information. Remote DMAC channels never respond to reads for write-only registers in the 8237 design.

A.3.3 DMA Channel Selector Register

Within the PCI Configuration Registers of PCI-based DMACs and DMA-aware PCI-to-PCI bridges are seven configuration bits to select whether each DMA channel is local or remote. For each device, the bits are programmed to select whether the DMAC claims that DMA channel or not. "Claimed" means that the channel is claimed by the device or that the device is claiming the cycle on behalf of another device downstream. For the scheme to work properly, each channel can be assigned "claimed" status in only one DMA Channel Selector Register; any channels that are unclaimed should be assigned to the Master DMAC.

The DMA Channel Selector Register layout is illustrated Table A-2.

DMAC Responsibility - This bit determines whether the concerned DMAC will be the system master. Only one master is possible in the system.

After Master and remote status has been properly assigned, the responsibility for claiming cycles can be defined as discussed next.

A.3.4 DMA Remapper

The address of each DMA controller port for each channel is normally listed as an absolute value in the AT-compatible I/O address space. The DMA remapper remaps these ports through a lookup table scheme. For the most part, the assignments are regular enough that a formula could be applied. Unfortunately, certain AT-compatible register locations (the Page Register in particular) introduce an irregularity in the remapping and require an inconsistent approach. The mapping is illustrated in Table A-1 using DMA channel 0 as an example.

From the CPU instruction set point of view, no change in addressing is required. All code can continue to issue the original AT-compatible port addresses. However, DMA programming code that is PCI-aware can directly address these ports if desired.

Note that only the EISA extensions to the Page Register and the Count Register are implemented. The remaining EISA extensions are not currently handled by this protocol.

7	6	5	4	3	2	1	0
Channel 7	Channel 6	Channel 5	DMAC	Channel 3	Channel 2	Channel 1	Channel 0
(DMAC2):	(DMAC2):	(DMAC2):	responsibility:	(DMAC1):	(DMAC1):	(DMAC1):	(DMAC1):
0 = Not claimed	0 = Not claimed	0 = Not claimed	0 = Secondary	0 = Not claimed			
1 = Claimed	1 = Claimed	1 = Claimed	1 = Master	1 = Claimed	1 = Claimed	1 = Claimed	1 = Claimed

Table A-2 DMA Channel Selector Registers



Register	Bits	Туре	ISA I/O Address Example - Channel 0	Remapped Offset for PCI
Memory Address w/byte ptr low	A[7:0]	Read/Write	000h	b+(ch*10)+000h
Memory Address w/byte ptr high	A[15:8]	Read/Write	000h	b+(ch*10)+001h
Page Address	A[23:16]	Read/Write	087h	b+(ch*10)+002h
EISA High Byte Page Address	A[31:24]	Read/Write	487h	b+(ch*10)+003h
Count w/byte ptr low	C[7:0]	Read/Write	001h	b+(ch*10)+004h
Count w/byte ptr high	C[15:8]	Read/Write	001h	b+(ch*10)+005h
EISA High Byte Count	C[23:16]	Read/Write	401h	b+(ch*10)+006h
Reserved			007h	
Status		Read-Only	008h	b+(ch*10)+008h
Command		Write-Only	008h	b+(ch*10)+008h
DMA Request		Write-Only	009h	b+(ch*10)+009h
Set Single Mask Bit		Write-Only	00Ah	b+(ch*10)+00Fh[0]
Mode		Write-Only	00Bh	b+(ch*10)+00Bh
Byte Pointer Flip-Flop Clear		Write-Only	00Ch	handled by DMA remapper
Master Clear		Write-Only	00Dh	b+(ch*10)+00Dh
Mask Clear		Write-Only	00Eh	b+(ch*10)+00Fh[0]
Mask		Read/Write	00Fh	b+(ch*10)+00Fh[0]

Table A-3 DMA Remap Scheme - Generic for all DMA Channels

Notes:

'b' indicates base address

'ch' indicates channel number: ch=0 for channel 0, ch=1 for channel 1, ch=2 for channel 2, ..., ch=7 for channel 7

Table A-4 Complete Remap Scheme, Channels 0-3

		ISA	I/O Port Address / I	PCI Remapped Add	ress	
Register	Туре	DMA Ch 0	DMA Ch 1	DMA Ch 2	DMA Ch 3	
Memory Address w/byte ptr low	Read/Write	000h/b+000h	002h/b+010h	004h/b+020h	006h/b+030h	
Memory Address w/byte ptr high	Read/Write	000h/b+001h	002h/b+011h	004h/b+021h	006h/b+031h	
Page Address	Read/Write	087h/b+002h	083h/b+012h	081h/b+022h	082h/b+032h	
EISA High Byte Page Address	Read/Write	487h/b+003h	483h/b+013h	481h/b+023h	482h/b+033h	
Count w/byte ptr low	Read/Write	001h/b+004h	003h/b+014h	005h/b+024h	007h/b+034h	
Count w/byte ptr high	Read/Write	001h/b+005h	003h/b+015h	005h/b+025h	007h/b+035h	
EISA High Byte Count	Read/Write	401h/b+006h	403h/b+016h	405h/b+026h	407h/b+036h	
Status	Read-Only	008h/	/b+008hb+018hb+	028hb+038h (four r	eads)	
Command	Write-Only	008h/	/b+008hb+018hb+	028hb+038h (four v	vrites)	
DMA Request	Write-Only	009h/b+009h	009h/b+019h	009h/b+029h	009h/b+039h	
Set Single Mask Bit	Write-Only	00Ah/b+00Fh[0]	00Ah/b+01Fh[0]	00Ah/b+02Fh[0]	00Ah/b+03Fh[0]	
Mode	Write-Only	00Bh/b+00Bh	00Bh/b+01Bh	00Bh/b+02Bh	00Bh/b+03Bh	
Byte Pointer Flip-Flop Clear	Write-Only	00Ch/used	d by remapper, but no	remapped I/O cycle	generated	
Master Clear	Write-Only	00Dh/t	b+00Dhb+01Dhb+	02Dhb+03Dh (four	writes)	
Mask Clear	Write-Only	00Eh/b+00	Fh[0]b+01Fh[0]b+	02Fh[0]b+03Fh[0] (four writes)	
Mask	Read/Write	00Fh/b+00	Fh[0]b+01Fh[0]b+	02Fh[0]b+03Fh[0] (four writes)	



		ISA	I/O Port Address / I	PCI Remapped Addı	ress			
Register	Туре	DMA Ch 4	DMA Ch 5	DMA Ch 6	DMA Ch 7			
Memory Address w/byte ptr low	Read/Write	0C0h/none	0C4h/b+050h	0C8h/b+060h	0CCh/b+070h			
Memory Address w/byte ptr high	Read/Write	0C0h/none	0C4h/+051h	0C8h/b+061h	0CCh/b+071h			
Page Address	Read/Write	08Fh/none	08Bh/b+052h	089h/b+062h	08Ah/b+072h			
EISA High Byte Page Address	Read/Write	none/none	48Bh/b+053h	489h/b+063h	48Ah/b+073h			
Count w/byte ptr low	Read/Write	0C2h/none	0C6h/b+054h	0CAh/b+064h	0CEh/b+074h			
Count w/byte ptr high	Read/Write	0C2h/none	0C6h/b+055h	0CAh/b+065h	0CEh/b+075h			
EISA High Byte Count	Read/Write	none/none	4C6h/b+056h	4CAh/b+066h	4CEh/b+076h			
Status	Read-Only	0D0h/none	0D0h/b+058	3hb+068hb+078h ((three reads)			
Command	Write-Only	0D0h/none	0D0h/b+058	hb+068hb+078h (three writes)			
DMA Request	Write-Only	0D2h/none	0D2h/b+059h	0D2h/b+069h	0D2h/b+079h			
Set Single Mask Bit	Write-Only	0D4h/none	0D4h/b+05Fh[0]	0D4h/b+06Fh[0]	0D4h/b+07Fh[0]			
Mode	Write-Only	0D6h/none	0D6h/b+05Bh	0D6h/b+06Bh	0D6h/b+07Bh			
Byte Pointer Flip-Flop Clear	Write-Only	0D8h/used	d by remapper, but no	o remapped I/O cycle	generated			
Master Clear	Write-Only	0DAh/b+05Dhb+06Dhb+07Dh (three writes)						
Mask Clear	Write-Only	0DCh/none	0DCh/b+05Fh[0]	b+06Fh[0]b+07Fh	[0] (three writes)			
Mask	Read/Write	0DEh	/b+05Fh[0]b+06Fh[0	0]b+07Fh[0] (three v	writes)			

 Table A-5
 Complete Remap Scheme, Channels 4-7

A.3.4.1 Register Writes

Most, but not all, DMA I/O register writes are remapped by the DMA remapper. For all cases, the DMA remapper must generate STOP# in response to the original cycle until these remapped cycles are complete.

Mode and Request - For these write-only DMA registers, bits [1:0] indicate the channel number. Therefore, the DMA remapper need only generate a single I/O access, to the channel specified.

Command, Mask, and Master Clear - The DMA remapper remaps the access to four unique I/O locations (only three for DMAC2 accesses since DMA channel 4 is not important). Each device claims only its own access.

Single-Channel Mask and Mask Clear - These accesses simply update the Mask Register. Therefore, the DMA remapper must maintain a copy of the Mask Register internally so that it can update the mask. It then generates remapped writes to all Mask Registers.

Byte Pointer Flip-Flop Clear - The DMA remapper uses this value internally to determine the remapping for Address and Count accesses. However, it does not generate any external I/O cycles for this write.

All Other Registers - The DMA remapper remaps the I/O write according to the tables.

A.3.4.2 Register Reads

Only certain reads are remapped by the DMA remapper. Reads to other registers are reads of DMA shadow registers, which are not at industry-standard addresses and therefore are not covered by the distributed DMA protocol. Claiming DMAC register reads is straightforward. For all cases, the DMA remapper must generate STOP# in response to the original cycle until these remapped cycles are complete.

Address, Count, and Page Address Registers - All reads are remapped. The channel owner claims the remapped cycle and returns the data. PCI bridges must claim this cycle and pass it on to the secondary bus to return the data.

Mask Register - Reads are not remapped. The DMA remapper claims the cycle and returns shadowed information.

Status Register - Reads are remapped to four unique I/O locations. The DMA remapper combines the returned status information for each channel and provides it to the requester.

Write-only Registers - Reads are not remapped. The 82C206 core provides readback capability of these registers as shadowed information.

Note that there is no provision for conflicting claims by more than one device. As long as exactly one "claimed" assignment is made for each channel, there will never be a conflict.





Page 70

Appendix B IRQ Driveback Protocol

The OPTi PCI IRQ Driveback cycle provides a clean and simple way to convey interrupt and DMA status information to the host. The protocol is reliable and does not in any way compromise PCI compatibility.

- 1. Whenever a PCI peripheral device must signal an IRQ or SMI# to the system, it asserts its REQ# line to the host for one PCI clock, deasserts it for one PCI clock, then asserts it again and keeps it low until acknowledged.
- The host recognizes this sequence as a high-priority request and immediately removes all other bus grants (GNT# lines). Once the previous bus owner is off the bus, the host acknowledges the high-priority request with GNT# as usual.
- 3. The peripheral device logic runs an I/O write cycle to the IRQ Driveback address specified in the PCI configuration registers, and releases REQ#.
- 4. The host latches the information on AD[31:0] and sets the IRQ lines appropriately.
- 5. An optional second burst data cycle can take place to convey additional interrupt information.

PCI-type devices on the secondary side of bridge chips can use this same protocol to convey their interrupt requests through the bridge to the host. The format of the driveback cycle request is illustrated in the figure. A second data phase is also possible.

B.1 Driveback Cycle Format

The charts below illustrate the interrupt information indicated IRQ bits indicate whether that IRQ line is being driven high or low. The EN# bits indicate whether that IRQ is enabled to be changed or not. When the EN# bit is low, the value on the IRQ bit is valid. The device containing the central interrupt controller claims this I/O write cycle, and can then change its internal IRQ line state to match the value sent.

When a PCI device needs to generate an interrupt to the system, it runs a driveback cycle with the Enable bit low for each IRQ line under its control. For example, a device on PCI could run a driveback cycle with IRQ3 high and EN3# low to generate IRQ3 to the system. When the interrupt has been serviced and the device deasserts its interrupt, it starts another driveback cycle with IRQ3 low and EN3# low.

During both of these instances, if the device controls interrupts other than IRQ3, it must set its EN# bits low for **all** channels it controls, not just for the interrupt whose state has changed. The other IRQs must be driven with their previously used values.

Figure B-1 IRQ Driveback Cycle High-Priority Request



Table B-1 Information Provided on a Driveback Cycle

Low	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Word	IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
High	AD31	AD30	AD29	AD28	AD27	AD26	AD25	AD24	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
Word	EN15#	EN14#	EN13#	EN12#	EN11#	EN10#	EN9#	EN8#	EN7#	EN6#	EN5#	EN4#	EN3#	EN2#	EN1#	EN0#



There is a convention for assignment of otherwise unusable IRQs:

- IRQ2 generates an SMI#. Note that the sense of IRQ2 is still active high. In this way, devices that use IRQ driveback can generate SMI# simply by routing their normal interrupt to IRQ2 without needing to change the polarity of the interrupt generation logic.
- IRQ13 generates an NMI. This feature allows PCI-to-ISA bridges such as the 82C825 chip to return the CHCK# sig-

nal from the ISA bus across the PCI bus. The sense of IRQ13 is active high.

Table B-2 illustrates the format of the optional second data phase of the IRQ driveback cycle. This phase is presently reserved for returning the PCI interrupts and ACPI Events. If the device needs to send back level-model interrupts, it bursts the information on the PCI clock following data phase one. The IRQ driveback address automatically increments to (base +4) per PCI requirements. It is also allowable for devices to drive back only phase 2, by directly accessing the (base +4) address.

Table B-2 Information Provided on a Optional Data Phase 2 of IRQ Driveback Cycle															
Low Word	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1
	Rsvd	ACPI3	ACPI2	ACPI1	ACPI0	PCIRQ 3	PCIRQ 2	PCIRC 1							

	Rsvd	ACPI3	ACPI2	ACPI1	ACPI0	PCIRQ 3	PCIRQ 2	PCIRQ 1	PCIRQ 0							
High Word	AD31	AD30	AD29	AD28	AD27	AD26	AD25	AD24	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
	Rsvd	EN ACPI3#	EN ACPI2#	EN ACPI1#	EN ACPI0#	ENP3#	ENP2#	ENP1#	ENP0#							

B.2 Edge vs Level Mode, IRQ Polarity

The IRQs driven back in data phase 1 are interpreted as edge-mode interrupts, as expected for AT compatibility. The AD[15:0] signals are interpreted as active when high (1); the Enable (EN#) signals AD[31:16] are active when low (0).

In optional data phase 2, the PCIRQ0-3 bits are interpreted as level-mode interrupts by the host hardware. As with data phase 1, the controls indicated by AD[15:0] are interpreted as active when **high**; the Enable (EN#) controls on AD[31:16] are active when **low**. Note that PCI signals INTA-D# are active low by definition.

B.3 Host Handling of IRQ Driveback Information

The host chipset must handle the IRQ driveback information differently depending on whether the selected interrupt is sharable or not. Generally the ISA IRQ lines need no special consideration.

However, the INTA-D# lines can be shared by multiple devices on the PCI bus. Thus, one device could perform an IRQ driveback to set the INTx# line active for its purposes, while another device could follow immediately by setting the same INTx# line inactive. Therefore, the host is required to implement a counter in this case, so that it considers the line inactive only after it has received the same number of active-going drivebacks as it has inactive-going drivebacks.

A three-bit counter can be considered sufficient to handle the situation, since this would allow up to seven devices to chain to the same interrupt. It is unlikely that system requirements would exceed this number given the latency penalty incurred.



AD0

B.4 External Implementation

An IRQ driveback-capable device can implement the signal IRQLATCH. IRQLATCH allows IRQs to be driven onto the ISA bus directly through external TTL. There are two possible support circuits.

Static Resourcing - Using a single 74373 latch provides direct control of up to eight IRQ lines. However, the selected IRQs are always under the control of the IRQ driveback device, even if the device is not actively using the IRQs. They cannot be dynamically reassigned to other devices. Figure B-3 shows a typical connection.

Dynamic Resourcing - Uses one 74373 latch and one 74125 tristate buffer to provide dynamic control over four specific IRQ lines; each four line group requires an additional 74373/74125 pair. Dynamic control allows the interrupt to be driven only when it has been assigned to a sub-function of the IRQ driveback device; otherwise, the output remains tristated and is open for use by other system devices. The figure below shows a typical connection.

Note that if the IRQLATCH function is selected on the primary, devices on the secondary are no longer free to generate any IRQ. They are limited to the IRQs supported through the latch.













Page 74



Sales Information

HEADQUARTERS:

OPTi Inc. 888 Tasman Drive Milpitas, CA 95035 tel: 408-486-8000 fax: 408-486-8011

SALES OFFICES:

Japan

OPTi Japan KK Murata Building 6F, 2-22-7 Ohhashi Meguro-ku Tokyo 153, Japan tel: 81-3-5454-0178 fax: 81-3-5454-0168

Taiwan

OPTi Inc. 9F, No 303, Sec 4, Hsin Yih Road Taipei, Taiwan, ROC tel: 886-2-325-8520 fax: 886-2-325-6520

United Kingdom & Europe OPTi Inc.

Bicester Business Center Market Court, Victoria Road Bicester, Oxon OX6 7QB U.K. tel: + 44-1-869-321-622 fax: + 44-1-869-241-448

United States OPTi Inc.

8 Corporate Park, Ste. #300 Irvine, CA 92714-5117 tel: 714-838-0589 fax: 714-838-9753

OPTI Inc. 4400 N. Federal Highway, Ste. #120 Boca Raton, FL 33431 tel: 407-395-4555 fax: 407-395-4554

OPTi Inc.

20405 State Highway 249, Ste. #220 Houston, TX 77070 tel: 713-257-1856 fax: 713-257-1825

REPRESENTATIVES:

United States

Alabama/Mississippi

Concord Component Reps 190 Line Quarry Rd., Ste. #102 Madison, AL 35758 tel: 205-772-8883 fax: 205-772-8262

California - Southern Jones & McGeoy Sales

5100 Campus Dr., Ste. #300 Newport Beach, CA 92660 tel: 714-724-8080 fax: 714-724-8090

Florida

Engineered Solutions Ind., Inc. 1000 E. Atlantic Blvd., Ste. #202 Pompano Beach, FL 33060 tel: 305-784-0078 fax: 305-781-7722

Georgia

Concord Component Reps 6825 Jimmy Carter Blvd., Ste. #1303 Norcross, GA 30071 tel: 770-416-9597 fax: 770-441-0790

Illinois

Micro-Tex, Inc. 1870 North Roselle Rd., Ste. #107 Schaumburg, IL 60195-3100 tel: 708-885-8200 fax: 708-885-8210

Massachusetts

S-J Associates, Inc. 40 Mall Road, Suite 202 Burlington, MA 01803 tel: 617-272-5552 fax: 617-272-5515

Michigan

Jay Marketing 44752 Helm Street., Ste. A Plymouth, MI 48170 tel: 313-459-1200 fax: 313-459-1697

New Jersey

S-J Associates, Inc. 131-D Gaither Dr. Mt. Laurel, NJ 08054 tel: 609-866-1234 fax: 609-866-8627

New York

S-J Associates, Inc. 265 Sunrise Highway Rockville Centre, NY 11570 tel: 516-536-4242 fax: 516-536-9638

S-J Associates, Inc. 735 Victor-Pittsford Victor, NY 14564 tel: 716-924-1720

North & South Carolina

Concord Component Reps 10608 Dunhill Terrace Raleigh, NC 27615 tel: 919-846-3441 fax: 919-846-3401

Ohio/W. Pennsylvania

Lyons Corp. 4812 Fredrick Rd., Ste. #101 Dayton, OH 45414 tel: 513-278-0714 fax: 513-278-3609

Lyons Corp.

4615 W. Streetsboro Richfield, OH 44286 tel: 216-659-9224 fax: 216-659-9227

Lyons Corp. 248 N. State St. Westerville, OH 43081 tel: 614-895-1447 fax: Same

Texas

Axxis Technology Marketing, Inc. 701 Brazos, Suite 500 Austin, TX 78701 tel: 512-320-9130 fax: 512-320-5730

Axxis Technology Marketing, Inc. 6804 Ashmont Drive Plano, TX 75023 tel: 214-491-3577 fax: 214-491-2508

Virginia

S-J Associates, Inc. 900 S. Washington St., Ste. #307 Falls Church, VA 22046 tel: 703-533-2233 fax: 703-533-2236

Wisconsin

Micro-Tex, Inc. 22660 Broadway, Ste. #4A Waukesha, WI 53186 tel: 414-542-5352 fax: 414-542-7934

International

Australia

Braemac Pty. Ltd. Unit 6, 111 Moore St., Leichhardt Sydney, 2040 Australia tel: 61-2-550-6600 fax: 61-2-550-6377

China

Legend Electronic Components. Ltd. Unit 413, Hong Kong Industrial Technology Centre 72 Tat Chee Avenue Kowloon Tong, Hong Kong tel: 852-2776-7708 fax: 852-2652-2301

France

Tekelec Airtronic, France 5, Rue Carle Vernet 92315 Sevres Cedex France tel: 33-1-46-23-24-25 fax: 33-1-45-07-21-91

Germany

Kamaka Rheinsrasse 22 76870 Kandel Germany tel: 49-7275-958211 fax: 49-7275-958220

India

Spectra Innovation Unit S-822 Manipal Centre 47 Dickenson Road Bangalore 560-042 Kamataka, India tel: 91-80-558-8323/3977 fax: 91-80-558-6872

Israel

Ralco Components (1994) Ltd. 11 Benyamini St. 67443 Tel Aviv Israel tel: 972-3-6954126 fax: 972-3-6951743

Korea

Woo Young Tech Co., Ltd. 5th Floor Koami Bldg 13-31 Yoido-Dong Youngduengo-Ku Seoul, Korea 150-010 tel: 02-369-7099 fax: 02-369-7091

Singapore

Instep Microsolutions Pte Ltd. 629 Aljunied Road #05-15 Cititech Industrial Building Singapore 1438 tel: 65-741-7507 65-741-7530 fax: 65-741-1478

South America

Uniao Digital Rua Guido Caloi Bloco B, Piso 3 Sao Paulo-SP, CEP 05802-140 Brazil tel: 55-11-5514-3355 fax: 55-11-5514-1088

Switzerland

Datacomp AG Silbernstrasse 10 8953 Dietikon Switzerland tel: 41-1-740-5140 fax: 41-1-741-3423

United Kingdom

Spectrum 2 Grange Mews, Station Road Launton, Bicester Oxfordshire,OX6 0DX UK tel: 44-1869-325174 fax: 44-1869-325175

MMD

3 Bennet Court, Bennet Road Reading Berkshire, RG2 0QX UK tel: 44 1734 313232 fax: 44 1734 313255

(7/96)

The information contained within this document is subject to change without notice. OPTi Inc. reserves the right to make changes in this manual at any time as well as in the products it describes, at any time without notice or obligation. OPTi Inc. assumes no responsibility for any errors contained within. In no event will OPTi Inc. be liable for any damages, direct, indirect, incidental or consequential resulting from any error, defect, or omission in this specification. Copyright © 1996 by OPTi Inc. All rights reserved. OPTi is a trademark of OPTi Incorporated. All other brand and product names are trademarks or copyrights of their respective owners.

OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com/