

82C861 PCI-to-USB Bridge

**Data Book** 

Revision: 1.0 912-3000-049 May 27, 1998

## Copyright

Copyright © 1997, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Inc., 888 Tasman Drive, Milpitas, CA 95035.

### **Disclaimer**

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

## **Trademarks**

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

## **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001

WWW: http://www.opti.com/

# **Table of Contents**

1.0	Fea	tures1					
2.0	Ove	rview .		1			
	2.1	Replac	cing CMD® USB0670/3 with OPTi's 82C861 FireLink	2			
	2.2	Power	Management Features	2			
		2.2.1	Enabling CLKRUN#	3			
		2.2.2	Putting FireLink into Suspend State	3			
3.0	Sigi	nal Def	initions	4			
	3.1	Termir	nology/Nomenclature Conventions	4			
	3.2	Signal	Descriptions	7			
		3.2.1	Clock and Reset Interface Signals	7			
		3.2.2	PCI Bus Interface Signals	7			
		3.2.3	USB Interface Signals	9			
		3.2.4	Legacy and Interrupt Interface Signals	10			
		3.2.5	USB Power and Misc. Signals	10			
		3.2.6	Power and Ground Pins	11			
		3.2.7	Firelink 82C861 Strapping Options	11			
4.0	Fun	ctional	Description	2 3 3 4 4 4 7 7 7 7 10 11 11 11 11 11 11 11 11 11 11 11 11			
	4.1	Univer	sal Serial Bus (USB)	12			
		4.1.1	PCI Controller	13			
		4.1.2	Host Controller	14			
			4.1.2.1 Legacy Support	16			
5.0	Reg	ister D	escriptions	17			
	5.1	PCICF	G Register Space	17			
	5.2	Host C	Controller Register Space	21			



# **Table of Contents (cont.)**

		5.2.1	Legacy Support Registers	31
6.0	Elec	ctrical I	Ratings	33
	6.1	Absolu	ute Maximum Ratings	33
	6.2	DC Ch	paracteristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C	33
	6.3	AC Ch	aracteristics (Preliminary)	34
		6.3.1	PCI Bus AC Timings	34
		6.3.2		
		6.3.3	USB AC Timings: Low Speed Source	36
7.0	Med	hanica	al Package Outlines	38
8.0	NAI	ND Tree	e Test Mode	40



# **List of Figures**

Figure 2-1	FireLink Block Diagram	1
Figure 3-1	LQFP Pin Diagram (Note)	5
Figure 4-1	USB Functional Block Diagram	12
Figure 6-1	Setup Timing Waveform	34
Figure 6-2	Hold Timing Waveform	34
Figure 6-3	Output Delay Timing Waveform	34
Figure 6-4	Differential Data Jitter	37
Figure 6-5	Differential to EOP Transition Skew and EOP Width	37
Figure 6-6	Receiver Jitter Tolerance	37
Figure 7-1	100-Pin Low-Profile Quad Flat Pack (LQFP)	38
Figure 7-2	100-Pin Quad Flat Pack (QFP)	39



List of Figures (cont.)



Page vi 912-200

# **List of Tables**

Table 2-1	Strapping Option Differences	2
Table 3-1	Signal Definitions Legend	
Table 3-2	Numerical Pin Cross-Reference List	6
Table 4-1	PCI Controller Register Map	13
Table 4-2	Host Controller Register Map	14
Table 4-3	Legacy Support Register Map	16
Table 4-4	Emulated Registers and Side Effects	16
Table 5-1	PCICFG 00h-FFh	17
Table 5-2	MEMOFST 00h-5Ch	21
Table 5-3	MEMOEST 100h-1Fh (Legacy Support Registers)	31



List of Tables (cont.)



Page viii 912-2000-015 Revision: 1.0



# FireLink PCI-to-USB Bus Bridge

## 1.0 Features

- Fully compatible with USB OHCI specification
- · Controls two USB ports
- USB 1.1 compliant
- Pin compatibility with the CMD® USB0670/3 PCI-USB Controller
- Implements CLKRUN# pin to support low power portable applications
- Supports OPTi IRQ Driveback Cycle to improve pin utilization and increase interrupt selection flexibility
- Core operates at 5.0V or 3.3V and is controlled by strap or register
- · Two package types available:
  - 100-pin LQFP (Low-profile Quad Flat Pack)
  - 100-pin QFP (Quad Flat Pack)
- · Low cost solution: enabling factor in USB market
- · Multiple operating system support
  - Windows 95 OSR2 with USB supplement

- Windows 98
- Windows NT 5.0
- Windows CE


## 2.0 Overview

This document describes OPTi's FireLink (82C861) PCI-to-USB Bus Bridge for Silicon Revision 1.0. It details:

- How FireLink can be used as a direct replacement for the CMD® USB0670.
- · Power Management
- · Signal Definitions
- · Strap Selectable Options
- · Register Descriptions

Figure 2-1 shows a block diagram of FireLink.

Figure 2-1 FireLink Block Diagram



#### 2.1 Replacing CMD® USB0670/3 with OPTi's 82C861 FireLink

FireLink (82C861) is a direct, pin-compatible upgrade for the CMD® USB0670/3 USB Controller. Like the CMD® part. FireLink implements two independent USB ports. FireLink additionally offers the following features:

- CLKRUN# pin, which allows the host chipset to keep the part in a very low power state most of the time. Start-up latency from this state is negligible.
- Supports both 5V and 3.3V operation from the same core. The operational voltage is selected by a strap option and can be overridden by register.

Pinouts for OPTi's 82C861 are congruent to CMD®'s USB0670/3. However, care must be taken to make sure that both the polarity is set correctly for all the signals and that the strapping options for the 82C861 are set correctly when replacing the USB0670/3.

Table 2-1 **Strapping Option Differences** 

Pin #	CMD® 0670/3	OPTi Firelink	Comment
10	PWRFLT1	PWRFLT1	OPTi: Active High or Low (strap) CMD <sup>®</sup> : Active Low
23	PWRFLT2	PWRFLT2	OPTi: Active High or Low (strap) CMD <sup>®</sup> : Active Low
25	TEST0	TEST0	Strap Option: CMD®: Low=Operational OPTi: Low=5.0V Operation High=3.3V Operation When operating at 3.3V, requires pull-up.

### **Operating Voltage**

OPTi's FireLink can replace either the 5V or the 3.3V CMD part. Selecting the operating voltage can be done in two ways: by strapping the TEST0 pin or by writing to the PCI configuration register, PCICFG 52h[5].

Strapping TEST0 low causes FireLink to operate at 5V while strapping it high causes FireLink to operate at 3.3V.

Writing to the PCI configuration register overrides inputs to the TEST0 pin. Set PCICFG 52h[5] = 1 to operate FireLink at 5V. Set PCICFG 52h[5] = 0 to operate FireLink at 3.3V.

#### Over-current detection

PWRFLT1 and PWRFLT2 each detects over-current faults on its respective USB port. In the OPTi Firelink, the active polarity on PWRFLT1 and PWRFLT2 are strapable. For active high, strap the pins low and for active low, strap the pins high. On the CMD part, the over-current detectors are active low. If FireLink replaces a CMD part, an external pull-up may be required to strap the FireLink to the correct polarity.

#### 2.2 **Power Management Features**

FireLink revision 1.0 implements new power management features which can reduce the overall power consumed in mobile USB applications. Several key features include the following:

- PCI clock can be stopped using CLKRUN# control
- 48MHz USB clock can be stopped when FireLink is put into suspend
- USB I/O cells can be turned off while in suspend
- · The ability to wake the system up from a USB resume event by using CLKRUN#

#### 2.2.1 **Enabling CLKRUN#**

To enable FireLink to use CLKRUN# in a PCI system, the following PCI configuration registers need to be initialized to the fol-



912-3000-049 Page 2

### lowing:

- PCICFG 50h[2] = 1 (enable CLKRUN# on host interface)
- PCICFG 50h[4] = 1 (enable power saving CLKRUN# mode)

## 2.2.2 Putting FireLink into Suspend State

Before a host system goes into a suspend state, the operating system should put the OHCI USB controller into USB suspend mode by writing to OHCI register MEMOFST 04h[7:6] = 11. After FireLink is put into suspend in this manner, additional steps can be taken to further reduce power consumption. One of these options is to stop the USB clock. If this route is taken, the USB clock must be stopped and started in a glitch free manner. Even though the USB clock is stopped, the system can be woken up by using CLKRUN# if it is enabled, which will be asserted on a USB wake up event (resume signaling, connect, disconnect). The USB I/O cells can also be disabled to reduce power by setting the PCI configuration register to the following value:

- PCICFG 50h[1:0] = 11

The I/O cells should be disabled by the BIOS before going into suspend, and re-enabled by the BIOS before giving control back to the operating system.





Page 4 912-3000-049
Revision: 1.0

# 3.0 Signal Definitions

## 3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.


The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation" indicates that a signal is inactive.

The tables in this section use several common abbreviations. Table 3-1 lists the mnemonics and their meanings. Note that TTL/CMOS/Schmitt-trigger levels pertain to inputs only. Outputs are driven at CMOS levels.

Table 3-1 Signal Definitions Legend

Mnemonic	Description
Analog	Analog-level compatible
CMOS	CMOS-level compatible
Dcdr	Decoder
Ext	External
G	Ground
1	Input
Int	Internal
I/O	Input/Output
Mux	Multiplexer
NIC	No Internal Connection
0	Output
OD	Open drain
Р	Power
PD	Pull-down resistor
PU	Pull-up resistor
S	Schmitt-trigger
S/T/S	Sustain Tristate
TTL	TTL-level compatible

Figure 3-1 LQFP Pin Diagram (Note)



## Key:

FireLink is a pin-compatible replacement for the CMD USB device, even though some of FireLink's pins are called out as NIC (No Internal Connection).

Pin 46 (CLKRUN#) can be a connected to VCC if FireLink is used in a CMD-based system.

**Note:** Figure 3-1 shows a pin diagram of the 82C861 packaged in an LQFP (Low-profile Quad Flat Pack, square). The device is also available in a QFP (Quad Flat Pack, rectangular). The pin assignment remains the same.

Refer to Section 6.0, "Mechanical Package Outlines" for details regarding packaging.



Table 3-2 Numerical Pin Cross-Reference List

Pin No.	Signal Name	Power Plane
1	A20_out	
2	AD2	
3	AD1	
4	AD0	
5	GND	vcc
6	USBCLK	,,,
7	VCC	
8	NIC	
9	PWRON1	
10	PWRFLT1	
11	PWRGD1	
12	VCC3	
13	VD1+	VCC3
14	VD1-	
15	GND	
16	GND	VCC
17	VCC3	
18	VD2+	VCC3
19	VD2-	
20	GND	
21	TEST0	
22	PWRGD2	
23	PWRFLT2	VCC
24	PWRON2	
25	TEST1	
26	VCC_ISA	
27	IRQ1	VCC_ISA
28	IRQ12	
29	SMI#	
30	INTA#	
31	RESET#	
32	PCICLK	
33	GND	vcc
34	VCC	
35	GNT#	
36	REQ#	
37	AD31	
38	AD30	
39	AD29	
40	GND	

eterer	ference List					
Pin No.	Signal Name	Power Plane				
41	VCC					
42	AD28					
43	AD27					
44	AD26					
45	AD25					
46	CLKRUN#					
47	GND					
48	AD24					
49	C/BE3#					
50	IDSEL					
51	AD23					
52	AD22					
53	A20_in					
54	GND					
55	AD21					
56	AD20					
57	AD19					
58	AD18	VCC				
59	GND					
60	VCC					
61	AD17					
62	AD16					
63	C/BE2#					
64	FRAME#					
65	VCC					
66	GND					
67	IRDY#					
68	TRDY#					
69	DEVSEL#					
70	STOP#					
71	PERR#					
72	GND					
73	IRQ12_in					
74	NIC					
75	SERR#					
76	PAR					
77	C/BE1#					
78	AD15					
79	AD14					
80	GND					

Pin No.	Signal Name	Power Plane
81	VCC	
82	AD13	
83	AD12	
84	AD11	
85	GND	
86	AD10	
87	AD9	
88	AD8	
89	C/BE0#	VCC
90	GND	
91	NIC	
92	VCC	
93	AD7	
94	AD6	
95	AD5	
96	GND	
97	IRQ1_in	
98	VCC	
99	AD4	
100	AD3	



# 3.2 Signal Descriptions

# 3.2.1 Clock and Reset Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
PCICLK	32	I	<b>PCI Clock:</b> This input provides timing for all cycles on the host PCI bus; normally 33MHz. All other PCI signals are sampled on the rising edge of PCLK (timing parameters refer to this edge).
USBCLK	6	I	USB Clock: This input provides timing for USB data signals; normally 48MHz
RESET#	31	0	Reset: If RESET# is asserted for a minimum of $1\mu s$ , it causes the 82C861 to enter its default state (all registers are set to their default values).
			AD[31:0], C/BE[3:0]#, and PAR are always driven low by the 82C861 synchronously from the leading edge of RESET# and are always tristated from the trailing edge of RESET#.
			FRAME#, IRDY#, TRDY#, STOP#, and DEVSEL# are tristated from the leading edge of RESET# and remain so until driven as either a master or slave by the 82C861.
			RESET# may be asynchronous to PCLK when asserted or negated, however, negation must occur with a clean, bounce-free edge.

# 3.2.2 PCI Bus Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
AD[31:0]	37:39, 42:45, 48, 51, 52, 55:58, 61, 62, 78, 79, 82:84, 86:88,	I/O	Address and Data Lines 31 through 0: This bus carries the address and/or data during a PCI bus cycle. A PCI bus cycle has two phases - an address phase which is followed by one or more data phases. During the initial clock of the bus cycle, the AD bus contains a 32-bit physical byte address. AD[7:0] is the least significant byte (LSB) and AD[31:24] is the most significant byte (MBS). After the first clock of the cycle, the AD bus contains data.  When the 82C861 is the target, AD[31:0] are inputs during the address phase. For the data phase(s) that follow, the 82C861 may supply data on AD[31:0] in the case of a read or accept data in the case of a write.
	93:95, 99, 100, 2:4		When the 82C861 is the master, it drives a valid address on AD[31:2] during the address phase, and drives write or accepts read data on AD[31:0] during the data phase. As a master, the 82C861 always drives AD[1:0] low.
C/BE[3:0]#	49, 63, 77, 89	I/O	<b>Bus Command and Byte Enables 3 through 0:</b> These signals provide the command type information during the address phase and carry the byte enable information during the data phase. C/BE0# corresponds to byte 0, C/BE1# to byte 1, C/BE2# to byte 2, and C/BE3# to byte 3.
			If the 82C861 is the initiator of a PCI bus cycle, it drives C/BE[3:0]#. When it is the target, it samples C/BE[3:0]#.
PAR	76	0	"Even" Parity: The 82C861 calculates PAR for both the address and data phases of PCI cycles. PAR is valid one PCI clock after the associated address or data phase, but may or may not be valid for subsequent clocks. It is calculated based on 36 bits - AD[31:0] plus C/BE[3:0]#. "Even" parity means that the sum of the 36 bit values plus PAR is always an even number, even if one or more bits of C/BE[3:0]# indicate invalid data.



Page 8 912-3000-049

Signal Name	Pin No.	Pin Type	Signal Description
FRAME#	64	I/O (s/t/s)	<b>Cycle Frame:</b> This signal is driven by the current PCI bus master to indicate the beginning and duration of an access. The master asserts FRAME# at the beginning of a bus cycle, sustains the assertion during data transfers, and then negates FRAME# in the final data phase.
			FRAME# is an input when the 82C861 is the target and an output when it is the initiator.
			FRAME# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or slave by the 82C861.
IRDY#	67	I/O (s/t/s)	Initiator Ready: IRDY#, along with TRDY#, indicates whether the 82C861 is able to complete the current data phase of the cycle. IRDY# and TRDY# are both asserted when a data phase is completed.
			During a write, the 82C861 asserts IRDY# to indicate that it has valid data on AD[31:0]. During a read, the 82C861 asserts IRDY# to indicate that it is prepared to accept data.
			IRDY# is an input when the 82C861 is a target and an output when it is the initiator.
			IRDY# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or a slave by the 82C861.
TRDY#	68	I/O (s/t/s)	<b>Target Ready:</b> TRDY#, along with IRDY#, indicates whether the 82C861 is able to complete the current data phase of the cycle. TRDY# and IRDY# are both asserted when a data phase is completed.
			When the 82C861 is acting as the target during read and write cycles, it performs in the following manner:
			During a read, the 82C861 asserts TRDY# to indicate that it has placed valid data on AD[31:0].
			<ol><li>During a write, the 82C861 asserts TRDY# to indicate that is prepared to accept data.</li></ol>
			TRDY# is an input when the 82C861 is the initiator and an output when it is the target.
			TRDY# is tristated from the leading edge of RESET# and remains so until driven as either a master or a slave by the 82C861.
STOP#	70	I/O (s/t/s)	<b>Stop:</b> STOP# is an output when the 82C861 is the target and an input when it is the initiator. As the target, the 82C861 asserts STOP# to request that the master stop the current cycle. As the master, the assertion of STOP# by a target forces the 82C861 to stop the current cycle.
			STOP# is tristated from the leading edge of RESET# and remains so until driven by the 82C861 acting as a slave.



	Pin	Pin				
Signal Name	No.	Type	Signal Description			
DEVSEL#	69	I/O (s/t/s)	<b>Device Select:</b> The 82C861 claims a PCI cycle via positive decoding by asserting DEVSEL#. As an output, the 82C861 drives DEVSEL# for two different reasons:			
			If the 82C861 samples IDSEL active in configuration cycles, DEVSEL# is asserted.			
			When the 82C861 decodes an internal address or when it subtractively decodes a cycle, DEVSEL# is asserted			
			When DEVSEL# is an input, it indicates the target's response to an 82C861 master-initiated cycle.			
			DEVSEL# is tristated from the leading edge of RESET# and remains so until driven by the 82C861 acting as a slave.			
IDSEL	50	I	Initialization Device Select: This signal is the "chip select" during configuration read and write cycles. IDSEL is sampled by the 82C861 during the address phase of a cycle. If IDSEL is found to be active and the bus command is a configuration read or write, the 82C861 claims the cycle with DEVSEL#.			
PERR#	71	I/O	<b>Parity Error:</b> The 82C861 uses this line to report data parity errors during any PCI cycle except a Special Cycle.			
SERR#	75	I	<b>System Error:</b> The 82C861 uses this line to report address parity errors and data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.			
REQ#	36	0	<b>Bus Request:</b> REQ# is asserted by the 82C861 to request ownership of the PCI bus.			
GNT#	35	I	<b>Bus Grant:</b> GNT# is sampled by the 82C861 for an active low assertion, which indicates that it has been granted use of the PCI bus.			
CLKRUN#	46	I/O	Clock Run: The CLKRUN# function is available on this pin and can be used to reduce chip power consumption during idle periods. It is an I/O sustained tristate signal and follows the PCI 2.1 defined protocol.			
VCC		Р	<b>Power:</b> If FireLink is being used in a CMD-based system, this pin can be connected to VCC.			

Page 10 912-3000-049
Revision: 1.0

# 3.2.3 USB Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description	
VD1+	13	I/O	Port 1 Positive Data Line	
VD1-	14	I/O	Port 1 Negative Data Line	
VD2+	18	I/O	Port 2 Positive Data Line	
VD2-	19	I/O	Port 2 Negative Data Line	
PWRON1, PWRON2	9, 24	0	<b>Power On Lines 1 and 2:</b> These outputs are used to turn on the respective USB port's VCC power.	
PWRFLT1, PWRFLT2	10, 23	I	Power Fault Lines 1 and 2: These inputs indicate that an over-current fault on each of the USB ports has occurred. Their polarity can be software controlled: strap low for active high, strap high for active low.	

# 3.2.4 Legacy and Interrupt Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description			
A20_out	1	0	Legacy gate A20 output: Also used for strap option.			
			This pin is also used as a strap option for chip/board level test configuration. Refer to Table 3-3 and Table 3.2.7.			
A20_in	53	I	Legacy gate A20 input			
SMI#	29	0	<b>System Management Interrupt:</b> This signal is used to request a System Management Mode (SMM) interrupt. It can be connected to a spare EPMI pin on the host chipset.			
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.			
INTA#	30	0	PCI Interrupt A: This signal can be connected to a PCI interrupt line.			
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.			
IRQ1_out	27	0	<b>Interrupt Request 1:</b> This pin should be tied to the keyboard interrupt going to the interrupt controller.			
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.			
IRQ12_out	28	0	<b>Interrupt Request 12:</b> This pin should be tied to the mouse interrupt going to the interrupt controller.			
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.			
IRQ1_in	97	I	Legacy IRQ1 input. The pin is tied to keyboard interrupt for legacy support.			
IRQ12_in	73	1	Legacy IRQ12 input. The pin is tied to mouse interrupt for legacy support.			

#### USB Power and Misc. Signals 3.2.5

Signal Name	Pin No.	Pin Type	Signal Description				
PWRGD1	11	I, Analog (S)	<b>Power Good Line 1:</b> This schmitt-trigger analog input is used to sense the supply VCC power on USB port 1. (For VCC power greater than 4.0V, this line can be a logic input, on/off, or a resistor divider.)				
PWRGD2	22	I, Analog (S)	<b>Tower Good Line 2:</b> This schmitt-trigger analog input is used to sense the supply CC power on USB port 2. (For VCC power greater than 4.0V, this line can be a pgic input, on/off, or a resistor divider.)				
GND/NIC	8		Ground: In a CMD-based system, this pin can remain connected to GND.				
			<b>No Internal Connection:</b> FireLink makes this pin a "No Internal Connection" to allow future upgrade to FireBlast.				
TEST0	21	I	<b>Test Line 0:</b> Strap option used for chip/board level test configuration. Refer to Table 3-3.				
TEST1	25	I	<b>Test Line 1:</b> Strap option used for chip/board level test configuration. Refer to Table 3-3.				

## 3.2.6 Power and Ground Pins

Signal Name	Pin No.	Pin Type	Signal Description
VCC	7, 34, 41, 53, 60, 65, 81, 92, 98	Р	<b>5.0V or 3.3V Power Connection:</b> Core voltage is linked to the PCI interface voltage; either 3.3V or 5.0V is acceptable, however, 3.3V is recommended for lowest power consumption. Core voltage is indicated to the chip through a strap option, refer to Table 3-3.
			<b>Note:</b> If QFP packaging is selected, pin 53 becomes NIC (No Internal Connection).
VCC_ISA	26	Р	ISA Reference Voltage: Supplies the reference voltage for pins 27 (IRQ1) and 28 (IRQ12). If IRQ1 and IRQ12 are not used, connect VCC_ISA to the VCC power plane.
VCC3	12, 17	Р	3.3V Power Connection
GND	5, 15, 16, 20, 33, 40, 47, 54, 59, 66, 72, 80, 85, 90, 96	G	Ground Connection



912-3000-049

# 3.2.7 Firelink 82C861 Strapping Options

A20_out (Pin 1)	Test1 (Pin 25)	Test0 (Pin 21)	Mode
0	0	0	Operational mode - PCI voltage = 5V
1	0	0	Operational mode - PCI voltage = 5V
1	0	1	Operational mode - PCI voltage = 3.3V
0	0	1	Tristate test
0	1	0	Drive even pins high and odd pins low
0	1	1	Drive odd pins high and even pins low
1	1	0	TXD Test Mode. Test mode to bring out internal TXDSE0 signal on TEST1 pin (Pin 25) and internal TXD signal on TEST0 pin (pin 21)
1	1	1	NAND tree test



Page 14 912-3000-049
Revision: 1.0

# 4.0 Functional Description

## 4.1 Universal Serial Bus (USB)

The 82C861 supports a PCI-based implementation of Universal Serial Bus utilizing the OpenHCI standard developed by Compaq, Microsoft, and National Semiconductor.


The USB core contains an integrated root hub that can support up to two downstream USB hubs or devices. The USB implementation consists of the root hub, PCI interface controller, and USB host controller. Keyboard and mouse legacy support are also included for DOS compatibility with USB devices.

This document must be used along with the following public domain reference documents to get the complete functional description of the USB core implementation.

- · USB Specification, Revision 1.1
- · OpenHCI Specification, Revision 1.0a
- · PCI Specification, Version 2.1

A functional block diagram of the USB core implementation is given in Figure 4-1.

Figure 4-1 USB Functional Block Diagram



#### 4.1.1 **PCI Controller**

The PCI controller interfaces the host controller to the PCI bus. As a master, the PCI controller is responsible for running cycles on the PCI bus on behalf of the host controller. As a target, the PCI controller monitors the cycles on the PCI bus and determines when to respond to these cycles. The USB core is a PCI target when it decodes cycles to its internal PCI configuration registers or to its internal PCI memory mapped I/O registers. The PCI USB controller asserts DEVSEL# in medium decode timing to claim a PCI transaction.

The configuration space of the PCI controller is accessed through Mechanism #1 as Bus #0, Device #X (Device # depends on which AD line is connected to the IDSEL input), Function #0, hereafter referred to as PCICFG.

Table 4-1 gives a register map for the PCICFG register space. Refer to Section 5.1, "PCICFG Register Space" for detailed bit information.

Table 4-1 **PCI Controller Register Map** 

PCICFG	R/W	Register Name	
00h-01h	RO	Vendor ID	
02h-03h	RO	Device ID	
04h-05h	R/W	Command	
06h-07h	R/W	Status	
08h	RO	Revision ID	
09h-0Bh	RO	Class Code	
0Ch	R/W	Cache Line Size	
0Dh	R/W	Master Latency Timer	
0Eh	RO	Header Type	
0Fh		Reserved	
10h-13h	R/W	Base Address Register 0	
14h-2Bh		Reserved	
2Ch-2Dh	RO	Subsystem Vendor	
2Eh-2Fh	RO	Subsystem ID	
30h-3Bh		Reserved	
3Ch	R/W	Interrupt Line	
3Dh	R/W	Interrupt Pin	
3Eh	R/W	Minimum Grant	
3Fh	R/W	Maximum Latency	
40h-43h		Reserved	
44h-4Dh		Reserved	
4Eh	R/W	I <sup>2</sup> C Control	
4Fh		Reserved	
50h	R/W	PCI Host Feature Control	
51h	R/W	Interrupt Assignment	
52h	R/W	Strapping OFF/ON option overides	
53h		Reserved	

PCICFG	R/W	Register Name		
54h-57h	R/W	IRQ Driveback Address		
58h-6Bh		Reserved		
6Ch-6Fh	R/W	Test Mode Enable		



912-3000-049

#### 4.1.2 Host Controller

This block is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information.

The host controller (HC) interface registers are PCI memory mapped I/O, hereafter referred to as MEMOFST. Table 4-2 gives a register map for the MEMOFST register space. Refer to Section 5.2, "Host Controller Register Space" for detailed bit information.

Table 4-2 Host Controller Register Map

MEMOFST	R/W	Register Name		
00h-03h	RO	HcRevision		
04h-07h	R/W	HcControl		
08h-0Bh	R/W	HcCommandStatus		
0Ch-0Fh	R/W	HcInterruptStatus		
10h-13h	R/W	HcInterrupt Enable		
14h-17h	R/W	HcInterrupt Disable		
18h-1Bh	R/W	HcHCCA		
1Ch-1Fh	R/W	HcPeriodCurrentED		
20h-23h	R/W	HcControlHeadED		
24h-27h	R/W	HcControlCurrentED		
28h-2Bh	R/W	HcBulkHeadED		
2Ch-2Fh	R/W	HcBulkCurrentED		
30h-33h	R/W	HcDoneHead		
34h-37h	R/W	HcFmInterval		
38h-3Bh	R/W	HcFrameRemaining		
3Ch-3Fh	R/W	HcFmNumber		
40h-43h	R/W	HcPeriodicStart		
44h-47h	R/W	HcLSThreshold		
48h-4Bh	R/W	HcRhDescriptorA		
4Ch-4Fh	R/W	HcRhDescriptorB		
50h-53h	R/W	HcRhStatus		
54h-57h	R/W	HcRhPort1Status		
58h-5Bh	R/W	HcRhPort2Status		

## 4.1.3 Legacy Support

Four registers are provided for legacy support:

- HceControl
  - Used to enable and control the emulation hardware and report various status information.
- HceInput

- Emulation side of the legacy Input Buffer register.
- HceOutput
  - Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- HceStatus
  - Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. Table 4-3 shows a register map of these registers. Refer to Section 5.2.1, "Legacy Support Registers" for detailed bit information.

Table 4-3 Legacy Support Register Map

MEMOFST	R/W	Register Name		
100h-103h R/W		HceControl		
104h-107h	R/W	HceInput		
108h-10Bh	R/W	HceOutput		
10Ch-10Fh	R/W	HceStatus		

## 4.1.4 Intercept Port 60h and 64h Accesses

The HceStatus, HceInput, and HceOutput registers are accessible at I/O Ports 60h and 64h when emulation is enabled. Reads and writes to these registers using the I/O Ports does have some side effects as shown in Table 4-4. However, accessing these registers directly through their memory address produces no side effects.

When emulation is enabled, I/O accesses of Ports 60h and 64h must be handled by the Host Controller (HC). The HC must be positioned in the system so that it can do a positive decode of accesses to Ports 60h and 64h on the PCI bus. If a keyboard controller is present in the system, it must either use subtractive decode or have provisions to disable its decode of Ports 60h and 64h. If the legacy keyboard controller uses positive decode and is turned off during emulation, it must be possible for the emulation code to quickly re-enable and disable the legacy keyboard controller's Port 60h and 64h decode. This is necessary to support a mixed operating environment.



Table 4-4 Emulated Registers and Side Effects

Register Contents Accessed/Modified	Side Effect
HceOutput	A read from Port 60h will set the Output Full bit (MEMOFST 10Ch[0]) to 0.
HceInput	A write to Port 60h will set the Input Full bit (MEMOFST 10Ch[1]) to 1 and the Cmd Data bit (MEMOFST 10Ch[3]) to 0.
	A write to Port 64h will set the: Input Full bit (MEMOFST 10Ch[1]) to 0 and the Cmd Data bit (MEMOFST 10Ch[3]) to 1.
HceStatus	A read from Port 64h returns the current value of the HceSta- tus register.

Page 18 912-3000-049
Revision: 1.0

# 5.0 Register Descriptions

The 82C861 has three types of register spaces:

- 1. PCI Configuration Register Space
- 2. Host Controller Register Space
- 3. I/O Register Space

The subsections that follow detail the locations and access mechanisms for the registers located within these register spaces.

**Notes:** 1. All bits/registers are read/write and their default value is 0 unless otherwise specified.

All reserved bits/registers MUST be written to 0 unless otherwise specified.

# 5.1 PCICFG Register Space

The configuration space of the PCI USB controller is accessed through Mechanism #1 as Bus #0, Device #X (Device # depends on which AD line is connected to the IDSEL input), Function #0, hereafter referred to as PCICFG. The bit formats for these registers are described in Table 5-1.

Table 5-1	PCICFG 00h-FFh						
7	6	5	4	3	2	1	0
PCICFG 00h PCICFG 01h	Vendor Identification Register (RO)						
PCICFG 02h PCICFG 03h			Device Identifica	ation Register (RC	D)		Default = 61h Default = C8h
PCICFG 04h			Command R	egister - Byte 0			Default = 00h
Wait cycle control: USB core does not need to insert a wait state between address and data on the AD lines. This bit is always 0.	PERR# (response) detection enable bit:  0 = PERR# not asserted  1 = USB core asserts PERR# when it is the receiving data agent and it detects a data parity error.	VGA palette snooping: This bit is always 0.	Postable memory write command: Not used when USB core is a master. This bit is always 0.	Special Cycles: USB core does not run Special Cycles on PCI. This bit is always 0.	USB core can run PCI master cycles: 0 = Disable 1 = Enable	USB core responds as a target to memory cycles. 0 = Disable 1 = Enable	USB core responds as a target to I/O cycles: 0 = Disable 1 = Enable
PCICFG 05h	·	•	Command R	egister - Byte 1	I	•	Default = 00h
		Reserved: These	e bits are always 0			Back-to-back enable: USB core only acts as a mas- ter to a single device, so this functionality is not needed. This bit is always 0.	SERR# (response) detection enable bit: 0 = SERR# not asserted 1 = USB core asserts SERR#
PCICFG 06h			Status Reg	gister - Byte 0			Default = 80h



# Table 5-1 PCICFG 00h-FFh (cont.)

7	6	5	4	3	2	1	0
Fast back-to-back capability: USB core supports fast back-to-back transactions when transactions are not to same agent. This bit is always 1.			Reserve	d: These bits are a	always 0.		
PCICFG 07h			Status Reg	ister - Byte 1			Default = 02h
Detected parity error: This bit is set to 1 whenever the USB core detects a parity error, even if PCICFG 04h[6] is disabled. Write 1 to clear.	SERR# status: This bit is set to 1 whenever the USB core detects a PCI address parity error. Write 1 to clear.	Received master abort status: Set to 1 when the USB core, acting as a PCI master, aborts a PCI bus memory cycle. Write 1 to clear.	Received target abort status: This bit is set to 1 when a USB core generated PCI cycle (USB core is the PCI master) is aborted by a PCI target. Write 1 to clear.	Signaled target abort status: This bit is set to 1 when the USB core signals tar- get abort. Write 1 to clear.	DEVSEL ti Indicates DEVSE performing a pos Since DEVSEL# meet the medium bits are encoded	itive decode. is asserted to itiming, these	Data parity reported: Set to 1 if PCICFG 04h[6] is set and the USB core detects PERR# asserted while acting as PCI master (whether PERR# was driven by USB core or not.)
PCICFG 08h		F	Revision Identific	ation Register (R	RO)		Default = 10h
PCICFG 09h PCICFG 0Ah PCICFG 0Bh			Class Code	Register (RO)			Default = 10h Default = 03h Default = 0Ch
PCICFG 0Ch			Cache Line	Size Register			Default = 00h
PCICFG 0Dh			Master Latenc	y Timer Register			Default = 00h
PCICFG 0Eh			Header Type	Register (RO)			Default = 00h
PCICFG 0Fh			Res	erved			Default = 00h
PCICFG 10h-13h  Base Address Register 0  Default = 00h  This register identifies the base address of a contiguous memory space in main memory. POST will write all 1s to this register, then read back the value to determine how big of a memory space is requested. After allocating the requested memory, POST will write the upper bytes with the base address.  Bits [31:0] correspond to: 10h = [7:0], 11h = [15:8], 12h = [23:16], 13h = [31:24].  Bit [0] - Indicates that the operational registers are mapped into memory space. Always = 0.  Bits [2:1] - Indicates that the base register is 32 bits wide and can be placed anywhere in 32-bit memory space. Always = 0.  Bit [3] - Indicates no support for prefetchable memory. Always = 0.							

- Bit [3] Indicates no support for prefetchable memory. Always = 0.
- Bits [11:4] Indicates a 4K byte address range is requested, Always = 0.
- Bits [31:12] Base Address: Post writes the value of the memory base address to this register.

PCICFG 14h-2Bh Reserved Default = 00h



Page 20 912-3000-049

Table 5-1 PCICFG 00h-FFh (cont.)

2 0 PCICFG 2Ch-2Dh Subsystem Vendor Register (RO) Default = 00h Subsystem Vendor - Bits [15:0] correspond to: 2Ch = [7:0], 2Dh = [15:8]. - This register can be written to when PCICFG 50h[3] = 0. PCICFG 2Eh-2Fh Subsystem ID Register (RO) Default = 00h Subsystem ID - Bits [15:0] correspond to: 2Eh = [7:0], 2Fh = [15:8]. - This register can be written to when PCICFG 50h[3] = 0. PCICFG 30h-3Bh Reserved Default = 00h PCICFG 3Ch Interrupt Line Register Default = 00h This register identifies which of the system interrupt controllers the device's interrupt pin is connected to. The value of this register is used by device drivers and has no direct meaning to the USB core. **PCICFG 3Dh** Interrupt Pin Register Default = 01h This register identifies which interrupt pin a device uses. Since the USB core uses INTA#, this value is set to 01h. PCICFG 3Eh Minimum Grant Register (RO) Default = 00h Reserved PCICFG 3Fh Maximum Latency Register (RO) Default = 00h Reserved PCICFG 40h-43h Reserved Default = 00h These registers are for internal testing purposes. Do not write to these registers. Default = 00h PCICFG 44h-4Dh Reserved **PCICFG 4Eh** I<sup>2</sup>C Control Register Default = 00h Reserved Test 0, Test 1 Reads back Reads back I<sup>2</sup>C data I<sup>2</sup>C clock I<sup>2</sup>C control: 1 = I/O buffer I<sup>2</sup>C data output I<sup>2</sup>C clock outoutput: output: 0 = Disable enabled bit (bit 2) put bit (bit 1) 0 = Output 00 = Output 01 = Enable (RO) (RO) 0 = disabled1 = Output 1 1 = Output 1 **PCICFG 4Fh** Reserved Default = 00h PCICFG 50h **PCI Host Feature Control Register** Default = 00h Port 1 output: CLKRUN# Subsystem CLKRUN# on Port 2 output: control when Vendor ID host interface): 0 = Enable0 = Enable Register 0 = Disabled,1 = Disable enabled 1 = Disable (PCICFG 2Ch) CLKRUN# (PCICFG 50[2] (Controls USB (Controls USB control: tristated =1) I/O cells to save I/O cells to save 0= Read-Only 0 = Normal1 = Enabled power) power) 1= Writable per PCI 1 = Powersaving mode (default = 0)PCICFG 51h Interrupt Assignment Register Default = 01h



Table 5-1 PCICFG 00h-FFh (cont.)

7	6	5	4	3	2	1	0
Host controller type: 0 = Viper-N+	IRQ Driveback: 0 = Disable 1 = Enable	Reserved	Interrupt Assignment (PCIRQ0# Default) - Interrupts from the USB are mapped to this interrupt. Note that if an IRQ (an edge-mode interrupt) is selected, this IRQ must be pr grammed to Level mode on the host chipset.				
(send sin- gle data phase on			Level Mode: 00000 = Disabled 01011 = ACPI6				
IRQ drive- back)			00001 = PCIRQ0# (Default) 00111 = ACPI2 01100 = ACPI7				
1 = FireStar (burst two			00010 = PCIRQ1# 01000 = ACPI3 01101 = ACPI8				
data phases)			00011 = PCIRQ2 01110 = ACPI9	2#		01001 = ACPI4	
pilases)			00100 = PCIRQ3 01111 = ACPI10 00101 = ACPI0			01010 = ACPI5	
			Edge Mode: 10000 = IRQ0 11011 = IRQ11			10110 = IRQ6	
			10001 = IRQ1 11100 = IRQ12			10111 = IRQ7	
			10010 = IRQ2 11101 = IRQ13			11000 = IRQ8	
			10011 = IRQ3 11110 = IRQ14			11001 = IRQ9	
			10100 = IRQ4 11111 = IRQ15 10101 = IRQ5			11010 = IRQ10	
PCICFG 52h Strap Option Override							
PCI Voltage		PWRON1 & PWRON2 polarity 1 = Low 0 = High (default = 0)					

PCICFG 53h Reserved Default = 00h

## PCICFG 54h-57h

## IRQ Driveback Address Register - Byte 0: Address Bits [7:0]

Default = 33333330h

IRQ Driveback Protocol Address Bits: Bits [31:0] correspond to: 54h = [7:0], 55h = [15:8], 56h = [23:16], 57h = [31:24].

- When the FireLink/FireBlast logic must generate an interrupt from any source, it follows the IRQ Driveback Protocol and toggles the REQ# line to the host. Once it has the bus, it writes the changed IRQ information to the 32-bit I/O address specified in this register. The host interrupt controller claims this cycle and latches the new IRQ values.
- Bits 1:0 are reserved to be 00 and are read-only.

PCICFG 58h-6Bh	Reserved	Default = 00h
PCICFG 6Ch-6Fh	Test Mode Enable Register	Default = 00h
	Reserved	



Page 22 912-3000-049

#### **Host Controller Register Space** 5.2

This register space is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information.

The host controller (HC) interface registers are PCI memory mapped I/O, hereafter referred to as MEMOFST. The bit formats for these registers are described in Table 5-2.

Table 5-2 MEI	MOFST 00	h-5Ch					
7	6	5	4	3	2	1	0
MEMOFST 00h MEMOFST 01h-03h Bits [31:0] correspo	ond to: 00h =	: [7:0], 01h = [15:8		<b>Register (RO)</b> 3h = [31:24]		D	Default = 10h efault = 000001h
Firel		tes the Open HCI Specification 1.0.	Specification revis	sion number imple	emented by hardw	are (X.Y = XYh).	
MEMOFST 04h			HcControl Re	egister - Byte 0			Default = 00h
HC Functional \$ 00 = USB Reset 01 = USB Resume 10 = USB Operational 11 = USB Suspend The HC may force a st from USB Suspend to Resume after detectin signaling from a down (1) Disabling the Isocl	tate change USB g resume stream port.		Processing of Control List: 0 = Disable 1 = Enable	Disable Isochronous List when Periodic List is enabled:(1) 0 = Yes 1 = No	Processing of Periodic (interrupt and isochronous) List:  0 = Disable  1 = Enable  The HC checks this bit prior to attempting any periodic transfers in a frame.	Specifies the nur endpoints service endpoint. Encod N is the number points (i.e., 00 = point; 11 = 4 con	ed for every bulking is N-1 where of control end- 1 control end- trol endpoints).
•	C will check b	oit 3 when it finds	an isochronous en	<u>'</u>			
MEMOFST 05h		Reserved	HCCONTFOI H	egister - Byte 1	Remote Wakeup Connected Enable: If a remote wakeup signal is supported, this bit is used to enable that operation. Since there is no remote wakeup signal supported, this bit is ignored.	Remote Wakeup Connected (RO): Indicates whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hardcoded to 0.	Default = 00I  Interrupt Routing: 0 = Interrupts routed to normal interrupt mechanism (INTA#) 1 = Interrupts routed to SMI Also see PCICFG 51h
MEMOFST 06h-07h			_	ster - Bytes 2 &		1	Default = 00
			Rese	erved			
MEMOFST 08h		1	HcCommandStati	us Register - Byt	e 0		Default = 00h



912-2000-049 Revision: 1.0

Table 5-2 MEMOFST 00h-5Ch

	•	_	4	•		4		
7	6	5	4	3	2	1	0	
		erved		Ownership Change Request: When set by software, this bit sets the Owner- ship Change bit (MEMOFST 0Fh[6]). Cleared by soft- ware.	Bulk List has an active endpoint descriptor? <sup>(1)</sup> 0 = No 1 = Yes	Control List has an active endpoint descriptor?(1) 0 = No 1 = Yes	HC Reset: Writing a 1 initiates a software reset. This bit is cleared by the HC upon completion of reset operation.	
bit 2, Control				e HC each time it b		the nead of the lis		
MEMOFST 09h		ŀ		<b>us Register - Byt</b> e erved	e 1		Default = 00h	
MEMOFST 0Ah					e 2		Default = 00h	
	EMOFST 0Ah HcCommandStatus Register - Byte 2  Reserved Schedule Over							
This field increment the Scheduling Ove (MEMOFST 0Ch[0] count wraps from 1						ents every time Overrun bit [0] is set. The		
MEMOFST 0Bh		ŀ		us Register - Byte	e 3		Default = 00h	
	Reserved							
MEMOFST 0Ch		ŀ	HcInterrupt Statu	s Register - Byte	0*		Default = 00h	
Reserved	Root Hub Status Change:	Frame Number Overflow:	Unrecoverable Error:	Resume Detected:	Start of Frame: This bit is set when the Frame	Writeback Done Head:	Scheduling Overrun occurred?	
	This bit is set when the content of HcRh Status (50h-53h) or the content of any HcRhPort Status Register (54h-5Bh) has changed.	This bit is set when MEMOFST 3Ch[15] (Frame Num- ber Register) changes from 0-to-1 or from 1-to-0.	This event is not imple- mented and is hardcoded to 0. All writes are ignored.	This bit is set when the HC detects resume signaling on a downstream port.	Management block signals a "Start of Frame" event.	This bit is set after the Host Controller has written HcDone- Head to Hcca- DoneHead.	0 = No 1 = Yes	
MEMOFST 0Dh-	This bit is set when the content of HcRh Status (50h-53h) or the content of any HcRhPort Status Register (54h-5Bh) has changed.	when MEMOFST 3Ch[15] (Frame Num- ber Register) changes from 0-to-1 or from 1-to-0.	not imple- mented and is hardcoded to 0. All writes are ignored.	when the HC detects resume signaling on a downstream port.  Register - Bytes 1	Management block signals a "Start of Frame" event.	after the Host Controller has written HcDone- Head to Hcca-	0 = No	
	This bit is set when the content of HcRh Status (50h-53h) or the content of any HcRhPort Status Register (54h-5Bh) has changed.	when MEMOFST 3Ch[15] (Frame Number Register) changes from 0-to-1 or from 1-to-0.	not imple- mented and is hardcoded to 0. All writes are ignored.	when the HC detects resume signaling on a downstream port.  Register - Bytes 1	Management block signals a "Start of Frame" event.	after the Host Controller has written HcDone- Head to Hcca-	0 = No 1 = Yes Default = 00h	
MEMOFST 0Fh Reserved	This bit is set when the content of HcRh Status (50h-53h) or the content of any HcRhPort Status Register (54h-5Bh) has changed.  OEh  Ownership Change: This bit is set when the Ownership Change Request bit (MEMOFST 08h[3]) is set.	when MEMOFST 3Ch[15] (Frame Number Register) changes from 0-to-1 or from 1-to-0.	not imple- mented and is hardcoded to 0. All writes are ignored.  InterruptStatus I Reso HcInterruptStatu	when the HC detects resume signaling on a downstream port.  Register - Bytes 1 erved  s Register - Byte	Management block signals a "Start of Frame" event.	after the Host Controller has written HcDone- Head to Hcca- DoneHead.	0 = No 1 = Yes	



Page 24 912-3000-049

	Table 5-2	MEMOFST	00h-5Ch
--	-----------	---------	---------

7	6	5	4	3	2	1	0
MEMOFST 10h	Oh HcInterruptEnable Register - Byte 0* Default = 00h						
Reserved	Allow interrupt generation due to Root Hub Status Change: 0 = Ignore 1 = Enable	Allow interrupt generation due to Frame Num- ber Overflow: 0 = Ignore 1 = Enable	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected: 0 = Ignore 1 = Enable	Allow interrupt generation due to Start of Frame: 0 = Ignore 1 = Enable	Allow interrupt generation due to Writeback Done Head: 0 = Ignore 1 = Enable	Allow interrupt generation due to Scheduling Overrun: 0 = Ignore 1 = Enable
MEMOFST 11h-	MEMOFST 11h-12h HcInterruptEnable Register - Bytes 1 & 2 Default = 00h  Reserved						
MEMOFST 13h			HcInterruptEnable		3*		Default = 00h
Master interrupt generation: 0 = Ignore 1 = Allows all interrupts to be enabled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Enable		ading hit while we		erved		
" writing a 1 to a	bit in this register	sets the correspo	nding bit, while wr	iting a U leaves th	e bit unchanged.		
MEMOFST 14h		ŀ	- IcInterruptDisabl	e Register - Byte	0*		Default = 00h
Reserved	Allow interrupt generation due to Root Hub Status Change: 0 = Ignore 1 = Disable	Allow interrupt generation due to Frame Num- ber Overflow: 0 = Ignore 1 = Disable	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected: 0 = Ignore 1 = Disable	Allow interrupt generation due to Start of Frame: 0 = Ignore 1 = Disable	Allow interrupt generation due to Writeback Done Head: 0 = Ignore 1 = Disable	Allow interrupt generation due to Scheduling Overrun: 0 = Ignore 1 = Disable
MEMOFST 15h-	16h	Hcl	InterruptDisable	Register - Bytes	1 & 2		Default = 00h
			Rese	erved			
MEMOFST 17h		ŀ		e Register - Byte	· 3*		Default = 00h
Master inter- rupt generation: 0 = Ignore 1 = Allows all interrupts to be dis- abled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Disable				erved		
* Writing a 1 to a	bit in this register	clears the corresp	oonding bit, while v	writing a 0 leaves	the bit unchanged		
MEMOFST 18h-	1Bh		HcHCCA	A Register			Default = 00h
Bits [31:0] cor - Bits [7:0] - Bits [31:8]	respond to: 18h = Reserved Pointer to HCCA		], 1Ah = [23:16], 1	Bh = [31:24].			
MEMOFST 1Ch-	1Fh		HcPeriodCurr	entED Register			Default = 00h
	respond to: 1Ch = Reserved	: [7:0], 1Dh = [15:8 t Periodic List Enc	3], 1Eh = [23:16], 1	_			



### Table 5-2 MEMOFST 00h-5Ch

7 6 5 4 3 2 1 0

MEMOFST 20h-23h HcControlHeadED Register Default = 00h

Bits [31:0] correspond to: 20h = [7:0], 21h = [15:8], 22h = [23:16], 23h = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Control List Head End Descriptor

MEMOFST 24h-27h HcControlCurrent ED Default = 00h

Bits [31:0] correspond to: 24h = [7:0], 25h = [15:8], 26h = [23:16], 27h = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current End Descriptor in Control List

MEMOFST 28h-2Bh HcBulkHeadED Register Default = 00h

Bits [31:0] correspond to: 28h = [7:0], 29h = [15:8], 2Ah = [23:16], 2Bh = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Bulk List Head End Descriptor in Control List

MEMOFST 2Ch-2Fh HcBulkCurrentED Register Default = 00h

Bits [31:0] correspond to: 2Ch = [7:0], 2Dh = [15:8], 2Eh = [23:16], 2Fh = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Bulk List End Descriptor

MEMOFST 30h-33h HcDoneHead Register Default = 00h

Bits [31:0] correspond to: 30h = [7:0], 31h = [15:8], 32h = [23:16], 33h = [31:24].

- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Done List Head End Descriptor

MEMOFST 34h-37h HcFmInterval Register Default =

Bits [31:0] correspond to: 34h = [7:0], 35h = [15:8], 36h = [23:16], 37h = [31:24].

- Bits [13:0] Frame Interval These bits specify the length of a frame as (bit times 1). For 12,000 bit times in a frame, a value of 11,999 is stored here. (Default = 2EDFh)
- Bits [15:14] Reserved
- Bits [30:16] FS Largest Data Packet: These bits specify a value which is loaded into the Largest Data Packet Counter at the beginning of each frame.
- Bit 31 Frame Interval Toggle This bit is toggled by HCD whenever it loads a new value into the Frame Interval bits (bits [13:0]).

MEMOFST 38h-3Bh HcFrameRemaining Register Default = 00h

Bits [31:0] correspond to: 38h = [7:0], 39h = [15:8], 3Ah = [23:16], 3Bh = [31:24].

- Bits [13:0] Frame Remaining (RO) This 14-bit decrementing counter is used to time a frame. When the HC is in the USB Operational state, the counter decrements each 12MHz clock period. When the count reaches 0, the end of a frame has been reached. The counter reloads with Frame Interval (MEMOFST 34h[13:0]) at that time. In addition, the counter loads when the HC transitions into the USB Operational state.
- Bits [30:14] Reserved
- Bit 31 Frame Remaining Toggle (RO) This bit is loaded with Frame Interval Toggle (MEMOFST 34h[31]) when Frame Remaining (bits [13:0]) is loaded.



Page 26 912-3000-049

#### MEMOFST 00h-5Ch Table 5-2

|--|

# **HcFmNumber Register**

Default = 00h

Bits [31:0] correspond to: 3Ch = [7:0], 3Dh = [15:8], 3Eh = [23:16], 3Fh = [31:24].

- Bits [15:0] Frame Number (RO) This 16-bit incrementing counter is incremented coincident with the load of Frame Remaining (MEMOFST 38h[13:0]). The count will roll over from FFFh to 0h.
- Bits [31:16] Reserved

#### MEMOFST 40h-43h

MEMOFST 3Ch-3Fh

#### **HcPeriodicStart Register**

Default = 00h

Bits [31:0] correspond to: 40h = [7:0], 41h = [15:8], 42h = [23:16], 43h = [31:24].

- Bits [13:0] Periodic Start - These bits are used by the List Processor to determine where in a frame the Periodic List processing must
- Bits [31:14] Reserved

#### MEMOFST 44h-47h

## **HcLSThreshold Register**

Default = 00h

Bits [31:0] correspond to: 44h = [7:0], 45h = [15:8], 46h = [23:16], 47h = [31:24].

- Bits [11:0] LS Threshold These bits contain a value used by the Frame Management Block to determine whether or not a low speed transaction can be started in the current frame.
- Bits [31:12] Reserved

#### **MEMOFST 48h**

### HcRhDescriptorA Register - Byte 0 (RO)

Default = 02h

Number Downstream Ports - The USB core supports two downstream ports.

MEMOFST 49h	HcRhDescriptor.	A Register - Byte	1		Default = 00h
Reserved	No Over-current Protection:(1)  0 = Over-current status is reported  1 = Over-current status is not reported	Over-current Protection Mode: 0 = Global over- current 1 = Individual Over-Cur- rent This bit is only valid when bit 4 is cleared. This bit should be written to 0.	Device Type (RO): The USB core is not a com- pound device.	No Power Switching: <sup>(1)</sup> 0 = Ports are powered switched 1 = Ports are always powered on	Power Switching Mode:  0 = Global switching  1 = Individual switching  This bit is only valid when bit 1 is cleared.  This bit should be written to 0.

(1) Bits 4 and 1 should be written to support the external system port over-current and switching implementations.

#### **MEMOFST 4Ah**

## HcRhDescriptorA Register - Byte 2

Default = 00h

Reserved

### **MEMOFST 4Bh**

## HcRhDescriptorA Register - Byte 3

Default = 01h

Power-On to Power-Good Time

- The USB core power switching is effective within 2ms. The field value is represented as the number of 2ms intervals. This field should be written to support the system implementation. This field should always be written to a non-zero value.

### Table 5-2 MEMOFST 00h-5Ch

7 6 5 4 3 2 1 0

#### **MEMOFST 4Ch-4Dh**

#### HcRhDescriptorB Register - Bytes 0 & 1

Default = 00h

Bits [15:0] correspond to: 4Ch = [7:0], 4Dh = [15:8].

Bit 0 Reserved

- Bits [15:1] Device Removable - USB core ports default to removable devices:

0 = Device not removable1 = Device removable

Bit 15 corresponds to Port 15, Bit 14 corresponds to Port 14, the remaining bits follow suit. Unimplemented ports are reserved

### **MEMOFST 4Eh-4Fh**

## HcRhDescriptorB Register- Bytes 2 & 3

Default = 00h

Bits [15:0] correspond to: 4Eh = [7:0], 4Fh = [15:8].

- Bit 0 Reserved

- Bits [15:1] Port Power Control Mask: Bit 15 corresponds to Port 15, Bit 14 corresponds to Port 14, the remaining bits follow suit. Unimplemented ports are reserved.

0 = Device not removable1 = Global power mask

This field is only valid if No Power Switching bit (MEMOFST 49h[1]) is cleared and Power Switching Mode Bit (MEMOFST 49h[0]) is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower, MEMOFST 54h[1:0] and 58h[1:0]). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower, MEMOFST 52h[0] and 50h[0]).

MEMOFST 50h	HcRhStatus Register - Byte 0		Default = 00h
	Reserved	Indicator	Read: Local Power Status Not supported.
		OVCR pin.	Always read 0.  Write: Clear Global Power
		0 110 010. 00.	0 = No effect 1 = Issue Clear
		1 = Over-cur- rent condi- tion	Global Power com- mand to ports

(1) Bit 1 is only valid if the No Over-current Protection (MEMOFST 49h[4]) and Over-current Protection Mode (MEMOFST 49h[3]) bits are cleared.

**MEMOFST 51h** HcRhStatus Register - Byte 1 Default = 00h Read: Device Reserved Remote Wakeup Enable<sup>(1)</sup> 0 = Disabled 1 = Enabled Write: Set Remote Wakeup Enable 0 = No effect 1 = SetsDevice Remote Wakeup Enable (1) Allows ports' Connect Status Change Bit (MEMOFST 56h[0] for Port 1 and MEMOFST 59h[0] for Port 2) as a remote wakeup event.

OPTi

Page 28 912-3000-049

Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
MEMOFST 52h			HcRhStatus R	legister - Byte 2			Default = 00h
		Rese	erved			Over-current Indicator Change This bit is set when the Over- current Indica- tor bit (MEMOFST 50h[1]) changes. Write 1 to clear	Read: Local Power Status Change Not supported. Always read 0 Write: Set Global Power 0 = No effect 1 = Issue Set Global Power com mand to ports
MEMOFST 53h			HcRhStatus R	Register - Byte 3			Default = 00h
Enable (WO) 0 = No effect 1 = Clear							
Device Remote Wakeup Enable bit (MEMOFST 51h[7])							
Remote Wakeup Enable bit (MEMOFST			HcRhPort1Status	s Register - Byte	0		Default = 001

(1) The USB core supports global over-current reporting. This bit reflects the state of the OVRCUR pin dedicated to this port. This bit is only valid if the No Over-current Protection (MEMOFST 49h[3]) bit is set.

(2) If the Device Removable bits (MEMOFST 4Ch[15:0]) are set (not removable), bit 0 is always 1.



### Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
MEMOFST 55h			HcRhPort1Statu	s Register - Byte	1		Default = 00h
		Rese	erved			Read: Low Speed Device Attached <sup>(1)</sup> 0 = Full speed device 1 = Low speed device Write: Clear Port Power 0 = No effect 1 = Clears Port Power Status (bit 0)	Read: Port Power Status(2) 0 = Port power is off 1 = Port power is on Write: Set Port Power 0 = No effect 1 = Sets Port Power Status

<sup>(1)</sup> Bit 1 defines the speed (and bus idle) of the attached device. It is only valid when Current Connect Status (MEMOFST 54h[0]) bit is set.

<sup>(2)</sup> Bit 0 reflects the power state of the port regardless of the power switching mode. If the No Power Switching (MEMOFST 49h[1]) bit is set, bit 0 is always read as 1.

MEMOFST 56h	HcRhPort1Statu	s Register - Byte	2		Default = 00h
Reserved	Port Reset Status Change 0 = Port reset is not com- plete 1 = Port reset is complete	Port Over- current Indica- tor Change This bit is set when the Over- current Indica- tor (MEMOFST 50h[1]) bit changes. Write 1 to clear	Port Suspend Status Change Indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed 1 = Port resume is complete	Port Enable Status Change Indicates that the port has been disabled due to a hard- ware event (cleared Port Enable Status, MEMOFST 54h[1]). 0 = Port has not been dis- abled 1 = Port Enable Status has been cleared	Connect Status Change Indicates a connect or disconnect event has been detected.  0 = No connect/disconnect event  1 = Hardware detection of connect/disconnect event  write 1 to clear
(1) If the Device Removable Bits (MEMOFST 4Ch[1	15:1]) are set, bit 0	resets to 1.			
MEMOFST 57h	HcRhPort1Statu	s Register - Byte	3		Default = 00h
	Rese	erved			

Page 30 912-3000-049

### Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
MEMOFST 58h		Default = 00h					
	Reserved		Read: Port Reset Status  0 = Port reset status sig- nal not active  1 = Port reset signal active  Write: Set Port Reset  0 = No effect  1 = Sets Port Reset Sta- tus	Read: Port Over-current Indicator <sup>(1)</sup> 0 = No over-current condition 1 = Over-current condition Write: Clear Port Suspend 0 = No effect 1 = Initiates selective resume sequence for the port	Read: Port Suspend Status  0 = Port is not suspended  1 = Port is selectively suspended  Write: Set Port Suspend  0 = No effect  1 = Sets Port Suspend Status	Read: Port Enable Status  0 = Port dis- abled  1 = Port enabled  Write: Set Port Enable  0 = No effect  1 = Sets Port Enable Sta- tus	Read; Current Connect Status  0 = No device connected  1 = Device connected. (2) Write; Clear Port Enable  0 = No effect  1 = Clears Port Enable Status bit (bit 1)

<sup>(1)</sup> The USB core supports global over-current reporting. This bit reflects the state of the OVRCUR pin dedicated to this port. This bit is only valid if the No Over-current Protection (MEMOFST 49h[4]) bit is cleared and Over-current Protection Mode (MEMOFST 49h[3]) bit is set.

(2) If the Device Removable bits (MEMOFST 4Ch[15:0]) are set (not removable), bit 0 is always 1.

MEMOFST 59h	HcRhPort2Status Register - Byte 1		Default = 00h
	Reserved	Read: Low	Read: Port
		Speed Device	Power Status <sup>(2)</sup>
		Attached <sup>(1)</sup>	0 = Port power
		0 = Full speed	is off
		device	1 = Port power
		1 = Low speed	is on
		device	Write: Set Port
		Write: Clear	Power
		Port Power	0 = No effect
		0 = No effect	1 = Sets Port
		1 = Clears Port	Power Sta-
		Power Sta-	tus
		tus (bit 0)	

<sup>(1)</sup> Bit 1 defines the speed (and bus idle) of the attached device. It is only valid when Current Connect Status (MEMOFST 54h[0]) bit is set.

<sup>(2)</sup> Bit 0 reflects the power state of the port regardless of the power switching mode. If the No Power Switching (MEMOFST 49h[1]) bit is set, bit 0 is always read as 1.

Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0		
MEMOFST 5Ah	MEMOFST 5Ah HcRhPort2Status Register - Byte 2 Default = 00								
	Reserved		Port Reset Status Change 0 = Port reset is not complete 1 = Port reset is complete	Port Over- current Indica- tor Change This bit is set when the Over- current Indica- tor (MEMOFST 50h[1]) bit changes. Write 1 to clear	Port Suspend Status Change Indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed 1 = Port resume is complete	Port Enable Status Change Indicates that the port has been disabled due to a hard- ware event (cleared Port Enable Status, MEMOFST 54h[1]). 0 = Port has not been dis- abled 1 = Port Enable Status has been cleared	Connect Status Change Indicates a connect or disconnect event has been detected.  0 = No connect/disconnect event  1 = Hardware detection of connect/disconnect event(1) Write 1 to clear		
. ,	Removable Bits (		-, .		•		Defends 00h		
MEMOFST 5Bh				<b>s Register - Byte</b> erved	: <b>3</b>		Default = 00h		
1			nest	erveu					

Page 32 912-3000-049

### 5.2.1 Legacy Support Registers

Four registers are provided for legacy support:

- HceControl
  - Used to enable and control the emulation hardware and report various status information.
- HceInput
  - Emulation side of the legacy Input Buffer register.
- HceOutput
  - Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- · HceStatus
  - Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. The bit formats for these registers are described in Table 5-3.

Refer to Section 4.1.3, "Legacy Support" for information when accessing these registers when emulation is enabled.

Table 5-3 MEMOFST 100h-1Fh (Legacy Support Registers)

7	6	5	4	3	2	1	0
MEMOFST 100h HceControl Register - Byte 0							Default = 00h
IRQ12 Active Indicates that a positive transi- tion of IRQ12 from kybrd con- troller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged.	IRQ1 Active Indicates that a positive transi- tion of IRQ1 from kybrd con- troller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged.	GateA20 Sequence Set by HC when a data value of D1h is written to Port 64h. Cleared by HC on write to Port 64h of any value other than D1h.	External IRQEn IRQ1 and IRQ12 from kybrd controller causes emula- tion interrupt: 0 = Disable 1 = Enable This bit is inde- pendent of the Emulation Enable bit (bit 0) setting.	IRQEn If the Output Full bit (MEMOFST 10Ch[0]) = 1, HC generates IRQ1 or IRQ12. If the Aux Output Full bit (MEMOFST 10Ch[5]) = 0, HC generates IRQ1; if = 1, HC generates IRQ12. 0 = Disable 1 = Enable	Character Pending HC generates emulation inter- rupt when the Output Full bit (MEMOFST 10Ch[0]) = 0. 0 = Disable 1 = Enable	Emulation Interrupt (RO) A static decode of the emula- tion interrupt condition.	Emulation Enable HC is enabled for legacy emu- lation? 0 = No 1 = Yes <sup>(1)</sup>

<sup>(1)</sup> The HC decodes accesses to Ports 60h/64h and generates IRQ1 and/or IRQ12 when appropriate. Additionally, the HC generates an emulation interrupt at appropriate times to invoke the emulation software.

MEMOFST 101h	HceControl Register - Byte 1	Default = 00h
	Reserved	A20 State:
		Indicates current state of Gate A20 on kybrd controller. Used to compare against value written to Port 60h when GateA20 Sequence is active.
MEMOFST 102h-103h	HceControl Register - Bytes 2 & 3	Default = 00h

Reserved



Table 5-3	MEMOFST 100h-1	Fh (Legacy S	Support Registers)
-----------	----------------	--------------	--------------------

7	6	5	4	3	2	1	0
MEMOFST 104h  Input Data:  - I/O data that is written to Ports 60h and 64h is captured in this register.  Note: Refer to Table 4-4, "Emulated Registers and Side Effects," on page 18 if emulation is enabled.							
MEMOFST 105h		ou ricgistors and t	Hcelnput Reg	ister - Bytes 1-3	on is chabled.		Default = 00h
•	r hosts data that is		·		by application soft	ware.	Default = 00h
MEMOFST 109h	-10Bh			gister - Bytes 1-3 erved			Default = 00h
MEMOFST 10Ch	1		HceStatus Re	egister - Byte 0			Default = 00h
Parity Indicates parity error on key- board/mouse data.	Time-out Used to indicate a time-out	Aux Output Full Assert IRQ12 if Output Full bit (MEMOFST 10Ch[0]) = 1 and IRQEn bit (MEMOFST 100h[3]) = 1? 0 = No 1 = Yes	Inhibit Switch Reflects state of the keyboard inhibit switch: 0 = Inhibited 1 = Not inhibited	Cmd Data HC sets this bit on I/O writes to Ports 60h and 64h: 0 = Port 60h 1 = Port 64h	Flag Nominally used as a system flag by software to indicate a warm or cold boot.	Input Full HC sets this bit to 1 on an I/O write to Port 60h or 64h except for the case of a GateA20 Sequence. While set to 1 and emulation is enabled (MEMOFST 100h[0] = 1), an emulation interrupt condi- tion exists.	Output Full HC sets this bit to 0 on a read of Port 60h. While this bit is 0 and the Character Pending bit (MEMOFST 100h[2]) = 1, an emulation interrupt condi- tion exists. Setting this bit to 1 will gener- ate either IRQ1 or IRQ12 under certain condi- tions <sup>(1)</sup> .
If the IRQEn	(1) If the IRQEn bit (MEMOFST 100h[3]) = 1 and Aux Output Full bit (MEMOFST 10Ch[5]) = 0: IRQ1 is generated.  If the IRQEn bit (MEMOFST 100h[3]) = 1 and Aux Output Full bit (MEMOFST 10Ch[5]) = 1: IRQ12 is generated.  Note: Refer to Table 4-4, "Emulated Registers and Side Effects," on page 18 if emulation is enabled.						
MEMOFST 10Dh	n-10Fh		HceStatus Reg	jister - Bytes 1-3			Default = 00h



Page 34 912-3000-049

Reserved

## 6.0 Electrical Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

## 6.1 Absolute Maximum Ratings

		5.0 Volt		3.3 Volt		
Symbol	Parameter	Min	Max	Min	Max	Unit
VCC	Supply Voltage		+6.5		+4.0	V
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
TOP	Operating Temperature	0	+70	0	+70	°C
TSTG	Storage Temperature	-40	+125	-40	+125	°C

## 6.2 DC Characteristics: VCC = 3.3V or 5.0V $\pm$ 5%, TA = 0°C to $\pm$ 70°C

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	V	
VIH	Input high Voltage	+2.0	VCC + 0.5	V	
VOL	Output low Voltage		+0.4	V	IOL = 4.0mA
VOH	Output high Voltage	+2.4		V	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μΑ	VIN = VCC
IOZ	Tristate Leakage Current		+10.0	μΑ	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current: 3.3V Core	tion,	typical during N  1mA at Standby	•	

## 6.3 AC Characteristics (Preliminary)

## 6.3.1 PCI Bus AC Timings

Sym	Parameter	Min	Max	Unit	Figure
t100	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# setup time to PCICLK rising	7		ns	6-1
t101	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# hold time from PCICLK rising	0		ns	6-2
t102	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# valid delay from PCICLK rising	2	11	ns	6-3
t103	REQ# setup time to PCICLK rising	12		ns	6-1
t104	REQ# hold time from PCICLK rising	0		ns	6-2
t105	GNT# valid delay from PCICLK rising	2	12	ns	6-3

Figure 6-1 Setup Timing Waveform




Figure 6-2 Hold Timing Waveform





Figure 6-3 Output Delay Timing Waveform



## 6.3.2 USB AC Timings: Full Speed Source

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 3)
Driver Characteristics						
tR tF	Transition Time: Rise Time Fall Time	4 4	20 20	ns ns		CL = 50pF, Notes 5 and 6
tRFM	Rise/Fall Time Matching	90	110	%		(tR/tF)
vCRS	Output Signal Crossover Voltage	1.3	2.0	٧		
zDRV	Driver Output Resistance	28	43	ohm		Steady state drive
Data Soul	rce Timings					
tDRATE	Full Speed Data Rate	11.97	12.03	Mb/s		Average bit rate = 12Mb/s ±0.25%
tFRAME	Frame Interval	0.9995	1.0005	ms		1.0ms ±0.05%
tDJ1 tDJ2	Source Differential Driver Jitter: To Next Transition For Paired Transitions	-3.5 -4.0	3.5 4.0	ns ns		Notes 7 and 8
tEOPT	Source EOP Width	160	175	ns		Note 8
tDEOP	Differential to EOP Transition Skew	-2	5	ns		Note 8
tJR1 tJR2	Receiver Data Jitter Tolerance: To Next Transition For Paired Transitions	-18.5 -9	18.5 9	ns ns		Note 8
tEOPR1 tEOPR2	EOP Width at Receiver:  Must Reject at EOP  Must Accept as EOP	40 82		ns ns		Note 8

#### 6.3.3 **USB AC Timings: Low Speed Source**

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 4)
Driver Ch	Driver Characteristics					
tR tF	Transition Time: Rise Time Fall Time	75 75	300 300	ns ns		Notes 5 and 6 Min# measured with: CL = 50pF Max# measured with: CL = 350pF
tRFM	Rise/Fall Time Matching	80	120	%		(tR/tF)
vCRS	Output Signal Crossover Voltage	1.3	2.0	V		
Data Sour	rce Timings					
tDRATE	Low Speed Data Rate	1.4775	1.5225	Mb/s		Average bit rate = 1.5Mb/s ±1.5%
tDDJ1 tDDJ2	Source Differential Driver Jitter, At Host (Downstream): To Next Transition For Paired Transitions	-75 -45	75 45	ns ns		Notes 7 and 8
tUDJ1 tUDJ2	Source Differential Driver Jitter, At Function (Upstream): To Next Transition For Paired Transitions	-95 -150	95 150	ns ns		Notes 7 and 8
tEOPT	Source EOP Width	1.25	150	μs	6-5	Note 8
tDEOP	Differential to EOP Transition Skew	-40	100	ns	6-5	Note 8
tUJR1 tUJR2	Receiver Data Jitter Tolerance, At Host (Upstream): To Next Transition For Paired Transitions	-152 -200	152 200	ns ns	6-6	
tDJR1 tDJR2	Receiver Data Jitter Tolerance, At Function (Downstream): To Next Transition For Paired Transitions	-75 -45	75 45	ns ns	6-6	
tEOPR1 tEOPR2	EOP Width at Receiver:  Must Reject at EOP  Must Accept as EOP	330 675		ns ns	6-6	Note 8

- Notes: 1. All voltages measured from the local ground potential, unless otherwise specified.
  - 2. All timings use a capacitive load (CL) to ground of 50pF, unless otherwise specified.
  - 3. Full speed timings have a 1.5 kohm pull-up to 2.8V on the D+ data line.
  - 4. Low speed timings have a 1.5 kohm pull-up to 2.8V on the D- line.
  - 5. Measured from 10% to 90% of the data signal.
  - 6. The rising and falling edges should be smoothly transitioning (monotonic).
  - 7. Timing difference between the differential data signals.
  - 8. Measured at crossover point of differential data signals.
  - 9. The maximum load specification is the maximum effective capacitive load allowed that meets the target hub Vbus droop of 330mV.



Page 38 912-3000-049

Figure 6-4 Differential Data Jitter




Figure 6-5 Differential to EOP Transition Skew and EOP Width





Figure 6-6 Receiver Jitter Tolerance








Page 40 912-3000-049
Revision: 1.0

# 7.0 Mechanical Package Outlines

Figure 7-1 100-Pin Low-Profile Quad Flat Pack (LQFP)








BOL	MILLIMETER			INCH			
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A <sub>1</sub>	0.05	0.10	0.15	0.002	0.004	0.006	
A <sub>2</sub>	1.35	1.40	1.45	0.053	0.055	0.057	
b	0.17	0.22	0.27	0.007	0.009	0.011	
С	0.090		0.200	0.004		0.008	
D	13.90	14.00	14.10	0.547	0.551	0.555	
E	13.90	14.00	14.10	0.547	0.551	0.555	
е		0.50			0.020		
Hd	15.90	16.00	16.10	0.626	0.630	0.634	
Не	15.90	16.00	16.10	0.626	0.630	0.634	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L <sub>1</sub>		1.00			0.039		
Y			0.08			0.003	
θ	0		7	0		7	

1	AS100TQFP-001				
Dwg. Rev.:	Α0	Unit:	MMINCH		

Figure 7-2 100-Pin Quad Flat Pack (QFP)





## 8.0 NAND Tree Test Mode

The NAND tree mode tests both input and bi-directional pins that are part of the NAND tree chain. The NAND tree chain starts at pin 13 (VD1+) while the output of the chain is at pin 24 (PWRON2). To use the NAND tree test mode, strap FireLink 1.0 by pulling up the following pins during the rising edge of RESET#: Pin 1 (A20\_out), Pin 25 (TEST1) and Pin 21 (TEST0). For reliable strapping, toggle PCICLK at least two times after RESET# goes low, and at least two times after RESET# goes high. After that strapping sequence, set both RESET# and PCICLK high. Do not toggle RESET# and PCICLK during the NAND tree test. See the tables below for the NAND tree test mode pins.

### **Revision 1.0**

13	VD1+ (NAND input
	start)
18	VD2+
6	USBCLK
9	POWERON1
10	PWRFLT1
11	PWRGD1
21	TEST0 (Strap option: high = NAND test mode)
22	PWRGD2
23	PWRFLT2
25	TEST1 (Strap option: high = NAND test mode)
31	RESET# (held high during during test)
32	PCICLK (held high during during test)

35	GNT#
37	AD31
38	AD30
39	AD29
42	AD28
43	AD27
44	AD26
45	AD25
46	CLKRUN#
48	AD24
49	C/BE3#
50	IDSEL
51	AD23
52	AD22
55	AD21
56	AD20
57	AD19
58	AD18
61	AD17
62	AD16
63	C/BE2#

64	FRAME#
67	IRDY#
68	TRDY#
69	DEVSEL#
70	STOP#
71	PERR#
73	ITQ12
76	PAR
77	C/BE1#
78	AD15
79	AD14
82	AD13
83	AD12
84	AD11
86	AD10
87	AD9
88	AD8
89	C/BE0#
93	AD7
94	AD6
95	AD5

97	IRQ1_in
99	AD4
10	AD3
0	
1	A20_out (Strap option: high = NAND test mode)
2	AD2
3	AD1
4	AD0
24	PWRON2 (NAND Output)



Page 44 912-3000-049
Revision: 1.0

### **HEADQUARTERS:**

### **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 tel:408-486-8000 fax:408-486-8011

### **SALES OFFICES:**

### Japan

### OPTi Japan KK

Murata Building 6F, 2-22-7 Ohhashi Meguro-ku Tokyo 153, Japan tel:81-3-5454-0178 fax:81-3-5454-0168

# Taiwan OPTi Inc.

9F, No 303, Sec 4, Hsin Yih Road Taipei, Taiwan, ROC tel:886-2-2-325-8520 fax:886-2-2-325-6520

## **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com/