


Panasonic

**High Speed
CMOS Logic
MN74HC Series**


High Speed CMOS Logic MN74HC Series

Panasonic


Numerical and Functional Index



Descriptions



Common Specifications



Individual Specifications



Introduction to the CMOS Logic Family

The standard CMOS Logic Family has excellent characteristics such as low power dissipation, a wider range of operating power supply voltage, high noise margin, etc.; however, it has popularly been thought of as a medium speed element because the upper limit of the operating frequency is a few MHz at 5 V supply voltage compared to other standard logic families.

Matsushita Electronics Corporation has been conducting research and development of high-speed CMOS for application to high-speed electronic equipment as well, and has succeeded in the development of a new CMOS Logic family, the MN74HC Series, which has a pin configuration and operating speed in accordance with LS TTL.

Because of the standardized design of output drive characteristics, customers find system design easy by using the MN74HC Series, and the series will be expanded for applications to all electronic equipments for consumer and industry use.

For further applications of small and thin equipments, we have succeeded in supplying the Pana-flat package as the MN74HC00S Series. We are continually developing and introducing new products of high quality, high performance and high reliability, and we sincerely hope you will find this catalog for design engineers useful.


October, 1986

**International Marketing Division
Semiconductor Group
Matsushita Electronics Corporation**

The circuit examples in this manual have been used to describe the characteristics and properties of these products. The contents of the manual are complete as far as necessary to assure accuracy and reliability, and Panasonic assumes no responsibility with respect to problems resulting from the use of the circuits described herein or patents by third persons. Specifications may also be changed without notice in order to make improvements.

Contents

Numerical and Functional Index	5
Description	12
1. Outline of MN74HC Series	13
2. Comparison with Other Logic Families	13
3. Ordering and Numbering System	13
4. Basic Circuitry and Construction of MN74HC MOS	14
5. Handling of the MOS Device	15
6. Symbols and Terms	16
Common Specifications	17
1. Absolute Maximum Ratings	19
2. Main Characteristics	20
3. DC Characteristics	21
4. AC Characteristics	22
5. External Diagrams of Packages	24
Individual Specifications	25



Numerical and Functional Index

Numerical and Functional Index

Type No.	Functions	Pins	Page
MN74HC00/S	Quad 2-Input NAND Gate	14	27
MN74HC02/S	Quad 2-Input NOR Gate	14	29
MN74HC03/S	Quad 2-Input NAND Gate (Open Drain)	14	31
MN74HC04/S	Hex Inverter	14	33
MN74HCT04/S	Hex Inverter (TTL Input)	14	35
MN74HCU04/S	Hex Inverter (Unbuffered)	14	37
MN74HC08/S	Quad 2-Input AND Gate	14	39
MN74HC10/S	Triple 3-Input NAND Gate	14	41
MN74HC11/S	Triple 3-Input AND Gate	14	43
MN74HC14/S	Hex Inverting Schmitt Trigger	14	45
MN74HC20/S	Dual 4-Input NAND Gate	14	47
MN74HC21/S	Dual 4-Input AND Gate	14	49
MN74HC27/S	Triple 3-Input NOR Gate	14	51
MN74HC30/S	8-Input NAND Gate	14	53
MN74HC32/S	Quad 2-Input OR Gate	14	55
MN74HC42/S	BCD-to-Decimal Decoder	16	57
MN74HC51/S	Dual AND-OR Invert Gate	14	60
MN74HC73/S	Dual J-K Flip-Flop with Clear	14	62
MN74HC74/S	Dual D-Type Flip-Flop with Preset and Clear	14	66
MN74HC75/S	4-Bit Bistable Latch with Q and \bar{Q} Output	16	70
MN74HC76/S	Dual J-K Flip-Flop with Preset and Clear	16	74
MN74HC77/S	4-Bit Bistable Latch	14	78
MN74HC86/S	Quad 2-Input Exclusive-OR (XOR) Gate	14	82
MN74HC107/S	Dual J-K Flip-Flop with Clear	14	84
MN74HC109/S	Dual J-K Flip-Flop with Preset and Clear	16	88
MN74HC112/S	Dual J-K Flip-Flop with Preset and Clear	16	92
MN74HC125/S	Quad TRI-STATE Buffer	14	96
MN74HC126/S	Quad TRI-STATE Buffer	14	100
MN74HC132/S	Quad 2-Input NAND Schmitt Trigger	14	104
MN74HC133/S	13-Input NAND Gate	16	106
MN74HC137/S	3-to-8 Line Decoder with Address Latches (Inverted Output)	16	108
MN74HC138/S	3-to-8 Line Decoder	16	112
MN74HC139/S	Dual 2-to-4 Line Decoder	16	115
MN74HC147/S	10-to-4 Line Priority Encoder	16	118
MN74HC148/S	8-to-3 Line Priority Encoder	16	122
MN74HC151/S	8-Channel Digital Multiplexer	16	127
MN74HC153/S	Dual 4-Input Multiplexer	16	131
MN74HC155/S	Dual 2-to-4 Line Decoder/Demultiplexer	16	134
MN74HC157/S	Quad 2-Input Multiplexer	16	138
MN74HC158/S	Quad 2-Input Multiplexer (Inverted Output)	16	141
MN74HC160/S	Synchronous Decade Counter with Asynchronous Clear	16	144
MN74HC161/S	Synchronous Binary Counter with Asynchronous Clear	16	149
MN74HC162/S	Synchronous Decade Counter with Asynchronous Clear	16	154
MN74HC163/S	Synchronous Binary Counter with Asynchronous Clear	16	159
MN74HC164/S	8-Bit Serial-In Parallel-Out Shift Register	14	164
MN74HC165/S	8-Bit Parallel-In Serial-Out Shift Register	16	168
MN74HC166/S	Parallel-load 8-Bit Shift Register	16	172
MN74HC173/S	TRI-STATE Quad D-Type Flip-Flop	16	176
MN74HC174/S	Hex D-Type Flip-Flop with Clear	16	180
MN74HC175/S	Quad D-Type Flip-Flop with Clear	16	184

Numerical and Functional Index

Type No.	Functions	Pins	Page
MN74HC183/S	Dual Carry-Save Full Adders	14	188
MN74HC194/S	4-Bit Bidirectional Universal Shift Register	16	191
MN74HC195/S	4-Bit Parallel Shift Register	16	196
MN74HC221/S	Dual Monostable Multivibrator with clear	16	201
MN74HC237/S	3-to-8 Line Decoder with Address Latches	16	204
MN74HC238/S	3-to-8 Line Decoder/Demultiplexer	16	208
MN74HCT238/S	3-to-8 Line Decoder/Demultiplexer (TTL Input)	16	211
MN74HC240/S	Inverting Octal TRI-STATE Buffer	20	214
MN74HC241/S	Octal TRI-STATE Buffer	20	218
MN74HC242/S	Inverting Quad TRI-STATE Transceiver	14	222
MN74HC243/S	Quad TRI-STATE Transceiver	14	226
MN74HC244/S	Octal TRI-STATE Buffer	20	230
MN74HC245/S	Octal TRI-STATE Transceiver	20	234
MN74HC251/S	8-Channel TRI-STATE Multiplexer	16	238
MN74HC253/S	Dual 4-Channel TRI-STATE Multiplexer	16	242
MN74HC257/S	Quad 2-Channel TRI-STATE Multiplexer	16	246
MN74HC258/S	Quad 2-Channel TRI-STATE Multiplexer (Inverted Output)	16	250
MN74HC266/S	Quad 2-Input Exclusive NOR (XNOR) Gate	14	254
MN74HC273/S	Octal D-Type Flip-Flop with Clear	20	256
MN74HC280/S	9-Bit Odd/Even Parity Generator/Checker	14	260
MN74HCT280/S	9-Bit Odd/Even Parity Generator/Checker (TTL Input)	14	263
MN74HC352/S	Dual 4-Input Multiplexer (Inverted Output)	16	266
MN74HC353/S	Dual 4-Channel TRI-STATE Multiplexer (Inverted Output)	16	269
MN74HC365/S	Hex TRI-STATE Buffer	16	273
MN74HC366/S	Inverting Hex TRI-STATE Buffer	16	277
MN74HC367/S	Hex TRI-STATE Buffer	16	281
MN74HC368/S	Inverting Hex TRI-STATE Buffer	16	285
MN74HC373/S	Octal TRI-STATE D-Type Latch	20	289
MN74HC374/S	Octal TRI-STATE D-Type Flip-Flop	20	293
MN74HC375/S	4-Bit Bistable Latch	16	297
MN74HC377/S	Octal D-Type Flip-Flop with Data Enable	20	301
MN74HCT377/S	Octal D-Type Flip-Flop with Data Enable (TTL Input)	20	305
MN74HC386/S	Quad 2-Input Exclusive OR Gate	14	309
MN74HC390/S	Dual 4-Bit Decade Counter	16	311
MN74HC393/S	Dual 4-Bit Binary Counter	14	315
MN74HC533/S	Octal TRI-STATE D-Type Latch with Inverting Outputs	20	319
MN74HC534/S	Octal TRI-STATE D-Type Flip-Flop with Inverting Outputs	20	323
MN74HC540/S	Inverting Octal TRI-STATE Buffers Line Drivers	20	327
MN74HC541/S	Octal TRI-STATE Buffers Line Drivers	20	331
MN74HC563/S	Octal TRI-STATE D-Type Latch with Inverting Outputs	20	335
MN74HC564/S	Octal TRI-STATE D-Type Flip-Flop with Inverting Outputs	20	339
MN74HC573/S	Octal TRI-STATE D-Type Latch	20	343
MN74HC574/S	Octal TRI-STATE D-Type Flip-Flop	20	347
MN74HC640/S	Inverting Octal TRI-STATE Transceiver	20	351
MN74HC643/S	True-Inverting Octal TRI-STATE Transceiver	20	355
MN74HC688/S	8-Bit Magnitude Comparator (Equality Detector)	20	359
MN74HC4002/S	Dual 4-Input NOR Gate	14	362
MN74HC4015/S	Dual 4-Stage Shift Register with Serial-Input/Parallel-Output	16	364
MN74HC4020/S	14-Stage Binary Counter	16	368
MN74HC4024/S	7-Stage Binary Counter	14	372

Type No.	Functions	Pins	Page
MN74HC4040/S	12-Stage Binary Counter	16	376
MN74HC4049/S	Hex Inverting Logic Level Down Converter	16	380
MN74HC4050/S	Hex Logic Level Down Converter	16	382
MN74HC4051/S	Single 8-Channel Multiplexer/Demultiplexer	16	384
MN74HC4052/S	Differential 4-Channel Analog Multiplexer/Demultiplexer	16	388
MN74HC4053/S	Triple 2-Channel Analog Multiplexer/Demultiplexer	16	392
MN74HC4060/S	14-Stage Ripple-Carry Binary Counter	16	396
MN74HCT4060/S	14-Stage Ripple-Carry Binary Counter (TTL Input)	16	400
MN74HC4066/S	Quad analog Switch	14	404
MN74HC4075/S	Triple 3-Input OR Gate	14	408
MN74HC4078/S	8-Input NOR Gate	14	410
MN74HC4301/S	TTL Input Octal TRI-STATE Latch with Inverting Outputs	20	412
MN74HC4302/S	TTL Input Octal TRI-STATE Latch with Inverting Outputs	20	416
MN74HC4303/S	TTL Input Octal TRI-STATE Flip-Flop with Inverting Outputs	20	420
MN74HC4304/S	TTL Input Octal TRI-STATE Flip-Flop	20	424
MN74HC4305/S	TTL Input Octal TRI-STATE Inverting Buffer	20	428
MN74HC4306/S	TTL Input Octal TRI-STATE Buffer	20	432
MN74HC4520/S	Dual Binary Up Counter	16	436
MN74HC40104/S	4-Bit 3-State Bidirectional Universal Shift Register	16	440
MN74HCT40104/S	4-Bit 3-State Bidirectional Universal Shift Register (TTL Input)	16	445

Numerical and Functional Index

Functions		Type No.				
Gates Buffers	NAND	MN74HC00, MN74HC133	MN74HC03,	MN74HC10,	MN74HC20,	MN74HC30,
	NOR	MN74HC02,	MN74HC27,	MN74HC4002,	MN74HC4078	
	AND	MN74HC08,	MN74HC11,	MN74HC21		
	OR	MN74HC32,	MN74HC4075			
	Buffer	MN74HC125, MN74HC367,	MN74HC126, MN74HC540,	MN74HC241, MN74HC541,	MN74HC244, MN74HC4050,	MN74HC365, MN74HC4306
	Inverter	MN74HC04, MN74HC368,	MN74HC04, MN74HC4049,	MN74HC04, MN74HC4305	MN74HC240,	MN74HC366,
	Exclusive-OR	MN74HC86,	MN74HC386			
	Exclusive-NOR	MN74HC266				
	Complex-Gate	MN74HC51				
Schmidt Trigger	MN74HC14,	MN74HC132				
Transceivers		MN74HC242,	MN74HC243,	MN74HC245,	MN74HC640,	MN74HC643
Flip-Flops		MN74HC73, MN74HC112, MN74HC374, MN74HC574,	MN74HC74, MN74HC173, MN74HC377, MN74HC4303,	MN74HC76, MN74HC174, MN74HC377, MN74HC4304	MN74HC107, MN74HC175, MN74HC534,	MN74HC109, MN74HC273, MN74HC564,
Latches		MN74HC75, MN74HC563,	MN74HC77, MN74HC573,	MN74HC373, MN74HC4301,	MN74HC375, MN74HC4302	MN74HC533,
Decoders		MN74HC42, MN74HC237,	MN74HC137, MN74HC238,	MN74HC138, MN74HC238	MN74HC139,	MN74HC155,
Shift-Registers		MN74HC164, MN74HC4015,	MN74HC165, MN74HC40104	MN74HC166, MN74HC40104	MN74HC194,	MN74HC195,
Counters	Binary	MN74HC161, MN74HC4040,	MN74HC163, MN74HC4060,	MN74HC393, MN74HC4060,	MN74HC4020, MN74HC4520	MN74HC4024,
	Decade	MN74HC160,	MN74HC162,	MN74HC390		
Multiplexers	Analog	MN74HC4051,	MN74HC4052,	MN74HC4053,	MN74HC4066	
	Digital	MN74HC151, MN74HC253,	MN74HC153, MN74HC257,	MN74HC157, MN74HC258,	MN74HC158, MN74HC352,	MN74HC251, MN74HC353
Encoders		MN74HC147,	MN74HC148			
Multivibrator		MN74HC221				
Comparator		MN74HC688				
Others		MN74HC183,	MN74HC280,	MN74HC280		



Descriptions

Descriptions

1. Outline of MN74HC Series	13
2. Comparison with Other Logic Families	13
3. Ordering and Numbering System	13
4. Basic Circuitry and Construction of MN74HC MOS	14
5. Handling of the MOS Device	15
6. Symbols and Terms	16

Descriptions

1. Outline of MN74HC Series

The MN74HC Series is designed to be used in systems where low-power dissipation, a wider range of supply voltage and high noise margins are required, featuring basic logical functions and complete compatibility with LS TTL in pin configuration and operating speed.

Easy system design is possible because of the standardized design of output drive characteristics. The MN74HC Series consists of the MN74HCOO Series standard DIL package, and the MN74HCOOS Series, which has enabled smaller and thinner electronic equipment by adopting a small Pana-flat package.

* Features of the MN74HC Series

- (1) High-speed operation ($V_{CC} = 5V$)
 Typical gate propagation delay times:
 $t_{pd1} = 6 \text{ ns typ. } (C_L = 15 \text{ pF})$

- $t_{pd2} = 8 \text{ ns typ. } (C_L = 50 \text{ pF})$
 Typical flip-flop operating frequency:
 $f_{max} = 60\text{MHz typ. } (C_L = 50 \text{ pF})$
- (2) Wider range of operating power supply voltage = 1.4 ~ 6 V
 - (3) Low power dissipation:
 1.0 mW/Gate ($V_{CC}=5 \text{ V, } f_i=1\text{MHz, } C_L=15 \text{ pF}$)
 - (4) Wider operating temperature range: $-40 \sim +85^\circ\text{C}$
 - (5) High noise margin
 - (6) Direct drive of LS TTL 10-input
 - (7) Same function and same pin configuration as LS TTL 54/74 Series. Some have the same function and pin configuration as the CMOS 4000 Series.
 - (8) Built-in static electricity protection circuitry

2. Comparison with Other Logic Families

Comparison between MN74HCOO (Quad 2-Input NAND Gates) and other logic families with same functions.


Table 1 2-Input NAND Gate Comparison Chart

Parameter	H CMOS	LS TTL	TTL	B-Type CMOS	Remarks
Power Supply Voltage	1.4~6V	5±5%V	5±5%V	3~15V	
Power Dissipation (typ.)	1mW/Gate	2mW/Gate	10mW/Gate	1mW/Gate	$V_{CC}=5V, C_L=15\text{pF}$ $f_i=1\text{MHz}$
Quiescent Power (max.)	100μW/Gate	22mW/Gate	110mW/Gate	40μW/Gate	$V_{CC}=5V, V_I=GND$
Propagation Delay Time (typ.)	6ns	10ns	10ns	50~100ns	$V_{CC}=5V, C_L=15\text{pF}$
Output Current (I_{OL}) (min.)	2.5mA	8mA	16mA	0.36mA	$V_{CC}=5V$
Noise Margin	1 V	0.4V	0.4V	1 V	$V_{CC}=5V$
Operating Temperature	$-40 \sim +85^\circ\text{C}$	$0 \sim +70^\circ\text{C}$	$0 \sim +70^\circ\text{C}$	$-40 \sim +85^\circ\text{C}$	

3. Ordering and Numbering System

The following indications information is needed for orders.

(Type Number)



4. Basic Circuitry and Construction of MN74HC MOS

The basic explanation gives, as an example, the inverter of the MN74HC Series.

As shown in Figure 1, the 74HC MOS inverter consists of a p-channel enhancement type MOS transistor (P_1) and an n-channel enhancement type MOS transistor (N_1). Input is made by commonly connecting each gate, and output is made by commonly connecting each drain.

$V_{CC}(+)$, is the source of the p-channel MOS transistor, and $GND(-)$ is the source of the n-channel MOS transistor. In this figure, the voltage (V_O) of the output (O) is considered when the voltage (V_I) of input (I) changes from V_{CC} to GND




Fig. 1 74HC MOS Inverter

4.1 When input (1) is GND level

V_{GP} (voltage between gate and source) of P_1 is $-(V_{CC}-GND)$, and P_1 switches ON because negative deep bias is applied to the gate. V_{GN} (voltage between gate and source) of N_1 is 0, and N_1 becomes OFF. Output (O) becomes partial pressured level by the resistor ratio P_1 and N_1 but output voltage (V_O) becomes approximately V_{CC} because ON and OFF resistance become, respectively, tens of ohms and several hundreds of M ohms. In this instance, no current flows from V_{CC} to GND

4.2 When the input (1) is an intermediate level between V_{CC} and GND

P_1 and N_1 become ON and output (O) becomes intermediate level partially pressured by P_1 ON and N_1 ON resistors. In this instance, output voltage (V_O) becomes approximately V_{CC} and GND when the input voltage (V_I) is near the level of GND and V_{CC} , respectively. Current flows from V_{CC} to GND .

4.3 When the input (1) is V_{CC} level

When V_{GP} of P_1 and V_{GN} of N_1 are zero and ($V_{CC}-GND$), P_1 and N_1 become OFF and ON, respectively. Accordingly, the operation becomes completely the reverse of the order in 4.1, the voltage (V_O) of output (O) becomes approximately GND level, and no current flows from V_{CC} to GND . The quadrature axis shows an input voltage and the axis of ordinates shows an output voltage in Fig. 2. The dotted line of the axis of ordinates shows current flowing from V_{CC} to GND ; current flows (I_{CC}) only when the inverter changes.




Fig. 2 74HC MOS Inverter Input/output Voltage Characteristics

A sectional view of the 74HC MOS inverter is shown in Fig. 3. There should be perfect separation between the p-channel and n-channel MOS transistors in order for the 74HC MOS inverter to be used on the signal silicon substrate; for this purpose, a pn junction is used.





Fig. 3 Sectional view of the 74HC MOS inverter

In this figure, the p-channel MOS transistor is grown on the n type silicon substrate and the n-channel MOS transistor is grown on the p-well in the substrate. When power is switched on, the substrate and p-well become in a condition of reverse bias of ($V_{CC}-GND$), because the n-type substrate and p-well are connected to V_{CC} and GND respectively. Therefore, the p- and n-channel transistors can operate independently of each other. A parasitic diode is inserted into the 74HC MOS circuit, as shown in Fig. 4, and, when the rating at each terminal is exceeded, excessive forward current may flow to these diodes, and the IC may be damaged. For this reason, absolute maximum ratings must be maintained.



- R : Input protection diode
- D₁ : } Input protection diode
- D_{1'} : }
- D₂ : }
- D₃ : p-channel transistor
- Parasitic diode by drain growth
- D₄ : n-channel transistor
- Parasitic diode by drain growth
- D₅ : Parasitic diode by p-well growth

Fig. 4. 74HC MOS inverter equivalent circuit considering parasitic element

As shown in Fig. 4, input protection diodes such as D₁, D_{1'} and D₂ are used for the protection of the CMOS input gate from static electricity. These diodes are used in all products of the MN74HCOO Series (although only D₂ is used in the MN74HC4049/S and MN74HC4050/S).

5. Handling of the MOS Device

Circuits for protection against static electricity are used in all MEC MOS ICs; however, the IC will be damaged by accidental excessively high voltage.

Accordingly, the following cautions should be followed in order to handle the device safely.

(1) **During use**

Be sure to ground the person (by a resistor of 1MΩ) handling the ICs and also any charged materials on the work discharged.

(2) **For storage and transport**

It is necessary to use an MEC – specified container and/or conductive material. These containers are used to either short or insulate ICs.

(3) **Test and Handling**

When testing and moving an IC from one carrier to another, be sure to handle it on a conductive board (metal table, etc.) Also be sure to ground the person to the conduction table (by a metal chain or lead wire). Testing and handling equipment should also be grounded to the metal table. A signal should not be input when the devices is in the OFF mode.

(4) **Securing**

It is necessary to secure the MOS IC after all parts have been secured, and it is best to ground the IC, the metal portion of the printed-circuit board, the jigs, tools and workers in order to prevent a failure in the process line.

If the printed-circuit board can't be grounded, the worker should first touch the printed-circuit board before he touches the MOS IC to the printed-circuit board.

(5) **Soldering**

The soldering iron, even a low-voltage one, and the soldering bath should also be grounded.

(6) **Static electricity**

Workers should wear clothes which do not attract static electricity (avoid using work clothing made of nylon or other synthetic fibers). Care should be taken even after the MOS IC is secured to the printed-circuit board. Conductive clips or tape should be connected to the terminals of the circuit board in order to protect from static electricity through the board, because the board is only an extension of the lead wire of the device secured to the board until the assembled board is installed in the system and the appropriate voltage is applied.

6. Symbols and Terms
• Current

+ is current flowing into an element and – is current flowing out from the element.

Symbol	Term	Description
I_I	Input current	Sink current at the specified input voltage and V_{CC}
I_{OH}	Output HIGH current	Sink driving current at the specified output HIGH voltage and V_{CC}
I_{OL}	Output LOW current	Sink driving current at specified output LOW voltage and V_{CC}
I_{CC}	Quiescent power supply current	Sink current into the V_{CC} terminal at the specified input voltage V_{CC}
I_{OZ}	Output OFF current	Current which flows into or out from an off-state tri-state output when the output is connected to V_{CC} or GND
I_{IL}	Input LOW current	Current which flows into an element at the specified input LOW voltage and V_{CC}
I_{IH}	Input HIGH current	Current which flows into an element at the specified input HIGH voltage and V_{CC}
I_{CCL}	Quiescent LOW power supply current	Current which flows into the V_{CC} terminal at the specified input LOW voltage and V_{CC} against all inputs
I_{CCH}	Quiescent HIGH power supply current	Current which flows into the V_{CC} terminal at the specified input HIGH voltage and V_{CC} against all terminals

• Voltage

GND is the lowest voltage which is applied to an element; all voltages are relative in value to GND.

Symbol	Term	Description
V_{CC}	Power supply voltage	Highest positive (+) voltage
GND	Power supply voltage	Highest negative (–) voltage of a single power supply; reference voltage level to others; GND
V_{EE}	Power supply voltage	One of the negative power supply voltages and highest negative power supply voltage which is a reference voltage to others
V_{IH}	Input HIGH voltage	Input voltage range showing logical HIGH of the system
V_{IL}	Input LOW voltage	Input voltage range showing logical LOW of the system
V_{OH}	Output HIGH voltage	Voltage range of the output terminal at the specified output load and power supply voltage
V_{OL}	Output LOW voltage	Voltage range of the output terminal at the specified output load and power supply voltage

• Analog symbol

Symbol	Term	Description
R_{ON}	ON resistance	Effective ON resistance of analog-transmission gate at the specified input voltage, output load and V_{CC}
ΔR_{ON}	Δ ON resistance	Difference of effective ON resistance between the two transmission gates of the analog-switch at the specified input voltage, output load and V_{CC}

Common Specifications



Common Specifications

1. Absolute Maximum Ratings	19
2. Main Characteristics Figures	20
3. DC Characteristics	21
4. AC Characteristics	22
5. External Diagrams of Packages	24

Common Specifications

High-speed CMOS logic IC MN74HCOO Series operates in the range of $V_{CC} = +1.4 \sim 6.0$ V (GND=0V), and each specification is guaranteed at $V_{CC}=2.0$ V, 4.5V and 6.0V.

The high-speed CMOS logic IC operates in the wider range; therefore, it is not so critical relative to power supply regulation as the conventional logic IC (TTL, LS TTL).

It operates at $V_{CC} = +1.4$ V (min.) if the noise margin and interfacing problem with other equipment are not considered.

In addition, it operates at $V_{CC} = +6.0$ V (max.) if power dissipation and interface are not considered. Unused terminals should be connected to V_{CC} , GND or other input terminals. Countermeasures against static electricity are taken for the input/output terminals of the high-speed CMOS logic IC; however, we recommend careful handling even so.

Individual specifications are described in the individual data sheets; common specifications are summarized as follows.

1. Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25 (STD), ± 35 (Bus driver)	mA	
Supply current		I_{CC}, I_{GND}	± 50 (STD), ± 70 (Bus driver)	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$	
Power dissipation	MN74HCXX	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HCXXS	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	Rating			Unit
		HC	HCU	HCT	
Operating supply voltage	V_{CC}	1.4~6.0	1.4~6.0	4.5~5.5	V
Input/output voltage	V_I, V_O	0~ V_{CC}	0~ V_{CC}	0~ V_{CC}	V
Operating temperature range	T_a	$-40 \sim +85$	$-40 \sim +85$	$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	(V_{CC})	(V_{CC})	0~500	ns
		2.0V 0~1000	2.0V 0~1000		
		4.5V 0~500	4.5V 0~500		
		6.0V 0~400	6.0V 0~400		

2. Main Characteristic Figures

Necessary main characteristics are shown by the example of MN74HCOO (Quad 2-Input NAND Gates)




Fig. 5 I_D - V_{DS} characteristics (p-channel)




Fig. 6 I_D - V_{DS} characteristics (n-channel)




Fig. 7 Propagation characteristics (with buffer)




Fig. 8 Propagation characteristics (with buffer)




Fig. 9 Load capacity vs. propagation delay characteristics




Fig. 10 Power dissipation vs. input frequency characteristics

3. DC characteristics (GND=0V)

Table 3 Characteristics

Parameter	Type	Sym- bol	V _{CC} (V)	Test Conditions			Temperature					Unit		
				V _I	I _O		T _a =25°C			T _a =-40~+85°C				
					STD	BUS	Unit	min.	typ.	max.	min.		max.	
Input HIGH voltage	HC	V _{IH}	2.0						1.5			1.5		V
			4.5						3.15			3.15		V
			6.0						4.2			4.2		V
	HCT		4.5 5.5						2.0			2.0		V
Input LOW voltage	HC	V _{IL}	2.0								0.3		0.3	V
			4.5								0.9		0.9	V
			6.0								1.2		1.2	V
	HCT		4.5 5.5							0.8		0.8	V	
Output HIGH voltage	HC	V _{OH}	2.0		-20.0	-20.0	μA	1.9	2.0		1.9			V
			4.5	V _{IH}	-20.0	-20.0	μA	4.4	4.5		4.4			V
			6.0	or	-20.0	-20.0	μA	5.9	6.0		5.9			V
			4.5	V _{IL}	-4.0	-6.0	mA	3.86			3.76			V
			6.0		-5.2	-7.8	mA	5.36			5.26			V
			4.5	V _{IH} or V _{IL}	-20.0	-20.0	μA	4.4	4.5		4.4			V
	HCT		4.5		-4.0	-6.0	mA	3.86			3.76		V	
	Output LOW voltage	HC	V _{OL}	2.0		20.0	20.0	μA		0.0	0.1		0.1	
4.5				V _{IH}	20.0	20.0	μA		0.0	0.1		0.1		V
6.0				or	20.0	20.0	μA		0.0	0.1		0.1		V
4.5				V _{IL}	4.0	6.0	mA			0.32		0.37		V
6.0					5.2	7.8	mA			0.32		0.37		V
4.5				V _{IH} or V _{IL}	20.0	20.0	μA		0.0	0.1		0.1		V
HCT			4.5		4.0	6.0	mA		0.32		0.37		V	
Input current		HC	I _I	6.0	V _I = V _{CC} or GND						±0.1		±1.0	μA
	HCT		5.5							±0.1		±1.0	μA	
Analog switch OFF current	HC	I _S	6.0	V _I = V _{IH} or V _{IL}						±0.1		±1.0	μA	
	HCT		5.5	V _S = V _{CC} or GND						±0.1		±1.0	μA	
3-state output Off state current	HC	I _{OZ}	6.0	V _I = V _{IH} or V _{IL}						±0.5		±5.0	μA	
	HCT		5.5	V _O = V _{CC} or GND						±0.5		±5.0	μA	
Quiescent supply current	SSI	HC	I _{CC}	V _I = V _{CC} or GND	I _O = 0							2.0	20.0	μA
		HCT										5.5	20.0	μA
	FF	HC										6.0	4.0	μA
		HCT										5.5	4.0	μA
	MSI	HC										6.0	8.0	μA
		HCT										5.5	8.0	μA

4. AC Characteristics

Table 4 AC Switching · Parameter

Symbol	Description	Symbol	Description
f_i	Input frequency	t_w	Pulse width
f_o	Output frequency	t_{hold}	Hold time
$f_{max.}$	Maximum clock frequency	t_{su}	Set-up time
t_r, t_f	Clock input rise & fall time	t_{PHZ}	3-state output disable time H → Z
t_{PLH}	Propagation time (propagation delay time) L → H	t_{PLZ}	3-state output disable time L → Z
t_{PHL}	Propagation time (propagation delay time) H → L	t_{PZH}	3-state output enable time Z → H
t_{TLH}	Rise time L → H	t_{PZL}	3-state output enable time Z → L
t_{THL}	Fall time H → L	t_R	Recovery time




Fig. 11 Set-up time, hold time, propagation time, recovery time, rise time fall time for MN74HC




Fig. 12 3-State output propagation time for MN74HC

● **Clock rise, fall time (t_r , t_f)**

The upper limit of t_r and t_f changes depending on the device and power supply voltage.

Unless otherwise specified in the individual data sheet, clock input rise and fall times are less than 6 ns.

● **Output rise, fall time (t_{TLH} & t_{THL})**

Table 5 t_{TLH} and t_{THL} Characteristics Table (GND=0V, $T_a=25^\circ\text{C}$, $t_r, t_f \leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Min.	Typ.	Max.	Unit
Output rise time	t_{TLH}	2.0		25	75	ns
		4.5		8	15	
		6.0		7	13	
Output fall time	t_{THL}	2.0		20	75	ns
		4.5		7	15	
		6.0		6	13	

5. External Diagrams of Package

Unit:mm




Fig. 13 Plastic DIL-14 pin




Fig. 14 14-pin Panaflat package (SO-14D)




Fig. 15 Plastic DIL-16 pin




Fig. 16 16-pin Panaflat package (SO-16D)




Fig. 17 Plastic DIL-20 pin




Fig. 18 20-pin Panaflat package (SO-20D)

Individual Specifications



MN74HC00/MN74HC00S

Quad 2-Input NAND Gates




■ Description

MN74HC00/MN74HC00S contain four 2-input positive isolation NAND gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for the protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_i, V_o	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_o	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC00	$T_a = -40 \sim +60 \text{ °C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC00S	$T_a = -40 \sim +60 \text{ °C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC02/MN74HC02S

Quad 2-Input NOR Gates




■ Description

MN74HC02/MN74HC02S contain four 2-input isolation NOR gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for the protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC02	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC02S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L → H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H → L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	


MN74HC03/MN74HC03S

Quad 2-Input NAND Gates (Open Drain)

■ Description

MN74HC03/MN74HC03S contain four 2-input open drain positive isolation NAND gate circuits. Input transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND for the protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P- 1




14-pin plastic DIL package

P- 2




14-pin Panafat package (SO-14D)

■ Logic Diagram (1 gate)



Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5~+7.0	V	
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65~+150	°C	
Power dissipation	MN74HC03	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC03S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input voltage	V _I		0~V _{CC}	V
Output voltage	V _O		*) 0~8.0	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	V _{CC} =2.0V	0~1000	ns
		V _{CC} =4.5V	0~500	ns
		V _{CC} =6.0V	0~400	ns

*) Even if output voltage V_O is less than the absolute maximum rating, Output current I_O might happen to be over the absolute maximum rating.
In this case, pull-up resistance R(≧390Ω), which is within the absolute maximum rating, is needed to connect with the output pin.

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output Low voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	V
		6.0		20.0	μA		0.0	1.0		0.1	V
		4.5		4.0	mA			0.32		0.37	V
		6.0		5.2	mA			0.32		0.37	V
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20	μA
Output current	I _{OZ}	6.0	V _{IH} , V _{IL} , V _O =V _{CC} or GND					±0.5		±5	μA

■ AC Characteristics (GND=0V, Input Transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output fall time	t _{THL}	2.0			18	75		95	
		4.5			6	15		19	ns
		6.0			5	13		16	ns
Propagation time (L→Z)	t _{PLZ}	2.0			13	125		155	
		4.5			10	25		31	ns
		6.0			9	21		26	ns
Propagation time (Z←L)	t _{PZL}	2.0			14	75		95	
		4.5			7	15		19	ns
		6.0			6	13		16	ns

MN74HC04/MN74HC04S


Hex Inverters

■ Description


MN74HC04/MN74HC04S contain six inverter circuits. Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



P-1




14-pin plastic DIL package

P-2



14-pin Panaflet package (SO-14D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC04	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$	Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC04S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$	Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0					75	95	ns
		4.5					15	19	
		6.0					13	16	
Output fall time	t _{THL}	2.0					75	95	ns
		4.5					15	19	
		6.0					13	16	
Propagation time (L→H)	t _{PLH}	2.0					100	125	ns
		4.5					20	25	
		6.0					17	21	
Propagation time (H→L)	t _{PHL}	2.0					100	125	ns
		4.5					20	25	
		6.0					17	21	

MN74HCT04/MN74HCT04S


Hex Inverters(TTL Input)

■ Description



MN74HCT04/MN74HCT04S contain six inverter circuits. All inputs are compatible with TTL logic level: 0.8V or less is logic “0” input and 2.0V or more is logic “1”.

Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5~+7.0	V	
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65~+150	°C	
Power dissipation	MN74HCT04	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200m Watt the rate of 8mW/°C	
	MN74HCT04S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200m Watt the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operation supply voltage	V _{CC}		4.5~5.5	V
Input/output voltage	V _i , V _o		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	4.5	0~500	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	4.5				1.5			1.5		V
		5				2.0			2.0		V
		5.5				4.2			4.2		
Input LOW voltage	V _{IL}	4.5						0.3		0.3	V
		5						0.8		0.8	V
		5.5						1.2		1.2	
Output HIGH voltage	V _{OH}	4.5	V _{IL}	-20.0	μA	4.4	4.5		4.4		V
		4.5		-4.0	mA	3.86			3.76		
Output LOW voltage	V _{OL}	4.5	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		4.0	mA			0.32		0.37	
Input current	I _I	5.5	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	5.5	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	4.5			4	15		19	ns
Output fall time	t _{THL}	4.5			4	15		19	ns
Propagation time (L←H)	t _{PLH}	4.5			7	20		25	ns
Propagation time (H←L)	t _{PHL}	4.5			6	20		25	ns

MN74HCU04/MN74HCU04S

Hex Inverters (Unbuffered)




■ Description

MN74HCU04/MN74HCU04S contain six inverter circuits without buffer.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit		
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V		
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V		
Input protection diode current		I_{IK}	± 20	mA		
Output parasitic diode current		I_{OK}	± 20	mA		
Output current		I_O	± 25	mA		
Supply current		I_{CC}, I_{GND}	± 50	mA		
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$		
Power dissipation	MN74HCU04	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW	
		$T_a = +60 \sim +85^{\circ}C$				Decrease to 200mW at the rate of 8mW/ $^{\circ}C$
	MN74HCU04S	$T_a = -40 \sim +60^{\circ}C$	P_D	275		mW
		$T_a = +60 \sim +85^{\circ}C$				

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.7			1.7		V
		4.5				3.6			3.6		
		6.0				4.8			4.8		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.8		0.8	
		6.0						1.1		1.1	
Output HIGH voltage	V _{OH}	2.0	V _{IL}	-20.0	μA	1.8	2.0		1.8		V
		4.5		-20.0	μA	4.0	4.5		4.0		
		6.0		-20.0	μA	5.5	6.0		5.5		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.2		0.2	V
		4.5		20.0	μA		0.0	0.5		0.5	
		6.0		20.0	μA		0.0	0.5		0.5	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			20	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Propagation time (H→L)	t _{PHL}	2.0			20	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	

MN74HC08/MN74HC08S

Quad 2-Input AND Gates


■ Description

MN74HC08/MN74HC08S contain four 2-input positive isolation AND gate circuits.


Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)




P-1




14-pin plastic DIL package

P-2



14-pin Panaflat package (SO-14D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_i, V_o	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_o	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC08	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$			
	MN74HC08S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$			

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I ,V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r ,t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC10/MN74HC10S

Triple 3-Input NAND Gates




■ Description

MN74HC10/MN74HC10S contain three 3-input positive isolation AND gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC10	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC10S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC11/MN74HC11S

Triple 3-Input AND Gates




■ Description

MN74HC11/MN74HC11S contain three 3-input positive isolation AND gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_i, V_o	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_o	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC11	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC11S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Test Conditions					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Test Conditions					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L → H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H → L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC14/MN74HC14S

Hex Inverting Schmitt Triggers



■ Description

MN74HC14/MN74HC14S contains six inverter circuits with Schmitt triggers at all input terminals.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Because the circuit threshold voltage differs (V_{IH} V_{IL}) when the input waveform rises and falls, wider applications are possible for the line receiver, waveform shaping and multi-vibrator in addition to the normal inverter.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.

■ Logic Diagram (1 Gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC14	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC14S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					2.0		20.0	μA
Input threshold voltage	V_{T^+}	2.0				0.7	1.10	1.50	0.7	1.5	V
		4.5				1.55	2.46	3.15	1.55	3.15	
		6.0				2.1	3.25	4.2	2.1	4.2	
	V_{T^-}	2.0				0.3	0.80	1.0	0.3	1.0	V
		4.5				0.9	2.00	2.45	0.9	2.45	
		6.0				1.2	2.60	3.2	1.2	3.2	
Hysteresis voltage	V_H	2.0				0.2	0.3	1.2	0.2	1.2	V
		4.5				0.4	0.5	2.1	0.4	2.1	
		6.0				0.5	0.7	2.5	0.5	2.5	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L → H)	t_{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H → L)	t_{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC20/MN74HC20S

Dual 4-Input NAND Gates


■ Description

MN74HC20/MN74HC20S contain two 4-input positive isolation NAND gate circuits.


Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



P-1




14-pin plastic DIL package

P-2



14-pin Panaflat package (SO-14D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC20	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC20S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC21/MN74HC21S

Dual 4-Input AND Gates


■ Description

MN74HC21/MN74HC21S contain two 4-input positive isolation AND gate circuits.


Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



P-1




14-pin plastic DIL package

P-2



14-pin Panaflat package (SO-14D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC21	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC21S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions ₁	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC27/MN74HC27S

Triple 3-Input NOR Gates




■ Description

MN74HC27/MN74HC27S contain three 3-input positive isolation NOR gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_i, V_o	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_o	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC27	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C			
	MN74HC27S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C			

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC30/MN74HC30S

8-Input NAND Gates




■ Description

MN74HC30/MN74HC30S contain one 8-input positive isolation NAND gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{oK}	± 20	mA
Output current		I_o	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC30	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC30S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			43	150		190	ns
		4.5			16	30		38	
		6.0			12	26		33	
Propagation time (H→L)	t _{PHL}	2.0			35	125		155	ns
		4.5			14	25		31	
		6.0			7	21		26	

MN74HC32/MN74HC32S

Quad 2-Input OR Gates


■ Description

MN74HC32/MN74HC32S contain four 2-input positive isolation OR gate circuits.


Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_i, V_o	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_o	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC32	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC32S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC42/MN74HC42S

BCD-to-Decimal Decoder

■ Description




MN74HC42/MN74HC42S are BCD-to-Decimal Decoder. Only outputs from 10 outputs (Y0~Y9) corresponding to inputs (A~D) become "L". All other outputs become "H". When input becomes over 9, all outputs become "H".

Adoption of the silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent of CMOS, and an operation speed of LS TTL. Each output can directly drive LS TTL 10-inputs. A Resistors and diode are provided between the V_{CC} and GND to protect the input and output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Truth table

No.	Input				Output										
	D	C	B	A	0	1	2	3	4	5	6	7	8	9	
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	L	L	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H
Ineffective output	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC42	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC42S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_R, t_F	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns


■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0	V_{IL}	-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0	V_{IL}	5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			26	75		95	ns
		4.5		11	15	19			
		6.0		8	13	16			
Output fall time	t _{THL}	2.0			21	75		95	ns
		4.5		8	15	19			
		6.0		6	13	16			
Propagation time A, B, C, D→Y (L→H)	t _{PLH}	2.0			39	125		155	ns
		4.5		18	25	31			
		6.0		13	21	26			
Propagation time A, B, C, D→Y (H→L)	t _{PHL}	2.0			36	125		155	ns
		4.5		15	25	31			
		6.0		11	21	26			

■ AC Characteristics Measuring Waveforms



MN74HC51/MN74HC51S





Dual AND-OR Invert Gates

■ Description

MN74HC51/MN74HC51S contain two AND-OR-INVERT gates. Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_i, V_o	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_o	±25	mA
Supply current		I_{CC}, I_{GND}	±50	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC51	$T_a = -40 \sim +60 \text{ °C}$	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		
	MN74HC51S	$T_a = -40 \sim +60 \text{ °C}$	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature				Unit	
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.		max.
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			40	150		190	ns
		4.5			16	30		38	
		6.0			11	26		33	
Propagation time (H→L)	t _{PHL}	2.0			39	125		155	ns
		4.5			13	25		31	
		6.0			10	21		26	

MN74HC73/MN74HC73S

Dual J-K Flip-Flops with Clear

■ Description

MN74HC73/MN74HC73S contain two J-K flip-flop circuits with clear. Each flip-flop has independent clear, J-K, clock input and complementary Q and \bar{Q} outputs. Input data is transferred to the output on the negative going edge of the clock pulse. Clear operates at LOW level regardless of the clock. Adoption of the silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to CMOS, and an operation speed of LS TTL. Each output can directly drive LS TTL 10-inputs.



Resistors and diode are provided between the V_{CC} GND to protect the input and output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Truth Table


Input				Output	
CLR	CLK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	\nearrow	L	L	Q ₀	\bar{Q} ₀
H	\nearrow	H	L	H	L
H	\nearrow	L	H	L	H
H	\nearrow	H	H	Toggle	
H	H	X	X	Q ₀	\bar{Q} ₀

Note:

1. X: Either HIGH or LOW; it doesn't matter
2. \nearrow : Rise of negative direction
3. Q₀: Q level prior to determination of input condition shown in table
4. \bar{Q} ₀: \bar{Q} level prior to determination of input condition shown in table
5. Toggle: With \nearrow change, output becomes a complement of the previous condition



■ Logic diagram (1 gate)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC73	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC73S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μ A	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μ A	4.4	4.5		4.4		
		6.0	or	-20.0	μ A	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μ A		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μ A		0.0	0.1		0.1	
		6.0	or	20.0	μ A		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μ A
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μ A


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time CLK→Q, \bar{Q} (L→H)	t _{PLH}	2.0				125		155	ns
		4.5			15	25		31	
		6.0				21		26	
Propagation time CLK→Q, \bar{Q} (H→L)	t _{PHL}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	
Propagation time CLR→ \bar{Q} (L→H)	t _{PLH}	2.0				175		220	ns
		4.5			22	35		44	
		6.0				30		37	
Propagation time CLR→Q (H→L)	t _{PHL}	2.0				150		190	ns
		4.5			17	30		38	
		6.0				26		33	
Minimum pulse width CLR	t _w	2.0				75		95	ns
		4.5			7	15		19	
		6.0				13		16	
Minimum Set-up time	t _{su}	2.0				100		125	ns
		4.5			6	20		25	
		6.0				17		21	
Minimum Hold time	t _h	2.0				0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5			2	15		19	
		6.0				13		16	
Maximum clock frequency	f _{max.}	2.0		6			4		MHz
		4.5		30	72		24		
		6.0		35			28		


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{su} , t_{max} , t_{PLH}/t_{PHL} (CLK→Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PLH}/t_{PHL} (CLR→Q, \bar{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC74/MN74HC74S

Dual D-Type Flip-Flops with Preset and Clear

■ Description

MN74HC74/MN74HC74S contain two D-type flip-flop circuits with preset and clear. Each flip-flop has independent clear, preset, data, clock input and complementary Q and Q outputs. Input data is transferred to the output on the positive going edge of the clock pulse. Preset and clear operate at LOW level regardless of the clock. Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to CMOS, and an operation speed of LS TTL. Each output can directly drive LS TTL 10-inputs. Resistors and diodes are provided between the V_{CC} GND to protect of the input and output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.




■ Truth table

Input				Output	
PR	CLR	CLK	D	Q	\bar{Q}
L	H	×	×	H	L
H	L	×	×	L	H
L	L	×	×	H*	H*
H	H	\nearrow	H	H	L
H	H	\nearrow	L	L	H
H	H	L	×	Q ₀	\bar{Q} ₀

Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. \nearrow : Rise of positive direction
3. Q₀: Q level prior to determination of input condition shown in table
4. \bar{Q} ₀: \bar{Q} level prior to determination of input condition shown in table
5. H*: When preset and clear are low, Q and \bar{Q} are HIGH; however, when preset and clear simultaneously change to HIGH, requirements of Q and \bar{Q} cannot be predicted.

■ Logic Diagram (1 Gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC74	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC74S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}C$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit	
			V_I	I_O	Unit	$T_a = 25^{\circ}C$			$T_a = -40 \sim +85^{\circ}C$		
						min.	typ.	max.	min.		max.
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9		
		6.0					1.2		1.2		
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9	V	
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		V	
		4.5	V_{IH}	20.0	μA		0.0	0.1			
		6.0	or	20.0	μA		0.0	0.1			
		4.5	V_{IL}	4.0	mA			0.32			0.37
		6.0		5.2	mA			0.32			0.37
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				± 0.1		± 1.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				4.0		40.0	μA	


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time CLK \rightarrow Q, \bar{Q} (L \rightarrow H)	t_{PLH}	2.0			32	150		190	ns
		4.5			14	30		38	
		6.0			11	26		33	
Propagation time CLK \rightarrow Q, \bar{Q} (H \rightarrow L)	t_{PHL}	2.0			32	150		190	ns
		4.5			14	30		38	
		6.0			11	26		33	
Propagation time PR, CLR \rightarrow Q, \bar{Q} (L \rightarrow H)	t_{PLH}	2.0			32	150		190	ns
		4.5			14	30		38	
		6.0			10	26		33	
Propagation time PR, CLR \rightarrow Q, \bar{Q} (H \rightarrow L)	t_{PHL}	2.0			32	150		190	ns
		4.5			13	30		38	
		6.0			10	26		33	
Minimum Set-up time	t_{su}	2.0			7	75		95	ns
		4.5			4	15		19	
		6.0			3	13		16	
Minimum Hold time	t_h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum pulse width PR, CLR	t_w	2.0			26	75		95	ns
		4.5			9	15		19	
		6.0			7	13		16	
Minimum recovery time PR, CLR	t_{rem}	2.0			5	75		95	ns
		4.5			4	15		19	
		6.0			2	13		16	
Maximum clock frequency	$f_{max.}$	2.0		6	20		4	MHz	
		4.5		30	58		24		
		6.0		35	70		28		


• Switching Time Measuring Circuit and Waveforms

[1] t_{PLH} , t_{THL} , t_{su} , f_{max} , t_{PLH}/t_{PHL} (CLK→Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PLH}/t_{PHL} (CLR→Q, \bar{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC75/MN74HC75S

4-Bit Bistable Latch


■ Description

MN74HC75/MN74HC75S are 4-bit bistable latches with Q, \bar{Q} output. These are suited for temporary binary data memory circuits between the data processing unit and the I/O, or between display units. Data at data input (D) is transferred to output Q, when enable pin (G) is "H"; output Q follows the data input state so long as the enable is "H". When the enable becomes "L", output is maintained as is until when the enable becomes "H". Output Q indicates the data input state when the enable changes from "H" to "L".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-3



16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)


■ Truth table

Input		Output	
D	G	Q	\bar{Q}
L	H	L	H
H	H	H	L
×	L	Q_0	\bar{Q}_0


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Q_0 : Q level prior to determination of input condition shown in table
3. \bar{Q}_0 : \bar{Q} level prior to determination of input condition shown in table

Pin configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$	
Power dissipation	MN74HC75	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC75S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Minimum Set-up time	t_{su}	2.0				100		125	ns
		4.5			8	20		25	
		6.0				17		21	
Minimum Hold time	t_h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum recovery time	t_w	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time D→Q (L→H)	t_{PLH}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	
Propagation time D→Q (H→L)	t_{PHL}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	
Propagation time D→ \bar{Q} (L→H)	t_{PLH}	2.0				100		125	ns
		4.5			14	20		25	
		6.0				17		21	
Propagation time D→ \bar{Q} (H→L)	t_{PHL}	2.0				100		125	ns
		4.5			14	20		25	
		6.0				17		21	
Propagation time G→Q (L→H)	t_{PLH}	2.0				125		155	ns
		4.5			16	25		31	
		6.0				21		26	
Propagation time G→Q (H→L)	t_{PHL}	2.0				125		155	ns
		4.5			17	25		31	
		6.0				21		26	
Propagation time G→ \bar{Q} (L→H)	t_{PLH}	2.0				125		155	ns
		4.5			17	25		31	
		6.0				21		26	
Propagation time G→ \bar{Q} (H→L)	t_{PHL}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{su} , t_{max} , t_{PLH}/t_{PHL} (CLK→Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PLH}/t_{PHL} (CLR→Q, \bar{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC76/MN74HC76S

Dual J-K Flip-Flops with Preset and Clear

■ Description

MN74HC76/MN74HC76S contain two J-K flip-flop circuits with preset and clear. Each flip-flop has independent J, K, clear, preset, clock input and complementary Q and \bar{Q} outputs. Input data is transferred to the output on the negative going edge of the clock pulse. Preset and clear operate at low level regardless of the clock. Adoption of the silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to CMOS, and an operation speed of LS TTL. Each output can directly drive LS TTL 10-inputs. Resistor and diode are provided between the V_{CC} and GND to protect the input and output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth table

Input					Output	
PR	CLR	CLK	J	K	Q	\bar{Q}
L	H	×	×	×	H	L
H	L	×	×	×	L	H
L	L	×	×	×	H*	H*
H	H	\nearrow	L	L	Q ₀	\bar{Q} ₀
H	H	\searrow	H	L	H	L
H	H	\searrow	L	H	L	H
H	H	\searrow	H	H	Toggle	
H	H	H	×	×	Q ₀	\bar{Q} ₀


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. \searrow : Rise of negative direction
3. Q₀: Q level prior to determination of input condition shown in table
4. \bar{Q} ₀: \bar{Q} level prior to determination of input condition shown in table
5. Toggle: With \searrow change, output becomes a complement of the previous condition
5. H*: When preset and clear are low, Q and \bar{Q} are HIGH; however, when preset and clear simultaneously change to HIGH, requirements of Q and \bar{Q} cannot be predicted.

■ Logic Diagram




P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC76	$T_a = -40 \sim +60^\circ\text{C}$	400	mW	
		$T_a = +60 \sim +85^\circ\text{C}$			Decrease to 200mW at the rate of 8mW/°C
	MN74HC76S	$T_a = -40 \sim +60^\circ\text{C}$	275		mW
		$T_a = +60 \sim +85^\circ\text{C}$			

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time CLK \rightarrow Q, \bar{Q} (L \rightarrow H)	t_{PLH}	2.0				150		190	ns
		4.5			18	30		38	
		6.0				26		33	
Propagation time CLK \rightarrow Q, \bar{Q} (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5			17	30		38	
		6.0				26		30	
Propagation time PR, CLR \rightarrow Q, \bar{Q} (L \rightarrow H)	t_{PLH}	2.0				175		220	ns
		4.5			20	35		44	
		6.0				30		37	
Propagation time PR, CLR \rightarrow Q, \bar{Q} (H \rightarrow L)	t_{PHL}	2.0				175		220	ns
		4.5			19	35		44	
		6.0				30		37	
Propagation time PR, CLR	t_w	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Minimum Set-up time	t_{su}	2.0				100		125	ns
		4.5			9	20		25	
		6.0				17		21	
Minimum Hold time	t_h	2.0			–	0		0	ns
		4.5			–	0		0	
		6.0			–	0		0	
Minimum recovery time	t_{rem}	2.0				75		95	ns
		4.5			1	15		19	
		6.0				13		16	
Maximum clock frequency	$f_{max.}$	2.0		6			4		MHz
		4.5		30	50		24		
		6.0		35			28		


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{su} , t_{max} , t_{PLH}/t_{PHL} (CLK→Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PLH}/t_{PHL} (CLR→Q, \bar{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms




MN74HC77/MN74HC77S

4-Bit Bistable Latch

■ Description

MN74HC77/MN74HC77S are 4-bit bistable latches. These are suited for temporary binary data memory circuits between the data processing unit and the I/O, or between display units. Data at data input (D) are transferred to output Q, when enable pin (G) is “H”; output Q follows the data input state so long as the enable is “H”. When the enable becomes “L”, output is maintained as is until when the enable becomes “H”. Output Q indicates the data input state when the enable changes from “H” to “L”.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.




■ Truth table


Input		Output
D	G	Q
L	H	L
H	H	H
×	L	Q ₀

Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Q₀: Q level prior to determination of input condition shown in table



■ Logic Diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$	
Power dissipation	MN74HC77	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC77S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0	V_{IL}	-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0	V_{IL}	5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5		8	15		19		
		6.0		7	13		16		
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5		7	15		19		
		6.0		6	13		16		
Minimum Set-up time	t _{su}	2.0				100		125	ns
		4.5		2	20		25		
		6.0			17		21		
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5		—	0		0		
		6.0		—	0		0		
Minimum pulse width	t _w	2.0				75		95	ns
		4.5		6	15		19		
		6.0			13		16		
Propagation time D→Q (L→H)	t _{PLH}	2.0				125		155	ns
		4.5		15	25		31		
		6.0			21		26		
Propagation time D→Q (H→L)	t _{PHL}	2.0				125		155	ns
		4.5		14	25		31		
		6.0			21		26		
Propagation time G→Q (L→H)	t _{PLH}	2.0				125		155	ns
		4.5		11	25		31		
		6.0			21		26		
Propagation time G→Q (H→L)	t _{PHL}	2.0				125		155	ns
		4.5		13	25		31		
		6.0			21		26		


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{su} , f_{max} , t_{PLH}/t_{PHL} (CLK→Q, \overline{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms





[2] t_{PLH}/t_{PHL} (CLR→Q, \overline{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC86/MN74HC86S

Quad 2-Input Exclusive OR Gate



■ Description

MN74HC86/MN74HC86S contain quad 2-input exclusive OR (XOR) gate.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL; LS TTL 10-inputs can be directly driven.

A resistor and diode are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS74/LS.

■ Logic Diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC86	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$			
	MN74HC86S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$			

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC107/MN74HC107S

Dual J-K Flip-Flops with Clear

■ Description

MN74HC107/MN74HC107S contain dual J-K flip-flop with clear, and each flip-flop has independent J, K, clock, clear input and complementary output Q and \bar{Q} . Input data is transferred to the output on the negative-going edge of the clock pulse. Clear operates on the low level regardless of the clock.

Adoption of the silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL; LS TTL 10-inputs can be directly driven.

A resistor and diode are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS.




■ Truth table

Input				Output	
CLR	CLK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H		L	L	Q _o	\bar{Q}_o
H		H	L	H	L
H		L	H	L	H
H		H	H	Toggle	
H	H	X	X	Q _o	\bar{Q}_o

Note:

- : Data input is transferred to output on the negative-going edge from HIGH to LOW of the clock
- X: Either HIGH or LOW; it doesn't matter
- Q_o: (\bar{Q}_o): Q (\bar{Q}) level prior to determination of input condition shown in table
- Toggle: With change, output becomes a complement of the previous condition

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC107	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC107S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OL}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time CLK→Q, \bar{Q} (L→H)	t _{PLH}	2.0			34	125		155	ns
		4.5			14	25		31	
		6.0			11	21		26	
Propagation time CLK→Q, \bar{Q} (H→L)	t _{PHL}	2.0			37	125		155	ns
		4.5			13	25		31	
		6.0			10	21		26	
Propagation time CLR→ \bar{Q} (L→H)	t _{PLH}	2.0			48	150		190	ns
		4.5			19	30		38	
		6.0			15	26		33	
Propagation time CLR→Q (H→L)	t _{PHL}	2.0			42	125		155	ns
		4.5			15	25		31	
		6.0			13	21		26	
Minimum Set-up time	t _{su}	2.0			16	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum pulse width CLR	t _w	2.0			17	75		95	ns
		4.5			8	15		19	
		6.0			6	13		16	
Minimum recovery time	t _{rem}	2.0			15	75		95	ns
		4.5			4	15		19	
		6.0			2	13		16	
Maximum clock frequency	f _{max.}	2.0		6	24		4	MHz	
		4.5		30	64		24		
		6.0		35	83		28		


• Switching Time Measuring Circuit and Waveforms

[1] t_{1LH} , t_{THL} , t_{su} , f_{max} , t_{PLH}/t_{PHL} (CLK→Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PLH}/t_{PHL} (CLR→Q, \bar{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC109/MN74HC109S

Dual J- \bar{K} Flip-Flops with Preset and Clear

■ Description

MN74HC109/MN74HC109S contain dual J- \bar{K} flip-flop with preset and clear and each flip-flop has independent J, \bar{K} , clock, clear, preset input and complementary output Q and \bar{Q} . Input data is transferred to the output on the rising edge of the clock pulse. Clear and preset operate on the low level regardless of the clock. Adoption of the silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL; LS TTL 10-inputs can be directly driven.

A Resistor and diode are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input					Output	
PR	CLR	CLK	J	\bar{K}	Q	\bar{Q}
L	H	×	×	×	H	L
H	L	×	×	×	L	H
L	L	×	×	×	H*	H*
H	H	\nearrow	L	L	L	H
H	H	\nearrow	H	L	Toggle	
H	H	\nearrow	L	H	Q_0	\bar{Q}_0
H	H	\nearrow	H	H	H	L
H	H	L	×	×	Q_0	\bar{Q}_0

Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. \nearrow : Rise of positive direction
3. Q_0 : Q level prior to determination of input condition shown in table
4. \bar{Q}_0 : \bar{Q} level prior to determination of input condition shown in table
5. Toggle: With \nearrow change, output becomes a complement of the previous condition
5. H*: When preset and clear are low, Q and \bar{Q} are HIGH; however, when preset and clear simultaneously change to HIGH, requirements of Q and \bar{Q} cannot be predicted.

■ Logic Diagram




P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC109	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C		
	MN74HC109S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit	
			V_I	I_O	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C			
					Unit	min.	typ.	max.	min.		max.
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0	V_{IL}	-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0	V_{IL}	5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time CLK \rightarrow Q, \bar{Q} (L \rightarrow H)	t_{PLH}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLK \rightarrow Q, \bar{Q} (H \rightarrow L)	t_{PHL}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time PR, CLR \rightarrow Q, \bar{Q} (L \rightarrow H)	t_{PLH}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time PR, CLR \rightarrow Q, \bar{Q} (H \rightarrow L)	t_{PHL}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Minimum pulse width PR, CLR	t_w	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Minimum Set-up time	t_{su}	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Hold time	t_h	2.0				—		0	ns
		4.5				—		0	
		6.0				—		0	
Minimum recovery time	t_{rem}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Maximum clock frequency	f_{max}	2.0				6		4	MHz
		4.5				30		24	
		6.0				35		28	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{su} , t_{max} , t_{PLH}/t_{PHL} (CLK → Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PLH}/t_{PHL} (CLR → Q, \bar{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC112/MN74HC112S

Dual J-K Flip-Flops with Preset and Clear

■ Description

MN74HC112/MN74HC112S contain dual J-K flip-flop with clear, and each flip-flop has independent J, K, preset, clock, clear input and complementary output Q and \bar{Q} . Input data is transferred to the output on the negative going edge of the clock pulse. Clear operates on the low level regardless of the clock. Adoption of the silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL; LS TTL 10-inputs can be directly driven.

A Resistor and diode are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input					Output	
PR	CLR	CLK	J	K	Q	\bar{Q}
L	H	×	×	×	H	L
H	L	×	×	×	L	H
L	L	×	×	×	H*	H*
H	H	↘	L	L	Q_o	\bar{Q}_o
H	H	↘	H	L	H	L
H	H	↘	L	H	L	H
H	H	↘	H	H	Toggle	
H	H	H	×	×	Q_o	\bar{Q}_o

Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. ↘: Rise of negative direction
3. Q_o : Q level prior to determination of input condition shown in table
4. \bar{Q}_o : \bar{Q} level prior to determination of input condition shown in table
5. Toggle: With ↘ change, output becomes a complement of the previous condition
5. H*: When preset and clear are low, Q and \bar{Q} are HIGH; however, when preset and clear simultaneously change to HIGH, requirements of Q and \bar{Q} cannot be predicted.

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC}+0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC112	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC112S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			8	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time CLK→Q, \bar{Q} (L→H)	t _{PLH}	2.0			16	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLK→Q, \bar{Q} (H→L)	t _{PHL}	2.0			16	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time PR, CLR →Q, \bar{Q} (L→H)	t _{PLH}	2.0			17	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time PR, CLR →Q, \bar{Q} (H→L)	t _{PHL}	2.0			19	125		155	ns
		4.5				25		31	
		6.0				21		26	
Minimum pulse width PR, CLR	t _w	2.0			7	75		95	ns
		4.5				15		19	
		6.0				13		16	
Minimum Set-up time	t _{su}	2.0			7	100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5				0		0	
		6.0				0		0	
Minimum recovery time	t _{rem}	2.0			1	75		95	ns
		4.5				15		19	
		6.0				13		16	
Maximum clock frequency	f _{max.}	2.0			6		4	MHz	
		4.5			30		59		24
		6.0			35				28


• Switching Time Measuring Circuit and Waveforms

[1] t_{PLH} , t_{PHL} , t_{su} , t_{max} , t_{PLH}/t_{PHL} (CLK→Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PLH}/t_{PHL} (CLR→Q, \bar{Q}), t_w

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC125/MN74HC125S

Quad TRI-STATE Buffers

Description

MN74HC125/MN74HC125S are high-speed non-inverted buffers consisting of quad tri-state outputs. High-speed operation is possible for driving a large capacitance bus line owing to large current output. The gate can be controlled by tri-state input (C), when output becomes enabled at LOW. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


Truth Table

Input		Output
C	A	Y
H	×	Hi-Z
L	L	L
L	H	H

Note:

1. H: HIGH level
2. L: LOW level
3. ×: Either HIGH or LOW; doesn't matter.
4. Hi-Z: Hi-Impedance


Logic Diagram



Absolute Maximum Ratings


Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_i, V_o	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_o	±35	mA
Supply current		I_{CC}, I_{GND}	±70	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC125	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC125S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

P-1




1 14-pin plastic DIL package

P-2



14-pin Panaflet package (SO-14D)

Pin Configuration (top view)



■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating temperature range	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	V _{CC} =2.0V	0~1000	ns
		V _{CC} =4.5V	0~500	ns
		V _{CC} =6.0V	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V _{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V _{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V _{IL}	-6.0	mA	3.86			3.76		V
		6.0		-7.8	mA	5.36			5.26		V
Output LOW voltage	V _{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V _{IL}	6.0	mA			0.32		0.37	V
		6.0		7.8	mA			0.32		0.37	V
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
3-state output off state current	I _{OZ}	6.0	V _I =V _{IH} or V _{IL} V _O =V _{CC} or GND					±0.5		±5.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			19	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Output fall time	t_{THL}	2.0			15	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Propagation time (L→H)	t_{PLH}	2.0			15	75		95	ns
		4.5			9	15		19	
		6.0			8	13		16	
Propagation time (H→L)	t_{PHL}	2.0			15	75		95	ns
		4.5			8	15		19	
		6.0			6	13		16	
Propagation time (H→Z)	t_{PHZ}	2.0	$R_L = 1\text{k}\Omega$		20	125		155	ns
		4.5			15	25		31	
		6.0			14	21		26	
Propagation time (L→Z)	t_{PLZ}	2.0	$R_L = 1\text{k}\Omega$		18	100		125	ns
		4.5			12	20		25	
		6.0			11	17		21	
Propagation time (Z→H)	t_{PZH}	2.0	$R_L = 1\text{k}\Omega$		18	100		125	ns
		4.5			10	20		25	
		6.0			8	17		21	
Propagation time (Z→L)	t_{PZL}	2.0	$R_L = 1\text{k}\Omega$		28	100		125	ns
		4.5			8	20		25	
		6.0			7	17		21	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



MN74HC126/MN74HC126S

Quad TRI-STATE Buffers

MN74HC126/MN74HC126S are high-speed non-inverted buffers consisting of quad tri-state outputs. High-speed operation is possible for driving a large capacitance bus line owing to large current output. The gate can be controlled by tri-state input (C), when output becomes enabled at HIGH. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input		Output
C	A	Y
L	×	Hi-Z
H	L	L
H	H	H

Note:



1. H: HIGH level
2. L: LOW level
3. ×: Either HIGH or LOW; doesn't matter.
4. Hi-Z: Hi-Impedance

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±35	mA
Supply current		I_{CC}, I_{GND}	±70	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC126	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC126S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		



■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating usply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0V$	0~1000	ns
		$V_{CC}=4.5V$	0~500	ns
		$V_{CC}=6.0V$	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ C$			$T_a=-40\sim+85^\circ C$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V_{IL}	-6.0	mA	3.86			3.76		V
		6.0		-7.8	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IL}	6.0	mA			0.32		0.37	V
		6.0		7.8	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I=V_{IH}$ or V_{IL} , $V_O=V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			18	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Output fall time	t_{THL}	2.0			13	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Propagation time (L→H)	t_{PLH}	2.0			19	75		95	ns
		4.5			9	15		19	
		6.0			8	13		16	
Propagation time (H→L)	t_{PHL}	2.0			19	75		95	ns
		4.5			8	15		19	
		6.0			6	13		16	
Propagation time (H→Z)	t_{PHZ}	2.0	$R_L = 1\text{k}\Omega$		20	125		155	ns
		4.5			15	25		31	
		6.0			14	21		26	
Propagation time (L→Z)	t_{PLZ}	2.0	$R_L = 1\text{k}\Omega$		18	100		125	ns
		4.5			12	20		25	
		6.0			11	17		21	
Propagation time (Z→H)	t_{PZH}	2.0	$R_L = 1\text{k}\Omega$		19	100		125	ns
		4.5			10	20		25	
		6.0			8	17		21	
Propagation time (Z→L)	t_{PZL}	2.0	$R_L = 1\text{k}\Omega$		20	100		125	ns
		4.5			8	20		25	
		6.0			7	17		21	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



MN74HC132/MN74HC132S

Quad 2-Input NAND Schmitt Triggers


■ Description

MN74HC132/MN74HC132S contain quad 2-input NAND with Schmitt triggers at all input terminals.


Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Because the circuit threshold voltage differs (V_{IH} , V_{IL}) when the input waveform rises and falls, wider applications are possible for the line receiver, waveform shaping and multi-vibrator in addition to the normal inverter.

Resistors and diode are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.

■ Logic Diagram




P-1




14-pin plastic DIL package

P-2



14-pin Panafat package (SO-14D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC132	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC132S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9	0.1	V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4	0.1	
		6.0	or	-20.0	μA	5.9	6.0		5.9	0.1	
		4.5	V_{II}	-4.0	mA	3.86			3.76	0.37	
		6.0		-5.2	mA	5.36			5.26	0.37	
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{II}	4.0	mA				0.32	0.37	
		6.0		5.2	mA				0.32	0.37	
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					2.0		20.0	μA
Input threshold voltage	V_{T^+}	2.0				0.7	1.35	1.5	0.7	1.5	V
		4.5				1.55	2.69	3.15	1.55	3.15	
		6.0				2.1	3.55	4.2	2.1	4.2	
	V_{T^-}	2.0				0.3	0.75	1.0	0.3	1.0	V
		4.5				0.9	1.85	2.45	0.9	2.45	
		6.0				1.2	2.45	3.2	1.2	3.2	
Hysteresis voltage	V_H	2.0				0.2	0.60	1.2	0.2	1.2	V
		4.5				0.4	0.84	2.1	0.4	2.1	
		6.0				0.5	1.10	2.5	0.5	2.5	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time (L→H)	t_{PLH}	2.0				100		125	ns
		4.5			12	20		25	
		6.0				17		21	
Propagation time (H→L)	t_{PHL}	2.0				100		125	ns
		4.5			12	20		25	
		6.0				17		21	

MN74HC133/MN74HC133S

13-Input NAND Gate


■ Description

MN74HC133/MN74HC133S contain 13-input positive isolation NAND gate.


Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC133	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC133S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0				150		190	ns
		4.5			17	30		38	
		6.0				26		33	
Propagation time (H→L)	t _{PHL}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	

MN74HC137/MN74HC137S

3-to-8 Line Decoder with Address Latches (Inverted Output)

■ Description

MN74HC137/MN74HC137S are high-speed 3-to-8 line decoders with three address latches. Addresses are stored, when \overline{GL} input is "H". When enable input $G1$ is "H" and $G2$ is "L", the output depending on A, B and C inputs become "L", and all other outputs become "H". Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input			Output								
Enable	Select										
\overline{GL} $G1$ $\overline{G2}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
× × H	× × ×	H	H	H	H	H	H	H	H	H	H
× L ×	× × ×	L	H	H	H	H	H	H	H	H	H
L H L	L L L	L	L	L	L	L	L	L	L	L	L
L H L	L L H	L	L	H	L	H	H	H	H	H	H
L H L	L H L	L	H	L	H	L	H	H	H	H	H
L H L	L H H	L	H	H	H	L	H	H	H	H	H
L H L	H L L	H	L	L	H	H	H	L	H	H	H
L H L	H L H	H	L	H	H	H	H	H	L	H	H
L H L	H H L	H	H	L	H	H	H	H	H	L	H
L H L	H H H	H	H	H	H	H	H	H	H	H	L
H H L	× × ×	L	H	Output corresponding to stored address L all others, H							


Note:

1. H: HIGH level
2. L: LOW level
3. ×: Either HIGH or LOW; doesn't matter

■ Logic Diagram



P- 3




16-pin plastic DIL package

P- 4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	-0.5~+7.0	V
Input/output voltage			V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current			I_{IK}	±20	mA
Output parasitic diode current			I_{OK}	±20	mA
Output current			I_O	±25	mA
Supply current			I_{CC}, I_{GND}	±50	mA
Storage temperature range			T_{stg}	-65~+150	°C
Power dissipation	MN74HC137	$T_a = -40 \sim +60^\circ\text{C}$	PD	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC137S	$T_a = -40 \sim +60^\circ\text{C}$	PD	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0\text{V}$	0~1000	ns
		$V_{CC}=4.5\text{V}$	0~500	ns
		$V_{CC}=6.0$	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V_{IL}	-4.0	mA	3.86			3.76		V
		6.0		→5.2	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IL}	4.0	mA			0.32		0.37	V
		6.0		5.2	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			23	75		95	ns
		4.5			9	15		19	
		6.0			8	13		16	
Output fall time	t_{THL}	2.0			19	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time A, B, C→Y (L→H)	t_{PLH}	2.0			49	150		190	ns
		4.5			24	30		38	
		6.0			21	26		33	
Propagation time A, B, C→Y (H→L)	t_{PHL}	2.0			41	150		190	ns
		4.5			22	30		38	
		6.0			21	26		33	
Propagation time $\overline{G}L\rightarrow Y$ (L→H)	t_{PLH}	2.0			49	150		190	ns
		4.5			23	30		38	
		6.0			20	26		33	
Propagation time $\overline{G}L\rightarrow Y$ (H→H)	t_{PHL}	2.0			52	150		190	ns
		4.5			22	30		38	
		6.0			20	26		33	
Propagation time $\overline{G}1\rightarrow Y$ (L→H)	t_{PLH}	2.0			35	150		190	ns
		4.5			19	30		38	
		6.0			15	26		33	
Propagation time $\overline{G}1\rightarrow Y$ (H→Y)	t_{PHL}	2.0			35	150		190	ns
		4.5			19	30		38	
		6.0			15	26		33	
Propagation time $\overline{G}2\rightarrow Y$ (L→H)	t_{PLH}	2.0			35	150		190	ns
		4.5			18	30		38	
		6.0			17	26		33	
Propagation time $\overline{G}2\rightarrow Y$ (H→L)	t_{PHL}	2.0			35	150		190	ns
		4.5			19	30		38	
		6.0			18	26		33	
Minimum pulse width $\overline{G}L\rightarrow Y$	t_w	2.0			≤ 6	100		125	ns
		4.5			≤ 6	20		25	
		6.0			≤ 6	17		21	
Minimum Set-up time A, B, C	t_{su}	2.0			17	100		125	ns
		4.5			4	20		25	
		6.0			2	17		21	
Minimum Hold time	t_h	2.0			—	75		95	ns
		4.5			—	15		19	
		6.0			—	13		16	

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit




2. Waveforms




• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{su} , t_{max} , t_{PLH}/t_{PHL} (CLK→Q, \bar{Q}), t_{rem} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC138/MN74HC138S

3-to-8 Line Decoder

■ Description

MN74HC138/MN74HC138S are high-speed 3-to-8 line decoders decoding one of eight output lines depending on the condition of three select inputs (A, B and C) and three enable inputs (G1, G2A and G2B)

The enable input consists of an active LOW of 2-inputs and an active HIGH of 1-input, with makes the subsidiary connection easy. Low power dissipation and high noise margin equivalent to standard CMOS; operation speed of LS TTL. LS TTL 10 inputs can be directly driven.

Resistors and diode are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.


■ Truth Table

Input		Output							
Enable	Select	Y0	Y1	Y3	Y2	Y4	Y5	Y6	Y7
G1	G2 C B A	Y0	Y1	Y3	Y2	Y4	Y5	Y6	Y7
×	H × × × ×	H	H	H	H	H	H	H	H
L	×	×	×	×	H	H	H	H	H
H	L L L L	L	H	H	H	H	H	H	H
H	L L L H	H	L	H	H	H	H	H	H
H	L L H L	H	H	L	H	H	H	H	H
H	L L H H	H	H	H	L	H	H	H	H
H	L H L L	H	H	H	H	L	H	H	H
H	L H L H	H	H	H	H	H	L	H	H
H	L H H L	H	H	H	H	H	H	L	H
H	L H H H	H	H	H	H	H	H	H	L


Note:

1. $G_2 = G2A + G2B$
2. ×: Either HIGH or LOW; it doesn't matter.

■ Logic Diagram




P-3




16-pin plastic DIL package

P-4



16-pin Panaflet package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC138	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC138S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5		8	15	19			
		6.0		7	13	16			
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5		7	15	19			
		6.0		6	13	16			
Propagation time A, B, C→Y (L→H)	t _{PLH}	2.0				200		250	ns
		4.5		22	40	50			
		6.0			34	43			
Propagation time A, B, C→Y (H→L)	t _{PHL}	2.0				175		220	ns
		4.5		19	35	44			
		6.0			30	37			
Propagation time Enable G1→Y (L→H)	t _{PLH}	2.0				200		250	ns
		4.5		25	40	50			
		6.0			34	43			
Propagation time Enable G1→Y (H→L)	t _{PHL}	2.0				175		220	ns
		4.5		20	35	44			
		6.0			30	37			
Propagation time Enable G2 A, G2 B→Y (L→H)	t _{PLH}	2.0				200		250	ns
		4.5		22	40	50			
		6.0			34	43			
Propagation time Enable G2 A, G2 B→Y (H→L)	t _{PHL}	2.0				175		220	ns
		4.5		19	35	44			
		6.0			30	37			

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



MN74HC139/MN74HC139S

Dual 2-to-4 Line Decoders

■ Description

MN74HC139/MN74HC139S are high-speed silicon gate CMOS, 2-to-4 line decoders decoding one of 4 output lines depending on the condition of two select inputs (A and B) and one enable input (G). Two independent 2-to-4 line decoder/demultiplexers are used on one chip.



Low power dissipation and high noise margin equivalent to standard CMOS; operation speed of LS TTL. LS TTL 10 inputs can be directly driven. A resistor and diode are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS.

■ Truth table


Input			Output			
Enable	Select		Y_0	Y_1	Y_2	Y_3
G	B	A	Y_0	Y_1	Y_2	Y_3
H	×	×	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

Note:

1. ×: Either HIGH or LOW; it doesn't matter



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC139	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC139S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA



■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time A, B→Y (L→H)	t _{PLH}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	
Propagation time A, B→Y (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			12	20		25	
		6.0				17		21	
Propagation time Enable G→Y (L→H)	t _{PLH}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	
Propagation time Enable G→Y (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			12	20		25	
		6.0				17		21	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})

2. Waveforms



MN74HC147/MN74HC147S

10-to-4 Line Priority Encoder

■ Description

MN74HC147/MN74HC147S are 10-to-4 line priority encoders which prioritize the highest input and encode ten data lines to four data lines, when two or more input data are applied simultaneously. The binary signal 0 is encoded when all nine data inputs are "H". Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth table

Input									Output			
1	2	3	4	5	6	7	8	9	D	C	B	A
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	L	H	H	H	H	H	L	L	H
X	X	X	L	H	H	H	H	H	H	L	H	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

Note:

1. X: Either HIGH or LOW; it doesn't matter

P-3




16-pin plastic DIL package

P-4




16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC147	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC147S	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V _{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V _{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time 1 ~ 9 \rightarrow A, B, C (L \rightarrow H)	t_{PLH}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time 1 ~ 9 \rightarrow A, B, C (H \rightarrow L)	t_{PHL}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time 1 ~ 9 \rightarrow D (L \rightarrow H)	t_{PLH}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time 1 ~ 9 \rightarrow D (H \rightarrow L)	t_{PHL}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC148/MN74HC148S

8-to-3 Line Priority Encoder

■ Description

MN74HC148/MN74HC148S are 8-to-3 line priority encoders which detect the most LOW out of eight input signals and output a binary code signal. Input consists of eight input signals (0 - 7) and an EI input. When EI input is "H", encoding stops and all outputs become "H".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Truth Table

EI	Input								Output				
	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	×	×	×	×	×	×	×	×	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	×	×	×	×	×	×	×	L	L	L	L	L	H
L	×	×	×	×	×	×	L	H	L	L	H	L	H
L	×	×	×	×	×	L	H	H	L	H	L	L	H
L	×	×	×	L	H	H	H	H	H	L	L	L	H
L	×	×	L	H	H	H	H	H	H	L	H	L	H
L	×	L	H	H	H	H	H	H	H	L	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H


Note:

H: HIGH level

L: LOW level


×: Either HIGH or LOW; it doesn't matter

P-3




16-pin plastic DIL package

P-4




16-pin Panaflet package (SO-16D)

Pin Configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC148	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC148S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V _{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V _{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time 0~7→A0, A1, A2 (L→H)	t _{PLH}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time 0~7→A0, A1, A2 (H→L)	t _{PHL}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time 0~7→EO (L→H)	t _{PLH}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time 0~7→EO (H→L)	t _{PHL}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time 0~7→GS (L→H)	t _{PLH}	2.0				200		250	ns
		4.5				40		50	
		6.0				34		43	
Propagation time 0~7→GS (H→L)	t _{PHL}	2.0				200		250	ns
		4.5				40		50	
		6.0				34		43	
Propagation time EI→A0, A1, A2 (L→H)	t _{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time EI→A0, A1, A2 (H→L)	t _{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time EI→GS (L→H)	t _{PLH}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time EI→GS (H→L)	t _{PHL}	2.0				175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time EI→EO (L→H)	t _{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time EI→EO (H→L)	t _{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH} , t_{PHL})



2. Waveforms



MN74HC151/MN74HC151S

8-Channel Digital Multiplexer

■ Description

MN74HC151/MN74HC151S are digital multiplexer, which selects one input from 8-channel data input according to select input (A, B C), transfer data to the reverse phase outputs W and Y mutually. When strobe input is "L", the output is selected by the select input combination. When strobe input is "H", output W is "H" and output Y is "L".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input				Output	
Select			Strobe S	Y	W
C	B	A			
X	X	X	H	L	H
L	L	L	L	D0	$\bar{D}0$
L	L	H	L	D1	$\bar{D}1$
L	H	L	L	D2	$\bar{D}2$
L	H	H	L	D3	$\bar{D}3$
H	L	L	L	D4	$\bar{D}4$
H	L	H	L	D5	$\bar{D}5$
H	H	L	L	D6	$\bar{D}6$
H	H	H	L	D7	$\bar{D}7$

Note:

- X: Either HIGH or LOW; it doesn't matter
D0, D1, D7: respective data input level

P-3




16-pin plastic DIL package

P-4




16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Logic diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC151	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC151S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}C$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V _{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V _{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V _{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V _{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time A, B, C→Y (L→H)	t _{PLH}	2.0				200		250	ns
		4.5			23	40		50	
		6.0				34		43	
Propagation time A, B, C→Y (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			21	35		44	
		6.0				30		37	
Propagation time A, B, C→W (L→H)	t _{PLH}	2.0				200		250	ns
		4.5			22	40		50	
		6.0				34		43	
Propagation time A, B, C→W (H→L)	t _{PHL}	2.0				200		250	ns
		4.5			22	40		50	
		6.0				34		43	



■ AC/Characteristics (Cont'd)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Propagation time S→Y (L→H)	t _{PLH}	2.0				100		125	ns
		4.5			10	20	25		
		6.0				17	21		
Propagation time S→Y (H→L)	t _{PHI}	2.0				75		95	ns
		4.5			9	15	19		
		6.0				13	16		
Propagation time S→W (L→H)	t _{PLH}	2.0				100		125	ns
		4.5			12	20	25		
		6.0				17	21		
Propagation time S→W (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			10	20	25		
		6.0				17	21		
Propagation time D→Y (L→H)	t _{PLH}	2.0				125		155	ns
		4.5			13	25	31		
		6.0				21	26		
Propagation time D→Y (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			12	20	25		
		6.0				17	21		
Propagation time D→W (L→H)	t _{PLH}	2.0				100		125	ns
		4.5			12	20	25		
		6.0				17	21		
Propagation time D→W (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			12	20	25		
		6.0				17	21		

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})

2. Waveforms



MN74HC153/MN74HC153S

Dual 4-Input Multiplexer

■ Description

MN74HC153/MN74HC153S are dual 4-input multiplexer which transfer one of four data to output Y according to the common select input (A, B). Each multiplexer has respective enable input multiplexer functions at LOW level. At HIGH level, output is fixed LOW.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth table

Select Inputs		Data Inputs				Enable	Output
B	A	C0	C1	C2	C3	G	Y
×	×	×	×	×	×	H	L
L	L	L	×	×	×	L	L
L	L	H	×	×	×	L	H
L	H	×	L	×	×	L	L
L	H	×	H	×	×	L	H
H	L	×	×	L	×	L	L
H	L	×	×	H	×	L	H
H	H	×	×	×	L	L	L
H	H	×	×	×	H	L	H


Note:

1. X: Either HIGH or LOW; it doesn't matter

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$
Power dissipation	MN74HC153	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC153S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time A, B→Y (L→H)	t _{PLH}	2.0			47	175		220	ns
		4.5			20	35		44	
		6.0			17	30		37	
Propagation time A, B→Y (H→L)	t _{PHL}	2.0			45	150		155	ns
		4.5			18	30		38	
		6.0			14	26		26	
Propagation time \bar{G} →Y (L→H)	t _{PLH}	2.0			38	125		155	ns
		4.5			14	25		31	
		6.0			12	21		26	
Propagation time \bar{G} →Y (H→L)	t _{PHL}	2.0			40	150		190	ns
		4.5			17	30		38	
		6.0			14	26		33	
Propagation time C→Y (L→H)	t _{PLH}	2.0			45	150		190	ns
		4.5			18	30		38	
		6.0			15	26		33	
Propagation time C→Y (H→L)	t _{PHL}	2.0			44	150		190	ns
		4.5			17	30		38	
		6.0			14	26		33	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC155/MN74HC155S

Dual 2-to-4 Line Decoders/Demultiplexers

■ Description

MN74HC155/MN74HC155S contain dual 2-bit 2-to-4 line decoders/demultiplexers.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS.

■ Truth table

2-line to 4-line Decoder/1-line to 4-line Demultiplexer


Input				Output			
Select	Enable	Data		1Y0	1Y2	1Y2	1Y3
B	A	1G	1C				
×	×	H	×	H	H	H	H
L	L	L	H	L	H	H	H
L	H	L	H	H	L	H	H
H	L	L	H	H	H	L	H
H	H	L	H	H	H	H	L
×	×	×	L	H	H	H	H

Input				Output			
Select	Enable	Data		2Y0	2Y1	2Y2	2Y3
B	A	2G	2C				
×	×	H	×	H	H	H	H
L	L	L	L	L	H	H	H
L	H	L	L	H	L	H	H
H	L	L	L	H	H	L	H
H	H	L	L	H	H	H	L
×	×	×	H	H	H	H	H

3-line to 8-line Decoder/1-line to 8-line Demultiplexer

Input				Output							
Select	Enable	Data		0	1	2	3	4	5	6	7
C	B	A	G	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
×	×	×	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
L	H	H	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
H	H	L	L	H	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	H	L

P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)


Pin configuration (top view)



Note:

1. H: High level
2. L: Low level
3. X: Either H or L; it doesn't matter
4. C: 1C/2C inputs connected between them
5. G: 1G/2G inputs connected between them

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_i, V_o	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_o	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC155	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC155S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_i, V_o		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA



■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5			7	15		19	
		6.0				13		16	
Propagation time A, B→Y (L→H)	t_{PLH}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	
Propagation time A, B→Y (H→L)	t_{PHL}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	
Propagation time 1G, 2C, 2G→Y (L→H)	t_{PLH}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	
Propagation time 1G, 2C, 2G→Y (H→L)	t_{PHL}	2.0				125		155	ns
		4.5			10	25		31	
		6.0				21		26	
Propagation time 1C→Y (L→H)	t_{PLH}	2.0				125		155	ns
		4.5			15	25		31	
		6.0				21		26	
Propagation time 1C→Y (H→Y)	t_{PHL}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})

2. Waveforms



MN74HC157/MN74HC157S


Quad 2-Input Multiplexers

■ Description

MN74HC157/MN74HC157S contain quad 2-input multiplexer circuits which select one of two data. Strobe and select inputs are common to each output of the quad circuits, all outputs become "L", 1-input data is selected from each of 2-input signals depending on the state of the select input, and is transferred to quad outputs. The selected input data is transferred to output by in-phase. Adoption of a silicon date CMOS process makes possible low power consumption, a high noise allowance, and an operation speed equivalent to LS TTL; and LS TTL 10-inputs can be directly driven.


Resistors and diodes are used in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-3



16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)


■ Truth Table

Input				Output
Strobe \bar{G}	Select S	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H


Note:

1. X: Either HIGH or LOW; it doesn't matter

Pin configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC157	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC157S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta = 25°C			Ta = -40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{GLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time A, B→Y (L→H)	t _{PLH}	2.0				100		125	ns
		4.5			12	20		25	
		6.0				17		21	
Propagation time A, B→Y (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			11	20		25	
		6.0				17		21	
Propagation time S→Y (L→H)	t _{PLH}	2.0				125		155	ns
		4.5			15	25		31	
		6.0				21		26	
Propagation time S→Y (H→L)	t _{PHL}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	
Propagation time \bar{G} →Y (L→H)	t _{PLH}	2.0				125		125	ns
		4.5			13	25		25	
		6.0				17		21	
Propagation time \bar{G} →Y (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			13	20		25	
		6.0				17		21	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC158/MN74HC158S

Quad 2-Input Multiplexers (Inverted Output)

■ Description

MN74HC158/MN74HC158S contain quad 2-input multiplexer circuits which select one of two data. Strobe and select input is common, and, when it is "H", all output become "H". When strobe input is "L", 1-input data is selected from each of 2-input signals depending on the state of the select input, and is transferred to each of the quad outputs. Then, the selected input data is transferred to output inverted. Adoption of a silicon date CMOS process makes possible low power consumption, a high noise allowance, and an operation speed equivalent to LS TTL; LS TTL 10-inputs can be directly driven. Resistors and diodes are used in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-3



16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)


■ Truth Table

Input				Output
Strobe \bar{G}	Select S	A	B	\bar{Y}
H	×	×	×	H
L	L	L	×	H
L	L	H	×	L
L	H	×	L	H
L	H	×	H	L


Note

1 × Either HIGH or LOW, it doesn't matter

Pin configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC158	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC158S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time A, B $\rightarrow \bar{Y}$ (L \rightarrow H)	t_{PLH}	2.0				100		125	ns
		4.5			11	20		25	
		6.0				17		21	
Propagation time A, B $\rightarrow \bar{Y}$ (H \rightarrow L)	t_{PHL}	2.0				100		125	ns
		4.5			11	20		25	
		6.0				17		21	
Propagation time $S \rightarrow \bar{Y}$ (L \rightarrow H)	t_{PLH}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	
Propagation time $S \rightarrow \bar{Y}$ (H \rightarrow L)	t_{PHL}	2.0				100		125	ns
		4.5			11	20		25	
		6.0				17		21	
Propagation time $\bar{G} \rightarrow \bar{Y}$ (L \rightarrow H)	t_{PLH}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	
Propagation time $\bar{G} \rightarrow \bar{Y}$ (H \rightarrow L)	t_{PHL}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



MN74HC160/MN74HC160S

Synchronous Decade Counter with Asynchronous Clear


■ Description

MN74HC160/MN74HC160S are pre-settable synchronous decade counters with an internal carry-look-ahead system which makes possible high-speed counter applications. Outputs of all flip-flop change at the rising edge of clock input. Since this counter is perfectly programmable, the output can be preset to both "H" and "L" by using load input. Four flip-flops are preset synchronously with the rising edge of clock input. When load input is "L", the counter stops its function, and the data corresponding with input data to be set at next clock pulse, regardless of the enable input level, appears in the output. Even if the load input becomes "H" before the rising edge of clock input, the counter doesn't operate. Clear operates asynchronously, and, when clear input is "L", it operates regardless of load or enable input level.

The carry-look-ahead circuit is used for cascade connection of an n bit synchronous counter without additional components. These junctions are performed by the enable input (ENP-ENT) of two active "HIGH" and ripple-carry (RC) outputs. When both enable inputs P and T are "H", the count can be enabled. Ripple-carry output becomes almost the same width as output \overline{Q}_A "H".


This "H" overflow ripple-carry pulse is used to enable each connected stage to cascade. Adoption of a silicon gate CMOS process makes possible low power consumption, a high noise allowance, and an operation speed equivalent to LS TTL. Resistors and diodes are used in the V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.

P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)




■ Truth Table

CLK	CLR	ENP	ENT	LOAD	Output
×	L	×	×	×	Clear
×	H	H	L	H	Count & RC disabled
×	H	L	H	H	Count disabled
×	H	L	L	H	Count & RC disabled
f	H	×	×	L	Load
f	H	H	H	H	Increment Counter

Note:

- f: When clock rises from LOW to HIGH, output increments and counts. When the load is LOW, input data is loaded.
- ×: Either HIGH or LOW; it doesn't matter.

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC 160	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$	P_D	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC160S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$	P_D	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit	
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C			
						min.	typ.	max.	min.	max.		
Input HIGH voltage	V _{IH}	2.0				1.5				1.5		V
		4.5				3.15				3.15		
		6.0				4.2				4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3		V
		4.5						0.9		0.9		
		6.0						1.2		1.2		
Output HIGH voltage	V _{OH}	2.0		-20.0	μA	1.9	2.0			1.9		V
		4.5	V _{IH}	-20.0	μA	4.4	4.5			4.4		
		6.0	or	-20.0	μA	5.9	6.0			5.9		
		4.5	V _{IL}	-4.0	mA	3.86				3.76		
		6.0		-5.2	mA	5.36				5.26		
Output LOW voltage	V _{OL}	2.0		20.0	μA		0.0	0.1		0.1		V
		4.5	V _{IH}	20.0	μA		0.0	0.1		0.1		
		6.0	or	20.0	μA		0.0	0.1		0.1		
		4.5	V _{IL}	4.0	mA			0.32		0.37		
		6.0		5.2	mA			0.32		0.37		
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA	
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA	

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time CLK→Q _A ~Q _D (L→H)	t _{PLH}	2.0				175		220	ns
		4.5			18	35		44	
		6.0				30		37	
Propagation time CLK→Q _A ~Q _D (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			18	35		44	
		6.0				30		37	
Propagation time CLK→RC (L→H)	t _{PLH}	2.0				175		220	ns
		4.5			18	35		44	
		6.0				30		37	
Propagation time CLK→RC (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			17	35		44	
		6.0				30		37	

■ AC Characteristics (Cont'd)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Propagation time ENT→RC (L→H)	t _{PLH}	2.0				125		155	ns
		4.5			11	25	31		
		6.0				21	26		
Propagation time ENT→RC (H→L)	t _{PHL}	2.0				125		155	ns
		4.5			13	25	31		
		6.0				21	26		
Propagation time CLR→Q _A ~Q _D (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			17	35	44		
		6.0				30	37		
Propagation time CLR→RC (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			20	35	44		
		6.0				30	37		
Minimum Set-up time LOAD	t _{su}	2.0				100		125	ns
		4.5			9	20	25		
		6.0				17	21		
Minimum Set-up time A, B, C, D	t _{su}	2.0				100		125	ns
		4.5			5	20	25		
		6.0				17	21		
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum pulse width CLR	t _w	2.0				100		125	ns
		4.5			7	20	25		
		6.0				17	21		
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5			2	15	19		
		6.0				13	16		
Maximum clock frequency	f _{max}	2.0			6		4		MHz
		4.5			30	71	24		
		6.0			35		28		


● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit




2. Waveforms


Waveforms-1 t_{PLH}, t_{PHL} (CLK \rightarrow $Q_A \sim Q_D, RC$)




Waveforms-2 t_{PLH}, t_{PHL} (ENT \rightarrow RC)



Waveforms-3 t_{PHL} (CLR \rightarrow $Q_A \sim Q_D, RC$)



■ Timing chart



MN74HC161/MN74HC161S

Synchronous Binary Counter

■ Description

MN74HC161/MN74HC161S are presettable synchronous binary counters with an internal carry-look-ahead system which makes possible high-speed counter applications. Outputs of all flip-flops change at the rising edge of the clock input. Since this counter is perfectly programmable, the output can be preset to both "H" and "L" by utilizing the load input. Four flip-flops are preset synchronously with the rising edge of the clock input. When the load input is "L", the counter stops its function, and the data corresponding with input data to be set at the next clock pulse, regardless of the enable input level, appears in the output. Even if the load input becomes "H" before the rising edge of clock input, the counter doesn't operate. The clear function operates asynchronously, and, when clear input is "L", it operates regardless of load or enable input level. The carry-look-ahead circuit is used for cascade connection of an n bit synchronous counter without any additional components. These functions are performed by the enable input (ENP-ENT) of two active "HIGH" and ripple-carry (RC) outputs. When both enable inputs P and T are "H", the counter can be enabled. Ripple-carry-out becomes almost the same width as output \overline{Q}_A "H".

This "H" overflow ripple-carry pulse is used to enable each stage connected to cascade. Adoption of a silicon gate CMOS process makes possible low power consumption, a high noise allowance and an operation speed equivalent to LS TTL. Resistors and diodes are used in the V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS Logic Family.


■ Truth Table

CLK	CLR	ENP	ENT	LOAD	Output
×	L	×	×	×	Clear
×	H	H	L	H	Count & RC disabled
×	H	L	H	H	Count disabled
×	H	L	L	H	Count & RC disabled
✓	H	×	×	L	Load
✓	H	H	H	H	Increment Counter

Note:

1. ✓: When clock rises from LOW to HIGH, output increments and counts. When the load is LOW, input data is loaded.
2. ×: Either HIGH or LOW; it doesn't matter.

P-3




16-pin plastic DIL package

P-4




16-pin Panafat package (SO-16D)

Pin configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_i, V_o	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_o	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC161	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC161S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_i, V_o		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit	
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C			
						min.	typ.	max.	min.	max.		
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V	
		4.5				3.15			3.15			
		6.0				4.2			4.2			
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V	
		4.5						0.9		0.9		
		6.0						1.2		1.2		
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V	
		4.5		-20.0	μA	4.4	4.5		4.4			
		6.0		-20.0	μA	5.9	6.0		5.9			
		4.5		-4.0	mA	3.86			3.76			
		6.0		-5.2	mA	5.36			5.26			
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V	
		4.5		20.0	μA		0.0	0.1		0.1		
		6.0		20.0	μA		0.0	0.1		0.1		
		4.5		4.0	mA				0.32			0.37
		6.0		5.2	mA				0.32			0.37
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA	
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA	

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _s =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time CLK→Q _A ~Q _D (L→H)	t _{PLH}	2.0				150		190	ns
		4.5			18	30		38	
		6.0				26		33	
Propagation time CLK→Q _A ~Q _D (H→L)	t _{PHL}	2.0				150		190	ns
		4.5			18	30		38	
		6.0				26		33	
Propagation time CLK→RC (L→H)	t _{PLH}	2.0				175		220	ns
		4.5			17	35		44	
		6.0				30		37	
Propagation time CLK→RC (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			16	35		44	
		6.0				30		37	

■ AC Characteristics (Cont'd)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Propagation time ENT→RC (L→H)	t _{PLH}	2.0				100		125	ns
		4.5			12	20	25		
		6.0				17	21		
Propagation time ENT→RC (H→L)	t _{PHL}	2.0				125		155	ns
		4.5			14	25	31		
		6.0				21	26		
Propagation time CLR→Q _A ~Q _D (H→L)	t _{PHL}	2.0				150		190	ns
		4.5			16	30	38		
		6.0				26	33		
Propagation time CLR→RC (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			20	35	44		
		6.0				30	37		
Minimum Set-up time LOAD	t _{su}	2.0				100		125	ns
		4.5			10	20	25		
		6.0				17	21		
Minimum Set-up time A, B, C, D	t _{su}	2.0				100		125	ns
		4.5			5	20	25		
		6.0				17	21		
Minimum Hold time	t _h	2.0				0		0	ns
		4.5				0		0	
		6.0				0		0	
Minimum pulse width CLR̄	t _w	2.0				100		125	ns
		4.5			7	20	25		
		6.0				17	21		
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5			3	15	19		
		6.0				13	16		
Maximum clock frequency	f _{max}	2.0		6			4	MHz	
		4.5		28	45		22		
		6.0		33			26		


● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit




2. Waveforms


Waveforms-1 t_{PLH}, t_{PHL} (CLK \rightarrow $Q_A \sim Q_D, RC$)




Waveforms-2 t_{PLH}, t_{PHL} (ENT \rightarrow RC)



Waveforms-3 t_{PHL} (CLR \rightarrow $Q_A \sim Q_D, RC$)



■ Timing chart



MN74HC162/MN74HC162S

Synchronous Decade Counter with Synchronous Clear

■ Description

MN74HC162/MN74HC162S are presettable synchronous decade counters with an internal carry-look-ahead system which makes possible high-speed counter applications. Outputs of all flip-flops change at the rising edge of the clock input. Since this counter is perfectly programmable, the output can be preset to both "H" and "L" by utilizing the load input. Four flip-flops are preset synchronously with the rising edge of the clock input. When the load input is "L", the counter stops its function, and the data corresponding with input data to be set at the next clock pulse, regardless of the enable input level, appears in the output. Even if the load input becomes "H" before the rising edge of clock input, the counter doesn't operate. The clear function operates with clock synchronously, and, when clear input is "L", it operates on the rising edge of clock input. The carry-look-ahead circuit is used for cascade connection of an n bit synchronous counter without any additional components. These functions are performed by the enable input (ENP·ENT) of two active "HIGH" and ripple-carry (RC) outputs. When both enable inputs P and T are "H", the counter can be enabled. Ripple-carry-out becomes almost the same width as output \overline{Q}_A "H".

This "H" overflow ripple-carry pulse is used to enable each stage connected to cascade. Adoption of a silicon gate CMOS process makes possible low power consumption, a high noise allowance and an operation speed equivalent to LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are used in the V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS Logic Family.

P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)




■ Truth Table

CLK	CLR	ENP	ENT	LOAD	Output
\nearrow	L	×	×	×	Clear
×	H	H	L	H	Count & RC disabled
×	H	L	H	H	Count disabled
×	H	L	L	H	Count & RC disabled
\nearrow	H	×	×	L	Load
\nearrow	H	H	H	H	Increment Counter

Note:

- \nearrow : When clock rises from LOW to HIGH, output increments and counts. When the load is LOW, input data is loaded.
- ×

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC162	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC162S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
E Propagation time CLK→Q _A ~Q _D (L→H)	t _{PLH}	2.0	LOAD="H"			175		220	ns
		4.5		19	35		44		
		6.0			30		37		
E Propagation time CLK→Q _A ~Q _D (H→L)	t _{PHL}	2.0	LOAD="H"			175		220	ns
		4.5		18	35		44		
		6.0			30		37		
E Propagation time CLK→Q _A ~Q _D (L→H)	t _{PLH}	2.0	LOAD="L"			175		220	ns
		4.5		19	35		44		
		6.0			30		37		
E Propagation time CLK→Q _A ~Q _D (H→L)	t _{PHL}	2.0	LOAD="L"			175		220	ns
		4.5		18	35		44		
		6.0			30		37		

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature Condition					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
E Propagation time CLK→RC (L→H)	t _{PLH}	2.0				200		250	ns
		4.5			25	40		50	
		6.0				34		43	
E Propagation time CLK→RC (H→L)	t _{PHL}	2.0				200		250	ns
		4.5			23	40		50	
		6.0				34		43	
E Propagation time ENT→RC (L→H)	t _{PLH}	2.0				150		190	ns
		4.5			15	30		38	
		6.0				26		33	
E Propagation time ENT→RC (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			17	35		44	
		6.0				30		37	
Minimum Set-up time LOAD	t _{su}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	
Minimum Set-up time A, B, C, D	t _{su}	2.0				100		125	ns
		4.5			6	20		25	
		6.0				17		21	
Minimum Set-up time CLR	t _{su}	2.0				125		155	ns
		4.5			13	25		31	
		6.0				21		26	
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum pulse width CLK	t _w	2.0				100		125	ns
		4.5			11	20		25	
		6.0				17		21	
Minimum recovery time	t _{rem}	2.0				125		155	ns
		4.5			15	25		31	
		6.0				21		26	
Maximum clock frequency	f _{max}	2.0		6			5		MHz
		4.5		30	56		24		
		6.0		35			28		


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit




2. Waveforms

Waveforms-1 t_{PLH}, t_{PHL} (CLK → Q_A ~ Q_D, RC)




- ① measured when t_n+1
- ② measured when t_n+2
- ③ measured when t_n+4
- ④ measured when t_n+8
- ⑤ measured when t_n+9
- ⑥ measured when t_n+10

Waveforms-2 t_{PLH}, t_{PHL} (ENT → RC)



■ Typical Operating Conditions





MN74HC163/MN74HC163S

Synchronous Binary Counter with Synchronous Clear

■ Description

MN74HC163/MN74HC163S are presettable synchronous binary counters with an internal carry-look-ahead system which makes possible high-speed counter applications. Outputs of all flip-flops change at the rising edge of the clock input. Since this counter is perfectly programmable, the output can be preset to both "H" and "L" by utilizing the load input. Four flip-flops are preset synchronously with the rising edge of the clock input. When the load input is "L", the counter stops its function, and the data corresponding with input data to be set at the next clock pulse, regardless of the enable input level, appears in the output. Even if the load input becomes "H" before the rising edge of clock input, the counter doesn't operate. The clear function operates with clock synchronously, and, when clear input is "L", it operates on the rising edge of clock input. The carry-look-ahead circuit is used for cascade connection of an n bit synchronous counter without any additional components. These functions are performed by the enable input (ENP/ENT) of two active "HIGH" and ripple-carry (RC) outputs. When both enable inputs P and T are "H", the counter can be enabled. Ripple-carry-out becomes almost the same width as output \overline{Q}_A "H".

This "H" overflow ripple-carry pulse is used to enable each stage connected to cascade. Adoption of a silicon gate CMOS process makes possible low power consumption, a high noise allowance and an operation speed equivalent to LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are used in the V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS74LS Logic Family.




■ Truth Table

CLK	CLR	ENP	ENT	LOAD	Output
\nearrow	L	×	×	×	Clear
×	H	H	L	H	Count & RC disabled
×	H	L	H	H	Count disabled
×	H	L	L	H	Count & RC disabled
\nearrow	H	×	×	L	Load
\nearrow	H	H	H	H	Increment Counter

Note:

1. \nearrow : When clock rises from LOW to HIGH, output increments and counts. When the load is LOW, input data is loaded.
2. \times : Either HIGH or LOW, it doesn't matter

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5~+7.0	V	
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65~+150	°C	
Power dissipation	MN74HC163	$T_a = -40 \sim +60 \text{ °C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC163S	$T_a = -40 \sim +60 \text{ °C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V _{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V _{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V _{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V _{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
E Propagation time CLK→Q _A ~Q _D (L→H)	t _{PLH}	2.0				150		190	ns
		4.5	LOAD= "H"		16	30		38	
		6.0				26		33	
E Propagation time CLK→Q _A ~Q _D (H→L)	t _{PHL}	2.0				125		155	ns
		4.5	LOAD= "H"		15	25		31	
		6.0				21		26	
E Propagation time CLK→Q _A ~Q _D (L→H)	t _{PLH}	2.0				150		190	ns
		4.5	LOAD= "L"		16	30		38	
		6.0				26		33	
E Propagation time CLK→Q _A ~Q _D (H→L)	t _{PHL}	2.0				125		155	ns
		4.5	LOAD= "L"		15	25		31	
		6.0				21		26	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature Condition					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
E Propagation time CLK→RC (L→H)	t_{PLH}	2.0				200		250	ns
		4.5			24	40		50	
		6.0				34		43	
E Propagation time CLK→RC (H→L)	t_{PHL}	2.0				175		220	ns
		4.5			20	35		44	
		6.0				30		37	
E Propagation time ENT→RC (L→H)	t_{PLH}	2.0				125		155	ns
		4.5			14	25		31	
		6.0				21		26	
E Propagation time ENT→RC (H→L)	t_{PHL}	2.0				150		190	ns
		4.5			16	30		38	
		6.0				26		33	
Minimum Set-up time LOAD	t_{su}	2.0				100		125	ns
		4.5			12	20		25	
		6.0				17		21	
Minimum Set-up time A, B, C, D	t_{su}	2.0				100		125	ns
		4.5			6	20		25	
		6.0				17		21	
Minimum Set-up time CLR	t_{su}	2.0				100		125	ns
		4.5			11	20		25	
		6.0				17		21	
Minimum Hold time	t_h	2.0				0		0	ns
		4.5				0		0	
		6.0				0		0	
Minimum CLR pulse width	t_W	2.0				150		190	ns
		4.5			16	30		38	
		6.0				26		33	
Minimum recovery time	t_{rem}	2.0				100		125	ns
		4.5			12	20		25	
		6.0				17		21	
Maximum clock frequency	f_{max}	2.0		6			5		MHz
		4.5		30	56		24		
		6.0		35			28		


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit




2. Waveforms


Waveforms-1 t_{PLH}, t_{PHL} (CLK → QA ~ QD, RC)



Waveforms-2 t_{PLH}, t_{PHL} (ENL → RC)



■ Typical Operating Conditions




MN74HC164/MN74HC164S

8-Bit Serial-Input Parallel-Output Shift Register

■ Description

MN74HC164/MN74HC164S is 8-bit shift register with gated serial input and asynchronous clear input. Gated serial input (A, B) control data input. When a LOW is applied to either or both, data input stops and the initial flip-flop is reset to "L" by the next clock pulse. When one input is "H", other inputs become enabled, and data is input to the initial flip-flop by the next clock pulse. Serial input data is not input, when clock is "H" or "L". But, data satisfying the set-up conditions clock rise at all times. Clear functions, when clear input is "L" regardless of clock.



Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.



■ Truth table

Input				Output			
CLR	CLK	A	B	Q_A	Q_B	...	Q_H
L	X	X	X	L	L	...	L
H	L	X	X	Q_{A0}	Q_{B0}	...	Q_{H0}
H	\nearrow	H	H	H	Q_{An}	...	Q_{Gn}
H	\nearrow	L	X	L	Q_{An}	...	Q_{Gn}
H	\nearrow	X	L	L	Q_{An}	...	Q_{Gn}

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$
Power dissipation	MN74HC164	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC164S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH} or V_{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
E Propagation time CLK→Q(L→H)	t _{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
E Propagation time CLK→Q(H→K)	t _{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
E Propagation time CLR→Q(L→H)	t _{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
E Propagation time CLR→Q(H→L)	t _{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Minimum pulse width CLR	t _w	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Set-up time	t _{su}	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Hold time minimum	t _h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Maximum clock frequency	f _{max}	2.0		6			4		MHz
		4.5		30			24		
		6.0		35			28		

• Switching Time Measuring Circuit and Waveforms



1. Measuring Circuit




2. Waveforms

Waveforms-1 ($t_{TLH}, t_{THL}, t_{PLH}/t_{PHL}(\text{CLK} \rightarrow \text{Q})$
 $t_{su}, f_{max}, t_{rem}, t_h$)

Waveforms-2 ($t_{PLH}/t_{PHL}(\text{CLR} \rightarrow \text{Q}), t_w$)



■ Typical Operating Conditions



MN74HC165/MN74HC165S


8-Bit Parallel-Input Serial-Output Shift Register

■ Description

MN74HC165/MH74HC165S are high-speed 8-bit parallel-input/serial output shift register. The data is shifted from Q_A to Q_H by the clock. Parallel input at each stages works, when shift/load input is "L". These has gated clock input and complementary output from the 8th bit. When clock inhibit input is "L", the clock generates through 2 inputs NOR gate. When one of two clock inputs is "H", the internal clock stops. When shift/load input is "H", the other clock input works, if one of two clock input is maintained at LOW. The data is transferred by the rising edge of clock pulse. Parallel loading stops as long as shift/load input is "H". When shift/load input is "L", parallel input data is directly loaded to the register regardless of clock.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-3




16-pin plastic DIL package

P-4




16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Logic Diagram



■ Truth Table

Input					Internal Stages		Output
S/L	CINH	CLK	SI	A···H	Q_A	Q_B	Q_H
L	X	X	X	a···h	a	b	h
H	L	L	X	X	Q_{AO}	Q_{BO}	Q_{HO}
H	L	\uparrow	H	X	H	Q_{An}	Q_{Gn}
H	L	\uparrow	L	X	L	Q_{An}	Q_{Gn}
H	H	X	X	X	Q_{AO}	Q_{BO}	Q_{HO}

■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_i, V_o	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_o	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC165	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC165S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_i, V_o		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}C$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_i	I_o	Unit	$T_a = 25^{\circ}C$			$T_a = -40 \sim +85^{\circ}C$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_i	6.0	$V_i = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_i = V_{CC}$ or GND, $I_o = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)



Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			8	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Output fall time	t _{THL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
E Propagation time CLK→Q, \bar{Q} (L→H)	t _{PLH}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
E Propagation time CLK→Q, \bar{Q} (H→L)	t _{PHL}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
E Propagation time S/L→Q, \bar{Q} (L→H)	t _{PLH}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
E Propagation time S/L→Q, \bar{Q} (H→L)	t _{PHL}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
E Propagation time H→Q (L→H)	t _{PLH}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
E Propagation time H→Q (H→L)	t _{PHL}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
E Propagation time H→ \bar{Q} (L→H)	t _{PLH}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
E Propagation time H→ \bar{Q} (H→L)	t _{PHL}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
Minimum Set-up time	t _{su}	2.0				100	125	ns	
		4.5				20	25		
		6.0				17	21		
Minimum Hold time	t _h	2.0			—	0	0	ns	
		4.5				0	0		
		6.0				0	0		
Maximum clock frequency	f _{max}	2.0			6	4	MHz		
		4.5				30		24	
		6.0				35		28	

• Switching Time Measuring Circuit and Waveforms


1. Measuring Circuit



2. Waveforms



■ Typical Operating Conditions



MN74HC166/MN74HC166S

Parallel-load 8-bit shift Registers

■ Description

MN74HC166/MN74HC166S are high-speed, parallel-load 8-bit shift registers. The parallel-input or serial-input mode can be selected by the serial/load input.

When this input is HIGH, the serial-data input functions, and data are shifted from Q_A to Q_H by clock pulse.

When this input is LOW, however, the parallel-data input functions, and data are loaded by clock pulse.

When the input used as the clock pulse inhibit function is LOW, the internal clock pulses are generated through the two-input NOR gate.

Internal clock pulses are inhibited when either one of the clock inputs is held at HIGH. Data transmission is made at the positive going edge of the clock pulse.


A buffer has been added to the gate output, thus improving the input/output transmission characteristics; fluctuations of the transmission time resulting from increasing the load capacity are suppressed to the minimum and, Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Truth Table


CLR	Input					Output		
	S/L	CINH	CLK	SI	Parallel A . . . H	QA	QB	QH
L	×	×	×	×	×	L	L	L
H	×	L	L	×	×	QA0	QB0	QH0
H	L	L		×	a . . h	a	b	h
H	H	L		H	×	H	QA _n	QG _n
H	H	L		L	×	L	QA _n	QG _n
H	×	H		×	×	QA0	QB0	QH0

Note: 1. ×: Either HIGH or Low; it doesn't matter

■ Logic Diagram



P- 3




16-pin plastic DIL package

P- 4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC166	$T_a = -40 \sim +60^\circ\text{C}$	PD	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC166S	$T_a = -40 \sim +60^\circ\text{C}$	PD	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0\text{V}$	$0 \sim 1000$	ns
		$V_{CC}=4.5\text{V}$	$0 \sim 500$	ns
		$V_{CC}=6.0\text{V}$	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15		V	
		6.0			4.2			4.2		V	
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9	V	
		6.0					1.2		1.2	V	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V_{IL}	-4.0	mA	3.86			3.76		V
		6.0	V_{IL}	-5.2	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IL}	4.0	mA			0.32		0.37	V
		6.0	V_{IL}	5.2	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1	+1.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0	80.0	μA	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			21	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			18	65		80	ns
		4.5			7	13		16	
		6.0			6	11		14	
Propagation time CLK→QH (L→H)	t _{PLH}	2.0			53	180		225	ns
		4.5			20	36		45	
		6.0			17	31		38	
Propagation time CLK→QH (H→L)	t _{PHL}	2.0			49	175		220	ns
		4.5			19	35		44	
		6.0			16	30		37	
Propagation time CLR→QH (H→L)	t _{PHL}	2.0			49	190		240	ns
		4.5			21	38		48	
		6.0			18	32		41	
Minimum pulse width CLR	t _w	2.0			16	70		90	ns
		4.5			8	14		18	
		6.0			7	12		15	
Minimum Set-up time	t _{su}	2.0			13	100		125	ns
		4.5			3	20		25	
		6.0			2	17		21	
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum recovery time	T _{rem}	2.0			5	75		95	ns
		4.5			3	15		19	
		6.0			1	13		16	
Maximum clock frequency	f _{max}	2.0		6	30		4	MHz	
		4.5		30	70		24		
		6.0		35	80		28		


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit




2. Waveforms

Waveforms-1 (t_{TLH} , t_{THL} , t_{su} , f_{max} , $t_{PLH}/t_{PHL}(CLK \rightarrow Q, \bar{Q})$, t_{rem} , t_h)



Waveforms-2 ($t_{PLH}/t_{PHL}(CLR \rightarrow Q, \bar{Q})$, t_w)




MN74HC173/MN74HC173S

Quad TRI-STATE D-Type Flip-Flops



■ Description

MN74HC173/MN74HC173S are TRI-STATE quad D-type flip-flops. Quad D-type flip-flops is synchronously operated by common clock.

When one or either of output control (M, N) become "H", output turns to be tri-state mode and become ineffective. But, it doesn't effect the continuous operation of flip-flops. When one of data enable input (G1, G2) becomes "H", output Q is trasferred to input and remain flip-flops at the same condition. Clear operates, when clear input is "H". Date output operates on the rising edge of clock. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.



■ Logic Diagram



■ Truth Table

CLR	CLK	Input		Data D	Output
		G1	G2		Q
H	X	X	X	X	L
L	L	X	X	X	Q ₀
L	↗	H	X	X	Q ₀
L	↗	X	H	X	Q ₀
L	↗	L	L	L	L
L	↗	L	L	H	H

- Note:
1. X: Either HIGH or LOW; it doesn't matter
 2. ↗: Rise of positive direction
 3. Q₀: Q level prior to determination of input condition shown in table
 4. When one or either of M, N is "H", output turns to high impedance and becomes ineffective. But, it doesn't effect the continous operation of flip-flops.

■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 35	mA	
Supply current		I_{CC}, I_{GND}	± 70	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$	
Power dissipation	MN74HC173	$T_a = -40 \sim +60^{\circ}C$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC173S	$T_a = -40 \sim +60^{\circ}C$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}C$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}C$
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}C$			$T_a = -40 \sim +85^{\circ}C$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					4.0		40.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			7	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Output fall time	t _{THL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time CLK→Q (L→H)	t _{PLH}	2.0				75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time CLK→Q (H→L)	t _{PHL}	2.0				75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time CLR→Q (H→L)	t _{PHL}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
Minimum pulse width CLR	t _w	2.0				100	125	ns	
		4.5				20	25		
		6.0				17	21		
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L =1kΩ			100	125	ns	
		4.5				20	25		
		6.0				17	21		
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L =1kΩ			125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L =1kΩ			100	125	ns	
		4.5				20	25		
		6.0				17	21		
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L =1kΩ			125	155	ns	
		4.5				25	31		
		6.0				21	26		
Minimum Set-up time	t _{su}	2.0				100	125	ns	
		4.5				20	25		
		6.0				17	21		
Minimum Hold time	t _h	2.0			—	0	0	ns	
		4.5				0	0		
		6.0				0	0		
Minimum recovery time	t _{rem}	2.0				100	125	ns	
		4.5				20	25		
		6.0				17	21		
Maximum clock frequency	f _{max}	2.0			6	4	MHz		
		4.5				30		24	
		6.0				35		28	

• Switching Time Measuring Circuit and Waveforms


- [1] t_{TLH} , t_{THL} , t_{su} , f_{max} , t_{PLH}/t_{PHL} (CLK → Q)
 t_{PHL} (CLR → Q), t_w , t_{rem} , t_h

1. Measuring Circuit




2. Switching Waveforms

Waveforms-1




Waveforms-2




- [2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Switching Waveforms



- [3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Switching Waveforms

See above [2] 2. for waveforms.

MN74HC174/MN74HC174S

Hex D-Type Flip-Flops with Clear

■ Description

MN74HC174/MN74HC174S contain six D-type flip-flop circuits with clear in one chip, and this master/slave flip-flop has common clock and clear. D-input data is met to set-up time is transferred to output Q at the positive going edge of the clock pulse. When the clear input is "L", all outputs are set to "L". Adoption of a silicon gate CMOS process makes possible low power consumption, a high noise allowance, and an operation speed equivalent to LS TTL; LS TTL 10-inputs can be directly driven. Resistors and diodes are used in the V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS Logic Family.


■ Truth Table

Input			Output
CLR	CLK	D	Q
L	×	×	L
H	\nearrow	H	H
H	\nearrow	L	L
H	L	×	Q ₀


Note:

- \nearrow : Data input is transferred to output on the positive going edge from LOW to HIGH of the clock
- ×: Either HIGH or LOW; it doesn't matter
- Q₀: Q level prior to determination of input condition shown in table

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC174	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC174S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH} or V_{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit	
				T _a =25°C			T _a =-40~+85°C			
				min.	typ.	max.	min.	max.		
Output rise time	t _{TLH}	2.0			25	75		95	ns	
		4.5			8	15		19		
		6.0			7	13		16		
Output fall time	t _{THL}	2.0			20	75		95	ns	
		4.5			7	15		19		
		6.0			6	13		16		
Propagation time CLK→Q (L→H)	t _{PLH}	2.0			14	125		155	ns	
		4.5				25		31		
		6.0				21		26		
Propagation time CLK→Q (H→L)	t _{PHL}	2.0			14	125		155	ns	
		4.5				25		31		
		6.0				21		26		
Propagation time CLR→Q (H→L)	t _{PHL}	2.0			17	125		155	ns	
		4.5				25		31		
		6.0				21		26		
Minimum Set-up time	t _{SU}	2.0			2	100		125	ns	
		4.5				20		25		
		6.0				17		21		
Minimum Hold time	t _H	2.0			—	0		0	ns	
		4.5				0		0		
		6.0				0		0		
Minimum pulse width C L R	t _w	2.0			8	100		125	ns	
		4.5				20		25		
		6.0				17		21		
Minimum recovery time	t _{rem}	2.0			1	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Maximum clock frequency	f _{max}	2.0			6	20	4		MHz	
		4.5			30	68				24
		6.0			35	70				28



• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms

Waveforms—1 ($t_{TLH}, t_{THL}, t_{su}, f_{max}, t_{PLH}/t_{PHL}(\text{CLK} \rightarrow \text{Q}), t_{rem}, t_h$) Waveforms—2 ($t_{PHL}(\text{CLR} \rightarrow \text{Q}), t_w$)





MN74HC175/MN74HC175S

Quad D-Type Flip-Flops with Clear

■ Description

MN74HC175/MN74HC175S contain four quad D-type flip-flop circuits with clear, and this circuit has common clock and clear, and complementary outputs Q and \bar{Q} . D-input data is transferred to outputs Q and \bar{Q} at the rising edge of the clock pulse. The output from each flip-flop circuit is a reversed phase output of the other. All flip-flops are controlled by a common clock and clear; the clear function operates when the clear input is "L", and all Q and \bar{Q} outputs become "L" and "H" respectively. Adoption of the silicon gate CMOS process makes possible low power consumption and a high noise allowance; LS TTL 10-inputs can be directly driven. Resistors and diodes are used in the V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS Logic Family.


■ Truth Table

Input			Output	
CLR	CLK	D	Q	\bar{Q}
L	X	X	L	H
H		H	H	L
H		L	L	H
H	L	X	Q ₀	\bar{Q} ₀


Note:

1. X: Data input is transferred to output on the negative-going edge from HIGH to LOW of the clock
2. X: Either HIGH or LOW; it doesn't matter
3. Q₀: (\bar{Q} ₀): Q (\bar{Q}) level prior to determination of input condition shown in table

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC175	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC175S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH} or V_{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time CLK→Q, \bar{Q} (L→H)	t_{PLH}	2.0			15	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLK→Q, \bar{Q} (H→L)	t_{PHL}	2.0			15	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLR→ \bar{Q} (L→H)	t_{PLH}	2.0			22	175		220	ns
		4.5				35		44	
		6.0				30		37	
Propagation time CLR→Q (H→L)	t_{PHL}	2.0			17	150		190	ns
		4.5				30		38	
		6.0				26		33	
Minimum Set-up time	t_{su}	2.0			3	100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Hold time	t_h	2.0			—	0		0	ns
		4.5				0		0	
		6.0				0		0	
Minimum pulse width CLR	t_w	2.0			8	100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum recovery time	t_{rem}	2.0			1	75		95	ns
		4.5				15		19	
		6.0				13		16	
Maximum clock frequency	f_{max}	2.0			6	66	4		MHz
		4.5			30		24		
		6.0			35		28		


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit




2. Waveforms

Waveforms-1 (t_{TLH} , t_{THL} , t_{su} , f_{max} , $t_{PLH}/t_{PHL}(CLK \rightarrow Q, \bar{Q})$, t_{rem} , t_h)



Waveforms-2 ($t_{PLH}/t_{PHL}(CLR \rightarrow Q, \bar{Q})$, t_w)



MN74HC183/MN74HC183S


Dual Carry-Save Full Adders

■ Description

MN74HC183/MN74HC183S are dual carry-save full adders. Σ output is obtained by the sum of each bit, and the digit-carry signal from the 2nd bit's output is obtained in C_{n+1} output.

Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.





■ Truth Table

Input			Output	
C_n	B	A	Σ	C_{n+1}
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

Note:
1. H: High level
2. L: Low level

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±25	mA
Supply current		I_{CC}, I_{GND}	±50	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC183	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC183S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0V$	0~1000	ns
		$V_{CC}=4.5V$	0~500	ns
		$V_{CC}=6.0V$	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	$V_{CC}(V)$	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	or	-20.0	μA	4.4	4.5		4.4		V
		6.0	V_{IL}	-20.0	μA	5.9	6.0		5.9		V
		4.5	or	-4.0	mA	3.86			3.76		V
		6.0		-5.2	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	20.0	μA		0.0	0.1		0.1	V
		6.0	V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	4.0	mA			0.32		0.37	V
		6.0		5.2	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time A, B, $C_n \rightarrow \Sigma$, C_{n+1} (L \rightarrow H)	t_{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time A, B, $C_n \rightarrow \Sigma$, C_{n+1} (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



MN74HC194/MN74HC194S


4-Bit Bidirectional Universal Shift Register

■ Description


MN74HC194/MH74HC194S is bidirectional shift register composed of parallel input, parallel output, right shift/left shift serial input, operating mode control, and direct clear input.

This register has four operating mode: parallel load, right shift (from Q_A to Q_D), left shift (from Q_D to Q_A), and clock stop. Synchronized parallel load is executed by applying four-bit data to the parallel input, when both mode control inputs S_0 and S_1 is "H". Data is loaded to the respective flip-flops, and transferred to the output on the rising edge of the clock. The serial shift stops during parallel loading. Right shift synchronizes with the clock pulse rise, when mode control input S_0 is "H" and S_1 is "L". When S_0 is "L" and S_1 is "H", left shift is executed by applying new data to the left shift serial input. The flip-flop clock stops when both mode control inputs are "L". Mode control input changes only when clock input is "H".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.



Pin Configuration (top view)




■ Truth Table

CLR	Mode		Input				Parallel				Output			
	S1	S0	CLK	SLSI	SRSI	A	B	C	D	QA	QB	QC	QD	
L	X	X	X	X	X	X	X	X	X	L	L	L	L	
H	X	X	L	X	X	Q_{Ao}	Q_{Bo}	Q_{Co}	Q_{Do}	Q_{Ao}	Q_{Bo}	Q_{Co}	Q_{Do}	
H	H	H	\nearrow	X	X	a	b	c	d	a	b	c	d	
H	L	H	\nearrow	X	H	X	X	X	X	H	Q_{An}	Q_{Bn}	Q_{Cn}	
H	L	H	\nearrow	X	L	X	X	X	X	L	Q_{An}	Q_{Bn}	Q_{Cn}	
H	H	L	\nearrow	H	X	Q_{Bn}	Q_{Cn}	Q_{Dn}	H	Q_{Bn}	Q_{Cn}	Q_{Dn}	H	
H	H	L	\nearrow	L	X	Q_{Bn}	Q_{Cn}	Q_{Dn}	L	Q_{Bn}	Q_{Cn}	Q_{Dn}	L	
H	L	L	X	X	X	Q_{Ao}	Q_{Bo}	Q_{Co}	Q_{Do}	Q_{Ao}	Q_{Bo}	Q_{Co}	Q_{Do}	

Note: 1. H: HIGH 2. L: LOW 3. X: Either H or L, it doesn't matter
 4. \nearrow : Rise from "L" to "H" 5. a, b, c, d: Input level of A, B, C, D on the normal condition
 6. Q_{Ao} , Q_{Bo} , Q_{Co} , Q_{Do} : Q_A , Q_B , Q_C , Q_D level prior to the determination of input conditions shown in table.
 7. Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} : Q_A , Q_B , Q_C , Q_D level before trasmission

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC194	$T_a = -40 \sim +60 \text{ °C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC194S	$T_a = -40 \sim +60 \text{ °C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	Ta=25 °C			Ta=-40~+85 °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V _{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V _{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V _{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V _{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25 °C			Ta=-40~+85 °C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time CLK→Q (L→H)	t _{PLH}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLK→Q (H→L)	t _{PHL}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLR→Q (H→L)	t _{PHL}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
Minimum pulse width CLK, CLR	t _w	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	

■ AC Characteristics (Cont'd)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Minimum Set-up time	t _{su}	2.0				100		125	ns
		4.5				20	25		
		6.0				17	21		
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5			—	0	0		
		6.0			—	0	0		
Minimum recovery time	t _{rem}	2.0				125		155	ns
		4.5				25	31		
		6.0				21	26		
Maximum clock frequency	f _{max}	2.0		6			4		MHz
		4.5		30		24			
		6.0		35		28			

● Switching Time Measuring Circuit and Waveforms


1. Measuring Circuit



2. Switching Waveforms



■ Typical Operating Conditions



MN74HC195/MN74HC195S


4-Bit Parallel Shift Register

■ Description


MN74HC195/MH74HC195S are four-bit parallel shift registers composed of parallel input, parallel output, J-K serial input, shift/load control input, and direct clear input. This shift register operates in two modes, parallel load and Q_A to Q_D . Parallel loading is executed by putting in four-bit data to a parallel input, and setting "L" to the shift/load control input. Data is loaded to the respective flip-flop; output appears on the rising edge of clock pulse. The serial shift function stops between parallel loads. Serial shift is executed by the rising edge of clock pulse, when shift/load control input is "H" and data is input to the J-K.

As shown in the truth table, the first stage represents to function as a J-K, D, or toggle flip-flop.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.



Pin Configuration (top view)




■ Truth Table

Input									Output				
CLR	SLC	CLK	Serial		Parallel				Q_A	Q_B	Q_C	Q_D	\bar{Q}_D
			J	\bar{K}	A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	\nearrow	X	X	a	b	c	d	a	b	c	d	\bar{d}
H	H	L	X	X	X	X	X	X	Q_{Ao}	Q_{Bo}	Q_{Co}	Q_{Do}	\bar{Q}_{Do}
H	H	\nearrow	L	H	X	X	X	X	Q_{Ao}	Q_{Ao}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
H	H	\nearrow	L	L	X	X	X	X	L	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
H	H	\nearrow	H	H	X	X	X	X	H	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}
H	H	\nearrow	H	L	X	X	X	X	\bar{Q}_{An}	Q_{An}	Q_{Bn}	Q_{Cn}	\bar{Q}_{Cn}

- Note: 1. H: HIGH 2. L: LOW 3. X: Either H or L, it doesn't matter
 4. \nearrow : Rise from "L" to "H" 5. a, b, c, d: Input level of A, B, C, D on the normal condition
 6. Q_{Ao} , Q_{Bo} , Q_{Co} , Q_{Do} : Q_A , Q_B , Q_C , Q_D level prior to the determination of input conditions shown in table.
 7. Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} : Q_A , Q_B , Q_C , Q_D level before trasmission

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_i, V_o	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_o	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC195	$T_a = -40 \sim +60 \text{ °C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC195S	$T_a = -40 \sim +60 \text{ °C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_i, V_o		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V _{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V _{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0		20.0	μA		2.0	0.1		0.1	V
		4.5	V _{IH}	20.0	μA		4.5	0.1		0.1	
		6.0	or	20.0	μA		6.0	0.1		0.1	
		4.5	V _{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
E Propagation time CLK→Q (L→H)	t _{PLH}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
E Propagation time CLK→Q (H→L)	t _{PHL}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	
E Propagation time CLK→Q̄ (L→H)	t _{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
E Propagation time CLK→Q̄ (H→L)	t _{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
E Propagation time CLR→Q (H→L)	t _{PHL}	2.0				125		155	ns
		4.5				25		31	
		6.0				21		26	

■ AC/Characteristics (Cont'd)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Minimum pulse width CLK, CLR	t _w	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Set-up time	t _{su}	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Maximum clock frequency	f _{max}	2.0		6			4		MHz
		4.5		30			24		
		6.0		35			28		

● Switching Time Measuring Circuit and Waveforms


1. Measuring Circuit



2. Waveforms



■ Typical Operating Conditions



MN74HC221/MN74HC221S

Dual Monostable Multivibrators with Clear

■ Description

MN74HC221/MN74HC221S are dual monostable multivibrator. Trigger input is triggered on falling edge of A input and rising edge of B input/CLR input. Once input is triggered, the monostable mode is sustained by a resistor and capacitor mounted externally, unless CLR input is "L".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Truth Table

Input			Output	
CLEAR	A	B	Q	\bar{Q}
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	\nearrow	\square	\square
H	\searrow	H	\square	\square
\swarrow	L	H	\square	\square

Note:

H : High level

L : Low level

X : Either H or L, it doesn't matter


\searrow : fall from H to L

\swarrow : use from L to H


\square : one High level pulse

\square : one Low level pulse

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panafiat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC221	$T_a = -40 \sim +60 \text{ °C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC221S	$T_a = -40 \sim +60 \text{ °C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		2.0 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time A, CLR	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns
external timing resistance	R_{ext}		5 ~ 1000	kΩ
external timing capacitance	C_{ext}		no limit	pF
wiring capacitance	R_{ext}/C_{ext}		0 ~ 50	pF

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25 \text{ °C}$			$T_a = -40 \sim +85 \text{ °C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
R_{ext}/C_{ext} pin leak current	I_{oz}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+80°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			27	75		95	ns
		4.5			10	15		19	
		6.0			8	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			8	15		19	
		6.0			6	13		16	
Propagation time A, B, CLR→Q, (L→H)	t _{PLH}	2.0			76	250		315	ns
		4.5			28	50		63	
		6.0			20	43		54	
Propagation time A, B, CLR→ \bar{Q} , (H→L)	t _{PHL}	2.0			83	250		315	ns
		4.5			29	50		63	
		6.0			22	43		54	
Propagation time CLR→Q, \bar{Q} (L→H)	t _{PLH}	2.0			47	150		190	ns
		4.5			16	30		38	
		6.0			15	26		33	
Propagation time CLR→Q, \bar{Q} (H→L)	t _{PHL}	2.0			44	150		190	ns
		4.5			16	30		38	
		6.0			15	26		33	
Propagation time	t _{w(OUT)}	2.0	C _{ext} = 0		—				ns
		4.5	R _{ext} = 5 kΩ		78				
		6.0			—				
Propagation time	t _{w(OUT)}	2.0	C _{ext} = 1000 pF		—				μs
		4.5	R _{ext} = 10 kΩ		4.8				
		6.0			—				
Minimum pulse width A, B	t _{w(IN)}	2.0				100		125	ns
		4.5			9	20		25	
		6.0				34		21	
Minimum pulse width CLR	t _{w(IN)}	2.0				200		250	ns
		4.5			21	40		50	
		6.0				34		43	

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



MN74HC237/MN74HC237S

3-to-8 Line Decoder with Address Latches

■ Description

MN74HC237/MN74HC237S are high-speed 3-to-8 line decoders with three address latches. Address are stored, when \overline{GL} input is "H". When enable input G1 is "H" and G2 is "L", the output depending on A, B and C inputs become "H", and all other outputs become "L". Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input			Output								
Enable	Select										
\overline{GL} G1 $\overline{G2}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
× × H	×	×	×	L	L	L	L	L	L	L	L
× L ×	×	×	×	L	L	L	L	L	L	L	L
L H L	L	L	L	H	L	L	L	L	L	L	L
L H L	L	L	H	L	H	L	L	L	L	L	L
L H L	L	H	L	L	L	H	L	L	L	L	L
L H L	L	H	H	L	L	L	H	L	L	L	L
L H L	H	L	L	L	L	L	L	H	L	L	L
L H L	H	L	H	L	L	L	L	L	H	L	L
L H L	H	H	L	L	L	L	L	L	L	H	L
L H L	H	H	H	L	L	L	L	L	L	L	H
H H L	×	×	×	Output corresponding to stored address, L: all others, H							


Note:

1. H: HIGH level
2. L: LOW level
3. ×: Either HIGH or LOW; doesn't matter

■ Logic Diagram



P- 3




16-pin plastic DIL package

P- 4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	-0.5~+7.0	V
Input/output voltage			V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current			I_{IK}	±20	mA
Output parasitic diode current			I_{OK}	±20	mA
Output current			I_O	±25	mA
Supply current			I_{CC}, I_{GND}	±50	mA
Storage temperature range			T_{stg}	-65~+150	°C
Power dissipation	MN74HC237	$T_a = -40 \sim +60^\circ\text{C}$	PD	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC237S	$T_a = -40 \sim +60^\circ\text{C}$	PD	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0V$	0~1000	ns
		$V_{CC}=4.5V$	0~500	ns
		$V_{CC}=6.0V$	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	$V_{CC}(V)$	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V_{IL}	-4.0	mA	3.86			3.76		V
		6.0		-5.2	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IL}	4.0	mA			0.32		0.37	V
		6.0		5.2	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			22	75		95	ns
		4.5			9	15		19	
		6.0			8	13		16	
Output fall time	t_{THL}	2.0			19	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time A, B, C \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			48	150		190	ns
		4.5			22	30		38	
		6.0			20	26		33	
Propagation time A, B, C \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0			40	150		190	ns
		4.5			23	30		38	
		6.0			20	26		33	
Propagation time GL \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			47	150		190	ns
		4.5			22	30		38	
		6.0			19	26		33	
Propagation time GL \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0			50	150		190	ns
		4.5			20	30		38	
		6.0			18	26		33	
Propagation time G1 \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			34	150		190	ns
		4.5			17	30		38	
		6.0			15	26		33	
Propagation time G1 \rightarrow Y (H \rightarrow Y)	t_{PHL}	2.0			33	150		190	ns
		4.5			17	30		38	
		6.0			15	26		33	
Propagation time G2 \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			33	125		155	ns
		4.5			17	25		31	
		6.0			16	21		26	
Propagation time G2 \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0			32	125		155	ns
		4.5			17	25		31	
		6.0			16	21		26	
Minimum pulse width GL	t_w	2.0			≤ 6	100		125	ns
		4.5			≤ 6	20		25	
		6.0			≤ 6	17		21	
Minimum Set-up time A, B, C	t_{su}	2.0			17	100		125	ns
		4.5			3	20		25	
		6.0			2	17		21	
Minimum Hold time	t_h	2.0			—	75		95	ns
		4.5			—	15		19	
		6.0			—	13		16	

• Switching Time Measuring Circuit and Waveforms


1. Measuring Circuit




2. Waveforms



1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC238/MN74HC238S

3-to-8 Line Decoder/Demultiplexer

■ Description


MN74HC238/MN74HC238S are high-speed 3-to-8 decoder/demultiplexer decoding one of eight output lines depending on the condition of three select inputs (A0, A1 and A2) and three enable inputs ($\bar{E}1$, $\bar{E}2$ and E3). The enable input consists of an active LOW of 2 inputs and active HIGH of 1-input which makes the subsidiary connection easy. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Truth Table


Input						Output							
$\bar{E}1$	$\bar{E}2$	E3	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
H	x	x	x	x	x	L	L	L	L	L	L	L	L
x	H	x	x	x	x	L	L	L	L	L	L	L	L
x	x	L	x	x	x	L	L	L	L	L	L	L	L
L	L	H	L	L	L	H	L	L	L	L	L	L	L
L	L	H	L	L	H	L	H	L	L	L	L	L	L
L	L	H	L	H	L	L	L	H	L	L	L	L	L
L	L	H	L	H	H	L	L	L	H	L	L	L	L
L	L	H	H	L	L	L	L	L	L	H	L	L	L
L	L	H	H	H	L	L	L	L	L	L	H	L	L
L	L	H	H	H	H	L	L	L	L	L	L	L	H

Note: 1. H: HIGH level 2. L: LOW level

■ Logic Diagram



P- 3




16-pin plastic DIL package

P- 4



16-pin Panafat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±25	mA
Supply current		I_{CC}, I_{GND}	±50	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC238	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC238S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0V$	0~1000	ns
		$V_{CC}=4.5V$	0~500	ns
		$V_{CC}=6.0V$	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	$V_{CC}(V)$	Test Conditions		Temperature					Unit		
			V_I	I_O	$T_a=25^\circ\text{C}$			$T_a=-40 \sim +85^\circ\text{C}$				
					Unit	min.	typ.	max.	min.		max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V	
		4.5				3.15			3.15		V	
		6.0				4.2			4.2		V	
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V	
		4.5						0.9		0.9	V	
		6.0						1.2		1.2	V	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V	
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V	
		6.0	or	-20.0	μA	5.9	6.0		5.9		V	
		4.5	V_{IL}	-4.0	mA	3.86			3.76		V	
		6.0		-5.2	mA	5.36			5.26		V	
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V	
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V	
		6.0	or	20.0	μA		0.0	0.1		0.1	V	
		4.5	V_{IL}	4.0	mA				0.32		0.37	V
		6.0		5.2	mA				0.32		0.37	V
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					±0.1		±1.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					8.0		80.0	μA	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			21	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Output fall time	t_{THL}	2.0			13	75		95	ns
		4.5			5	15		19	
		6.0			4	13		16	
Propagation time A \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			36	150		190	ns
		4.5			13	30		38	
		6.0			11	26		33	
Propagation time A \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0			33	150		190	ns
		4.5			13	30		38	
		6.0			11	26		33	
Propagation time $\bar{E}1, \bar{E}2\rightarrow Y$ (L \rightarrow H)	t_{PLH}	2.0			49	150		190	ns
		4.5			16	30		38	
		6.0			13	26		33	
Propagation time $\bar{E}1, \bar{E}2\rightarrow Y$ (H \rightarrow L)	t_{PHL}	2.0			41	150		190	ns
		4.5			16	30		38	
		6.0			13	26		33	
Propagation time E3 \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			41	150		190	ns
		4.5			15	30		38	
		6.0			12	26		33	
Propagation time E3 \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0			40	150		190	ns
		4.5			15	30		38	
		6.0			13	26		33	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	-0.5~+7.0	V
Input/output voltage			V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current			I_{IK}	±20	mA
Output parasitic diode current			I_{OK}	±20	mA
Output current			I_O	±25	mA
Supply current			I_{CC}, I_{GND}	±50	mA
Storage temperature range			T_{stg}	-65~+150	°C
Power dissipation	MN74HC238	$T_a = -40 \sim +60^\circ\text{C}$	PD	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC238S	$T_a = -40 \sim +60^\circ\text{C}$	PD	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		4.5~5.5	V
Input/output	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	4.5V	0~500	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature				Unit	
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.		max.
Input HIGH voltage	V_{IH}	4.5								V	
		5.5			2.0			2.0			
Input LOW voltage	V_{IL}	4.5						0.8		V	
		5.5						0.8			
Output HIGH voltage	V_{OH}	4.5	V_{IH} or V_{IL}	-20.0	μA	4.4	4.5		4.4	V	
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
Output LOW voltage	V_{OL}	4.5	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
Input current	I_I	5.5	$V_I = V_{CC}$ or GND					±0.1		±1.0	
Quiescent supply current	I_{CC}	5.5	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	4.5			5	15		19	ns
Output fall time	t_{THL}	4.5			4	15		19	ns
Propagation time A→Y (L→H)	t_{PLH}	4.5			18	35		44	ns
Propagation time A→Y (H→L)	t_{PHL}	4.5			13	30		38	ns
Propagation time E1, E2→Y (L→H)	t_{PLH}	4.5			20	40		50	ns
Propagation time E1, E2→Y (H→L)	t_{PHL}	4.5			16	30		38	ns
Propagation time E3→Y (L→H)	t_{PLH}	4.5			15	30		38	ns
Propagation time E3→Y (H→L)	t_{PHL}	4.5			21	40		50	ns

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC240/MN74HC240S

Inverting Octal TRI-STATE Buffers

■ Description


MN74HC240/MN74HC240S are high-speed inverting buffers constructed with octal tri-state outputs. High-speed operation can be obtained for driving a large capacity bus line, because these ICs have large current output. When the output is "L", inputs $1\bar{G}$ and $2\bar{G}$ are available, where output becomes enable and each of the four buffers is independently controlled. Adoption of the silicon gate CMOS process makes possible low power consumption and a high noise allowance; LS TTL 15-inputs can be directly driven. Resistors and diodes are used in the V_{CC} and GND in order to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS Logic Family.

■ Truth Table


Input		Output	Input		Output
$1\bar{G}$	1A	1Y	$2\bar{G}$	2A	2Y
L	L	H	L	L	H
L	H	L	L	H	L
H	L	Hi-Z	H	L	Hi-Z
H	H	Hi-Z	H	H	Hi-Z

Note:
Hi-Z: High impedance

■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panaflet package (SO-20D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5 ~ +7.0	V
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±35	mA
Supply current		I_{CC}, I_{CSD}	±70	mA
Storage temperature range		T_{stg}	-65 ~ +150	°C
Power dissipation	MN74HC240	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC240S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9		
		6.0					1.2		1.2		
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9	V	
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		V	
		4.5	V_{IH}	20.0	μA		0.0	0.1			
		6.0	or	20.0	μA		0.0	0.1			
		4.5	V_{IL}	6.0	mA			0.32			0.37
		6.0		7.8	mA			0.32			0.37
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5		8	15	19			
		6.0			13	16			
Output fall time	t _{THL}	2.0				75		95	ns
		4.5		6	15	19			
		6.0			13	16			
Propagation time (L→H)	t _{PLH}	2.0				75		95	ns
		4.5		8	15	19			
		6.0			13	16			
Propagation time (H→L)	t _{PHL}	2.0				75		95	ns
		4.5		8	15	19			
		6.0			13	16			
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ			125		155	ns
		4.5		14	25	31			
		6.0			21	26			
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ			150		190	ns
		4.5		17	30	38			
		6.0			26	33			
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ			100		125	ns
		4.5		12	20	25			
		6.0			17	21			
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ			100		125	ns
		4.5		13	20	25			
		6.0			17	21			


● Switching Time Measuring Circuit and Waveforms

[1] t_{TLH}, t_{THL}, t_{PLH}/t_{PHL}

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.




MN74HC241/MN74HC241S

Octal TRI-STATE Buffer

■ Description


MN74HC241/MN74HC241S are high-speed non-inverted buffers constructed with octal tri-state outputs. High-speed operation can be obtained for driving a large capacity bus line, because these ICs have large current outputs. Also, these ICs have input 1G where output becomes enable at "L" output, and input 2G where output becomes enable at "H" output, and each of the four buffers is independently controlled. Adoption of the silicon gate CMOS process makes possible low power consumption, a high noise allowance, and an operation speed equivalent to LS TTL; LS TTL 15-inputs can be directly drive. Resistors and diodes are used in the V_{CC} and GND in order to protect the input/output from damage by static electricity. Same pin configuration and function as standard 45LS/74LS Logic Family.

P-5



20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)


■ Truth Table

Input		Output	Input		Output
1G	1A	1Y	2G	2A	2Y
L	L	L	L	L	Hi-Z
L	H	H	L	H	Hi-Z
H	L	Hi-Z	H	L	L
H	H	Hi-Z	H	H	H


Note:

1. Hi-Z: High impedance

Pin configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5 ~ +7.0	V
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±35	mA
Supply current		I_{CC}, I_{GND}	±70	mA
Storage temperature range		T_{stg}	-65 ~ +150	°C
Power dissipation	MN74HC241	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC241S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
Output fall time	t _{THL}	2.0				75		95	ns
		4.5		7	15		19		
		6.0			13		16		
Propagation time (L→H)	t _{PLH}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
Propagation time (H→L)	t _{PHL}	2.0				75		95	ns
		4.5		7	15		19		
		6.0			13		16		
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L =1kΩ			125		155	ns
		4.5		14	25		31		
		6.0			21		26		
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L =1kΩ			100		125	ns
		4.5		11	20		25		
		6.0			17		21		
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L =1kΩ			100		125	ns
		4.5		11	20		25		
		6.0			17		21		
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L =1kΩ			100		125	ns
		4.5		11	20		25		
		6.0			17		21		


• Switching Time Measuring Circuit and Waveforms

(1) t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




(2) t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



(3) t_{PLZ} , t_{PZL}

1. Measuring Circuit



MN74HC242/MN74HC242S

Inverting Quad TRI-STATE Transceivers

■ Description

MN74HC242/MN74HC242S are high-speed tri-state output, inverting buffers which asynchronously transfer the input bidirectionally through the data bus line. Large current output makes possible high-speed operation for driving a large capacity bus line. These ICs have input GBA where output A becomes enable at "H" level, and input $\overline{\text{GAB}}$ where output B becomes enabled at "L" level. Adoption of the silicon gate CMOS process makes possible low power consumption, a high noise allowance, and an operation speed equivalent to LS TTL; LS TTL 15-pins can be directly driven.

Resistors and diodes are used in the V_{CC} and GND in order to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS Logic Family.




■ Truth Table

Control Input		Data Port Status	
$\overline{\text{GAB}}$	GBA	A	B
H	H	$\overline{\text{OUTPUT}}$	INPUT
L	H	*	*
H	L	Hi-Z	Hi-Z
L	L	INPUT	$\overline{\text{OUTPUT}}$

Note:

1. *: When the transceiver operates bi-directionally at the same time, destructive oscillation might occur.
2. Hi-Z: High impedance

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC242	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC242S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature				Unit	
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.		max.
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9		
		6.0					1.2		1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0 μA	1.9	2.0		1.9		V	
		4.5	V_{IH}	-20.0 μA	4.4	4.5		4.4			
		6.0	or V_{IL}	-20.0 μA	5.9	6.0		5.9			
		4.5	V_{IL}	-6.0 mA	3.86			3.76			
		6.0		-7.8 mA	5.36			5.26			
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0 μA		0.0	0.1		0.1	V	
		4.5	V_{IH}	20.0 μA		0.0	0.1		0.1		
		6.0	or V_{IL}	20.0 μA		0.0	0.1		0.1		
		4.5	V_{IL}	6.0 mA			0.32		0.37		
		6.0		7.8 mA			0.32		0.37		
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1	± 1.0	μA	
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5	± 5.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0	80.0	μA	


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
Output fall time	t _{THL}	2.0				50		65	ns
		4.5		6	10		13		
		6.0			9		11		
Propagation time A→B (L→H)	t _{PLH}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
Propagation time A→B (H→L)	t _{PHL}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
Propagation time B→A (L→H)	t _{PLH}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
Propagation time B→A (H→L)	t _{PHL}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ			150		190	ns
		4.5		17	30		38		
		6.0			26		33		
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ			125		155	ns
		4.5		15	25		31		
		6.0			21		26		
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ			100		125	ns
		4.5		13	20		25		
		6.0			17		21		
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ			125		155	ns
		4.5		15	25		31		
		6.0			21		26		


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , $t_{PLH}(A \rightarrow B \text{ or } B \rightarrow A)$

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC243/MN74HC243S

Quad TRI-STATE Transceivers

■ Description

MN74HC243/MN74HC243S are high-speed tri-state output and non-inverted buffer transferring input bi-directionally and asynchronously through a data bus line. High-speed operation can be obtained for driving a large-capacity bus line due to large current output. It has input \overline{GAB} where output A becomes enabled at HIGH, and input \overline{GAB} where output B becomes enable at LOW. Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.


■ Truth Table

Control Inputs		Data Port Status	
\overline{GAB}	GBA	A	B
H	H	Output	Input
L	H	*	*
H	L	Hi-Z	Hi-Z
L	L	Input	Output


Note:

- *: If transceiver is bi-directionally at the same time, destructive oscillation may be generated.
- Hi-Z: High impedance

■ Logic Diagram



P-1




14-pin plastic DIL package

P-2



14-pin Panafat package (SO-14D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±35	mA
Supply current		I_{CC}, I_{GSD}	±70	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC243	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$		
	MN74HC243S	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25 \text{ } ^\circ\text{C}$			$T_a = -40 \sim +85 \text{ } ^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0						0.3	0.3	V	
		4.5						0.9	0.9		
		6.0						1.2	1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0	V_{IL}	-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0	V_{IL}	7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			7	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time A→B (L→H)	t _{PLH}	2.0			8	100		125	ns
		4.5				20		25	
		6.0				17		21	
Propagation time A→B (H→L)	t _{PHL}	2.0			6	100		125	ns
		4.5				20		25	
		6.0				17		21	
Propagation time B→A (L→H)	t _{PLH}	2.0			8	100		125	ns
		4.5				20		25	
		6.0				17		21	
Propagation time B→A (H→L)	t _{PHL}	2.0			7	100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ		15	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ		12	100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ		9	100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ		10	100		125	ns
		4.5				20		25	
		6.0				17		21	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} / t_{PHL} (A→B or B→A)

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



MN74HC244/MN74HC244S

Octal TRI-STATE Buffers

■ Description

MN74HC244/MN74HC244S are high-speed non-inverted buffers consisting of octal tri-state outputs. High-speed operation is possible for driving a large capacitance bus line owing to large current output. Inputs $1\bar{G}$ and $2\bar{G}$ are available where output becomes enabled at LOW, and each input controls 4 buffers. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input		Output	Input		Output
$1\bar{G}$	1A	1Y	$2\bar{G}$	2A	2Y
L	L	L	L	L	L
L	H	H	L	H	H
H	L	Hi-Z	H	L	Hi-Z
H	H	Hi-Z	H	H	Hi-Z


Note:

1. Hi-z: High impedance

■ Logic Diagram




P-5




20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 35	mA	
Supply current		I_{CC}, I_{GND}	± 70	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC244	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC244S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit	
			V_I	I_O	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C			
					Unit	min.	typ.	max.	min.		max.
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0						0.3	0.3	V	
		4.5						0.9	0.9		
		6.0						1.2	1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0	V_{IL}	-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0	V_{IL}	7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				± 0.1		± 1.0	μA	
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND				± 0.5		± 5.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				8.0		80.0	μA	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)



Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			18	75		95	ns
		4.5		9	15	19			
		6.0		13	16				
Output fall time	t _{THL}	2.0			17	75		95	ns
		4.5		8	15	19			
		6.0		13	16				
Propagation time (L→H)	t _{PLH}	2.0			16	75		95	ns
		4.5		8	15	19			
		6.0		13	16				
Propagation time (H→L)	t _{PHL}	2.0			18	75		95	ns
		4.5		8	15	19			
		6.0		13	16				
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ		21	125		155	ns
		4.5		13	25	31			
		6.0		21	26				
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ		28	125		155	ns
		4.5		16	25	31			
		6.0		21	26				
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ		25	100		125	ns
		4.5		12	20	25			
		6.0		17	21				
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ		33	125		155	ns
		4.5		14	25	31			
		6.0		21	26				

● Switching Time Measuring Circuit and Waveforms

[1] t_{TLH}, t_{THL}, t_{PLH}, t_{PHL}


1. Measuring Circuit

2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.



MN74HC245/MN74HC245S


Octal TRI-STATE Transceivers

■ Description

MN74HC245/MN74HC245S are high-speed non-inverted bi-directional buffers consisting of octal tri-state output. Input is transferred bi-directionally asynchronously through a data bus line. Large current output enables high-speed operation for driving a large capacitance bus line. It has input G where output becomes enabled at LOW, and direction control input DIR. When DIR input is HIGH, data is transferred from input A to B, and, when DIR input is LOW, data is transferred from input B to output A. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs are directly driven.

Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-5



20-pin plastic DIL package

P-6



20-pin Panaflet package (SO-20D)


■ Truth Table

Enable \bar{G}	Direction Control DIR	Operation
L	L	B data to A bus
L	H	A data to B bus
H	×	Hi-Z


Note:

1. Hi-Z: High impedance
2. ×: Either HIGH OR LOW; it doesn't matter

■ Logic Diagram



Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 35	mA	
Supply current		I_{CC}, I_{GND}	± 70	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC245	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC245S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9		
		6.0					1.2		1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0 μA	1.9	2.0		1.9		V	
		4.5	V_{IH}	-20.0 μA	4.4	4.5		4.4			
		6.0	or	-20.0 μA	5.9	6.0		5.9			
		4.5	V_{IL}	-6.0 mA	3.86			3.76			
		6.0		-7.8 mA	5.36			5.26			
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0 μA		0.0	0.1		0.1	V	
		4.5	V_{IH}	20.0 μA		0.0	0.1		0.1		
		6.0	or	20.0 μA		0.0	0.1		0.1		
		4.5	V_{IL}	6.0 mA			0.32		0.37		
		6.0		7.8 mA			0.32		0.37		
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1	± 1.0	μA	
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5	± 5.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0	80.0	μA	


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25℃			Ta=-40~+85℃		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5		7	15	19			
		6.0			13	16			
Output fall time	t _{THL}	2.0				75		95	ns
		4.5		6	15	19			
		6.0			13	16			
Propagation time (L→H)	t _{PLH}	2.0				75		95	ns
		4.5		5	15	19			
		6.0			13	16			
Propagation time (H→L)	t _{PHL}	2.0				75		95	ns
		4.5		5	15	19			
		6.0			13	16			
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ			150		190	ns
		4.5		16	30	38			
		6.0			26	33			
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ			150		190	ns
		4.5		18	30	38			
		6.0			26	33			
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ			100		125	ns
		4.5		12	20	25			
		6.0			17	21			
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ			125		155	ns
		4.5		14	25	31			
		6.0			21	26			


• Switching Time Measuring Circuit and Waveforms

(1) t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




(2) t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



(3) t_{PLZ} , t_{PZL}

1. Measuring Circuit



MN74HC251/MN74HC251S


8-Channel TRI-STATE Multiplexer

■ Description

MN74HC251/MH74HC251S are 8-channel tri-state multiplexer selecting one input from eight channel data input; each multiplexer has a reverse phase output Y, W, and strobe input. When strobe input is "L", the circuit becomes enabled; when strobe input is "H", status. Accordingly, when strobe input is "L", one input is selected according to the select input A, B, C combination, and data is transferred to outputs Y, W.



Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic Diagram



■ Truth Table

Input			Output		
Select			Strobe S	Y	W
C	B	A			
×	×	×	H	Hi-Z	Hi-Z
L	L	L	L	D0	$\overline{D0}$
L	L	H	L	D1	$\overline{D1}$
L	H	L	L	D2	$\overline{D2}$
L	H	H	L	D3	$\overline{D3}$
H	L	L	L	D4	$\overline{D4}$
H	L	H	L	D5	$\overline{D5}$
H	H	L	L	D6	$\overline{D6}$
H	H	H	L	D7	$\overline{D7}$



Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance
3. D0, D1, D7: Related D input level

■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ V_{CC} +0.5	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±25	mA
Supply current		I_{CC}, I_{GND}	±50	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC251	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC251S	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit
			V_I	I_O	$T_a = 25 \text{ } ^\circ\text{C}$			$T_a = -40 \sim +85 \text{ } ^\circ\text{C}$		
					Unit	min.	typ.	max.	min.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V
		4.5			3.15			3.15		
		6.0			4.2			4.2		
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V
		4.5					0.9		0.9	
		6.0					1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9	V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4	
		6.0	or	-20.0	μA	5.9	6.0		5.9	
		4.5	V_{IL}	-6.0	mA	3.86			3.76	
		6.0		-7.8	mA	5.36			5.26	
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1	0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1	0.1	
		6.0	or	20.0	μA		0.0	0.1	0.1	
		4.5	V_{IL}	6.0	mA			0.32	0.37	
		6.0		7.8	mA			0.32	0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				±0.1		±1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND				±0.5		±5.0	μA
Quiescent supply current	I_C	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			8	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time D→Y, W(L→H)	t_{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time D→Y, W(H→L)	t_{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time A, B, C→Y, W (L→H)	t_{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time A, B, C→Y, W (H→L)	t_{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
3-state propagation time (H→Z)	t_{PHZ}	2.0	$R_i=1\text{k}\Omega$			100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (L→Z)	t_{PLZ}	2.0	$R_i=1\text{k}\Omega$			100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (Z→H)	t_{PZH}	2.0	$R_i=1\text{k}\Omega$			100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (Z→L)	t_{PZL}	2.0	$R_i=1\text{k}\Omega$			100		125	ns
		4.5				20		25	
		6.0				17		21	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC253/MN74HC253S


Dual 4-Channel TRI-STATE Multiplexers

■ Description

MN74HC253/MH74HC253S contain two tri-state multiplexers selecting one input from 4-channel data inputs in one chip. Output control input controls dual 4 lines respectively. When output control input is "H", output becomes high impedance regardless of bus line. When output control input is "L", data is transferred to the output by selecting output channel suited for data input signal from select input A and B.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Logic Diagram



■ Truth Table

Select		Data				Output Control	Output
B	A	C0	C1	C2	C3	G	Y
x	x	x	x	x	x	H	Hi-Z
L	L	L	x	x	x	L	L
L	L	H	x	x	x	L	H
L	H	x	L	x	x	L	L
L	H	x	H	x	x	L	H
H	L	x	x	L	x	L	L
H	L	x	x	H	x	L	H
H	H	x	x	x	L	L	L
H	H	x	x	x	H	L	H

P-3




16-pin plastic DIL package

P-4



16-pin Pinflat package (SO-16D)

Pin configuration (top view)



Note:

- x: Either HIGH or LOW; it doesn't matter
- Hi-Z: High impedance

■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC253	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C		
	MN74HC253S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit
			V_I	I_O	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
					Unit	min.	typ.	max.	min.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V
		4.5			3.15			3.15		
		6.0			4.2			4.2		
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V
		4.5					0.9		0.9	
		6.0					1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0 μ A	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0 μ A	4.4	4.5		4.4		
		6.0	or	-20.0 μ A	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0 mA	3.86			3.76		
		6.0		-7.8 mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0 μ A		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0 μ A		0.0	0.1		0.1	
		6.0	or	20.0 μ A		0.0	0.1		0.1	
		4.5	V_{IL}	6.0 mA			0.32		0.37	
		6.0		7.8 mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				± 0.1		± 1.0	μ A
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND				± 0.5		± 5.0	μ A
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				8.0		80.0	μ A


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	\uparrow Test Conditions	Temperature					Unit
				$T_a=25\text{ }^\circ\text{C}$			$T_a=-40\sim+85\text{ }^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			8	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time A, B \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			18	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time A, B \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0			17	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time C \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0			18	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time C \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0			17	150		190	ns
		4.5				30		38	
		6.0				26		33	
3-state propagation time (H \rightarrow Z)	t_{PHZ}	2.0	$R_L=1\text{k}\Omega$		12	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (L \rightarrow Z)	t_{PLZ}	2.0	$R_L=1\text{k}\Omega$		13	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (Z \rightarrow H)	t_{PZH}	2.0	$R_L=1\text{k}\Omega$		17	150		190	ns
		4.5				30		38	
		6.0				26		33	
3-state propagation time (Z \rightarrow L)	t_{PZL}	2.0	$R_L=1\text{k}\Omega$		10	100		125	ns
		4.5				20		25	
		6.0				17		21	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC257/MN74HC257S

Quad 2-Channel TRI-STATE Multiplexers

■ Description

MN74HC257/MH74HC257S contain four tri-state multiplexers selecting one input from two data inputs in one chip. Input is composed of two data inputs A, B each determining the output, output control, and select input common to four output groups. When output control is "H", quad multiplexer outputs become high impedance. If select input is "H" at LOW level, data B status is output; if select input is "L", data A status is output.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input				Output
G	Select	A	B	Y
H	×	×	×	Hi-Z
L	L	L	×	L
L	L	H	×	H
L	H	×	L	L
L	H	×	H	H


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC257	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C		
	MN74HC257S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit
			V_I	I_O	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
					Unit	min.	typ.	max.	min.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V
		4.5			3.15			3.15		
		6.0			4.2			4.2		
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V
		4.5					0.9		0.9	
		6.0					1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4	
		6.0	or	-20.0	μA	5.9	6.0		5.9	
		4.5	V_{IL}	-6.0	mA	3.86			3.76	
		6.0		-7.8	mA	5.36			5.26	
Output LOW voltage	V_{OL}	2.0	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1	0.1	
		6.0	or	20.0	μA		0.0	0.1	0.1	
		4.5	V_{IL}	6.0	mA			0.32	0.37	
		6.0		7.8	mA			0.32	0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND				± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			8	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time A,B→Y (L→H)	t _{PLH}	2.0			13	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time A,B→Y (H→L)	t _{PHL}	2.0			12	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time S→Y (L→H)	t _{PLH}	2.0			13	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time S→Y (H→L)	t _{PHL}	2.0			13	150		190	ns
		4.5				30		38	
		6.0				26		33	
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _I =1kΩ		12	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _I =1kΩ		13	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (Z→H)	t _{PZH}	2.0	R _I =1kΩ		10	100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (Z→L)	t _{PZL}	2.0	R _I =1kΩ		10	100		125	ns
		4.5				20		25	
		6.0				17		21	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC258/MN74HC258S


Quad 2-Channel TRI-STATE Multiplexers (Inverted Output)

Description

MN74HC258/MN74HC258S contain four tri-state multiplexers selecting one input from two data inputs in one chip. Input is composed of two data inputs A, B each determining the output, output control, and select input common to four output groups. When output control is "H", quad multiplexer outputs become high impedance. If select input is "H" inverted data B is output; if select inputs is "L", inverted data A is output.


Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-3



16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)


Truth Table

Input				Output
G	Select	A	B	Y
H	×	×	×	Hi-Z
L	L	L	×	H
L	L	H	×	L
L	H	×	L	H
L	H	×	H	L


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

Logic Diagram



Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC258	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C		
	MN74HC258S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			8	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time A, B→Y (L→H)	t_{PLH}	2.0			12	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time A, B→Y (H→L)	t_{PHL}	2.0			11	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time S→Y (L→H)	t_{PLH}	2.0			14	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time S→Y (H→L)	t_{PHL}	2.0			13	150		190	ns
		4.5				30		38	
		6.0				26		33	
3-state propagation time (H→Z)	t_{PHZ}	2.0	$R_I=1\text{k}\Omega$		12	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (L→Z)	t_{PLZ}	2.0	$R_I=1\text{k}\Omega$		14	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (Z→H)	t_{PZH}	2.0	$R_I=1\text{k}\Omega$		10	100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (Z→L)	t_{PZL}	2.0	$R_I=1\text{k}\Omega$		11	100		125	ns
		4.5				20		25	
		6.0				17		21	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC266/MN74HC266S

Quad 2-Input Exclusive NOR (XNOR) Gates


■ Description

MN74HC266/MN74HC266S contain quad 2-input exclusive NOR gates.


Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic Diagram (1 gate)



P-1




14-pin plastic DIL package

P-2



14-pin Panaflat package (SO-14D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC266	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC266S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH} or V_{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t_{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t_{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	



MN74HC273/MN74HC273S

Quad D-Type Flip-Flops with Clear


■ Description

MN74HC273/MN74HC273S contain eight D-type flip-flops with clear. This is a master/slave flip-flop with common clock and clear. D input data satisfying set-up time is transferred to output Q on the positive-going edge of the clock pulse. When the clear input is low, all outputs are set to low. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs are directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input			Output
CLR	CLK	D	Q
L	X	X	L
H		H	H
H		L	L
H	L	X	Q_0


Note:

- : Data Input is transmitted to output during the rise of clock from "L" to "H".
- X_0 : Either of "H" and "L" will do.
- Q_0 : Q level before establishment of input conditions shown in the table.

■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panaflat package (SO-20D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC273	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC273S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			8	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time CLK→Q (L→H)	t _{PLH}	2.0			12	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLK→Q (H→L)	t _{PHL}	2.0			13	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time CLR→Q (H→L)	t _{PHL}	2.0			14	125		155	ns
		4.5				25		31	
		6.0				21		26	
Minimum Set-up time	t _{su}	2.0			1	100		95	ns
		4.5				20		19	
		6.0				17		16	
Minimum Hold time	t _h	2.0			—	0		0	ns
		4.5				0		0	
		6.0				0		0	
Minimum CLR pulse width	t _w	2.0			6	100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum recovery time	t _{rem}	2.0			2	75		95	ns
		4.5				15		19	
		6.0				13		16	
Maximum clock frequency	f _{max}	2.0			6		4	MHz	
		4.5			30		45		24
		6.0			35				28

• Switching Time Measuring Circuit and Waveforms



1. Measuring Circuit



2. Waveforms

Waveforms-1 (t_{TLH} , t_{THL} , t_{su} , f_{max} , $t_{PLH}/t_{PHL}(\text{CLK} \rightarrow \text{Q})$, t_{rem} , t_h)

Waveforms-2 ($t_{PHL}(\text{CLR} \rightarrow \text{Q})$, t_w)



MN74HC280/MN74HC280S

9-Bit Odd/Even Parity Generator/Checker

■ Description

MN74HC280/280S are 9-bit odd/even parity generator/checker, which have odd/even outputs to follow odd/even parity. Word length can be easily expanded by cascade connection.

All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2V or more is logic "1". Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input signal at HIGH level from data input ($I_0 \sim I_8$)	Output	
	ΣE	ΣO
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H


Note:

- 1. H: HIGH level
- 2. L: LOW level

■ Logic Diagram




P-1




14-pin plastic DIL package

P-2



14-pin Panafiat package (SO-14D)

Pin Configuration (top view)



Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	-0.5~+7.0	V
Input/output voltage			V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current			I_{IK}	±20	mA
Output parasitic diode current			I_{OK}	±20	mA
Output current			I_O	±25	mA
Supply current			I_{CC}, I_{GND}	±50	mA
Storage temperature range			T_{stg}	-65~+150	°C
Power dissipation	MN74HC280	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC280S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0V$	0~1000	ns
		$V_{CC}=4.5V$	0~500	ns
		$V_{CC}=6.0V$	0~400	ns

DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V_{IL}	-4.0	mA	3.86			3.76		V
		6.0	V_{IL}	-5.2	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IL}	4.0	mA			0.32		0.37	V
		6.0	V_{IL}	5.2	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time $I \rightarrow \Sigma E$ (L \rightarrow H)	t_{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				30		38	
Propagation time $I \rightarrow \Sigma E$ (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5				30		83	
		6.0				26		33	
Propagation time $I \rightarrow \Sigma O$ (L \rightarrow H)	t_{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time $I \rightarrow \Sigma O$ (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HCT280/MN74HCT280S

9-Bit Odd/Even Parity Generator/Checker (TTL Input)

■ Description

MN74HCT280/MN74HCT280S are 9-bit odd/even parity generator/checker, which have odd/even outputs to follow odd/even parity. Word length can be easily expanded by cascade connection.

All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2V or more is logic "1". Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.




■ Truth Table

Input signal at HIGH level from data input ($I_0 \sim I_8$)	Output	
	ΣE	ΣO
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

Note:

- 1. H: HIGH level
- 2. L: LOW level

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$	
Power dissipation	MN74HCT280	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HCT280S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	$V_{CC}(\text{V})$	Rating	Unit
Operating supply voltage	V_{CC}		4.5~5.5	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	$V_{CC}=4.5\text{V}$	0~500	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	$V_{CC}(\text{V})$	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	4.5				2.0			2.0		V
		5.5									
Input LOW voltage	V_{IL}	4.5						0.8		0.8	V
		5.5									
Output HIGH voltage	V_{OH}	4.5	V_{IH} or V_{IL}	-20.0	μA	4.4	4.5		4.4		V
		4.5	V_{IH} or V_{IL}	-4.0	mA	3.86			3.76		V
Output LOW voltage	V_{OL}	4.5	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH} or V_{IL}	4.0	mA			0.32		0.37	V
Input current	I_I	5.5	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	5.5	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	4.5				15	19	ns	
Output fall time	t_{THL}	4.5				15	19	ns	
Propagation time $I \rightarrow \Sigma E$ (L \rightarrow H)	t_{PLH}	4.5				30	38	ns	
Propagation time $I \rightarrow \Sigma E$ (H \rightarrow L)	t_{PHL}	4.5				30	38	ns	
Propagation time $I \rightarrow \Sigma O$ (L \rightarrow H)	t_{PLH}	4.5				30	38	ns	
Propagation time $I \rightarrow \Sigma O$ (H \rightarrow L)	t_{PHL}	4.5				30	38	ns	

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC352/MN74HC352S

Dual 4-Input Multiplexers (Inverted Output)

■ Description

MN74HC352/352S are dual 4-input multiplexers which transfer one of four inverted data to output Y according to the common select input (A, B). Each multiplexer has a respective strobe input. Multiplexer functions at LOW level. At HIGH level, output is fixed LOW.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS74LS logic family.


■ Truth Table

Select Inputs		Data Inputs				Enable	Output
B	A	C0	C1	C2	C3	G	Y
×	×	×	×	×	×	H	H
L	L	L	×	×	×	L	H
L	L	H	×	×	×	L	L
L	H	×	L	×	×	L	H
L	H	×	H	×	×	L	L
H	L	×	×	L	×	L	H
H	L	×	×	H	×	L	L
H	H	×	×	×	L	L	H
H	H	×	×	×	H	L	L


Note:

1. ×: Either HIGH or LOW; it doesn't matter

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ $V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±25	mA
Supply current		I_{CC}, I_{GND}	±50	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC352	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC352S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH} or V_{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5		8	15		19		
		6.0			13		16		
Output fall time	t_{THL}	2.0				75		95	ns
		4.5		6	15		19		
		6.0			13		16		
Propagation time A, B \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0				150		190	ns
		4.5		18	30		38		
		6.0			26		33		
Propagation time A, B \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5		17	30		38		
		6.0			26		33		
Propagation time G \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0				150		190	ns
		4.5		17	30		38		
		6.0			26		33		
Propagation time G \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5		17	30		38		
		6.0			26		33		
Propagation time C \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0				175		220	ns
		4.5		19	35		44		
		6.0			30		37		
Propagation time C \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0				175		220	ns
		4.5		20	35		44		
		6.0			30		37		

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Switching Waveforms



MN74HC353/MN74HC353S


Dual 4-Channel TRI-STATE Multiplexers (Inverted Output)

■ Description

MN74HC353/MH74HC353S contain dual 4-channel tri-state multiplexers (Inverted Output) in one chip, selecting one input from four channel data input. The output control input controls two sets of four lines respectively. When output control is "H", output becomes high impedance regardless of bus line. When output control input is "L", the output channel suited to the data input signal from select input A or B is selected, the data is inverted and transferred to the output.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Logic Diagram



■ Truth Table

Select		Input Data				Output Control	Output
B	A	C0	C1	C2	C3	G	Y
X	X	X	X	X	X	H	Hi-Z
L	L	L	X	X	X	L	H
L	L	H	X	X	X	L	L
L	H	X	L	X	X	L	H
L	H	X	H	X	X	L	L
H	L	X	X	L	X	L	H
H	L	X	X	H	X	L	L
H	H	X	X	X	L	L	H
H	H	X	X	X	H	L	L

P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



Note:

1. X: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC353	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC353S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	or	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5			8		15	19	
		6.0					13	16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5			6		15	19	
		6.0					13	16	
Propagation time A,B \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0				150		190	ns
		4.5			18		30	38	
		6.0					26	33	
Propagation time A,B \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5			17		30	38	
		6.0					26	33	
Propagation time C \rightarrow Y (L \rightarrow H)	t_{PLH}	2.0				175		220	ns
		4.5			19		35	44	
		6.0					30	37	
Propagation time C \rightarrow Y (H \rightarrow L)	t_{PHL}	2.0				150		190	ns
		4.5			18		30	38	
		6.0					26	33	
3-state propagation time (H \rightarrow Z)	t_{PHZ}	2.0	$R_L=1\text{k}\Omega$			125		155	ns
		4.5			15		25	31	
		6.0					21	26	
3-state propagation time (L \rightarrow Z)	t_{PLZ}	2.0	$R_L=1\text{k}\Omega$			125		155	ns
		4.5			15		25	31	
		6.0					21	26	
3-state propagation time (Z \rightarrow H)	t_{PZH}	2.0	$R_L=1\text{k}\Omega$			100		125	ns
		4.5			11		20	25	
		6.0					17	21	
3-state propagation time (Z \rightarrow L)	t_{PZL}	2.0	$R_L=1\text{k}\Omega$			175		220	ns
		4.5			19		35	44	
		6.0					30	37	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC365/MN74HC365S

Hex TRI-STATE Buffers

■ Description

MN74HC365/MN74HC365S are high-speed non-inverted buffers consisting of six tri-state outputs. Large current output makes possible high-speed operation for driving a large capacity bus line. The hex gate can be simultaneously controlled by two tri-state control inputs (\overline{G}_1 and \overline{G}_2) when output becomes enabled at LOW level.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.


■ Truth Table

Input			Output
\overline{G}_1	\overline{G}_2	A	Y
H	×	×	Hi-Z
×	H	×	Hi-Z
L	L	H	H
L	L	L	L


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflet package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 35	mA	
Supply current		I_{CC}, I_{GND}	± 70	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC365	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC365S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit	
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C			
						min.	typ.	max.	min.	max.		
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V	
		4.5				3.15			3.15			
		6.0				4.2			4.2			
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V	
		4.5						0.9		0.9		
		6.0						1.2		1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH} or V_{IL}	-20.0	μA	1.9	2.0		1.9		V	
		4.5		-20.0	μA	4.4	4.5		4.4			
		6.0		-20.0	μA	5.9	6.0		5.9			
		4.5		-6.0	mA	3.86			3.76			
		6.0		-7.8	mA	5.36			5.26			
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V	
		4.5		20.0	μA		0.0	0.1		0.1		
		6.0		20.0	μA		0.0	0.1		0.1		
		4.5		6.0	mA				0.32			0.37
		6.0		7.8	mA				0.32			0.37
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA	
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA	

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)



Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25 °C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			7		15	19	
		6.0					13	16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6		15	19	
		6.0					13	16	
Propagation time (L→H)	t _{PLH}	2.0				75		95	ns
		4.5			8		15	19	
		6.0					13	16	
Propagation time (H→L)	t _{PHL}	2.0				75		95	ns
		4.5			7		15	19	
		6.0					13	16	
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ			100		125	ns
		4.5			12		20	25	
		6.0					17	21	
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ			125		155	ns
		4.5			16		25	31	
		6.0					21	26	
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ			100		125	ns
		4.5			11		20	25	
		6.0					17	21	
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ			100		125	ns
		4.5			13		20	25	
		6.0					17	21	

• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH}, t_{THL}, t_{PLH}, t_{PHL}


1. Measuring Circuit (t_{PLH}, t_{PHL})

2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ}/t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC366/MN74HC366S

Inverting Hex TRI-STATE Buffers

■ Description

MN74HC366/MN74HC366S are high-speed inverting buffers consisting of six tri-state outputs. Large current output makes possible high-speed operation for driving a large capacity bus line. Six gates can be simultaneously controlled by two tri-state control inputs (\overline{G}_1 and \overline{G}_2) where output becomes enable at LOW. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and family as standard 54LS/74LS logic family.


■ Truth Table

Input			Output
\overline{G}_1	\overline{G}_2	A	Y
H	X	X	H _i -Z
X	H	X	H _i -Z
L	L	H	L
L	L	L	H


Note:

1. X: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_i, V_o	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_o	± 35	mA
Supply current			I_{CC}, I_{GND}	± 70	mA
Storage temperature range			T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC366	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC366S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_i, V_o		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_i	I_o	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_i	6.0	$V_i = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{oz}	6.0	$V_i = V_{IH}$ or V_{IL} $V_o = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_i = V_{CC}$ or GND, $I_o = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)



Parameter	Symbol	Vcc (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5		7	15	19			
		6.0			13	16			
Output fall time	t_{THL}	2.0				75		95	ns
		4.5		6	15	19			
		6.0			13	16			
Propagation time (L→H)	t_{PLH}	2.0				75		95	ns
		4.5		9	15	19			
		6.0			13	16			
Propagation time (H→L)	t_{PHL}	2.0				75		95	ns
		4.5		8	15	19			
		6.0			13	16			
Propagation time (H→Z)	t_{PHZ}	2.0	$R_L = 1\text{k}\Omega$			100		125	ns
		4.5		13	20	25			
		6.0			17	21			
3-state propagation time (L→Z)	t_{PLZ}	2.0	$R_L = 1\text{k}\Omega$			150		190	ns
		4.5		18	30	38			
		6.0			26	33			
3-state propagation time (Z→H)	t_{PZH}	2.0	$R_L = 1\text{k}\Omega$			100		125	ns
		4.5		11	20	25			
		6.0			17	21			
3-state propagation time (Z→L)	t_{PZL}	2.0	$R_L = 1\text{k}\Omega$			100		125	ns
		4.5		13	20	25			
		6.0			17	21			

● Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}


1. Measuring Circuit (t_{PLH} , t_{PHL})

2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC367/MN74HC367S

Hex TRI-STATE Buffers

■ Description

MN74HC367/MN74HC367S are high-speed non-inverted buffers consisting of six tri-state outputs. Large current output makes possible high-speed operation for driving a large bus line. Two inputs (\overline{G}_1 and \overline{G}_2) are available where output becomes enable at LOW, and \overline{G}_1 controls four gates and \overline{G}_2 controls two gates respectively.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.


■ Truth Table

Input		Output
\overline{G}	A	Y
H	X	Hi-Z
L	H	H
L	L	L


Note:

1. X: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$
Power dissipation	MN74HC367	$T_a = -40 \sim +60^{\circ}\text{C}$	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		
	MN74HC367S	$T_a = -40 \sim +60^{\circ}\text{C}$	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit	
			V_I	I_O	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$			
					Unit	min.	typ.	max.	min.		max.
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9		
		6.0					1.2		1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9	V	
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				± 0.1		± 1.0	μA	
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND				± 0.5		± 5.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				8.0		80.0	μA	


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5		7	15	19			
		6.0			13	16			
Output fall time	t _{THL}	2.0				75		95	ns
		4.5		6	15	19			
		6.0			13	16			
Propagation time (L→H)	t _{PLH}	2.0				75		95	ns
		4.5		7	15	19			
		6.0			13	16			
Propagation time (H→L)	t _{PHL}	2.0				75		95	ns
		4.5		6	15	19			
		6.0			13	16			
3-state propagation time	t _{PHZ}	2.0	R _L = 1 kΩ			100		125	ns
		4.5		12	20	25			
		6.0			17	17			
3-state propagation time	t _{PLZ}	2.0	R _L = 1 kΩ			100		125	ns
		4.5		13	20	25			
		6.0			17	17			
3-state propagation time	t _{PZH}	2.0	R _L = 1 kΩ			75		95	ns
		4.5		9	15	19			
		6.0			13	16			
3-state propagation time	t _{PZL}	2.0	R _L = 1 kΩ			75		95	ns
		4.5		10	15	19			
		6.0			13	16			


● Switching Time Measuring Circuit and Waveforms

[1] t_{TLH}, t_{THL}, t_{PLH}, t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC368/MN74HC368S

Inverting Hex TRI-STATE Buffers

■ Description

MN74HC368/MN74HC368S are high-speed inverting buffers consisting of six tri-state outputs. Large current output makes possible high-speed operating for driving a large capacitance bus line. Two inputs (\overline{G}_1 and \overline{G}_2) are available where output becomes enable at LOW, and \overline{G}_1 controls four gates and \overline{G}_2 controls two gates respectively.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.


■ Truth Table

Input		Output
\overline{G}	A	Y
H	×	Hi-Z
L	H	L
L	L	H


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflet package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	-0.5~+7.0	V
Input/output voltage			V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current			I_{IK}	±20	mA
Output parasitic diode current			I_{OK}	±20	mA
Output current			I_O	±35	mA
Supply current			I_{CC}, I_{GND}	±70	mA
Storage temperature range			T_{stg}	-65~+150	°C
Power dissipation	MN74HC368	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC368S	$T_a = -40 \sim +60 \text{ } ^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ } ^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25 \text{ } ^\circ\text{C}$			$T_a = -40 \sim +85 \text{ } ^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	or	-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			7	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Output fall time	t _{THL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time (L→H)	t _{PLH}	2.0			7	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time (H→L)	t _{PHL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
3-state propagation time	t _{PHZ}	2.0	R _L = 1 kΩ		13	125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time	t _{PLZ}	2.0	R _L = 1 kΩ		12	125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time	t _{PZH}	2.0	R _L = 1 kΩ		9	100	125	ns	
		4.5				20	25		
		6.0				17	21		
3-state propagation time	t _{PZL}	2.0	R _L = 1 kΩ		10	100	125	ns	
		4.5				20	25		
		6.0				17	21		


● Switching Time Measuring Circuit and Waveforms

[1] t_{TLH}, t_{THL}, t_{PLH}, t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.


MN74HC373/MN74HC373S

Octal TRI-STATE D-Type Latches

■ Description

MN74HC373/MN74HC373S contain octal tri-state D-type latches. High output driving capacity and tri-state outputs are suited for the use of a common bus line in the bus utilized system. When output disable input is "L" and latch enable input is "H", the output outputs the data input. When latch enable is "L", data input is maintained as is until when latch enable input becomes "H" again. Output disable input is "H", all inputs become high impedance state, regardless of other inputs and data-hold circuit.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.




■ Truth Table


Output Control	Enable G	D	Output
L	H	H	H
L	H	L	L
L	L	×	Q_0
H	×	×	Hi-Z

Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance
3. Q_0 : Q level prior to determination of input condition shown in table



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{CND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC373	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C		
	MN74HC373S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit		
			V_I	I_O	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$				
					Unit	min.	typ.	max.	min.		max.	
Input HIGH voltage	V_{IH}	2.0								V		
		4.5				1.5			1.5			
		6.0				3.15			3.15			
Input LOW voltage	V_{IL}	2.0						0.3		0.3		
		4.5						0.9		0.9		
		6.0						1.2		1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V	
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4			
		6.0	or	-20.0	μA	5.9	6.0		5.9			
		4.5	V_{IL}	-6.0	mA	3.86			3.76			
		6.0		-7.8	mA	5.36			5.26			
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V	
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1		
		6.0	or	20.0	μA		0.0	0.1		0.1		
		4.5	V_{IL}	6.0	mA				0.32			0.37
		6.0		7.8	mA				0.32			0.37
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				± 0.1		± 1.0	μA		
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND				± 0.5		± 5.0	μA		
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				8.0		80.0	μA		


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25 °C			Ta=-40~+85 °C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			7	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Output fall time	t _{THL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time D→Q (L→H)	t _{PLH}	2.0			15	125	155	ns	
		4.5				25	31		
		6.0				21	26		
Propagation time D→Q (H→L)	t _{PHL}	2.0			14	125	155	ns	
		4.5				25	31		
		6.0				21	26		
Propagation time Enable G→Q(L→H)	t _{PLH}	2.0			19	175	220	ns	
		4.5				35	44		
		6.0				30	37		
Propagation time Enable G→Q(H→L)	t _{PHL}	2.0			15	125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ		17	150	190	ns	
		4.5				30	38		
		6.0				26	33		
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ		18	150	190	ns	
		4.5				30	38		
		6.0				26	33		
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ		14	125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ		15	125	155	ns	
		4.5				25	31		
		6.0				21	26		
Minimum Set-up time	t _{su}	2.0			2	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Minimum Hold time	t _h	2.0			—	0	0	ns	
		4.5				0	0		
		6.0				0	0		


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , $t_{PLH}/t_{PHL}(D \rightarrow Q)$

1. Measuring Circuit




2. Waveforms




[2] $t_{PLH}/t_{PHL}(ENG \rightarrow Q)$, t_{su} , t_h

1. Measuring Circuit




2. Waveforms




[3] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[4] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [3] 2. for waveforms.

MN74HC374/MN74HC374S

Octal TRI-STATE D-Type Flip-Flops

■ Description


MN74HC374/MN74HC374S contain eight high speed D-type flip-flops with tri-state outputs.

High output driving capability and tri-state outputs are suited for the use of a common bus line in the bus utilized system.

D input data satisfying set-up time is transferred to the output on the positive-going edge of clock input. When output disable input is HIGH, all outputs become high impedance state regardless of other input data and the data-hold circuit.


Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.

P-5



20-pin plastic DIP package

P-6



20-pin Pinflat package (SO-20D)


■ Truth Table

Output		Input		Output
Control	CLK	D	Q	
L		H	H	
L		L	L	
L	L	X	Q ₀	
H	X	X	Hi-Z	


Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH
- X: Either HIGH or LOW; it doesn't matter
- Q₀: Q level prior to determination of input condition shown in table
- Hi-Z High impedance

Pin Configuration (top view)



■ Logic Diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC374	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC374S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Item	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0						0.3	0.3	V	
		4.5						0.9	0.9		
		6.0						1.2	1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0 μ A	1.9	2.0		1.9		V	
		4.5	V_{IH}	-20.0 μ A	4.4	4.5		4.4			
		6.0	or V_{IL}	-20.0 μ A	5.9	6.0		5.9			
		4.5	V_{IL}	-6.0 mA	3.86			3.76			
		6.0		-7.8 mA	5.36			5.26			
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0 μ A		0.0	0.1		0.1	V	
		4.5	V_{IH}	20.0 μ A		0.0	0.1		0.1		
		6.0	or V_{IL}	20.0 μ A		0.0	0.1		0.1		
		4.5	V_{IL}	6.0 mA			0.32		0.37		
		6.0		7.8 mA			0.32		0.37		
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1	± 1.0	μ A	
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5	± 5.0	μ A	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0	80.0	μ A	


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit	
				T _a =25°C			T _a =-40~+85°C			
				min.	typ.	max.	min.	max.		
Output rise time	t _{TLH}	2.0			8	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Output fall time	t _{THL}	2.0			6	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Propagation time CLK→Q (L→H)	t _{PLH}	2.0			18	150		190	ns	
		4.5				30		38		
		6.0				26		33		
Propagation time CLK→Q (H→L)	t _{PHL}	2.0			19	150		190	ns	
		4.5				30		38		
		6.0				26		33		
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ		18	150		190	ns	
		4.5				30		38		
		6.0				26		33		
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ		18	150		190	ns	
		4.5				30		38		
		6.0				26		33		
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ		13	100		125	ns	
		4.5				20		25		
		6.0				17		21		
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ		15	125		155	ns	
		4.5				25		31		
		6.0				21		26		
Minimum pulse width	t _{su}	2.0			2	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Minimum Hold time	t _h	2.0			—	0		0	ns	
		4.5				0		0		
		6.0				0		0		
Maximum clock frequency	f _{max}	2.0			6			4	MHz	
		4.5			30			64		24
		6.0			35					28


• Switching Time Measuring Circuit and Waveforms

(1) t_{1LH} , t_{1HL} , $t_{PLH}/t_{PHL}(D \rightarrow Q)$

1. Measuring Circuit




2. Waveforms




(2) $t_{PLH}/t_{PHL}(ENG \rightarrow Q)$

1. Measuring Circuit




2. Waveforms




(3) t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



(4) t_{PLZ} , t_{PZL}

1. Measuring Circuit




MN74HC375/MN74HC375S

4-Bit Bistable Latches

■ Description

MN74HC375/MH74HC375S are bistable latches with four bit Q, \bar{Q} output. These are suited for temporary binary data memory circuits between the data processing unit and the I/O, or between display units. Data at data input (D) are transferred to output Q when enable pin (G) is "H"; output Q follows the data input state so long as the enable is "H". When enable becomes "L", output Q is maintained as is until when the enable becomes "H". Output Q indicates the data input state when the enable changes from "H" to "L".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL I/O-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.




■ Truth Table

Input		Output	
D	G	Q	\bar{Q}
L	H	L	H
H	H	H	L
X	L	Q_0	\bar{Q}_0


Note:

1. X: Either HIGH or LOW; it doesn't matter
2. Q_0 : Q level prior to determination of input condition shown in table
3. \bar{Q}_0 : \bar{Q} level prior to determination of input condition shown in table

Pin Configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC375	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC375S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25℃			Ta=-40~+85℃		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			8	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Output fall time	t _{THL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time D→Q (L→H)	t _{PLH}	2.0			10	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Propagation time D→Q (H→L)	t _{PHL}	2.0			11	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Propagation time D→ \bar{Q} (L→H)	t _{PLH}	2.0			11	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Propagation time D→ \bar{Q} (H→L)	t _{PHL}	2.0			9	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Propagation time G→Q (L→H)	t _{PLH}	2.0			12	125	155	ns	
		4.5				25	31		
		6.0				21	26		
Propagation time G→Q (H→L)	t _{PHL}	2.0			14	125	155	ns	
		4.5				25	31		
		6.0				21	26		
Propagation time G→ \bar{Q} (L→H)	t _{PLH}	2.0			14	125	155	ns	
		4.5				25	31		
		6.0				21	26		
Propagation time G→ \bar{Q} (H→L)	t _{PHL}	2.0			10	125	155	ns	
		4.5				25	31		
		6.0				21	26		
Minimum Set-up time	t _{su}	2.0			2	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Minimum Hold time	t _h	2.0			—	0	0	ns	
		4.5				0	0		
		6.0				0	0		
Minimum pulse width	t _w	2.0			1	125	155	ns	
		4.5				25	31		
		6.0				21	26		


• Switching Time Measuring Circuit and Waveforms

[1] $t_{TLH}, t_{THL}, t_{PLH}/t_{PHL}(D \rightarrow Q, \bar{Q})$

1. Measuring Circuit




2. Waveforms




[2] $t_{PLH}/t_{PHL}(G \rightarrow Q, \bar{Q}), t_w, t_{su}, t_h$

1. Measuring Circuit



2. Waveforms



MN74HC377/MN74HC377S

Octal D-Type Flip-Flop with Enable Data

■ Description

MN74HC377/377S contain eight high-speed D-type flip-flops with enable data.

D input data satisfying set-up time is transferred to the output Q on the rising edge of clock input, when enable data input CE is "L". Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Operating Mode	Input			Output
	CLK	CE	Dn	Qn
Load "1"		L	H	H
Load "0"		L	L	L
Hold (Do nothing)		H	×	No Change
		H	×	No Change


Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH.
- ×: Either HIGH or LOW; it doesn't matter.

■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	-0.5~+7.0	V
Input/output voltage			V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current			I_{IK}	±20	mA
Output parasitic diode current			I_{OK}	±20	mA
Output current			I_O	±25	mA
Supply current			I_{CC}, I_{GND}	±50	mA
Storage temperature range			T_{stg}	-65~+150	°C
Power dissipation	MN74HC377	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC377S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0V$	0~1000	ns
		$V_{CC}=4.5V$	0~500	ns
		$V_{CC}=6.0V$	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit	
			V_I	I_O	$T_a=25^\circ\text{C}$			$T_a=-40 \sim +85^\circ\text{C}$			
					Unit	min.	typ.	max.	min.		max.
Input HIGH voltage	V_{IH}	2.0			1.5				1.5		V
		4.5			3.15				3.15		V
		6.0			4.2				4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0	V_{IH} or V_{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.5		V
		6.0		-20.0	μA	5.9	6.0		5.9		V
		4.5		-4.0	mA	3.86			3.76		V
		6.0		-5.2	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	V
		6.0		20.0	μA		0.0	0.1		0.1	V
		4.5		4.0	mA			0.32		0.37	V
		6.0		5.2	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					±0.1		±0.1	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time CLK→D (L→H)	t_{PLH}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time CLK→D (H→L)	t_{PHL}	2.0				150		190	ns
		4.5				30		38	
		6.0				26		33	
Minimum Set-up time D	t_{su}	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Set-up time CE	t_{su}	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Hold time D	t_h	2.0				0		0	ns
		4.5				0		0	
		6.0				0		0	
Minimum Hold time CE	t_h	2.0				0		0	ns
		4.5				0		0	
		6.0				0		0	
Minimum pulse width CLK	t_w	2.0				100		125	ns
		4.5				20		25	
		6.0				17		21	
Maximum clock frequency	f_{max}	2.0		6			4		MHz
		4.5		30			24		
		6.0		35			28		

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HCT377/MN74HCT377S


Octal D-Type Flip-Flop with Enable Data (TTL Input)

■ Description

MN74HCT377/MN74HCT377S contain eight high-speed D-type flip-flops with enable data. D input data satisfying set-up time is transferred to the output Q on the positive-going edge of clock input, when enable data input \overline{CE} is "L".

All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2V or more is logic "1". Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.




■ Truth Table

Operating Mode	Input			Output
	CLK	CE	Dn	Qn
Load "1"		L	H	H
Load "0"		L	L	L
Hold (Do nothing)		H	×	No Change
	H	H	×	No Change


Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH.
- ×: Either HIGH or LOW; it doesn't matter.

Pin Configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5~+7.0	V	
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		Tstg	-65~+150	°C	
Power dissipation	MN74HCT377	Ta = -40~+60°C	P_D	400	mW
		Ta = +60~+85°C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HCT377S	Ta = -40~+60°C	P_D	275	mW
		Ta = +60~+85°C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		4.5~5.5	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	$V_{CC}=4.5V$	0~500	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	Ta=25°C			Ta=-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	4.5				2.0			2.0		V
		5.5									
Input LOW voltage	V_{IL}	4.5						0.8	0.8		V
		5.5									
Output HIGH voltage	V_{OH}	4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		4.5	or V_{IL}	-4.0	mA	3.86			3.76		V
Output LOW voltage	V_{OL}	4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or V_{IL}	4.0	mA			0.32		0.37	V
Input current	I_I	5.5	$V_I=V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	5.5	$V_I=V_{CC}$ or GND, $I_O=0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	4.5				15		19	ns
Output fall time	t_{THL}	4.5				15		19	ns
Propagation time CLK \rightarrow D (L \rightarrow H)	t_{PLH}	4.5				30		38	ns
Propagation time CLK \rightarrow D (H \rightarrow L)	t_{PHL}	4.5				30		38	ns
Minimum Set-up time D	t_{su}	4.5				20		25	ns
Minimum Set-up time CE	t_{su}	4.5				20		25	ns
Minimum Hold time D	t_h	4.5				0		0	ns
Minimum Hold time CE	t_h	4.5				0		0	ns
Minimum pulse width CLK	t_w	4.5				20		25	ns
Maximum clock frequency	f_{max}	4.5			30			24	MHz

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



MN74HC386/MN74HC386S




Quad 2-Input Exclusive OR Gates

■ Description

MN74HC386/MN74HC386S contain quad 2-input exclusive OR gates.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

■ Logic Diagram (1 gate)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5 ~ +7.0	V
Input/output voltage		V_i, V_o	-0.5 ~ $V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_o	±25	mA
Supply current		I_{CC}, I_{GND}	±50	mA
Storage temperature range		T_{stg}	-65 ~ +150	°C
Power dissipation	MN74HC386	$T_a = -40 \sim +60 \text{ °C}$	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		
	MN74HC386S	$T_a = -40 \sim +60 \text{ °C}$	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	or	-20.0	μA	4.4	4.5		4.4		
		6.0	V _{IL}	-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	20.0	μA		0.0	0.1		0.1	
		6.0	V _{IL}	20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t _{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t _{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC390/MN74HC390S

Dual 4-Bit Decade Counters

■ Description


MN74HC390/MN74HC390S are independent ripple-carry counters consisting of two decade counters.

The decade counter consists of divide-by-two and divide-by-five counters. Divide-by-two and divide-by-five counters can have a maximum of divide-by-100 counters by using two decade counters or combinations.

This counter provides increments on the negative-going edge of clock input, and each has independent clear input. When the clear input is HIGH, all of the four outputs of each counter become LOW. The clear input decreases the count number and functions to make this counter a Modulo-N counter.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-3




16-pin plastic DIL package

P-4




16-pin Panafat package (SO-16D)

Pin Configuration (top view)



■ Logic Diagram



■ Truth Table

A or B	CLR	Output
X	H	L
	L	Count

Note:

1. X: Either HIGH or LOW; it doesn't matter
2. : A(B) from "H" to "L"

* Output Q_A to be connected to input B

Count	Output			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

* Output Q_D to be connected to input A

Count	Output			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V _{CC}	-0.5~+7.0	V	
Input/output voltage		V _I , V _O	-0.5~V _{CC} +0.5	V	
Input protection diode current		I _{IK}	±20	mA	
Output parasitic diode current		I _{OK}	±20	mA	
Output current		I _O	±25	mA	
Supply current		I _{CC} , I _{GND}	±50	mA	
Storage temperature range		T _{stg}	-65~+150	°C	
Power dissipation	MN74HC390	T _a =-40~+60°C	P _D	400	mW
		T _a =+60~+85°C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC390S	T _a =-40~+60°C	P _D	275	mW
		T _a =+60~+85°C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Input/output voltage	V _I , V _O		0~V _{CC}	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IH} or V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH} or V _{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1		±1.0	μA
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time A→Q _A (L→H)	t _{PLH}	2.0				150		190	ns
		4.5			17	30		38	
		6.0				26		33	
Propagation time A→Q _A (H→L)	t _{PHL}	2.0				125		155	ns
		4.5			15	25		31	
		6.0				21		26	
Propagation time A→Q _C (L→H)	t _{PLH}	2.0				325		406	ns
		4.5			38	65		81	
		6.0				55		69	
Propagation time A→Q _C (H→L)	t _{PHL}	2.0				325		406	ns
		4.5			38	65		81	
		6.0				55		69	

■ AC Characteristics (Cont'd)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				Ta=25°C			Ta=-40~+85°C		
				min.	typ.	max.	min.	max.	
Propagation time B→Q _B (L→H)	t _{PLH}	2.0				175		220	ns
		4.5			22	35	44		
		6.0				30	37		
Propagation time B→Q _B (H→L)	t _{PHL}	2.0				150		190	ns
		4.5			18	30	38		
		6.0				26	33		
Propagation time B→Q _C (L→H)	t _{PLH}	2.0				200		250	ns
		4.5			24	40	50		
		6.0				34	43		
Propagation time B→Q _C (H→L)	t _{PHL}	2.0				200		250	ns
		4.5			24	40	50		
		6.0				34	43		
Propagation time B→Q _D (L→H)	t _{PLH}	2.0				175		220	ns
		4.5			20	35	44		
		6.0				30	37		
Propagation time B→Q _D (H→L)	t _{PHL}	2.0				150		190	ns
		4.5			17	30	38		
		6.0				26	33		
Propagation time CLR→Q (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			20	35	44		
		6.0				30	37		
Minimum pulse width CLK(A),CLK(B),CLR	t _w	2.0				125		155	ns
		4.5			5	25	31		
		6.0				21	26		
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5			3	15	19		
		6.0				13	16		
Maximum clock frequency A, B	f _{max}	2.0		6			4		MHz
		4.5		30	81		24		
		6.0		35			28		

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms





MN74HC393/MN74HC393S

Dual 4-Bit Binary Counters


■ Description

MN74HC393/MN74HC393S are independent ripple-carry counters consisting of two independent 4-bit ripple-carry binary counters which can be subsidiarily connected to one divide-by-256 counter.

This counter provides increments on the negative-going edge of clock input, and each has independent clear input. When the clear input is HIGH, all of the four outputs of each counter become LOW. The clear input decrease the count number and functions to make this counter a Modulo-N counter. Adoption of a silicon gate CMOS process has realized a low power dissipation, high noise margin equivalent to a standard CMOS and operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ V_{CC} + 0.5	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC393	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC393S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	\dot{V}_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	or	-20.0	μA	4.4	4.5		4.4		
		6.0	V_{IL}	-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	20.0	μA		0.0	0.1		0.1	
		6.0	V_{IL}	20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)


Parameter	Symbol	V _{CC} (V)	Test Condition	Temperature					Unit
				Ta=25℃			Ta=-40~+85℃		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			20	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t _{THL}	2.0			15	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time A→Q _A (L→H)	t _{PLH}	2.0			27	100		120	ns
		4.5			12	20		24	
		6.0			9	17		20	
Propagation time A→Q _A (H→L)	t _{PHL}	2.0			24	100		120	ns
		4.5			10	20		24	
		6.0			9	17		20	
Propagation time A→Q _D (L→H)	t _{PLH}	2.0			53	175		220	ns
		4.5			22	35		44	
		6.0			15	30		37	
Propagation time A→Q _D (H→L)	t _{PHL}	2.0			53	175		220	ns
		4.5			22	35		44	
		6.0			15	30		37	
Propagation time CLR→Q (H→L)	t _{PHL}	2.0			33	150		190	ns
		4.5			17	30		38	
		6.0			14	26		33	
Minimum pulse width CLK, CLR	t _w	2.0			16	75		95	ns
		4.5			18	15		19	
		6.0			7	13		16	
Minimum Set-up time	t _{rem}	2.0			10	75		95	ns
		4.5			4	15		19	
		6.0			3	13		16	
Maximum clock frequency	f _{max}	2.0		6	38		5	MHz	
		4.5		30	68		24		
		6.0		35	98		28		

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms



■ Truth Table

A	CLR	Output
X	H	L
	L	Count

Note:

1. X: Either HIGH or LOW; it doesn't matter
2. : count on the negative-going edge from HIGH to LOW of A

Count	Output			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

MN74HC533/MN74HC533S

Octal TRI-STATE D-Type Latches with Inverting Outputs

■ Description

MN74HC533/MN74HC533S contain eight high-speed D-type latches with inverting tri-state outputs. High output driving capability and tri-state outputs are suitable for the use of a common bus line in a bus utilized system.


When output disable input is LOW and latch enable input is HIGH, the output outputs the inverting data input state.

When latch enable is LOW, the data input data is held in the output until when latch enable input becomes HIGH.

When output disable input is HIGH, all outputs become high impedance state regardless of the state of other inputs and data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.

P-5



20-pin plastic DIL package

P-6



20-pin Panafiat package (SO-20D)


■ Truth Table

Output Control	Enable G	D	Output
L	H	H	L
L	H	L	H
L	L	×	Q_o
H	×	×	Hi-Z


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance
3. Q_o : Q level prior to determination of input condition shown in table

■ Logic Diagram



Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{CND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$
Power dissipation	MN74HC533	$T_a = -40 \sim +60^{\circ}\text{C}$	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		
	MN74HC533S	$T_a = -40 \sim +60^{\circ}\text{C}$	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25 °C			T _a =-40~+85 °C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			7	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time D→Q (L→H)	t _{PLH}	2.0			13	100		125	ns
		4.5				20		25	
		6.0				17		21	
Propagation time D→Q̄ (H→L)	t _{PHL}	2.0			12	100		125	ns
		4.5				20		25	
		6.0				17		21	
Propagation time Enable G→Q̄(L→H)	t _{PLH}	2.0			14	125		155	ns
		4.5				25		31	
		6.0				21		26	
Propagation time Enable G→Q̄(H→L)	t _{PHL}	2.0			15	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ		14	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ		10	125		155	ns
		4.5				25		31	
		6.0				21		26	
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ		10	100		125	ns
		4.5				20		25	
		6.0				17		21	
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ		12	100		125	ns
		4.5				20		25	
		6.0				17		21	
Minimum Set-up time	t _{SU}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Minimum Hold time	t _H	2.0			—	0		0	ns
		4.5				0		0	
		6.0				0		0	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} / $t_{PHL}(D \rightarrow \bar{Q})$

1. Measuring Circuit




2. Waveforms




[2] t_{PLH} / $t_{PHL}(EG \rightarrow \bar{Q})$, t_{su}

1. Measuring Circuit




2. Waveforms




[3] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[4] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [3] 2. for waveforms.

MN74HC534/MN74HC534S

Octal TRI-STATE D-Type Flip-Flops with Inverting Outputs



■ Description

MN74HC534/MN74HC534S contain eight high-speed D-type flip-flops with inverting tri-state outputs. High output driving capability and tri-state outputs are suitable for the use of a common bus line in a bus utilized system. D input data satisfying set-up time is inverted and transferred to the output on the positive going edge of clock input.


When output disable input is HIGH, all outputs become high impedance state regardless of the state of other inputs and data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.




■ Truth Table

Output Control	Input		Output
	CLK	D	\bar{Q}
L		H	L
L		L	H
L	L	X	\bar{Q}_0
H	X	X	Hi-Z

Note:

- : Data input is transferred to output on the negative-going edge from LOW to HIGH of the clock
- X: Either HIGH or LOW; it doesn't matter
- Q_0 : Q level prior to determination of input condition shown in table
- Hi-Z: High impedance

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$
Power dissipation	MN74HC534	$T_a = -40 \sim +60 \text{ }^{\circ}\text{C}$	400	mW
		$T_a = +60 \sim +85 \text{ }^{\circ}\text{C}$	Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC534S	$T_a = -40 \sim +60 \text{ }^{\circ}\text{C}$	275	mW
		$T_a = +60 \sim +85 \text{ }^{\circ}\text{C}$	Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25 \text{ }^{\circ}\text{C}$			$T_a = -40 \sim +85 \text{ }^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature Condition					Unit	
				Ta=25 °C			Ta=-40~+85 °C			
				min.	typ.	max.	min.	max.		
Output rise time	t_{TLH}	2.0			8	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Output fall time	t_{THL}	2.0			6	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Propagation time CLK→ \bar{Q} (L→H)	t_{PLH}	2.0			17	30			ns	
		4.5								
		6.0								
Propagation time CLK→ \bar{Q} (H→L)	t_{PHL}	2.0			15	125		155	ns	
		4.5				25		31		
		6.0				21		26		
3-state propagation time (H→Z)	t_{PHZ}	2.0	$R_L=1k\Omega$		17	150		190	MHz	
		4.5				30		38		
		6.0				26		33		
3-state propagation time (L→Z)	t_{PLZ}	2.0	$R_L=1k\Omega$		17	150		190	ns	
		4.5				30		38		
		6.0				26		33		
3-state propagation time (Z→H)	t_{PZH}	2.0	$R_L=1k\Omega$		12	100		125	ns	
		4.5				20		25		
		6.0				17		21		
3-state propagation time (Z→L)	t_{PZL}	2.0	$R_L=1k\Omega$		13	100		125	ns	
		4.5				20		25		
		6.0				17		21		
Minimum Set-up time	t_{su}	2.0			2	100		125	ns	
		4.5				20		25		
		6.0				17		21		
Minimum Hold time	t_h	2.0			—	0		0	ns	
		4.5				0		0		
		6.0				0		0		
Maximum clock frequency	f_{max}	2.0			6			4	ns	
		4.5			30			49		24
		6.0			35					28


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , $t_{PLH}/t_{PHL}(\text{CLK} \rightarrow \bar{Q})$, t_{su} , f_{max} , t_h

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC540/MN74HC540S

Inverting Octal TRI-STATE Buffers Line Drivers

■ Description

MN74HC540/MN74HC540S are inverting octal tri-state buffers line drivers. Large current output make possible high-speed operation for driving a large capacity bus line. When one of 3-state control input ($\overline{G1}$, $\overline{G2}$) operated as 2 inputs NOR is "H", 8 outputs become high impedance.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.




■ Truth Table

Input			Output
$\overline{G1}$	$\overline{G2}$	A_n	Y_n
L	L	L	H
L	L	H	L
×	H	×	Z
H	×	×	Z

Note:

1. ×: Either HIGH or LOW; doesn't matter
2. Hi-Z: Hi-Impedance

■ Logic Diagram



Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 35	mA	
Supply current		I_{CC}, I_{GND}	± 70	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$	
Power dissipation	MN74HC540	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$	P_D	Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC540S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$	P_D	Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

Operating Conditions

Parameter	Symbol	$V_{CC}(\text{V})$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	$V_{CC}=2.0\text{V}$	0~1000	ns
		$V_{CC}=4.5\text{V}$	0~500	ns
		$V_{CC}=6.0\text{V}$	0~400	ns

DC Characteristics (GND=0V)

Parameter	Symbol	$V_{CC}(\text{V})$	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V_{IL}	-6.0	mA	3.86			3.76		V
		6.0		-7.8	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IL}	6.0	mA			0.32		0.37	V
		6.0		7.8	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	0.6	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			28	75		95	ns
		4.5			12	15		19	
		6.0			10	13		16	
Output fall time	t_{THL}	2.0			22	75		95	ns
		4.5			9	15		19	
		6.0			7	13		16	
Propagation time (L→H)	t_{PLH}	2.0			39	90		115	ns
		4.5			14	18		23	
		6.0			12	15		20	
Propagation time (H→L)	t_{PHL}	2.0			40	90		115	ns
		4.5			14	18		23	
		6.0			11	15		20	
3-stage output off leakage current (H→Z)	t_{PHZ}	2.0			46	140		175	ns
		4.5	$R_L = 1\text{k}\Omega$		22	28		35	
		6.0			19	24		30	
3-stage output off leakage current (L→Z)	t_{PLZ}	2.0			44	140		175	ns
		4.5	$R_L = 1\text{k}\Omega$		17	28		35	
		6.0			19	24		30	
3-stage output off leakage current (Z→H)	t_{PZH}	2.0			62	140		175	ns
		4.5	$R_L = 1\text{k}\Omega$		23	28		35	
		6.0			18	24		30	
3-stage output off leakage current (Z→L)	t_{PZL}	2.0			62	140		175	ns
		4.5	$R_L = 1\text{k}\Omega$		23	28		35	
		6.0			18	24		30	


• Switching Time Measuring Circuit and Waveforms

(1) t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




(2) t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



(3) t_{PLZ} , t_{PZL}

1. Measuring Circuit



MN74HC541/MN74HC541S

Octal TRI-STATE Buffers Line Drivers

■ Description

MN74HC541/MN74HC541S are octal tri-state buffers line drivers. Large current output make possible high-speed operation for driving a large capacity bus line. When one of 3-state control input ($\overline{G}1$, $\overline{G}2$) operated as inputs NOR is "H". 8 outputs become high impedance

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input			Output
$\overline{G}1$	$\overline{G}2$	A_n	Y_n
L	L	L	H
L	L	H	L
x	H	x	Z
H	x	x	Z


Note:

1. x: Either HIGH or LOW; doesn't matter
2. Hi-Z: Hi-Impedance

■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±35	mA
Supply current		I_{CC}, I_{GND}	±70	mA
Storage temperature range		Tstg	-65~+150	°C
Power dissipation	MN74HC541	Ta=-40~+60°C	400	mW
		Ta=+60~+85°C		
	MN74HC541S	Ta=-40~+60°C	275	mW
		Ta=+60~+85°C		

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	$V_{CC}=2.0V$	0~1000	ns
		$V_{CC}=4.5V$	0~500	ns
		$V_{CC}=6.0V$	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ C$			$T_a=-40\sim+85^\circ C$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		V
		6.0				4.2			4.2		V
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	V
		6.0						1.2		1.2	V
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		V
		6.0	or	-20.0	μA	5.9	6.0		5.9		V
		4.5	V_{IL}	±6.0	mA	3.86			3.76		V
		6.0	V_{IL}	-7.8	mA	5.36			5.26		V
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		6.0	or	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IL}	6.0	mA			0.32		0.37	V
		6.0	V_{IL}	7.8	mA			0.32		0.37	V
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					±0.1		±1.0	μA
3-state output off state current	I_{OZ}	0.6	$V_I=V_{IH}$ or V_{IL} $V_O=V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			27	75		95	ns
		4.5			12	15		19	
		6.0			10	13		16	
Output fall time	t_{THL}	2.0			26	75		95	ns
		4.5			10	15		19	
		6.0			7	13		16	
Propagation time (L→H)	t_{PLH}	2.0			33	90		115	ns
		4.5			13	18		23	
		6.0			11	15		20	
Propagation time (H→L)	t_{PHL}	2.0			36	90		115	ns
		4.5			13	18		23	
		6.0			10	15		20	
3-stage output off leakage current (H→Z)	t_{PHZ}	2.0	$R_L=1\text{k}\Omega$		42	140		175	ns
		4.5			23	28		35	
		6.0			20	24		30	
3-stage output off leakage current (L→Z)	t_{PLZ}	2.0	$R_L=1\text{k}\Omega$		40	140		175	ns
		4.5			16	28		35	
		6.0			13	24		30	
3-stage output off leakage current (Z→H)	t_{PZH}	2.0	$R_L=1\text{k}\Omega$		59	140		175	ns
		4.5			21	28		35	
		6.0			17	24		30	
3-stage output off leak current (Z→L)	t_{PZL}	2.0	$R_L=1\text{k}\Omega$		63	140		175	ns
		4.5			22	28		35	
		6.0			17	24		30	


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} , t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms (t_{PHZ} , t_{PZH} , t_{PLZ} , t_{PZL})



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



MN74HC563/MN74HC563S

Octal TRI-STATE D-Type Latches with Inverting Outputs

■ Description

MN74HC563/MN74HC563S contain eight high-speed D-type latches with inverting tri-state outputs. High output driving capability and tri-state outputs are suitable for the use of a common bus line in a bus utilized system.


When output disable input is LOW and latch enable input is HIGH, the output outputs the inverting data input state.

When latch enable is LOW, the data input is held in the output until when latch enable input becomes HIGH.

When output disable input is HIGH, all outputs become high impedance state regardless of the state of other inputs and data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.

P-5



20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)


■ Truth Table

Output Control	Input		Output
	Enable G	D	
L	H	H	L
L	H	L	H
L	L	×	\bar{Q}_0
H	×	×	Hi-Z


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance
3. \bar{Q}_0 : Q level prior to determination of input condition shown in table

Pin Configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5 ~ +7.0	V	
Input/output voltage		V_I, V_O	-0.5 ~ $V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±35	mA	
Supply current		I_{CC}, I_{GND}	±70	mA	
Storage temperature range		T_{stg}	-65 ~ +150	°C	
Power dissipation	MN74HC536	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC536S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4 ~ 6.0	V
Input/output voltage	V_I, V_O		0 ~ V_{CC}	V
Operating temperature range	T_A		-40 ~ +85	°C
Input rise and fall time	t_r, t_f	2.0	0 ~ 1000	ns
		4.5	0 ~ 500	ns
		6.0	0 ~ 400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9		
		6.0						1.2			1.2
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25℃			T _a =-40~+85℃		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			7	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Output fall time	t _{THL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time D→Q̄ (L→H)	t _{PLH}	2.0			12	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Propagation time D→Q̄ (H→L)	t _{PHL}	2.0			12	100	125	ns	
		4.5				20	25		
		6.0				17	21		
E Propagation time Enable G→Q̄(L→H)	t _{PLH}	2.0			15	125	155	ns	
		4.5				25	31		
		6.0				21	26		
E Propagation time Enable G→Q̄(H→L)	t _{PHL}	2.0			13	125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L = 1 kΩ		14	125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L = 1 kΩ		10	125	155	ns	
		4.5				25	31		
		6.0				21	26		
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L = 1 kΩ		9	100	125	ns	
		4.5				20	25		
		6.0				17	21		
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L = 1 kΩ		13	125	155	ns	
		4.5				25	31		
		6.0				21	36		
Minimum Set-up time	t _{SU}	2.0			1	100	125	ns	
		4.5				20	25		
		6.0				17	21		
Minimum Hold time	t _H	2.0			—	0	0	ns	
		4.5				0	0		
		6.0				0	0		


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH} / $t_{PHL}(D \rightarrow \bar{Q})$

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] $t_{PLH}/t_{PHL}(EG \rightarrow \bar{Q})$

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[3] t_{PHZ} , t_{PZH}

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms



[4] t_{PLZ} , t_{PZL}

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms

See above [3] 2. for waveforms.

MN74HC564/MN74HC564S


Octal TRI-STATE D-Type Flip-Flops with Inverting Outputs

■ Description

MN74HC564/MN74HC564S contain eight high-speed D-type latches with inverting tri-state outputs. High output driving capability and tri-state outputs are suitable for the use of a common bus line in a bus utilized system. D input data satisfying set-up time is inverted and transferred to the output on the positive going edge of clock input.

When output disable input is HIGH, all outputs become high impedance state regardless of the state of other inputs and data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.




■ Truth Table


Output Control	Input		Output
	CLK	D	\bar{Q}
L		L	L
L		H	H
L	L	×	\bar{Q}_0
H	×	×	Hi-Z

Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH of the clock
- × : Either HIGH or LOW; it doesn't matter
- Q_0 : Q level prior to determination of input condition shown in table
- HI-Z: High impedance



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5~+7.0	V	
Input/output voltage		V_I, V_O	-0.5~ V_{CC} +0.5	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±35	mA	
Supply current		I_{CC}, I_{GND}	±70	mA	
Storage temperature range		T_{stg}	-65~+150	°C	
Power dissipation	MN74HC564	$T_a = -40 \sim +60 \text{ °C}$	P_D	400	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC564S	$T_a = -40 \sim +60 \text{ °C}$	P_D	275	mW
		$T_a = +60 \sim +85 \text{ °C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions		Temperature					Unit
			V_I	I_O	$T_a = 25 \text{ °C}$			$T_a = -40 \sim +85 \text{ °C}$		
					Unit	min.	typ.	max.	min.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V
		4.5			3.15			3.15		
		6.0			4.2			4.2		
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V
		4.5					0.9		0.9	
		6.0					1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9	V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4	
		6.0	or	-20.0	μA	5.9	6.0		5.9	
		4.5	V_{IL}	-6.0	mA	3.86			3.76	
		6.0		-7.8	mA	5.36			5.26	
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1	0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1	0.1	
		6.0	or	20.0	μA		0.0	0.1	0.1	
		4.5	V_{IH}	6.0	mA			0.32	0.37	
		6.0		7.8	mA			0.32	0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND				±0.1		±1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND				±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$				8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	(V) V_{CC}	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0				75		95	ns
		4.5			8		15	19	
		6.0					13	16	
Output fall time	t_{THL}	2.0				75		95	ns
		4.5			6		15	19	
		6.0					13	16	
Propagation time CLK $\rightarrow\bar{Q}$ (L \rightarrow H)	t_{PLH}	2.0				125		155	ns
		4.5			16		25	31	
		6.0					21	26	
Propagation time CLK $\rightarrow\bar{Q}$ (H \rightarrow L)	t_{PHL}	2.0				125		155	ns
		4.5			14		25	31	
		6.0					21	26	
3-state propagation time (H \rightarrow Z)	t_{PHZ}	2.0	$R_L = 1\text{k}\Omega$			150		190	ns
		4.5			15		30	38	
		6.0					26	33	
3-state propagation time (L \rightarrow Z)	t_{PLZ}	2.0	$R_L = 1\text{k}\Omega$			150		190	ns
		4.5			18		30	38	
		6.0					26	33	
3-state propagation time (Z \rightarrow H)	t_{PZH}	2.0	$R_L = 1\text{k}\Omega$			125		155	ns
		4.5			13		25	31	
		6.0					21	26	
3-state propagation time (Z \rightarrow L)	t_{PZL}	2.0	$R_L = 1\text{k}\Omega$			125		155	ns
		4.5			15		25	31	
		6.0					21	26	
Minimum Set-up time	t_{su}	2.0				100		125	ns
		4.5			1		20	25	
		6.0					17	21	
Minimum Hold time	t_h	2.0				—		0	ns
		4.5			—		0	0	
		6.0			—		0	0	
Maximum clock frequency	f_{max}	2.0			6		4	MHz	
		4.5			30	42	24		
		6.0			35		28		


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , $t_{PLH}/t_{PHL}(CLK \rightarrow \bar{Q})$, t_{su} , t_h , f_{max}

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms

See above [2] 2. for waveforms.

MN74HC573/MN74HC573S

Octal TRI-STATE D-Type Latches

■ Description


MN74HC573/MN74HC573S contain eight high-speed D-type latches with tri-state outputs. High output driving capability and tri-state outputs are suitable for the use of a common bus line in a bus utilized system.

When output disable input is LOW and latch enable input is HIGH, the output outputs the data input state.

When latch enable is LOW, the data input data is held in the output until when latch enable input becomes HIGH.

When output disable input is HIGH, all outputs become high impedance state regardless of the state of other inputs and data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.





■ Truth Table

Output Control	Input		Output
	G	D	
L	H	H	H
L	H	L	L
L	L	×	Q_0
H	×	×	Hi-Z

Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance
3. Q_0 : Q level prior to determination of input condition shown in table

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC573	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC573S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}C$
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}C$			$T_a = -40 \sim +85^{\circ}C$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0						0.3	0.3	V	
		4.5						0.9	0.9		
		6.0						1.2	1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9	V	
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1	0.1	V	
		4.5		20.0	μA		0.0	0.1	0.1		
		6.0	or	20.0	μA		0.0	0.1	0.1		
		4.5	V_{IL}	6.0	mA			0.32	0.37		
		6.0		7.8	mA			0.32	0.37		
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1	± 1.0	μA	
3-state output off state current	I_{Oz}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5	± 5.0	μA	
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0	80.0	μA	


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{PLH}	2.0		7	75	95	ns		
		4.5			15	19			
		6.0			13	16			
Output fall time	t _{PHL}	2.0		6	75	95	ns		
		4.5			15	19			
		6.0			13	16			
Propagation time D→Q (L→H)	t _{PLH}	2.0		11	100	125	ns		
		4.5			20	25			
		6.0			17	21			
Propagation time D→Q (H→L)	t _{PHL}	2.0		12	100	125	ns		
		4.5			20	25			
		6.0			17	21			
Propagation time Enable G→Q (L→H)	t _{PLH}	2.0		15	125	155	ns		
		4.5			25	31			
		6.0			21	26			
Propagation time Enable G→Q (H→L)	t _{PHL}	2.0		16	150	190	ns		
		4.5			30	38			
		6.0			26	33			
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L =1kΩ	10	125	155	ns		
		4.5			25	31			
		6.0			21	26			
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L =1kΩ	9	125	155	ns		
		4.5			25	31			
		6.0			21	26			
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L =1kΩ	9	100	125	ns		
		4.5			20	25			
		6.0			17	21			
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L =1kΩ	11	100	125	ns		
		4.5			20	25			
		6.0			17	21			
Minimum Set-up time	t _{su}	2.0		2	100	125	ns		
		4.5			20	25			
		6.0			17	21			
Minimum Hold time	t _h	2.0		—	0	0	ns		
		4.5			0	0			
		6.0			0	0			


• Switching Time Measuring Circuit and Waveforms

[1] $t_{TLH}, t_{THL}, t_{PLH}/t_{PHL} (D \rightarrow Q)$, t_{su}, t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] $t_{PLH}/t_{PHL} (EG \rightarrow Q)$

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[3] t_{PHZ}, t_{PZH}

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms



[4] t_{PLZ}, t_{PZL}

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms

See above [3] 2. for waveforms.

MN74HC574/MN74HC574S

Octal TRI-STATE D-Type Flip-Flops


■ Description

MN74HC574/MN74HC574S contain eight high-speed D-type flip-flops with trip-state outputs. High output driving capability and tri-state outputs are suitable for the use of a common bus line in a bus utilized system.

D input data satisfying set-up time is inverted and transferred to the output on the rising edge of clock input.

When output disable input is HIGH, all outputs become high impedance state regardless of the state of other inputs and data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly drive. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as standard 54LS/74LS logic family.




■ Truth Table

Input		Output	
Output Control	CLK	D	Q
L	\nearrow	H	H
L	\nearrow	L	L
L	L	×	Q_0
H	×	×	Hi-Z


Note:

1. \nearrow : Data input is transferred to output on the negative-going edge from LOW to HIGH of the clock
2. ×: Either HIGH or LOW; it doesn't matter
3. Q_0 : Q level prior to determination of input condition shown in table
4. Hi-Z: High impedance

Pin Configuration (top view)



■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC574	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC574S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}C$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}C$			$T_a = -40 \sim +85^{\circ}C$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{OZ}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit	
				T _a =25°C			T _a =-40~+85°C			
				min.	typ.	max.	min.	max.		
Output rise time	t _{TLH}	2.0			8	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Output fall time	t _{THL}	2.0			6	75		95	ns	
		4.5				15		19		
		6.0				13		16		
Propagation time CLK→Q (L→H)	t _{PLH}	2.0			14	150		190	ns	
		4.5				30		38		
		6.0				26		33		
Propagation time CLK→Q (H→L)	t _{PHL}	2.0			14	150		190	ns	
		4.5				30		38		
		6.0				26		33		
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L =1 kΩ		11	100		125	ns	
		4.5				20		25		
		6.0				17		21		
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L =1 kΩ		14	125		155	ns	
		4.5				25		31		
		6.0				21		26		
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L =1 kΩ		9	100		125	ns	
		4.5				20		25		
		6.0				17		21		
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L =1 kΩ		11	100		125	ns	
		4.5				20		25		
		6.0				17		21		
Minimum Set-up time	t _{su}	2.0			2	100		125	ns	
		4.5				20		25		
		6.0				17		21		
Minimum Hold time	t _h	2.0			—	0		0	ns	
		4.5				0		0		
		6.0				0		0		
Maximum clock frequency	f _{max}	2.0			6			4	MHz	
		4.5			30			59		24
		6.0			35					28


• Switching Time Measuring Circuit and Waveforms

[1] t_{TLH} , t_{THL} , t_{PLH}/t_{PHL} (CLK→Q), t_{su} , f_{max} , t_h

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms



[3] t_{PLZ}, t_{PZL}

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Waveforms

See above [2] 2. for waveforms.

MN74HC640/MN74HC640S

Inverting Octal TRI-STATE Transceivers

■ Description

MN74HC640/MN74HC640S are high speed, inverting bidirectional buffers composed of eight 3-state outputs. Input is transferred bidirectionally, asynchronously through the data bus line. Large current output makes possible high-speed operation for driving a large capacity bus line. It has input G where output becomes enabled at LOW and directional control input DIR.

When DIR input is "H", data is transferred from input A to output B. When DIR input is "L", data is transferred from input B to output A. The transferred data is inverted.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 45LS/74LS logic family.


■ Truth Table

Enable \bar{G}	Direction Control DIR	Operation
L	L	\bar{B} data to A bus
L	H	\bar{A} data to B bus
H	×	Hi-Z


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panaflat package (SO-20D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Input/output voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_i, V_o	-0.5~ V_{CC} +0.5	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_o	±35	mA
Supply current		I_{CC}, I_{GND}	±70	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC640	$T_a = -40 \sim +60^\circ\text{C}$	400 Decrease to 200mW at the rate of 8mW/°C	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC640S	$T_a = -40 \sim +60^\circ\text{C}$	275 Decrease to 200mW at the rate of 3.8mW/°C	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_i, V_o		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_i	I_o	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0		-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0		7.8	mA			0.32		0.37	
Input current	I_i	6.0	$V_i = V_{CC}$ or GND					±0.1		±1.0	μA
3-state output off state current	I_{oz}	6.0	$V_i = V_{IH}$ or V_{IL} $V_o = V_{CC}$ or GND					±0.5		±5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_i = V_{CC}$ or GND, $I_o = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			7		15	19	
		6.0					13	16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6		15	19	
		6.0					13	16	
Propagation time (L→H)	t _{PLH}	2.0				100		125	ns
		4.5			10		20	25	
		6.0					17	21	
Propagation time (H→L)	t _{PHL}	2.0				75		95	ns
		4.5			9		15	19	
		6.0					13	16	
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L =1 kΩ			125		155	ns
		4.5			14		25	31	
		6.0					21	26	
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L =1 kΩ			150		190	ns
		4.5			18		30	38	
		6.0					26	33	
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L =1 kΩ			125		155	ns
		4.5			14		25	31	
		6.0					21	26	
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L =1 kΩ			125		155	ns
		4.5			15		25	31	
		6.0					21	26	


● Switching Time Measuring Circuit and Waveforms

[1] t_{TLH}, t_{THL}, t_{PLH}, t_{PHL}

1. Measuring Circuit (t_{PLH}, t_{PHL})




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit (t_{PLH} , t_{PHL})




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC643/MN74HC643S

True-Inverting Octal TRI-STATE Transceiver

■ Description

MN74HC643/MN74HC643S are high-speed, true-inverting bidirectional buffers composed of eight 3-state outputs. Input is transferred bidirectionally, asynchronously through the data bus line. Large current output makes possible high-speed operation for driving a large capacity bus line. It has input G where output becomes enabled at LOW and directional control input DIR. When DIR input is "H", data is inverted and transferred from input A to output B. When DIR input is "L", data is transferred from input B to output A.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Enable \bar{G}	Direction Control DIR	Operation
L	L	B data to A bus
L	H	A data to B bus
H	×	Hi-Z


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance

■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panaflat package (SO-20D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 35	mA	
Supply current		I_{CC}, I_{GND}	± 70	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$	
Power dissipation	MN74HC643	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC643S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-6.0	mA	3.86			3.76		
		6.0	V_{IL}	-7.8	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	6.0	mA			0.32		0.37	
		6.0	V_{IL}	7.8	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
3-state output off state current	I_{Oz}	6.0	$V_I = V_{IH}$ or V_{IL} $V_O = V_{CC}$ or GND					± 0.5		± 5.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5		7	15	19			
		6.0		13	16				
Output fall time	t _{THL}	2.0				75		95	ns
		4.5		6	15	19			
		6.0		13	16				
Propagation time (L→H)	t _{PLH}	2.0				75		95	ns
		4.5		8	15	19			
		6.0		13	16				
Propagation time (H→L)	t _{PHL}	2.0				75		95	ns
		4.5		8	15	19			
		6.0		13	16				
3-state propagation time (H→Z)	t _{PHZ}	2.0	R _L =1 kΩ			125		155	ns
		4.5		14	25	31			
		6.0		21	26				
3-state propagation time (L→Z)	t _{PLZ}	2.0	R _L =1 KΩ			125		155	ns
		4.5		13	25	31			
		6.0		21	26				
3-state propagation time (Z→H)	t _{PZH}	2.0	R _L =1 kΩ			125		155	ns
		4.5		14	25	31			
		6.0		21	26				
3-state propagation time (Z→L)	t _{PZL}	2.0	R _L =1 kΩ			100		125	ns
		4.5		10	20	25			
		6.0		17	21				


● Switching Time Measuring Circuit and Waveforms

[1] t_{TLH}, t_{THL}, t_{PLH}, t_{PHL}

1. Measuring Circuit




2. Waveforms




[2] t_{PHZ} , t_{PZH}

1. Measuring Circuit




2. Waveforms



[3] t_{PLZ} , t_{PZL}

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

MN74HC688/MN74HC688S

8-Bit Magnitude Comparator (Equality Detector)

■ Description


MN74HC688/MH74HC688S are high speed magnitude comparators which compare two eight-bit words and indicate equality, when $\overline{P = Q}$ output is "L", it indicates equality. A single input enabling output at Low level compares words greater than 8 bits, and can be used for easy dependent connection of multiple stages. This circuit can be used for decoding of memory blocks enable signal generated by computer address data.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


■ Truth Table

Input		$\overline{P = Q}$
Data P, Q	Enable \overline{G}	
$P = Q$	L	L
$P > Q$	L	H
$P < Q$	L	H
×	H	H

■ Logic Diagram




P-5




20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	°C	
Power dissipation	MN74HC688	$T_a = -40 \sim +60$ °C	P_D	400	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC688S	$T_a = -40 \sim +60$ °C	P_D	275	mW
		$T_a = +60 \sim +85$ °C		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	or	-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time P, Q→P=Q (L→H)	t _{PLH}	2.0				150		190	ns
		4.5			17	30		38	
		6.0				26		33	
Propagation time P, Q→P=Q (H→L)	t _{PHL}	2.0				150		190	ns
		4.5			14	30		38	
		6.0				26		33	
Propagation time G→P=Q (L→H)	t _{PLH}	2.0				100		125	ns
		4.5			11	20		25	
		6.0				17		21	
Propagation time G→P=Q (H→L)	t _{PHL}	2.0				100		125	ns
		4.5			9	20		25	
		6.0				17		21	

● Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



MN74HC4002/MN74HC4002S

Dual 4-Input NOR Gates

■ Description




MN74HC4002/MN74HC4002S contain two 4-input positive isolation NOR gate circuits.

Adoption of a silicon gate CMOS process has made possible a low power dissipation, a high noise margin equivalent to a standard CMOS and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum.

LS TTL 10-inputs can be directly driven.

Resistors and diodes are provided in V_{CC} and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as standard CMOS logic 4000 family.

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC4002	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$		
	MN74HC4002S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					2.0		20.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0			20	75		95	ns
		4.5			7	15		19	
		6.0			6	13		16	
Propagation time (L→H)	t_{PLH}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t_{PHL}	2.0			25	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	

MN74HC4015/MN74HC4015S

Dual 4-Stage Shift Registers with Serial-Input/Parallel-Output

■ Description

MN74HC4015/MH74HC4015S contain dual four-stage static shift registers in one chip. Flip-flop at each stage has common clear input, enabling asynchronous clearing with an external input at any time. Flip-flop at each stage is triggered by the rise of the clock pulse.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.


■ Truth Table

Input				Output			
n	CLK	D	CLR	Q ₀	Q ₁	Q ₂	Q ₃
1		D1	L	D1	×	×	×
2		D2	L	D2	D1	×	×
3		D3	L	D3	D2	D1	×
4		D4	L	D4	D3	D2	D1
		×	L	no change			
	×	×	H	L	L	L	L


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. D_n: "H" or "L"
3. n: Number of clock pulse
4. : The rise of clock from "L" to "H"
5. : The fall of clock from "H" to "L"

■ Logic Diagram




P-3




16-pin plastic DIL package

P-4



16-pin Panaflet package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Input/output voltage			V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage			V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current			I_{IK}	± 20	mA
Output parasitic diode current			I_{OK}	± 20	mA
Output current			I_O	± 25	mA
Supply current			I_{CC}, I_{GND}	± 50	mA
Storage temperature range			Tstg	$-65 \sim +150$	°C
Power dissipation	MN74HC4015	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC4015S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0.	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)



Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			10	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			7	15		19	
		6.0				13		16	
Propagation time CLK→Q _n (L→H)	t _{PLH}	2.0				175		220	ns
		4.5			20	35		44	
		6.0				30		37	
Propagation time CLK→Q _n (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			19	35		44	
		6.0				30		37	
Propagation time CLR→Q _n (H→L)	t _{PHL}	2.0				175		220	ns
		4.5			19	35		44	
		6.0				30		37	
Minimum pulse width CLR, CLK	t _w	2.0				125		155	ns
		4.5			10	25		31	
		6.0				21		26	
Minimum Set-up time	t _{su}	2.0				100		125	ns
		4.5			2	20		25	
		6.0				17		21	
Minimum Hold time	t _h	2.0				0		0	ns
		4.5			—	0		0	
		6.0			—	0		0	
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5			7	15		19	
		6.0				13		16	
Maximum clock frequency	f _{max}	2.0		6			4		MHz
		4.5		30	71		24		
		6.0		35			28		

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



MN74HC4020/MN74HC4020S

14-Stage Binary Counter

Description

MN74HC4020/4020S high-speed 14-Stage binary counter. This counter provides increments on the falling edge of clock input. The clear input operates in the counter, and all outputs (Q1~Q14) become "L" regardless of the clock input, when the clear input is "H".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.


Truth Table

CLK	CLR	Mode
×	H	All Outputs are low
↘	L	No Change
↗	L	Counter Advances


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. ↘: The fall of clock from "H" to "L"
3. ↗: The rise of clock from "L" to "H"

Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 25	mA
Supply current		I_{CC}, I_{GND}	± 50	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$
Power dissipation	MN74HC4020	$T_a = -40 \sim +60^{\circ}\text{C}$	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		
	MN74HC4020S	$T_a = -40 \sim +60^{\circ}\text{C}$	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0				75		95	ns
		4.5			8	15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0				75		95	ns
		4.5			6	15		19	
		6.0				13		16	
Propagation time $\overline{\text{CLK}} \rightarrow \text{Q1 (L} \rightarrow \text{H)}$	t _{PLH}	2.0				150		190	ns
		4.5			16	30		38	
		6.0				26		33	
Propagation time $\overline{\text{CLK}} \rightarrow \text{Q1 (H} \rightarrow \text{L)}$	t _{PHL}	2.0				150		190	ns
		4.5			16	30		38	
		6.0				26		33	
Propagation time Q _n → Q _{n+1} (L → H)	t _{PLH}	2.0				75		95	ns
		4.5			5	15		19	
		6.0				13		16	
Propagation time Q _n → Q _{n+1} (H → L)	t _{PHL}	2.0				75		95	ns
		4.5			5	15		19	
		6.0				13		16	
Propagation time CLR → Q _n (H → L)	t _{PLH}	2.0				150		190	ns
		4.5			16	30		38	
		6.0				26		33	
Minimum pulse width CLR	t _w	2.0				125		155	ns
		4.5			12	25		31	
		6.0				21		26	
Minimum recovery time	t _{rem}	2.0				75		95	ns
		4.5			2	15		19	
		6.0				13		16	
Maximum clock frequency	f _{max}	2.0		6			4		MHz
		4.5		30	75		24		
		6.0		35			28		

• Switching Time Measuring Circuit and Waveforms



1. Measuring Circuit



2. Waveforms



■ Typical Operating Conditions



MN74HC4024/MN74HC4024S

7-Stage Binary Counter

■ Description

MN74HC4024/4024S high speed 7-stage ripple-carry counter. This counter provides increments on the falling edge of clock input. The clear input operates in the counter, and all outputs (Q1~Q7) become "L" regardless of the clock, when the clear input is "H".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.




■ Truth Table

CLK	CLR	Mode
×	H	All Outputs are low
↔	L	No Change
↘	L	Counter Advances

Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. ↔: The fall of clock from "H" to "L"
3. ↘: The rise of clock from "L" to "H"

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_i, V_o	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_o	±25	mA
Supply current		I_{CC}, I_{GND}	±50	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74HC4024	$T_a = -40 \sim +60$ °C	400	mW
		$T_a = +60 \sim +85$ °C		
	MN74HC4024S	$T_a = -40 \sim +60$ °C	275	mW
		$T_a = +60 \sim +85$ °C		

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_i, V_o		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_i	I_o	Unit	$T_a = 25$ °C			$T_a = -40 \sim +85$ °C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9		V
		4.5	or	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5	or	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_i	6.0	$V_i = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_i = V_{CC}$ or GND, $I_o = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			8	75		95	ns
		4.5				15		19	
		6.0				13		16	
Output fall time	t _{THL}	2.0			6	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time $\overline{\text{CLK}} \rightarrow \text{Q1}$ (L→H)	t _{PLH}	2.0			16	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time $\overline{\text{CLK}} \rightarrow \text{Q1}$ (H→L)	t _{PHL}	2.0			15	150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time Q _n →Q _{n+1} (L→H)	t _{PLH}	2.0			5	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time Q _n →Q _{n+1} (H→L)	t _{PHL}	2.0			7	75		95	ns
		4.5				15		19	
		6.0				13		16	
Propagation time CLR→Q _n (H→L)	t _{PHL}	2.0			17	150		190	ns
		4.5				30		38	
		6.0				26		33	
Minimum CLR pulse width	t _w	2.0			7	125		155	ns
		4.5				25		31	
		6.0				21		26	
Minimum recovery time	t _{rem}	2.0			4	75		95	ns
		4.5				15		19	
		6.0				13		16	
Maximum clock frequency	f _{max}	2.0			6		4	MHz	
		4.5			30		98		24
		6.0			35				28

• Switching Time Measuring Circuit and Waveforms


1. Measuring Circuit



2. Waveforms



■ Typical Operating Conditions



MN74HC4040/MN74HC4040S

14-Stage Binary Counter

■ Description

MN74HC4040/4040S high speed 12-stage ripple-carry counter. This counter provides increments on the falling edge of clock input. The clear input operates in the counter, and all outputs (Q1~Q12) become "L" regardless of the clock, when the clear input is "H".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL I/O-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.


■ Truth Table

CLK	CLR	Mode
X	H	All Outputs are low
f	L	No Change
↘	L	Counter Advances


Note:

1. X: Either HIGH or LOW; it doesn't matter
2. ↘: The fall of clock from "H" to "L"
3. ↗: The rise of clock from "L" to "H"

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V	
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V	
Input protection diode current		I_{IK}	± 20	mA	
Output parasitic diode current		I_{OK}	± 20	mA	
Output current		I_O	± 25	mA	
Supply current		I_{CC}, I_{GND}	± 50	mA	
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}\text{C}$	
Power dissipation	MN74HC4040	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$	
	MN74HC4040S	$T_a = -40 \sim +60^{\circ}\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^{\circ}\text{C}$		Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		$1.4 \sim 6.0$	V
Input/output voltage	V_I, V_O		$0 \sim V_{CC}$	V
Operating temperature range	T_A		$-40 \sim +85$	$^{\circ}\text{C}$
Input rise and fall time	t_r, t_f	2.0	$0 \sim 1000$	ns
		4.5	$0 \sim 500$	ns
		6.0	$0 \sim 400$	ns

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim +85^{\circ}\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{rLH}	2.0			25	75		95	ns
		4.5			12	15		19	
		6.0			10	13		16	
Output fall time	t_{rHL}	2.0			20	75		95	ns
		4.5			9	15		19	
		6.0			8	13		16	
Propagation time $\overline{CLK} \rightarrow Q_1$ (L \rightarrow H)	t_{pLH}	2.0			55	200		250	ns
		4.5			20	40		50	
		6.0			15	34		43	
Propagation time $\overline{CLK} \rightarrow Q_1$ (H \rightarrow L)	t_{pHL}	2.0			50	175		220	ns
		4.5			18	35		44	
		6.0			15	30		37	
Propagation time $Q_n \rightarrow Q_{n+1}$ (L \rightarrow H)	t_{pLH}	2.0			18	75		95	ns
		4.5			7	15		19	
		6.0			5	13		16	
Propagation time $Q_n \rightarrow Q_{n+1}$ (H \rightarrow L)	t_{pHL}	2.0			17	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Propagation time $CLR \rightarrow Q_n$ (H \rightarrow L)	t_{pHL}	2.0			55	150		190	ns
		4.5			17	30		38	
		6.0			14	26		33	
Minimum CLR pulse width	t_w	2.0			20	75		95	ns
		4.5			6	15		19	
		6.0			5	13		16	
Minimum recovery time	t_{rem}	2.0			5	75		95	ns
		4.5			3	15		19	
		6.0			2	13		16	
Maximum clock frequency	f_{max}	2.0		6	25		4	MHz	
		4.5		30	70		24		
		6.0		35	80		28		

● Switching Time Measuring Circuit and Waveforms



1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Switching Waveforms



■ Typical Operating Condition



MN74HC4049/MN74HC4049S

Hex Inverting Logic Level Down Converters

■ Description


MN74HC4049/MN74HC4049S are inverting logic level down converters which function to correct input protection construction. This construction is used for the logic level converter, changing HIGH to LOW logic while it is not operated by LOW logic voltage.

For example, 0-15V CMOS logic can be converted to 0-5V logic when a 5V power supply voltage is used.

As for corrected input protection, input voltage can exceed the power supply voltage because the diode is not connected to V_{CC} . The zener diode connected to GND protects the input against plus-minus quiescent voltage, and can be used as an inverter without level conversion.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Same pin configuration and function as the standard CMOS logic 4000 family.


■ Schematic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Output voltage		V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input voltage		V_I	$-0.5 \sim 16$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	$^{\circ}C$
Power dissipation	MN74HC4049	$T_a = -40 \sim +60^{\circ}C$	400	mW
		$T_a = +60 \sim +85^{\circ}C$	Decrease to 200mW at the rate of 8mW/ $^{\circ}C$	
	MN74HC4049S	$T_a = -40 \sim +60^{\circ}C$	275	mW
		$T_a = +60 \sim +85^{\circ}C$	Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$	

P-3




16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)

Pin configuration (top view)



■ Operating Conditions

Parameter	Symbol	V _{CC} (V)	Rating	Unit
Operating supply voltage	V _{CC}		1.4~6.0	V
Output voltage	V _O		0~V _{CC}	V
Input voltage	V _I		0~15	V
Operating temperature range	T _A		-40~+85	°C
Input rise and fall time	t _r , t _f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V _{CC} (V)	Test Conditions			Temperature					Unit
			V _I	I _O	Unit	T _a =25°C			T _a =-40~+85°C		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V _{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V _{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V _{OH}	2.0	V _{IL}	-20.0	μA	1.9	2.0		1.9		V
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.76			5.26		
Output LOW voltage	V _{OL}	2.0	V _{IH}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I _I	6.0	V _I =V _{CC} or GND					±0.1	±1.0	μA	
Quiescent supply current	I _{CC}	6.0	V _I =V _{CC} or GND, I _O =0					4.0	40.0	μA	

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C_L=50pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Output rise time	t _{TLH}	2.0			19	75		95	ns
		4.5			10	15		19	
		6.0			9	13		16	
Output fall time	t _{THL}	2.0			18	75		95	ns
		4.5			10	15		19	
		6.0			8	13		16	
Propagation time (L→H)	t _{PLH}	2.0			15	100		125	ns
		4.5			11	20		25	
		6.0			10	17		21	
Propagation time (H→L)	t _{PHL}	2.0			18	100		125	ns
		4.5			11	20		25	
		6.0			9	17		21	

MN74HC4050/MN74HC4050S

Hex Logic Level Down Converter

■ Description




MN74HC4050/MN74HC4050S are non-inverted logic level down converters which function to correct input protection construction. This construction is used for the logic level converter, changing HIGH to LOW logic while it is not operated by LOW logic voltage.

For example, 0–15V CMOS logic can be converted to 0–5V logic when a 5V power supply voltage is used.

As for corrected input protection, input voltage can exceed the power supply voltage because the diode is not connected to V_{CC} . The zener diode connected to GND protects the input against plus-minus quiescent voltage, and can be used as a buffer without level conversion.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Same pin configuration and function as the standard CMOS logic 4000 family.

■ Schematic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~7.0	V
Output voltage		V_O	-0.5~ $V_{CC}+0.5$	V
Input voltage		V_I	-0.5~16	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±35	mA
Supply current		I_{CC}, I_{GND}	±70	mA
Storage temperature range		Tstg	-65~+150	°C
Power dissipation	MN74HC4050	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 8mW/°C	
	MN74HC4050S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$	Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		1.4~6.0	V
Output voltage	V_O		0~ V_{CC}	V
Input voltage	V_I		0~15	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0			1.5			1.5		V	
		4.5			3.15			3.15			
		6.0			4.2			4.2			
Input LOW voltage	V_{IL}	2.0					0.3		0.3	V	
		4.5					0.9		0.9		
		6.0					1.2		1.2		
Output HIGH voltage	V_{OH}	2.0	V_{IH}	-20.0	μA	1.9	2.0		1.9	V	
		4.5		-20.0	μA	4.4	4.5		4.4		
		6.0		-20.0	μA	5.9	6.0		5.9		
		4.5		-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0	V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		20.0	μA		0.0	0.1		0.1	
		6.0		20.0	μA		0.0	0.1		0.1	
		4.5		4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I=V_{CC}$ or GND					± 0.1		μA	
Quiescent supply current	I_{CC}	6.0	$V_I=V_{CC}$ or GND, $I_O=0$					4.0		40.0	μA

■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{1LH}	2.0			21	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Output fall time	t_{THL}	2.0			13	75		95	ns
		4.5			7	15		19	
		6.0			5	13		16	
Propagation time (L→ t_c)	t_{PLH}	2.0			39	75		95	ns
		4.5			8	15		19	
		6.0			7	13		16	
Propagation time (H→L)	t_{PHL}	2.0			10	75		95	ns
		4.5			8	15		19	
		6.0			6	13		16	

MN74HC4051/MN74HC4051S

Single 8-Channel Multiplexer/Demultiplexer

■ Description


MN74HC4051/MN74HC4051S are an analog multiplexer which controls 8-channel analog switch with three input digital signal. Since each switch ON resistance is low, this chip can be connected to low impedance circuits. Pin configuration is same as the standard CMOS logic 4000 family.

■ Truth Table


INH	Input			Channel ON
	C	B	A	
L	L	L	L	Y0 – Z
L	L	L	H	Y1 – Z
L	L	H	L	Y2 – Z
L	L	H	H	Y3 – Z
L	H	L	L	Y4 – Z
L	H	L	H	Y5 – Z
L	H	H	L	Y6 – Z
L	H	H	H	Y7 – Z
H	×	×	×	All OFF

Note: ×: don't care

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflet package (SO-16D)

Pin configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	$-0.5 \sim +7.0$	V
Input/output voltage		V_I, V_O	$-0.5 \sim V_{CC} + 0.5$	V
Input protection diode current		I_{IK}	± 20	mA
Output parasitic diode current		I_{OK}	± 20	mA
Output current		I_O	± 35	mA
Supply current		I_{CC}, I_{GND}	± 70	mA
Storage temperature range		T_{stg}	$-65 \sim +150$	°C
Power dissipation	MN74HC4051	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74HC4051S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		2.0~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		$-40 \sim +85$	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0		1.5			1.5		V
		4.5		3.15			3.15		V
		6.0		4.2			4.2		V
Input LOW voltage	V_{IL}	2.0				0.3		0.3	V
		4.5				0.9		0.9	V
		6.0				1.2		1.2	V
Input current	I_I	6.0	$V_I = V_{CC}$ or GND			± 0.1		± 1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND $I_O = 0$			8.0		80.0	μA
Input/output off leak current	$I_{S(off)}$	6.0	$V_I = V_{IH}$ or V_{IL} $ V_S = V_{CC}$ or GND			± 0.1		± 1.0	μA
On resistance	R_{ON}	2.0	$V_{is} = V_{CC} \sim \text{GND}$		1000	2000		3000	Ω
		3.0			200	400		600	Ω
		4.5			80	160		240	Ω
		6.0			60	120		130	Ω
Variation of On resistance	ΔR_{ON}	2.0			150				Ω
		3.0			25				Ω
		4.5			10				Ω
		6.0			7				Ω


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Propagation time $V_{is}\rightarrow V_{os}$ (H→L)	t_{PHL}	2.0	$R_L=1\text{ k}\Omega$ $C_L=50\text{ pF}$ INH=GND			50		65	ns
		4.5				10	13		
		6.0				9	11		
Propagation time $V_{is}\rightarrow V_{os}$ (L→H)	t_{PLH}	2.0	Input transition time = 15 ns			50		65	ns
		4.5				10	13		
		6.0				9	11		
Propagation time A, B, C→ V_{os} (H→L)	t_{PHL}	2.0	$R_L=1\text{ k}\Omega$ $C_L=50\text{ pF}$ INH=GND			150		190	ns
		4.5				30	38		
		6.0				26	33		
Propagation time A, B, C→ V_{os} (L→H)	t_{PLH}	2.0	INH=GND			150		190	ns
		4.5				30	38		
		6.0				26	33		
Output Disable Time INH→ V_{os} (H)	t_{PHZ}	2.0				150		190	ns
		4.5				330	38		
		6.0				26	33		
Output Disable Time INH→ V_{os} (L)	t_{PLZ}	2.0	$R_L=1\text{ k}\Omega$ $C_L=50\text{ pF}$ INH= V_{CC}			150		190	ns
		4.5				30	38		
		6.0				26	33		
Output Enable Time INH→ V_{os} (H)	t_{PZH}	2.0	INH= V_{CC}			150		190	ns
		4.5				30	38		
		6.0				26	33		
Output Enable Time INH→ V_{os} (L)	t_{PZL}	2.0				150		190	ns
		4.5				30	38		
		6.0				26	33		
Sine Wave Distortion		2.0	$R_L=10\text{ k}\Omega$ $C_L=50\text{ pF}$ $f_i=1\text{ kHz}$ $Y=\frac{1}{2}V_{CC}(P-P)$		0.1				%
		4.5							
		6.0							
Crosstalk 2 channel		2.0	$R_L=1\text{ k}\Omega$ $Y=\frac{1}{2}V_{CC}(P-P)$		t.b.f				MHz
		4.5							
		6.0							
Crosstalk (Address Input→Output)		2.0	$R_L=10\text{ k}\Omega$ $C_L=50\text{ pF}$ INH or A, B, C= V_{CC}		t.b.f				mV
		4.5							
		6.0							
Feedthrough (OFF)		2.0	$R_L=10\text{ k}\Omega$ $Y=\frac{1}{2}V_{CC}(P-P)$ $C_L=50\text{ pF}$ INH=GND		t.b.f				MHz
		4.5							
		6.0							
Frequency Response		2.0	$R_L=1\text{ k}\Omega$ INH= $\frac{1}{2}V_{CC}(P-P)$		t.b.f				MHz
		4.5							
		6.0							


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit

(Fig.1) Propagation Delay Time, Output Disable/Enable Time, Crosstalk Measuring Circuit




(Fig.2) Sine Wave Distortion, Feedthrough, Frequency Response Measuring Circuit



$$20 \log \frac{V_{os}}{V_{1s}} = -50 \text{ dB}$$



$$20 \log \frac{V_{os}}{V_{1s}} = -3 \text{ dB}$$

(Fig.3) Crosstalk Measuring Circuit



$$20 \log \frac{V_{os}}{V_{1s}} = -50 \text{ dB}$$

2. Waveforms



MN74HC4052/MN74HC4052S

Dual 4-Channel Analog Multiplexer/Demultiplexer

■ Description

MN74HC4052/MN74HC4052S are dual 4-channel multiplexer/demultiplexer for analog or digital signals. The switch to each channel become ON with the control signal. Since each switch ON resistance is low, it can be connected to low impedance circuits. Pin configuration is same as standard CMOS logic 4000 family.


■ Truth Table

Input			Channel ON
INH	B	A	
L	L	L	Y0A-ZA; Y0B-ZB
L	L	H	Y1A-ZA; Y1B-ZB
L	H	L	Y2A-ZA; Y2B-ZB
L	H	H	Y3A-ZA; Y3B-ZB
H	×	×	All OFF


Note:

1. ×: don't care

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Supply voltage		V_{CC}	-0.5~+7.0	V
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current		I_{IK}	±20	mA
Output parasitic diode current		I_{OK}	±20	mA
Output current		I_O	±35	mA
Supply current		I_{CC}, I_{GND}	±70	mA
Storage temperature range		T_{stg}	-65~+150	°C
Power dissipation	MN74 HC4052	$T_a = -40 \sim +60^\circ\text{C}$	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		
	MN74 HC4052S	$T_a = -40 \sim +60^\circ\text{C}$	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		2.0~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0		1.5			1.5		V
		4.5		3.15			3.15	V	
		6.0		4.2			4.2	V	
Input LOW voltage	V_{IL}	2.0				0.3		0.3	V
		4.5				0.9		0.9	V
		6.0				1.2		1.2	V
Input current	I_I	6.0	$V_I = V_{CC}$ or GND			±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND $I_O = 0$			8.0		80.0	μA
Input/output off reak current	t_{THL}	6.0	$V_I = V_{IH}$ or V_{IL} $ V_S = V_{CC}$ or GND			±0.1		±1.0	μA
On resistance	R_{ON}	2.0	$V_{IS}: V_{CC} \sim \text{GND}$		1000	2000		3000	Ω
		3.0			200	400		600	Ω
		4.5			80	160		240	Ω
		6.0			60	120		180	Ω
Variation of On resistance	ΔR_{ON}	2.0			150				Ω
		3.0			25				Ω
		4.5			10				Ω
		6.0			7				Ω


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L=50\text{pF}$)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Propagation time V _{is} →V _{os} (H→L)	t _{PHL}	2.0	R _L =1 kΩ C _L =50 pF INH=GND			50		65	ns
		4.5				10		13	
		6.0				9		11	
Propagation time V _{is} →V _{os} (L→H)	t _{PLH}	2.0	Input transition time=15 ns			50		65	ns
		4.5				10		13	
		6.0				9		11	
Propagation time A, B, →V _{os} (H→L)	t _{PHL}	2.0	R _L =1 kΩ C _L =50 pF INH=GND			150		190	ns
		4.5				30		38	
		6.0				26		33	
Propagation time A, B, →V _{os} (L→H)	t _{PLH}	2.0	INH=GND			150		190	ns
		4.5				30		38	
		6.0				26		33	
Output Disable Time INH→V _{os} (H)	t _{PHZ}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5				30		38	
		6.0				26		33	
Output Disable Time INH→V _{os} (L)	t _{PLZ}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5				30		38	
		6.0				26		33	
Output Enable Time INH→V _{os} (H)	t _{PZH}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5				30		38	
		6.0				26		33	
Output Enable Time INH→V _{os} (L)	t _{PZL}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5				30		38	
		6.0				26		33	
Sine Wave Distortion		2.0	R _L =10 kΩ		0.1				ns
		4.5	C _L =50 pF						
		6.0	f _i =1 H, Y=½V _{CC} (P-P)						
Crosstalk 2 channel		2.0	R _L =1 kΩ		t. b. f				%
		4.5	Y=½V _{CC} (P-P)						
		6.0							
Crosstalk (Address Input→Output)		2.0	R _L =10kΩ		t. b. f				mV
		4.5	C _L =50 pF						
		6.0	INH or A, B, C=V _{CC}						
Feedthrough (OFF)		2.0	R _L =10kΩ		t. b. f				MHz
		4.5	C _L =50 pF						
		6.0	INH=GND, Y=½V _{CC} (P-P)						
Frequency Response		2.0	R _L =1 kΩ		t. b. f				MHz
		4.5	INH=½V _{CC} (P-P)						
		6.0							


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit

(Fig.1) Propagation Delay Time, Output Disable/Enable Time, Crosstalk Measuring Circuit




(Fig.2) Sine Wave Distortion, Feedthrough, Frequency Response Measuring Circuit





$$20 \log \frac{V_{os}}{V_{1s}} = -50 \text{dB}$$

$$20 \log \frac{V_{os}}{V_{1s}} = -3 \text{dB}$$

(Fig.3) Crosstalk Measuring Circuit



2. Waveforms



MN74HC4053/MN74HC4053S

Triple 2-Channel Analog Multiplexer/Demultiplexer

■ Description

MN74HC4053/MN74HC4053S are triple 2-channel multiplexers/demultiplexers for analog or digital signals. The switch to each channel becomes ON with the control signal. Since each switch ON resistance is low, it can be connected to low impedance circuits. Pin configuration is same as standard CMOS logic 4000 family.


■ Truth Table

Input		Channel ON
INH	S _A	
L	L	Y0A–ZA
L	H	Y1A–ZA
H	×	All OFF

Note:

1. ×: don't care

■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panafat package (SO-16D)

Pin Configuration (top view)



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5~+7.0	V	
Input/output voltage		V_i, V_o	-0.5~ $V_{CC}+0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_o	±35	mA	
Supply current		I_{CC}, I_{GND}	±70	mA	
Storage temperature range		T_{stg}	-65~+150	°C	
Power dissipation	MN74 HC4053	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 8mW/°C	
	MN74HC4053S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200mW at the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	V_{CC} (V)	Rating	Unit
Operating supply voltage	V_{CC}		2.0~6.0	V
Input/output voltage	V_i, V_o		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	ns
		4.5	0~500	ns
		6.0	0~400	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0		1.5			1.5		V
		4.5		3.15			3.15		V
		6.0		4.2			4.2		V
Input LOW voltage	V_{IL}	2.0				0.3		0.3	V
		4.5				0.9		0.9	V
		6.0				1.2		1.2	V
Input current	I_I	6.0	$V_i = V_{CC}$ or GND			±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_i = V_{CC}$ or GND $I_o = 0$			8.0		80.0	μA
Input/output off peak current	$I_{s(off)}$	6.0	$V_i = V_{IH}$ or V_{IL} $V_s = V_{CC}$ or GND			±0.1		±1.0	μA
On resistance	R_{ON}	2.0	$V_{is}: V_{CC} \sim \text{GND}$		1000	2000		3000	Ω
		3.0			200	400		600	Ω
		4.5			80	160		240	Ω
		6.0			60	120		180	Ω
Variation of On resistance	ΔR_{ON}	2.0			150				Ω
		3.0			25				Ω
		4.5			10				Ω
		6.0			7				Ω


■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)

Parameter	Symbol	V _{CC} (V)	Test Conditions	Temperature					Unit
				T _a =25°C			T _a =-40~+85°C		
				min.	typ.	max.	min.	max.	
Propagation time V _{is} → V _{os} (H→L)	t _{PHL}	2.0	R _L =1 kΩ C _L =50 pF INH=GND			50		65	ns
		4.5			5		10	13	
		6.0					9	11	
Propagation time V _{is} → V _{os} (L→H)	t _{PLH}	2.0	Input transition time=15 ns			50		65	ns
		4.5			4		10	13	
		6.0					9	11	
Propagation time A, B, → V _{os} (H→L)	t _{PHL}	2.0	R _L =1 kΩ C _L =50 pF			150		190	ns
		4.5			17		30	38	
		6.0					26	33	
Propagation time A, B, → V _{os} (L→H)	t _{PLH}	2.0	INH=GND			150		190	ns
		4.5			14		30	38	
		6.0					26	33	
Output Disable Time INH→V _{os} (H)	t _{PHZ}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5			18		30	38	
		6.0					26	33	
Output Enable Time INH→V _{os} (L)	t _{PLZ}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5			15		30	38	
		6.0					26	33	
Output Enable Time INH→V _{os} (H)	t _{PZH}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5			14		30	38	
		6.0					26	33	
Output Disable Time INH→V _{os} (L)	t _{PZL}	2.0	R _L =1 kΩ C _L =50 pF INH=V _{CC}			150		190	ns
		4.5			15		30	38	
		6.0					26	33	
Sine Wave Distortion		2.0	R _L =10 kΩ C _L =50 pF f _j =1 kHz, Y= ½ V _{CC} (P-P)						%
		4.5			0.1				
		6.0							
Crosstalk 2 channel		2.0	R _L =1 kΩ Y= ½ V _{CC} (P-P)						MHz
		4.5			t.b.f				
		6.0							
Crosstalk (Address Input→Output)		2.0	R _L =10 kΩ C _L =50 pF INH or A, B, C=V _{CC}						mV
		4.5			t.b.f				
		6.0							
Feedthrough (OFF)		2.0	R _L =10 kΩ C _L =50 pF INH=GND, Y= ½ V _{CC} (P-P)						MHz
		4.5			t.b.f				
		6.0							
Frequency Response		2.0	R _L =1 kΩ INH= ½ V _{CC} (P-P)						MHz
		4.5			t.b.f				
		6.0							


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit

(Fig. 1) Propagation Delay Time, Output Disable /Enable Time, Crosstalk Measuring Circuit




(Fig. 2) Sine Wave Distortion, Feedthrough, Frequency Response Measuring Circuit



$$20 \log \frac{V_{os}}{V_{1s}} = -50\text{dB}$$



$$20 \log \frac{V_{os}}{V_{1s}} = -3\text{dB}$$

(Fig. 3) Crosstalk Measuring Circuit



$$20 \log \frac{V_{os}}{V_{1s}} = -50\text{dB}$$

2. Waveforms




MN74HC4060/MN74HC4060S

14-Stage Ripple-Carry Binary Counter

■ Description

MN74HC4060/4060S are high-speed 14-stage ripple-carry counter. This counter provides increments on the falling edge of clock input. The clear input operates in the counter, and all outputs become "L" regardless of the clock, when the clear input is "H". The clock line is provided with 2-input terminal, which makes the connection with RC or crystal oscillation easy.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.





■ Truth Table

Clock	Reset	Output State
	L	No Change
	L	Advance to next state
x	H	All outputs are Low

Note:

- : The rise of clock from "L" to "H"
- : The fall of clock from "H" to "L"
- x : Don't care.

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter			Symbol	Rating	Unit
Supply voltage			V_{CC}	-0.5~+7.0	V
Input/output voltage			V_I, V_O	-0.5~ $V_{CC}+0.5$	V
Input protection diode current			I_{IK}	±20	mA
Output parasitic diode current			I_{OK}	±20	mA
Output current			I_O	±25	mA
Supply current			I_{CC}, I_{GND}	±50	mA
Storage temperature range			T_{stg}	-65~+150	°C
Power dissipation	MN74HC4060	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200m Watt the rate of 8mW/°C	
	MN74HC4060S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200m Watt the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operation supply voltage	V_{CC}		1.4~6.0	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	2.0	0~1000	
		4.5	0~500	ns
		6.0	0~400	

■ DC Characteristics (GND=0V)


Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	2.0				1.5			1.5		V
		4.5				3.15			3.15		
		6.0				4.2			4.2		
Input LOW voltage	V_{IL}	2.0						0.3		0.3	V
		4.5						0.9		0.9	
		6.0						1.2		1.2	
Output HIGH voltage	V_{OH}	2.0		-20.0	μA	1.9	2.0		1.9		V
		4.5	V_{IH}	-20.0	μA	4.4	4.5		4.4		
		6.0	or	-20.0	μA	5.9	6.0		5.9		
		4.5	V_{IL}	-4.0	mA	3.86			3.76		
		6.0		-5.2	mA	5.36			5.26		
Output LOW voltage	V_{OL}	2.0		20.0	μA		0.0	0.1		0.1	V
		4.5	V_{IH}	20.0	μA		0.0	0.1		0.1	
		6.0	or	20.0	μA		0.0	0.1		0.1	
		4.5	V_{IL}	4.0	mA			0.32		0.37	
		6.0		5.2	mA			0.32		0.37	
Input current	I_I	6.0	$V_I = V_{CC}$ or GND					±0.1		±1.0	μA
Quiescent supply current	I_{CC}	6.0	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA

■ AC Characteristics (GND=0V, Input transition time ≤ 6 ns, $C_L=50$ pF)


Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	2.0			8	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Output fall time	t_{THL}	2.0			6	75	95	ns	
		4.5				15	19		
		6.0				13	16		
Propagation time CLK \rightarrow Q4 (L \rightarrow H)	t_{PLH}	2.0				330	415	ns	
		4.5				66	83		
		6.0				56	70		
Propagation time CLK \rightarrow Q4 (H \rightarrow L)	t_{PHL}	2.0				330	415	ns	
		4.5				66	83		
		6.0				56	70		
Propagation time Qn \rightarrow Qn+1 (L \rightarrow H)	t_{PLH}	2.0				100	125	ns	
		4.5				20	25		
		6.0				17	21		
Propagation time Qn \rightarrow Qn+1 (H \rightarrow L)	t_{PHL}	2.0				100	125	ns	
		4.5				20	25		
		6.0				17	21		
Propagation time RESET \rightarrow Qn (H \rightarrow L)	t_{PHL}	2.0				150	190	ns	
		4.5				30	38		
		6.0				26	33		
Propagation time CLK, RESET	t_w	2.0				100	125	ns	
		4.5				20	25		
		6.0				17	21		
Minimum recovery time	t_{rem}	2.0				75	95	ns	
		4.5				15	19		
		6.0				13	16		
Maximum clock frequency	f_{max}	2.0				6	4	MHz	
		4.5				30	24		
		6.0				35	28		

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit (t_{PLH}, t_{PHL})



2. Switching Waveforms



MN74HCT4060/MN74HCT4060S

14-Stage Ripple-Carry Binary Counter (TTL Input)


■ Description

MN74HCT4060/MN74HCT4060S are high-speed 14-stage ripple-carry counter. This counter provides increments on the negative going edge of clock input. The clear input operates in the counter, and all outputs become "L" regardless of the clock, when the clear input is "H".

The clock line is provided with 2-input terminal, which makes the connection with RC or crystal oscillation easy.

All inputs are compatible with TTL logic level: 0.8V or less is logic "0" input and 2.0V or more is logic "1".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in V_{CC} and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.





■ Truth Table

Clock	Reset	Output State
	L	No Change
	L	Advance to next state
x	H	All outputs are Low

Note:

- : The rise of clock from "L" to "H"
- : The fall of clock from "H" to "L"
- x : Don't care.

■ Logic Diagram



■ Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit	
Supply voltage		V_{CC}	-0.5~+7.0	V	
Input/output voltage		V_I, V_O	-0.5~ $V_{CC}+0.5$	V	
Input protection diode current		I_{IK}	±20	mA	
Output parasitic diode current		I_{OK}	±20	mA	
Output current		I_O	±25	mA	
Supply current		I_{CC}, I_{GND}	±50	mA	
Storage temperature range		T_{stg}	-65~+150	°C	
Power dissipation	MN74HCT4060	$T_a = -40 \sim +60^\circ\text{C}$	P_D	400	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200m Watt the rate of 8mW/°C	
	MN74HCT4060S	$T_a = -40 \sim +60^\circ\text{C}$	P_D	275	mW
		$T_a = +60 \sim +85^\circ\text{C}$		Decrease to 200m Watt the rate of 3.8mW/°C	

■ Operating Conditions

Parameter	Symbol	$V_{CC}(V)$	Rating	Unit
Operation supply voltage	V_{CC}		4.5~5.5	V
Input/output voltage	V_I, V_O		0~ V_{CC}	V
Operating temperature range	T_A		-40~+85	°C
Input rise and fall time	t_r, t_f	4.5	0~500	ns

■ DC Characteristics (GND=0V)

Parameter	Symbol	V_{CC} (V)	Test Conditions			Temperature					Unit
			V_I	I_O	Unit	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
						min.	typ.	max.	min.	max.	
Input HIGH voltage	V_{IH}	4.5									V
		5.5				2.0			2.0		
Input LOW voltage	V_{IL}	4.5						0.8			V
		5.5							0.8		
Output HIGH voltage	V_{OH}	4.5	V_{IH} or V_{IL}	-20.0	μA	4.4	4.5		4.4		V
		4.5		-4.0	mA	3.86			3.76		
Output LOW voltage	V_{OL}	4.5	V_{IH} or V_{IL}	20.0	μA		0.0	0.1		0.1	V
		4.5		4.0	mA			0.32		0.37	
Input current	I_I	5.5	$V_I = V_{CC}$ or GND					±0.1		+1.0	μA
Quiescent supply current	I_{CC}	5.5	$V_I = V_{CC}$ or GND, $I_O = 0$					8.0		80.0	μA


■ AC Characteristics (GND=0V, Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)

Parameter	Symbol	V_{CC} (V)	Test Conditions	Temperature					Unit
				$T_a = 25^\circ\text{C}$			$T_a = -40 \sim +85^\circ\text{C}$		
				min.	typ.	max.	min.	max.	
Output rise time	t_{TLH}	4.5			8	15		19	ns
Output fall time	t_{THL}	4.5			6	15		19	ns
Propagation time CLK \rightarrow Q4 (L \rightarrow H)	t_{PLH}	4.5				66		83	ns
Propagation time CLK \rightarrow Q4 (H \rightarrow L)	t_{PHL}	4.5				66		83	ns
Propagation time Qn \rightarrow Qn+1 (L \rightarrow H)	t_{PLH}	4.5				20		25	ns
Propagation time Qn \rightarrow Qn+1 (H \rightarrow L)	t_{PHL}	4.5				20		25	ns
Propagation time RESET \rightarrow Qn (H \rightarrow L)	t_{PHL}	4.5				30		38	ns
Minimum pulse width	t_w	4.5				20		25	ns
Minimum recovery time	t_{rem}	4.5				15		19	ns
Maximum clock frequency	f_{max}	4.5		30			24		MHz


~~~~~

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit ( $t_{PLH}$ ,  $t_{PHL}$ )



2. Switching Waveforms




# MN74HC4066/MN74HC4066S

## Quad Analog Switch


### ■ Description

MN74HC4066/MN74HC4066S are quad independent bidirectional analog switch. When inhibit input (INH) is “H”, the state between switch input and output becomes LOW impedance (ON). When inhibit input is “L”, it becomes HIGH impedance (OFF). Pin configuration is same as standard CMOS logic 4000 family.

### ■ Schematic Diagram



P-1




14-pin plastic DIL package

P-2



14-pin Panafiat package (SO-14D)

Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |             | Symbol                        | Rating                   | Unit                                                |    |
|--------------------------------|-------------|-------------------------------|--------------------------|-----------------------------------------------------|----|
| Supply voltage                 |             | $V_{CC}$                      | $-0.5 \sim +7.0$         | V                                                   |    |
| Input/output voltage           |             | $V_I, V_O$                    | $-0.5 \sim V_{CC} + 0.5$ | V                                                   |    |
| Input protection diode current |             | $I_{IK}$                      | $\pm 20$                 | mA                                                  |    |
| Output parasitic diode current |             | $I_{OK}$                      | $\pm 20$                 | mA                                                  |    |
| Output current                 |             | $I_O$                         | $\pm 35$                 | mA                                                  |    |
| Supply current                 |             | $I_{CC}, I_{GND}$             | $\pm 70$                 | mA                                                  |    |
| Storage temperature range      |             | $T_{stg}$                     | $-65 \sim +150$          | $^{\circ}C$                                         |    |
| Power dissipation              | MN74HC4066  | $T_a = -40 \sim +60^{\circ}C$ | $P_D$                    | 400                                                 | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}C$ |                          | Decrease to 200mW at the rate of 8mW/ $^{\circ}C$   |    |
|                                | MN74HC4066S | $T_a = -40 \sim +60^{\circ}C$ | $P_D$                    | 275                                                 | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}C$ |                          | Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$ |    |

### ■ Operating Conditions

| Parameter                   | Symbol                          | V <sub>CC</sub> (V) | Rating            | Unit |
|-----------------------------|---------------------------------|---------------------|-------------------|------|
| Operating supply voltage    | V <sub>CC</sub>                 |                     | 2.0~6.0           | V    |
| Input/output voltage        | V <sub>I</sub> , V <sub>O</sub> |                     | 0~V <sub>CC</sub> | V    |
| Operating temperature range | T <sub>A</sub>                  |                     | -40~+85           | °C   |
| Input rise and fall time    | t <sub>r</sub> , t <sub>f</sub> | 2.0                 | 0~1000            | ns   |
|                             |                                 | 4.5                 | 0~500             | ns   |
|                             |                                 | 6.0                 | 0~400             | ns   |

### ■ DC Characteristics (GND=0V)

| Parameter                     | Symbol              | V <sub>CC</sub><br>(V) | Test Conditions                                                                                | Temperature          |      |      |                           |      | Unit |
|-------------------------------|---------------------|------------------------|------------------------------------------------------------------------------------------------|----------------------|------|------|---------------------------|------|------|
|                               |                     |                        |                                                                                                | T <sub>a</sub> =25°C |      |      | T <sub>a</sub> =-40~+85°C |      |      |
|                               |                     |                        |                                                                                                | min.                 | typ. | max. | min.                      | max. |      |
| Input HIGH voltage            | V <sub>IH</sub>     | 2.0                    |                                                                                                | 1.5                  |      |      | 1.5                       |      | V    |
|                               |                     | 4.5                    |                                                                                                | 3.15                 |      |      | 3.15                      |      | V    |
|                               |                     | 6.0                    |                                                                                                | 4.2                  |      |      | 4.2                       |      | V    |
| Input LOW voltage             | V <sub>IL</sub>     | 2.0                    |                                                                                                |                      |      | 0.3  |                           | 0.3  | V    |
|                               |                     | 4.5                    |                                                                                                |                      |      | 0.9  |                           | 0.9  | V    |
|                               |                     | 6.0                    |                                                                                                |                      |      | 1.2  |                           | 1.2  | V    |
| Input current                 | I <sub>I</sub>      | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND                                                         |                      |      | ±0.1 |                           | ±1.0 | μA   |
| Quiescent supply current      | I <sub>CC</sub>     | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND<br>I <sub>O</sub> =0                                    |                      |      | 2.0  |                           | 20.0 | μA   |
| Input/output off peak current | I <sub>S(off)</sub> | 6.0                    | V <sub>I</sub> =V <sub>IH</sub> or V <sub>IL</sub><br> V <sub>S</sub>  =V <sub>CC</sub> or GND |                      |      | ±1.0 |                           | ±0.1 | μA   |
| On resistance                 | R <sub>ON</sub>     | 2.0                    | V <sub>IS</sub> : V <sub>CC</sub> ~GND                                                         |                      | 1000 | 2000 |                           | 3000 | Ω    |
|                               |                     | 3.0                    |                                                                                                |                      | 200  | 400  |                           | 600  | Ω    |
|                               |                     | 4.5                    |                                                                                                |                      | 80   | 160  |                           | 240  | Ω    |
|                               |                     | 6.0                    |                                                                                                |                      | 60   | 120  |                           | 180  | Ω    |
| Variation of On resistance    | ΔR <sub>ON</sub>    | 2.0                    |                                                                                                |                      | 150  |      |                           |      | Ω    |
|                               |                     | 3.0                    |                                                                                                |                      | 25   |      |                           |      | Ω    |
|                               |                     | 4.5                    |                                                                                                |                      | 10   |      |                           |      | Ω    |
|                               |                     | 6.0                    |                                                                                                |                      | 7    |      |                           |      | Ω    |


**■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )**

| Parameter                                       | Symbol    | $V_{CC}$<br>(V) | Test Conditions                                                                                                | Temperature              |       |      |                                    |      | Unit |
|-------------------------------------------------|-----------|-----------------|----------------------------------------------------------------------------------------------------------------|--------------------------|-------|------|------------------------------------|------|------|
|                                                 |           |                 |                                                                                                                | $T_a = 25^\circ\text{C}$ |       |      | $T_a = -40 \sim +85^\circ\text{C}$ |      |      |
|                                                 |           |                 |                                                                                                                | min.                     | typ.  | max. | min.                               | max. |      |
| Propagation time<br>(H $\rightarrow$ L)         | $t_{PHL}$ | 2.0             | $R_L = 1\text{k}\Omega$<br>$C_L = 50\text{pF}$                                                                 |                          |       | 50   |                                    | 65   | ns   |
|                                                 |           | 4.5             |                                                                                                                |                          |       | 10   |                                    | 13   |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       | 9    |                                    | 11   |      |
| Propagation time<br>(L $\rightarrow$ H)         | $t_{PLH}$ | 2.0             | INH = $V_{CC}$<br>Input transition<br>time = 15 ns                                                             |                          |       | 50   |                                    | 65   | ns   |
|                                                 |           | 4.5             |                                                                                                                |                          |       | 10   |                                    | 13   |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       | 9    |                                    | 11   |      |
| 3-state propagation time<br>(H $\rightarrow$ Z) | $t_{PHZ}$ | 2.0             | $R_L = 1\text{k}\Omega$<br>$C_L = 50\text{pF}$                                                                 |                          |       | 150  |                                    | 190  | ns   |
|                                                 |           | 4.5             |                                                                                                                |                          |       | 30   |                                    | 38   |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       | 26   |                                    | 33   |      |
| 3-state propagation time<br>(Z $\rightarrow$ H) | $t_{PZH}$ | 2.0             | Y = $V_{CC}$<br>$R_L \rightarrow \text{GND}$                                                                   |                          |       | 150  |                                    | 190  | ns   |
|                                                 |           | 4.5             |                                                                                                                |                          |       | 30   |                                    | 38   |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       | 26   |                                    | 33   |      |
| 3-state propagation time<br>(L $\rightarrow$ Z) | $t_{PLZ}$ | 2.0             | $R_L = 10\text{k}\Omega$<br>$C_L = 50\text{pF}$                                                                |                          |       | 150  |                                    | 190  | ns   |
|                                                 |           | 4.5             |                                                                                                                |                          |       | 30   |                                    | 38   |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       | 26   |                                    | 33   |      |
| 3-state propagation time<br>(Z $\rightarrow$ L) | $t_{PZL}$ | 2.0             | Y = GND<br>$R_L \rightarrow V_{CC}$                                                                            |                          |       | 150  |                                    | 190  | ns   |
|                                                 |           | 4.5             |                                                                                                                |                          |       | 30   |                                    | 38   |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       | 26   |                                    | 33   |      |
| Sine Wave Distortion                            |           | 2.0             | $R_L = 10\text{k}\Omega$<br>$C_L = 50\text{pF}$<br>$f_i = 1\text{kHz}$<br>$Y = \frac{1}{2} V_{CC}(\text{P-P})$ |                          | 0.1   |      |                                    |      | %    |
| Crosstalk<br>2 channel                          |           | 2.0             | $P_L = 1\text{k}\Omega$<br>$Y = \frac{1}{2} V_{CC}(\text{P-P})$                                                |                          |       |      |                                    |      | MHz  |
|                                                 |           | 4.5             |                                                                                                                |                          | t.b.f |      |                                    |      |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       |      |                                    |      |      |
| Crosstalk<br>INH $\rightarrow$ $V_{SS}$         |           | 2.0             | $R_L = 10\text{k}\Omega$<br>$C_L = 50\text{pF}$<br>INH = $V_{CC}$                                              |                          |       |      |                                    |      | mV   |
|                                                 |           | 4.5             |                                                                                                                |                          | t.b.f |      |                                    |      |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       |      |                                    |      |      |
| Feedthrough                                     |           | 2.0             | $R_L = 1\text{k}\Omega$<br>$C_L = 50\text{pF}$<br>INH = GND<br>$Y = \frac{1}{2} V_{CC}(\text{P-P})$            |                          |       |      |                                    |      | MHz  |
|                                                 |           | 4.5             |                                                                                                                |                          | t.b.f |      |                                    |      |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       |      |                                    |      |      |
| Frequency Response                              |           | 2.0             | $R_L = 1\text{k}\Omega$<br>INH = $V_{CC}$                                                                      |                          |       |      |                                    |      | MHz  |
|                                                 |           | 4.5             |                                                                                                                |                          | t.b.f |      |                                    |      |      |
|                                                 |           | 6.0             |                                                                                                                |                          |       |      |                                    |      |      |


• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit ( $t_{PLH}, t_{PHL}$ )



(Fig.1) Propagation Delay Time, Crosstalk Measuring circuit




(Fig.3) Crosstalk Measuring Circuit




(Fig.2) Sine Wave Distortion, Feedthrough Measuring Circuit



2. Switching Time Waveforms



( $V_{1s} \rightarrow V_{os}$ )



# MN74HC4075/MN74HC4075S


## Triple 3-Input OR Gates

### ■ Description


MN74HC4075/MN74HC4075S contain three 3-input positive isolation OR gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to minimum. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard CMOS 4000 logic family.

### ■ Logic Diagram (1 gate)



P-1




14-pin plastic DIL package

P-2



14-pin Panaflet package (SO-14D)

Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |             | Symbol                               | Rating                   | Unit               |    |
|--------------------------------|-------------|--------------------------------------|--------------------------|--------------------|----|
| Supply voltage                 |             | $V_{CC}$                             | $-0.5 \sim +7.0$         | V                  |    |
| Input/output voltage           |             | $V_I, V_O$                           | $-0.5 \sim V_{CC} + 0.5$ | V                  |    |
| Input protection diode current |             | $I_{IK}$                             | $\pm 20$                 | mA                 |    |
| Output parasitic diode current |             | $I_{OK}$                             | $\pm 20$                 | mA                 |    |
| Output current                 |             | $I_O$                                | $\pm 25$                 | mA                 |    |
| Supply current                 |             | $I_{CC}, I_{GND}$                    | $\pm 50$                 | mA                 |    |
| Storage temperature range      |             | $T_{stg}$                            | $-65 \sim +150$          | $^{\circ}\text{C}$ |    |
| Power dissipation              | MN74HC4075  | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 400                | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          |                    |    |
|                                | MN74HC4075S | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 275                | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          |                    |    |

### ■ Operating Conditions

| Parameter                   | Symbol                          | V <sub>CC</sub> (V) | Rating            | Unit |
|-----------------------------|---------------------------------|---------------------|-------------------|------|
| Operating supply voltage    | V <sub>CC</sub>                 |                     | 1.4~6.0           | V    |
| Input/output voltage        | V <sub>I</sub> , V <sub>O</sub> |                     | 0~V <sub>CC</sub> | V    |
| Operating temperature range | T <sub>A</sub>                  |                     | -40~+85           | °C   |
| Input rise and fall time    | t <sub>r</sub> , t <sub>f</sub> | 2.0                 | 0~1000            | ns   |
|                             |                                 | 4.5                 | 0~500             | ns   |
|                             |                                 | 6.0                 | 0~400             | ns   |

### ■ DC Characteristics (GND=0V)

| Parameter                | Symbol          | V <sub>CC</sub><br>(V) | Test Conditions                                           |                |      | Temperature          |      |      |                           |      | Unit |    |
|--------------------------|-----------------|------------------------|-----------------------------------------------------------|----------------|------|----------------------|------|------|---------------------------|------|------|----|
|                          |                 |                        | V <sub>I</sub>                                            | I <sub>O</sub> | Unit | T <sub>a</sub> =25°C |      |      | T <sub>a</sub> =-40~+85°C |      |      |    |
|                          |                 |                        |                                                           |                |      | min.                 | typ. | max. | min.                      | max. |      |    |
| Input HIGH voltage       | V <sub>IH</sub> | 2.0                    |                                                           |                |      | 1.5                  |      |      | 1.5                       |      | V    |    |
|                          |                 | 4.5                    |                                                           |                |      | 3.15                 |      |      | 3.15                      |      |      |    |
|                          |                 | 6.0                    |                                                           |                |      | 4.2                  |      |      | 4.2                       |      |      |    |
| Input LOW voltage        | V <sub>IL</sub> | 2.0                    |                                                           |                |      |                      |      | 0.3  |                           | 0.3  | V    |    |
|                          |                 | 4.5                    |                                                           |                |      |                      |      | 0.9  |                           | 0.9  |      |    |
|                          |                 | 6.0                    |                                                           |                |      |                      |      | 1.2  |                           | 1.2  |      |    |
| Output HIGH voltage      | V <sub>OH</sub> | 2.0                    | V <sub>IH</sub><br>or<br>V <sub>IL</sub>                  | -20.0          | μA   | 1.9                  | 2.0  |      | 1.9                       |      | V    |    |
|                          |                 | 4.5                    |                                                           | -20.0          | μA   | 4.4                  | 4.5  |      | 4.4                       |      |      |    |
|                          |                 | 6.0                    |                                                           | -20.0          | μA   | 5.9                  | 6.0  |      | 5.9                       |      |      |    |
|                          |                 | 4.5                    |                                                           | -4.0           | mA   | 3.86                 |      |      | 3.76                      |      |      |    |
|                          |                 | 6.0                    |                                                           | -5.2           | mA   | 5.36                 |      |      | 5.26                      |      |      |    |
| Output LOW voltage       | V <sub>OL</sub> | 2.0                    | V <sub>IL</sub>                                           | 20.0           | μA   |                      | 0.0  | 0.1  |                           | 0.1  | V    |    |
|                          |                 | 4.5                    |                                                           | 20.0           | μA   |                      | 0.0  | 0.1  |                           | 0.1  |      |    |
|                          |                 | 6.0                    |                                                           | 20.0           | μA   |                      | 0.0  | 0.1  |                           | 0.1  |      |    |
|                          |                 | 4.5                    |                                                           | 4.0            | mA   |                      |      | 0.32 |                           | 0.37 |      |    |
|                          |                 | 6.0                    |                                                           | 5.2            | mA   |                      |      | 0.32 |                           | 0.37 |      |    |
| Input current            | I <sub>I</sub>  | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND                    |                |      |                      |      |      | ±0.1                      |      | ±1.0 | μA |
| Quiescent supply current | I <sub>CC</sub> | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND, I <sub>O</sub> =0 |                |      |                      |      |      | 2.0                       |      | 20.0 | μA |

### ■ AC Characteristics (GND=0V, Input transition time ≤6ns, C<sub>L</sub>=50pF)

| Parameter                 | Symbol           | V <sub>CC</sub><br>(V) | Test Conditions | Temperature          |      |      |                           |      | Unit |
|---------------------------|------------------|------------------------|-----------------|----------------------|------|------|---------------------------|------|------|
|                           |                  |                        |                 | T <sub>a</sub> =25°C |      |      | T <sub>a</sub> =-40~+85°C |      |      |
|                           |                  |                        |                 | min.                 | typ. | max. | min.                      | max. |      |
| Output rise time          | t <sub>TLH</sub> | 2.0                    |                 |                      | 25   | 75   |                           | 95   | ns   |
|                           |                  | 4.5                    |                 |                      | 8    | 15   |                           | 19   |      |
|                           |                  | 6.0                    |                 |                      | 7    | 13   |                           | 16   |      |
| Output fall time          | t <sub>THL</sub> | 2.0                    |                 |                      | 20   | 75   |                           | 95   | ns   |
|                           |                  | 4.5                    |                 |                      | 7    | 15   |                           | 19   |      |
|                           |                  | 6.0                    |                 |                      | 6    | 13   |                           | 16   |      |
| Propagation time<br>(L→H) | t <sub>PLH</sub> | 2.0                    |                 |                      | 25   | 75   |                           | 95   | ns   |
|                           |                  | 4.5                    |                 |                      | 8    | 15   |                           | 19   |      |
|                           |                  | 6.0                    |                 |                      | 7    | 13   |                           | 16   |      |
| Propagation time<br>(H→L) | t <sub>PHL</sub> | 2.0                    |                 |                      | 25   | 75   |                           | 95   | ns   |
|                           |                  | 4.5                    |                 |                      | 8    | 15   |                           | 19   |      |
|                           |                  | 6.0                    |                 |                      | 7    | 13   |                           | 16   |      |



# MN74HC4078/MN74HC4078S


## 8-Input NOR Gate

### ■ Description


MN74HC4078/MN74HC4078S contain 8-input positive isolation NOR gate circuits.

Adoption of a silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. Input/output transfer characteristics have been improved by applying a buffer to the gate output, and fluctuation of transfer time due to increased load capacitance is limited to the minimum. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in  $V_{DD}$  and  $V_{SS}$  for protection of the input/output against damage by static electricity. Same pin configuration and function as the standard CMOS 4000 logic family.

### ■ Logic Diagram



P-1




14-pin plastic DIL package

P-2



14-pin Panafiat package (SO-14D)

### Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |               | Symbol                               | Rating                   | Unit                                                       |    |
|--------------------------------|---------------|--------------------------------------|--------------------------|------------------------------------------------------------|----|
| Supply voltage                 |               | $V_{CC}$                             | $-0.5 \sim +7.0$         | V                                                          |    |
| Input/output voltage           |               | $V_i, V_o$                           | $-0.5 \sim V_{CC} + 0.5$ | V                                                          |    |
| Input protection diode current |               | $I_{IK}$                             | $\pm 20$                 | mA                                                         |    |
| Output parasitic diode current |               | $I_{OK}$                             | $\pm 20$                 | mA                                                         |    |
| Output current                 |               | $I_o$                                | $\pm 25$                 | mA                                                         |    |
| Supply current                 |               | $I_{CC}, I_{GND}$                    | $\pm 50$                 | mA                                                         |    |
| Storage temperature range      |               | T stg                                | $-65 \sim +150$          | $^{\circ}\text{C}$                                         |    |
| Power dissipation              | MN74 HC4078   | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 400                                                        | mW |
|                                |               | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          | Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$   |    |
|                                | MN74 HC4078 S | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 275                                                        | mW |
|                                |               | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          | Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$ |    |

### ■ Operating Conditions

| Parameter                   | Symbol                          | V <sub>CC</sub> (V) | Rating            | Unit |
|-----------------------------|---------------------------------|---------------------|-------------------|------|
| Operating supply voltage    | V <sub>CC</sub>                 |                     | 1.4~6.0           | V    |
| Input/output voltage        | V <sub>I</sub> , V <sub>O</sub> |                     | 0~V <sub>CC</sub> | V    |
| Operating temperature range | T <sub>A</sub>                  |                     | -40~+85           | °C   |
| Input rise and fall time    | t <sub>r</sub> , t <sub>f</sub> | 2.0                 | 0~1000            | ns   |
|                             |                                 | 4.5                 | 0~500             | ns   |
|                             |                                 | 6.0                 | 0~400             | ns   |

### ■ DC Characteristics (GND=0V)

| Parameter                | Symbol          | V <sub>CC</sub><br>(V) | Test Conditions                                           |                |      | Temperature          |      |      |                             |      | Unit |
|--------------------------|-----------------|------------------------|-----------------------------------------------------------|----------------|------|----------------------|------|------|-----------------------------|------|------|
|                          |                 |                        | V <sub>I</sub>                                            | I <sub>O</sub> | Unit | T <sub>a</sub> =25°C |      |      | T <sub>a</sub> =-40°C~+85°C |      |      |
|                          |                 |                        |                                                           |                |      | min.                 | typ. | max. | min.                        | max. |      |
| Input HIGH voltage       | V <sub>IH</sub> | 2.0                    |                                                           |                |      | 1.5                  |      |      | 1.5                         |      | V    |
|                          |                 | 4.5                    |                                                           |                |      | 3.15                 |      |      | 3.15                        |      |      |
|                          |                 | 6.0                    |                                                           |                |      | 4.2                  |      |      | 4.2                         |      |      |
| Input LOW voltage        | V <sub>IL</sub> | 2.0                    |                                                           |                |      |                      |      | 0.3  |                             | 0.3  | V    |
|                          |                 | 4.5                    |                                                           |                |      |                      |      | 0.9  |                             | 0.9  |      |
|                          |                 | 6.0                    |                                                           |                |      |                      |      | 1.2  |                             | 1.2  |      |
| Output HIGH voltage      | V <sub>OH</sub> | 2.0                    | V <sub>IH</sub><br>or<br>V <sub>IL</sub>                  | -20.0          | μA   | 1.9                  | 2.0  | 0.1  | 1.9                         | 0.1  | V    |
|                          |                 | 4.5                    |                                                           | -20.0          | μA   | 4.4                  | 4.5  | 0.1  | 4.4                         | 0.1  |      |
|                          |                 | 6.0                    |                                                           | -20.0          | μA   | 5.9                  | 6.0  | 0.1  | 5.9                         | 0.1  |      |
|                          |                 | 4.5                    |                                                           | -4.0           | mA   | 3.86                 |      | 0.32 | 3.76                        | 0.37 |      |
|                          |                 | 6.0                    |                                                           | -5.2           | mA   | 5.36                 |      | 0.32 | 5.26                        | 0.37 |      |
| Output LOW voltage       | V <sub>OL</sub> | 2.0                    | V <sub>IH</sub><br>or<br>V <sub>IL</sub>                  | 20.0           | μA   |                      | 0.0  | 0.1  |                             | 0.1  | V    |
|                          |                 | 4.5                    |                                                           | 20.0           | μA   |                      | 0.0  | 0.1  |                             | 0.1  |      |
|                          |                 | 6.0                    |                                                           | 20.0           | μA   |                      | 0.0  | 0.1  |                             | 0.1  |      |
|                          |                 | 4.5                    |                                                           | 4.0            | mA   |                      |      | 0.32 |                             | 0.37 |      |
|                          |                 | 6.0                    |                                                           | 5.2            | mA   |                      |      | 0.32 |                             | 0.37 |      |
| Input current            | I <sub>I</sub>  | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND                    |                |      |                      |      | ±0.1 |                             | ±1.0 | μA   |
| Quiescent supply current | I <sub>CC</sub> | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND, I <sub>O</sub> =0 |                |      |                      |      | 2.0  |                             | 20.0 | μA   |

### ■ AC Characteristics (GND=0V, Input transition time ≤6ns, C<sub>L</sub>=50pF)

| Parameter                 | Symbol           | V <sub>CC</sub><br>(V) | Test Conditions | Temperature          |      |      |                           |      | Unit |
|---------------------------|------------------|------------------------|-----------------|----------------------|------|------|---------------------------|------|------|
|                           |                  |                        |                 | T <sub>a</sub> =25°C |      |      | T <sub>a</sub> =-40~+85°C |      |      |
|                           |                  |                        |                 | min.                 | typ. | max. | min.                      | max. |      |
| Output rise time          | t <sub>TLH</sub> | 2.0                    |                 |                      | 25   | 75   |                           | 95   | ns   |
|                           |                  | 4.5                    |                 |                      | 8    | 15   |                           | 19   |      |
|                           |                  | 6.0                    |                 |                      | 7    | 13   |                           | 16   |      |
| Output fall time          | t <sub>THL</sub> | 2.0                    |                 |                      | 20   | 75   |                           | 95   | ns   |
|                           |                  | 4.5                    |                 |                      | 7    | 15   |                           | 19   |      |
|                           |                  | 6.0                    |                 |                      | 6    | 13   |                           | 16   |      |
| Propagation time<br>(L→H) | t <sub>PLH</sub> | 2.0                    |                 |                      |      | 125  |                           | 155  | ns   |
|                           |                  | 4.5                    |                 |                      | 15   | 25   |                           | 31   |      |
|                           |                  | 6.0                    |                 |                      |      | 21   |                           | 26   |      |
| Propagation time<br>(H→L) | t <sub>PHL</sub> | 2.0                    |                 |                      |      | 125  |                           | 155  | ns   |
|                           |                  | 4.5                    |                 |                      | 13   | 25   |                           | 31   |      |
|                           |                  | 6.0                    |                 |                      |      | 21   |                           | 26   |      |

# MN74HC4301/MN74HC4301S

## TTL Input Octal TRI-STATE Latch with Inverting Outputs

### ■ Description

MN74HC4301/MN74HC4301S contain TTL input octal tri-state latches with inverting outputs. All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2.0V or more logic "1". High output driving capacity and tri-state output driving capacity and tri-state output are suited for the use of common bus line in the bus utilized system. When output disable input is "L", and latch enable input is "H", data input is inverted and transferred to output.

When latch enable is "L", data input is maintained as is until when latch enable input becomes "H" again.

When output disable input is "H", all outputs become high impedance state regardless of other inputs or data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


### ■ Truth Table

| Output Control | Enable | D | Output         |
|----------------|--------|---|----------------|
| L              | H      | H | L              |
| L              | H      | L | H              |
| L              | L      | X | Q <sub>0</sub> |
| H              | X      | X | Hi-Z           |


Note:

1. X: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance
3. Q<sub>0</sub>: Q level prior to determination of input condition shown in table

### ■ Logic Diagram




P-5




20-pin plastic DIL package

P-6



20-pin Panaflat package (SO-20D)

Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |              |                                    | Symbol            | Rating                                    | Unit |
|--------------------------------|--------------|------------------------------------|-------------------|-------------------------------------------|------|
| Supply voltage                 |              |                                    | $V_{CC}$          | $-0.5 \sim +7.0$                          | V    |
| Input/output voltage           |              |                                    | $V_I, V_O$        | $-0.5 \sim V_{CC} + 0.5$                  | V    |
| Input protection diode current |              |                                    | $I_{IK}$          | $\pm 20$                                  | mA   |
| Output parasitic diode current |              |                                    | $I_{OK}$          | $\pm 20$                                  | mA   |
| Output current                 |              |                                    | $I_O$             | $\pm 35$                                  | mA   |
| Supply current                 |              |                                    | $I_{CC}, I_{GND}$ | $\pm 70$                                  | mA   |
| Storage temperature range      |              |                                    | $T_{stg}$         | $-65 \sim +150$                           | °C   |
| Power dissipation              | MN74 HC4301  | $T_a = -40 \sim +60^\circ\text{C}$ | $P_D$             | 400                                       | mW   |
|                                |              | $T_a = +60 \sim +85^\circ\text{C}$ |                   | Decrease to 200mW at the rate of 8mW/°C   |      |
|                                | MN74 HC4301S | $T_a = -40 \sim +60^\circ\text{C}$ | $P_D$             | 275                                       | mW   |
|                                |              | $T_a = +60 \sim +85^\circ\text{C}$ |                   | Decrease to 200mW at the rate of 3.8mW/°C |      |

### ■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}(V)$ | Rating         | Unit |
|-----------------------------|------------|-------------|----------------|------|
| Operating supply voltage    | $V_{CC}$   |             | 4.5~5.5        | V    |
| Input/output voltage        | $V_I, V_O$ |             | 0~ $V_{CC}$    | V    |
| Operating temperature range | TA         |             | $-40 \sim +85$ | °C   |
| Input rise and fall time    | $t_r, t_f$ | 4.5         | 0~500          | ns   |

### ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol   | $V_{CC}$<br>(V) | Test Conditions                                     |       |               | Temperature              |      |           |                                    |           | Unit          |
|----------------------------------|----------|-----------------|-----------------------------------------------------|-------|---------------|--------------------------|------|-----------|------------------------------------|-----------|---------------|
|                                  |          |                 | $V_I$                                               | $I_O$ | Unit          | $T_a = 25^\circ\text{C}$ |      |           | $T_a = -40 \sim +85^\circ\text{C}$ |           |               |
|                                  |          |                 |                                                     |       |               | min.                     | typ. | max.      | min.                               | max.      |               |
| Input HIGH voltage               | $V_{IH}$ | 4.5<br>5.5      |                                                     |       |               | 2.0                      |      |           | 2.0                                |           | V             |
| Input LOW voltage                | $V_{IL}$ | 4.5<br>5.5      |                                                     |       |               |                          |      | 0.8       |                                    | 0.8       | V             |
| Output HIGH voltage              | $V_{OH}$ | 4.5             | $V_{IH}$<br>or<br>$V_{IL}$                          | -20.0 | $\mu\text{A}$ | 4.4                      | 4.5  |           | 4.4                                |           | V             |
|                                  |          | 4.5             |                                                     | -6.0  | mA            | 3.86                     |      |           | 3.76                               |           | V             |
| Output LOW voltage               | $V_{OL}$ | 4.5             | $V_{IH}$<br>or<br>$V_{IL}$                          | 20.0  | $\mu\text{A}$ |                          | 0.0  | 0.1       |                                    | 0.1       | V             |
|                                  |          | 4.5             |                                                     | 6.0   | mA            |                          |      | 0.32      |                                    | 0.37      | V             |
| Input current                    | $I_I$    | 5.5             | $V_I = V_{CC}$ or GND                               |       |               |                          |      | $\pm 0.1$ |                                    | $\pm 1.0$ | $\mu\text{A}$ |
| 3-state output off state current | $I_{OZ}$ | 5.5             | $V_I = V_{IH}$ or $V_{IL}$<br>$V_O = V_{CC}$ or GND |       |               |                          |      | $\pm 0.5$ |                                    | $\pm 5.0$ | $\mu\text{A}$ |
| Quiescent supply current         | $I_{CC}$ | 5.5             | $V_I = V_{CC}$ or GND, $I_O = 0$                    |       |               |                          |      | 8.0       |                                    | 80.0      | $\mu\text{A}$ |


**■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )**

| Parameter                                                                   | Symbol    | $V_{CC}$<br>(V) | Test Conditions         | Temperature Condition  |      |      |                                |      | Unit |
|-----------------------------------------------------------------------------|-----------|-----------------|-------------------------|------------------------|------|------|--------------------------------|------|------|
|                                                                             |           |                 |                         | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                                                                             |           |                 |                         | min.                   | typ. | max. | min.                           | max. |      |
| Output rise time                                                            | $t_{rLH}$ | 4.5             |                         |                        | 8    | 15   |                                | 19   | ns   |
| Output fall time                                                            | $t_{rHL}$ | 4.5             |                         |                        | 7    | 15   |                                | 19   | ns   |
| Propagation time<br>$D \rightarrow \overline{Q}$ (L $\rightarrow$ H)        | $t_{pLH}$ | 4.5             |                         |                        | 10   | 20   |                                | 25   | ns   |
| Propagation time<br>$D \rightarrow \overline{Q}$ (H $\rightarrow$ L)        | $t_{pHL}$ | 4.5             |                         |                        | 14   | 25   |                                | 31   | ns   |
| Propagation time<br>enable $G \rightarrow \overline{Q}$ (L $\rightarrow$ H) | $t_{pLH}$ | 4.5             |                         |                        | 12   | 25   |                                | 31   | ns   |
| Propagation time<br>enable $G \rightarrow \overline{Q}$ (H $\rightarrow$ L) | $t_{pHL}$ | 4.5             |                         |                        | 17   | 30   |                                | 38   | ns   |
| 3-state propagation time<br>(H $\rightarrow$ Z)                             | $t_{pHZ}$ | 4.5             | $R_I = 1\text{k}\Omega$ |                        | 15   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(L $\rightarrow$ Z)                             | $t_{pLZ}$ | 4.5             | $R_I = 1\text{k}\Omega$ |                        | 15   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ H)                             | $t_{pZH}$ | 4.5             | $R_I = 1\text{k}\Omega$ |                        | 10   | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ L)                             | $t_{pZL}$ | 4.5             | $R_I = 1\text{k}\Omega$ |                        | 18   | 30   |                                | 38   | ns   |


• Switching Time Measuring Circuit and Waveforms

[1]  $t_{TLH}$ ,  $t_{THL}$ ,  $t_{PLH}$  /  $t_{PHL}$  ( $D \rightarrow \bar{Q}$ )

1. Measuring Circuit




2. Waveforms




[2]  $t_{PLH}$  /  $t_{PHL}$  ( $EG \rightarrow \bar{Q}$ )

1. Measuring Circuit




2. Waveforms




[3]  $t_{PHZ}$ ,  $t_{PZH}$

1. Measuring Circuit




2. Waveforms



[4]  $t_{PLZ}$ ,  $t_{PZL}$

1. Measuring Circuit



2. Waveforms

See above [3] 2. for waveforms.

# MN74HC4302/MN74HC4302S


## TTL Input Octal TRI-STATE Latches

### ■ Description

MN74HC4302/MN74HC4302S contain TTL input octal tri-state latches with outputs. All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2.0V or more logic "1". High output driving capacity and tri-state output driving capacity and tri-state output are suited for the use of common bus line in the bus utilized system. When output disable input is "L", and latch enable input is "H", data input is inverted and transferred to output. When latch enable is "L", data input is maintained as is until when latch enable input becomes "H" again.

When output disable input is "H", all outputs become high impedance state regardless of other inputs or data hold circuits. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.

P-5



20-pin plastic DIL package

P-6



20-pin Panaflet package (SO-20D)


### ■ Truth Table

| Output Control | Enable G | D | Output |
|----------------|----------|---|--------|
| L              | H        | H | H      |
| L              | H        | L | L      |
| L              | L        | × | $Q_0$  |
| H              | ×        | × | Hi-Z   |


Note:

1. ×: Either HIGH or LOW; it doesn't matter
2. Hi-Z: High impedance
3.  $Q_0$ : Q level prior to determination of input condition shown in table

### ■ Logic Diagram



Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |             | Symbol                             | Rating                   | Unit                                      |    |
|--------------------------------|-------------|------------------------------------|--------------------------|-------------------------------------------|----|
| Supply voltage                 |             | $V_{CC}$                           | $-0.5 \sim +7.0$         | V                                         |    |
| Input/output voltage           |             | $V_I, V_O$                         | $-0.5 \sim V_{CC} + 0.5$ | V                                         |    |
| Input protection diode current |             | $I_{IK}$                           | $\pm 20$                 | mA                                        |    |
| Output parasitic diode current |             | $I_{OK}$                           | $\pm 20$                 | mA                                        |    |
| Output current                 |             | $I_O$                              | $\pm 35$                 | mA                                        |    |
| Supply current                 |             | $I_{CC}, I_{GND}$                  | $\pm 70$                 | mA                                        |    |
| Storage temperature range      |             | $T_{stg}$                          | $-65 \sim +150$          | °C                                        |    |
| Power dissipation              | MN74HC4302  | $T_a = -40 \sim +60^\circ\text{C}$ | $P_D$                    | 400                                       | mW |
|                                |             | $T_a = +60 \sim +85^\circ\text{C}$ |                          | Decrease to 200mW at the rate of 8mW/°C   |    |
|                                | MN74HC4302S | $T_a = -40 \sim +60^\circ\text{C}$ | $P_D$                    | 275                                       | mW |
|                                |             | $T_a = +60 \sim +85^\circ\text{C}$ |                          | Decrease to 200mW at the rate of 3.8mW/°C |    |

### ■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}$ | Rating         | Unit |
|-----------------------------|------------|----------|----------------|------|
| Operating supply voltage    | $V_{CC}$   |          | 4.5~5.5        | V    |
| Input/output voltage        | $V_I, V_O$ |          | 0~ $V_{CC}$    | V    |
| Operating temperature range | $T_A$      |          | $-40 \sim +85$ | °C   |
| Input rise and fall time    | $t_r, t_f$ | 4.5V     | 0~500          | ns   |

### ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol   | $V_{CC}$<br>(V) | Test Conditions                                     |                          |      | Temperature              |      |           |                                    |           | Unit          |
|----------------------------------|----------|-----------------|-----------------------------------------------------|--------------------------|------|--------------------------|------|-----------|------------------------------------|-----------|---------------|
|                                  |          |                 | $V_I$                                               | $I_O$                    | Unit | $T_a = 25^\circ\text{C}$ |      |           | $T_a = -40 \sim +85^\circ\text{C}$ |           |               |
|                                  |          |                 |                                                     |                          |      | min.                     | typ. | max.      | min.                               | max.      |               |
| Input HIGH voltage               | $V_{IH}$ | 4.5<br>}        |                                                     |                          |      | 2.0                      |      |           | 2.0                                |           | V             |
| Input LOW voltage                | $V_{IL}$ | 4.5<br>}        |                                                     |                          |      |                          |      | 0.8       |                                    | 0.8       | V             |
| Output HIGH voltage              | $V_{OH}$ | 4.5             | $V_{IH}$<br>or<br>$V_{IL}$                          | $-20.0$<br>$\mu\text{A}$ |      | 4.4                      | 4.5  |           | 4.4                                |           | V             |
|                                  |          | 4.5             |                                                     | $-6.0$<br>mA             |      | 3.86                     |      |           | 3.76                               |           | V             |
| Output LOW voltage               | $V_{OL}$ | 4.5             | $V_{IH}$<br>or<br>$V_{IL}$                          | $20.0$<br>$\mu\text{A}$  |      |                          | 0.0  | 0.1       |                                    | 0.1       | V             |
|                                  |          | 4.5             |                                                     | $6.0$<br>mA              |      |                          |      | 0.32      |                                    | 0.37      | V             |
| Input current                    | $I_I$    | 5.5             | $V_I = V_{CC}$ or GND                               |                          |      |                          |      | $\pm 0.1$ |                                    | $\pm 1.0$ | $\mu\text{A}$ |
| 3-state output off state current | $I_{OZ}$ | 5.5             | $V_I = V_{IH}$ or $V_{IL}$<br>$V_O = V_{CC}$ or GND |                          |      |                          |      | $\pm 0.5$ |                                    | $\pm 5.0$ | $\mu\text{A}$ |
| Quiescent supply current         | $I_{CC}$ | 5.5             | $V_I = V_{CC}$ or GND, $I_O = 0$                    |                          |      |                          |      | 8.0       |                                    | 80.0      | $\mu\text{A}$ |




**■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )**

| Parameter                                                       | Symbol    | $V_{CC}$<br>(V) | Test Conditions       | Temperature            |      |      |                                |      | Unit |
|-----------------------------------------------------------------|-----------|-----------------|-----------------------|------------------------|------|------|--------------------------------|------|------|
|                                                                 |           |                 |                       | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                                                                 |           |                 |                       | min.                   | typ. | max. | min.                           | max. |      |
| Output rise time                                                | $t_{TLH}$ | 4.5             |                       |                        | 7    | 15   |                                | 19   | ns   |
| Output fall time                                                | $t_{THL}$ | 4.5             |                       |                        | 6    | 15   |                                | 19   | ns   |
| Propagation time<br>D $\rightarrow$ Q (L $\rightarrow$ H)       | $t_{PLH}$ | 4.5             |                       |                        | 11   | 20   |                                | 25   | ns   |
| Propagation time<br>D $\rightarrow$ Q (H $\rightarrow$ L)       | $t_{PHL}$ | 4.5             |                       |                        | 16   | 30   |                                | 38   | ns   |
| Propagation time<br>enable G $\rightarrow$ Q(L $\rightarrow$ H) | $t_{PLH}$ | 4.5             |                       |                        | 15   | 25   |                                | 31   | ns   |
| Propagation time<br>enable G $\rightarrow$ Q(H $\rightarrow$ L) | $t_{PHL}$ | 4.5             |                       |                        | 15   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(H $\rightarrow$ Z)                 | $t_{PHZ}$ | 4.5             | $R_L=1\text{k}\Omega$ |                        | 10   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(L $\rightarrow$ Z)                 | $t_{PLZ}$ | 4.5             | $R_L=1\text{k}\Omega$ |                        | 16   | 30   |                                | 38   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ H)                 | $t_{PZH}$ | 4.5             | $R_L=1\text{k}\Omega$ |                        | 9    | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ L)                 | $t_{PZL}$ | 4.5             | $R_L=1\text{k}\Omega$ |                        | 18   | 30   |                                | 38   | ns   |


• Switching Time Measuring Circuit and Waveforms

[1]  $t_{TLH}$ ,  $t_{THL}$ ,  $t_{PLH}$ / $t_{PHL}$ (D→Q)

1. Measuring Circuit




2. Waveforms




[2]  $t_{PLH}$ / $t_{PHL}$ (ENG→Q)

1. Measuring Circuit




2. Waveforms




[3]  $t_{PHZ}$ ,  $t_{PZH}$

1. Measuring Circuit




2. Waveforms



[4]  $t_{PLZ}$ ,  $t_{PZL}$

1. Measuring Circuit



2. Waveforms

See above [3] 2. for waveforms.

# MN74HC4303/MN74HC4303S



## TTL Input Octal TRI-STATE D-Type Flip-Flops with Inverting Outputs

### ■ Description


MN74HC4303/MN74HC3403S are TTL input octal tri-state D-type flip-flop with inverting outputs. All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2.0V or more logic "1". High output driving capacity and tri-state output are suited for the use of common bus line in the bus utilized system D input data satisfying set-up time is inverted by the rising edge of clock input and transferred to output. When output disable input is "H", all outputs become high impedance regardless of other inputs or data hold circuits.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.


### ■ Truth Table

| Output Control | Input                                                                             |   | Output    |
|----------------|-----------------------------------------------------------------------------------|---|-----------|
|                | CLK                                                                               | D | $\bar{Q}$ |
| L              |  | H | L         |
| L              |  | L | H         |
| L              | L                                                                                 | × | $Q_0$     |
| H              | ×                                                                                 | × | Hi-Z      |


Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH of the clock
- ×: Either HIGH or LOW; it doesn't matter
- $Q_0$ : Q level prior to determination of input condition shown in table
- Hi-Z: High impedance

### ■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)

Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |              | Symbol                               | Rating                   | Unit               |
|--------------------------------|--------------|--------------------------------------|--------------------------|--------------------|
| Supply voltage                 |              | $V_{CC}$                             | $-0.5 \sim +7.0$         | V                  |
| Input/output voltage           |              | $V_I, V_O$                           | $-0.5 \sim V_{CC} + 0.5$ | V                  |
| Input protection diode current |              | $I_{IK}$                             | $\pm 20$                 | mA                 |
| Output parasitic diode current |              | $I_{OK}$                             | $\pm 20$                 | mA                 |
| Output current                 |              | $I_O$                                | $\pm 35$                 | mA                 |
| Supply current                 |              | $I_{CC}, I_{GND}$                    | $\pm 70$                 | mA                 |
| Storage temperature range      |              | $T_{stg}$                            | $-65 \sim +150$          | $^{\circ}\text{C}$ |
| Power dissipation              | MN74 HC4303  | $T_a = -40 \sim +60^{\circ}\text{C}$ | 400                      | mW                 |
|                                |              | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          |                    |
|                                | MN74 HC4303S | $T_a = -40 \sim +60^{\circ}\text{C}$ | 275                      | mW                 |
|                                |              | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          |                    |

### ■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}$ (V) | Rating          | Unit               |
|-----------------------------|------------|--------------|-----------------|--------------------|
| Operating supply voltage    | $V_{CC}$   |              | 4.5~5.5         | V                  |
| Input/output voltage        | $V_I, V_O$ |              | $0 \sim V_{CC}$ | V                  |
| Operating temperature range | $T_A$      |              | $-40 \sim +85$  | $^{\circ}\text{C}$ |
| Input rise and fall time    | $t_r, t_f$ | 4.5          | $0 \sim 500$    | ns                 |

### ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol   | $V_{CC}$ (V) | Test Conditions                                     |       | Temperature                |      |      |                                      |      | Unit      |               |
|----------------------------------|----------|--------------|-----------------------------------------------------|-------|----------------------------|------|------|--------------------------------------|------|-----------|---------------|
|                                  |          |              | $V_I$                                               | $I_O$ | $T_a = 25^{\circ}\text{C}$ |      |      | $T_a = -40 \sim +85^{\circ}\text{C}$ |      |           |               |
|                                  |          |              |                                                     |       | Unit                       | min. | typ. | max.                                 | min. |           | max.          |
| Input HIGH voltage               | $V_{IH}$ | 4.5          |                                                     |       |                            |      |      |                                      |      |           | V             |
|                                  |          | 5.5          |                                                     |       | 2.0                        |      |      | 2.0                                  |      |           |               |
| Input LOW voltage                | $V_{IL}$ | 4.5          |                                                     |       |                            |      |      | 0.8                                  |      | 0.8       | V             |
|                                  |          | 5.5          |                                                     |       |                            |      |      |                                      |      |           |               |
| Output HIGH voltage              | $V_{OH}$ | 4.5          | $V_{IH}$<br>or<br>$V_{IL}$                          | -20.0 | $\mu\text{A}$              | 4.4  | 4.5  |                                      | 4.4  |           | V             |
|                                  |          | 4.5          |                                                     | -6.0  | mA                         | 3.86 |      |                                      | 3.76 |           | V             |
| Output LOW voltage               | $V_{OL}$ | 4.5          | $V_{IH}$<br>or<br>$V_{IL}$                          | 20.0  | $\mu\text{A}$              |      | 0.0  | 0.1                                  |      | 0.01      | V             |
|                                  |          | 4.5          |                                                     | 6.0   | mA                         |      |      | 0.32                                 |      | 0.37      | V             |
| Input current                    | $I_I$    | 5.5          | $V_I = V_{CC}$ or GND                               |       |                            |      |      | $\pm 0.1$                            |      | 1.0       | $\mu\text{A}$ |
| 3-state output off state current | $I_{OZ}$ | 5.5          | $V_I = V_{IH}$ or $V_{IL}$<br>$V_O = V_{CC}$ or GND |       |                            |      |      | $\pm 0.5$                            |      | $\pm 5.0$ | $\mu\text{A}$ |
| Quiescent supply current         | $I_{CC}$ | 5.5          | $V_I = V_{CC}$ or GND, $I_O = 0$                    |       |                            |      |      | 8.0                                  |      | 80.0      | $\mu\text{A}$ |


**■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )**

| Parameter                                                        | Symbol    | $V_{CC}$<br>(V) | Test Conditions        | Temperature            |      |      |                                |      | Unit |
|------------------------------------------------------------------|-----------|-----------------|------------------------|------------------------|------|------|--------------------------------|------|------|
|                                                                  |           |                 |                        | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                                                                  |           |                 |                        | min.                   | typ. | max. | min.                           | max. |      |
| Output rise time                                                 | $t_{TLH}$ | 4.5             |                        |                        | 8    | 15   |                                | 19   | ns   |
| Output fall time                                                 | $t_{THL}$ | 4.5             |                        |                        | 6    | 15   |                                | 19   | ns   |
| Propagation time<br>CLK $\rightarrow\bar{Q}$ (L $\rightarrow$ H) | $t_{PLH}$ | 4.5             |                        |                        | 13   | 30   |                                | 38   | ns   |
| Propagation time<br>CLK $\rightarrow\bar{Q}$ (H $\rightarrow$ L) | $t_{PHL}$ | 4.5             |                        |                        | 18   | 30   |                                | 38   | ns   |
| 3-state propagation time<br>(H $\rightarrow$ Z)                  | $t_{PHZ}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 18   | 30   |                                | 38   |      |
| 3-state propagation time<br>(L $\rightarrow$ Z)                  | $t_{PLZ}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 15   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ H)                  | $t_{PZH}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 14   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ L)                  | $t_{PZL}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 14   | 25   |                                | 31   | ns   |
| Minimum Set-up time                                              | $t_{su}$  | 4.5             |                        |                        | 2    | 20   |                                | 25   | ns   |
| Minimum Hold time                                                | $t_h$     | 4.5             |                        |                        | —    | 0    |                                |      | ns   |
| Maximum clock frequency                                          | $f_{max}$ | 4.5             |                        |                        | 30   | 79   |                                | 24   | MHz  |


• Switching Time Measuring Circuit and Waveforms

[1]  $t_{TLH}$ ,  $t_{THL}$ ,  $t_{su}$ ,  $f_{max}$ ,  $t_{PLH}$  /  $t_{PHL}$  (CLK →  $\bar{Q}$ )

1. Measuring Circuit




2. Waveforms




[2]  $t_{PHZ}$ ,  $t_{PZH}$

1. Measuring Circuit




2. Waveforms



[3]  $t_{PLZ}$ ,  $t_{PZL}$

1. Measuring Circuit



2. Waveforms

See above [3] 2. for waveforms.

# MN74HC4304/MN74HC4304S

## TTL Input Octal TRI-STATE Flip-Flops

### ■ Description

MN74HC4304/MN74HC4304S are TTL input octal tri-state D type flip-flop. All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2.0V or more logic "1".

High output driving capacity and tri-state output are suited for the use of common bus line in the bus utilized system. D input data satisfying set-up time is transferred to output by the rising edge of clock input. When output disable input is "H", all outputs become high impedance regardless of other inputs or data hold circuits. Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS logic family.




### ■ Truth Table

| Output Control | Input |   | Output |
|----------------|-------|---|--------|
|                | CLK   | D | Q      |
| L              |       | H | H      |
| L              |       | L | L      |
| L              | L     | × | $Q_0$  |
| H              | ×     | × | Hi-Z   |

Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH of the clock
- ×: Either HIGH or LOW; it doesn't matter
- $Q_0$ : Q level prior to determination of input condition shown in table
- Hi-Z: High impedance

### ■ Logic Diagram



### ■ Absolute Maximum Ratings

| Parameter                      |              | Symbol                        | Rating                   | Unit                                                |    |
|--------------------------------|--------------|-------------------------------|--------------------------|-----------------------------------------------------|----|
| Supply voltage                 |              | $V_{CC}$                      | $-0.5 \sim +7.0$         | V                                                   |    |
| Input/output voltage           |              | $V_I, V_O$                    | $-0.5 \sim V_{CC} + 0.5$ | V                                                   |    |
| Input protection diode current |              | $I_{IK}$                      | $\pm 20$                 | mA                                                  |    |
| Output parasitic diode current |              | $I_{OK}$                      | $\pm 20$                 | mA                                                  |    |
| Output current                 |              | $I_O$                         | $\pm 35$                 | mA                                                  |    |
| Supply current                 |              | $I_{CC}, I_{GND}$             | $\pm 70$                 | mA                                                  |    |
| Storage temperature range      |              | $T_{stg}$                     | $-65 \sim +150$          | $^{\circ}C$                                         |    |
| Power dissipation              | MN74HN4304   | $T_a = -40 \sim +60^{\circ}C$ | $P_D$                    | 400                                                 | mW |
|                                |              | $T_a = +60 \sim +85^{\circ}C$ |                          | Decrease to 200mW at the rate of 8mW/ $^{\circ}C$   |    |
|                                | MN74HC4304 S | $T_a = -40 \sim +60^{\circ}C$ | $P_D$                    | 275                                                 | mW |
|                                |              | $T_a = +60 \sim +85^{\circ}C$ |                          | Decrease to 200mW at the rate of 3.8mW/ $^{\circ}C$ |    |

### ■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}(V)$ | Rating          | Unit        |
|-----------------------------|------------|-------------|-----------------|-------------|
| Operating supply voltage    | $V_{CC}$   |             | 4.5~5.5         | V           |
| Input/output voltage        | $V_I, V_O$ |             | $0 \sim V_{CC}$ | V           |
| Operating temperature range | $T_A$      |             | $-40 \sim +85$  | $^{\circ}C$ |
| Input rise and fall time    | $t_r, t_f$ | 4.5V        | 0~500           | ns          |

### ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol   | $V_{CC}$<br>(V) | Test Conditions                                     |       |                     | Temperature |      |                               |           |      | Unit    |
|----------------------------------|----------|-----------------|-----------------------------------------------------|-------|---------------------|-------------|------|-------------------------------|-----------|------|---------|
|                                  |          |                 | $I_O$                                               | Unit  | $T_a = 25^{\circ}C$ |             |      | $T_a = -40 \sim +85^{\circ}C$ |           |      |         |
|                                  |          |                 |                                                     |       | min.                | typ.        | max. | min.                          | max.      |      |         |
| Input HIGH voltage               | $V_{IH}$ | 4.5             |                                                     |       | 2.0                 |             |      |                               | 2.0       |      | V       |
|                                  |          | 5.5             |                                                     |       |                     |             |      |                               |           |      |         |
| Input LOW voltage                | $V_{IL}$ | 4.5             |                                                     |       |                     |             |      | 0.8                           | 0.8       |      | V       |
|                                  |          | 5.5             |                                                     |       |                     |             |      |                               |           |      |         |
| Output HIGH voltage              | $V_{OH}$ | 4.5             | $V_{IH}$                                            | -20.0 | $\mu A$             | 4.4         | 4.5  |                               | 4.4       |      | V       |
|                                  |          | 4.5             | or<br>$V_{II}$                                      | -6.0  | mA                  | 3.86        |      |                               | 3.76      |      | V       |
| Output LOW voltage               | $V_{OL}$ | 4.5             | $V_{IH}$                                            | 20.0  | $\mu A$             |             | 0.0  | 0.1                           |           | 0.1  | V       |
|                                  |          | 4.5             | or<br>$V_{IL}$                                      | 6.0   | mA                  |             |      | 0.32                          |           | 0.37 | V       |
| Input current                    | $I_I$    | 5.5             | $V_I = V_{CC}$ or GND                               |       |                     |             |      | $\pm 0.1$                     | $\pm 0.1$ |      | $\mu A$ |
| 3-state output off state current | $I_{OZ}$ | 5.5             | $V_I = V_{IH}$ or $V_{II}$<br>$V_O = V_{CC}$ or GND |       |                     |             |      | $\pm 0.5$                     | $\pm 0.5$ |      | $\mu A$ |
| Quiescent supply current         | $I_{CC}$ | 5.5             | $V_I = V_{CC}$ or GND, $I_O = 0$                    |       |                     |             |      | 8.0                           | 80.0      |      | $\mu A$ |




■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )

| Parameter                                                   | Symbol    | $V_{CC}$<br>(V) | Test Conditions        | Temperature            |      |      |                                |      | Unit |
|-------------------------------------------------------------|-----------|-----------------|------------------------|------------------------|------|------|--------------------------------|------|------|
|                                                             |           |                 |                        | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                                                             |           |                 |                        | min.                   | typ. | max. | min.                           | max. |      |
| Output rise time                                            | $t_{TLH}$ | 4.5             |                        |                        | 8    | 15   |                                | 19   | ns   |
| Output fall time                                            | $t_{THL}$ | 4.5             |                        |                        | 6    | 15   |                                | 19   | ns   |
| Propagation time<br>CLK $\rightarrow$ Q (L $\rightarrow$ H) | $t_{PLH}$ | 4.5             |                        |                        | 15   | 30   |                                | 38   | ns   |
| Propagation time<br>CLK $\rightarrow$ Q (H $\rightarrow$ L) | $t_{PHL}$ | 4.5             |                        |                        | 16   | 30   |                                | 38   | ns   |
| 3-state propagation time<br>(H $\rightarrow$ Z)             | $t_{PHZ}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 16   | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(L $\rightarrow$ Z)             | $t_{PLZ}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 15   | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ H)             | $t_{PZH}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 14   | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ L)             | $t_{PZL}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 14   | 20   |                                | 25   | ns   |
| Minimum Set-up time                                         | $t_{su}$  | 4.5             |                        |                        | 2    | 20   |                                | 25   | ns   |
| Minimum Hold time                                           | $t_h$     | 4.5             |                        |                        | —    | 0    |                                |      | ns   |
| Maximum clock frequency                                     | $f_{max}$ | 4.5             |                        |                        | 30   | 87   |                                | 24   | MHz  |


• Switching Time Measuring Circuit and Waveforms

[1]  $t_{TLH}$ ,  $t_{THL}$ ,  $t_{su}$ ,  $f_{max}$ ,  $t_{PLH}$ ,  $t_{PHL}$  (CLK→Q)

1. Measuring Circuit




2. Waveforms




[2]  $t_{PHZ}$ ,  $t_{PZH}$

1. Measuring Circuit




2. Waveforms



[3]  $t_{PLZ}$ ,  $t_{PZL}$

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.

# MN74HC4305/MN74HC4305S

## TTL Input Octal TRI-STATE Inverting Buffers

### ■ Description

MN74HC4305/MN74HC4305S are TTL input octal tri-state inverting buffer.

All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2.0V or more is logic "1". Large current output makes possible high-speed operation for driving a large capacity busline. It has input  $1\bar{G}$  and  $2\bar{G}$  where output becomes enabled at LOW, and each can control 4 buffers.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity.


### ■ Truth Table

| Input      |    | Output | Input      |    | Output |
|------------|----|--------|------------|----|--------|
| $1\bar{G}$ | 1A | 1Y     | $2\bar{G}$ | 2A | 2Y     |
| L          | L  | H      | L          | L  | H      |
| L          | H  | L      | L          | H  | L      |
| H          | L  | Hi-Z   | H          | L  | Hi-Z   |
| H          | H  | Hi-Z   | H          | H  | Hi-Z   |


Note:

Hi-Z: High impedance

### ■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panafat package (SO-20D)

### Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |               | Symbol                             | Rating                   | Unit |
|--------------------------------|---------------|------------------------------------|--------------------------|------|
| Supply voltage                 |               | $V_{CC}$                           | $-0.5 \sim +7.0$         | V    |
| Input/output voltage           |               | $V_i, V_o$                         | $-0.5 \sim V_{CC} + 0.5$ | V    |
| Input protection diode current |               | $I_{IK}$                           | $\pm 20$                 | mA   |
| Output parasitic diode current |               | $I_{OK}$                           | $\pm 20$                 | mA   |
| Output current                 |               | $I_o$                              | $\pm 35$                 | mA   |
| Supply current                 |               | $I_{CC}, I_{CND}$                  | $\pm 70$                 | mA   |
| Storage temperature range      |               | $T_{stg}$                          | $-65 \sim +150$          | °C   |
| Power dissipation              | MN74 HC4305   | $T_a = -40 \sim +60^\circ\text{C}$ | 400                      | mW   |
|                                |               | $T_a = +60 \sim +85^\circ\text{C}$ |                          |      |
|                                | MN74 HC4305 S | $T_a = -40 \sim +60^\circ\text{C}$ | 275                      | mW   |
|                                |               | $T_a = +60 \sim +85^\circ\text{C}$ |                          |      |

### ■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}(V)$ | Rating         | Unit |
|-----------------------------|------------|-------------|----------------|------|
| Operating supply voltage    | $V_{CC}$   |             | 4.5~5.5        | V    |
| Input/output voltage        | $V_i, V_o$ |             | 0~ $V_{CC}$    | V    |
| Operating temperature range | $T_A$      |             | $-40 \sim +85$ | °C   |
| Input rise and fall time    | $t_r, t_f$ | 4.5         | 0~500          | ns   |

### ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol   | $V_{CC}$<br>(V) | Test Conditions                                     |       |               | Temperature              |      |           |                                    |           | Unit          |
|----------------------------------|----------|-----------------|-----------------------------------------------------|-------|---------------|--------------------------|------|-----------|------------------------------------|-----------|---------------|
|                                  |          |                 | $V_i$                                               | $I_o$ | Unit          | $T_a = 25^\circ\text{C}$ |      |           | $T_a = -40 \sim +85^\circ\text{C}$ |           |               |
|                                  |          |                 |                                                     |       |               | min.                     | typ. | max.      | min.                               | max.      |               |
| Input HIGH voltage               | $V_{IH}$ | 4.5<br>}        |                                                     |       |               | 2.0                      |      |           | 2.0                                |           | V             |
| Input LOW voltage                | $V_{IL}$ | 4.5<br>}        |                                                     |       |               |                          |      | 0.8       |                                    | 0.8       | V             |
| Output HIGH voltage              | $V_{OH}$ | 4.5             | $V_{IH}$<br>or<br>$V_{IL}$                          | -20.0 | $\mu\text{A}$ | 4.4                      | 4.5  |           | 4.4                                |           | V             |
|                                  |          | 4.5             |                                                     | -6.0  | mA            | 3.86                     |      |           | 3.76                               |           | V             |
| Output LOW voltage               | $V_{OL}$ | 4.5             | $V_{IH}$<br>or<br>$V_{IL}$                          | 20.0  | $\mu\text{A}$ |                          | 0.0  | 0.1       |                                    | 0.1       | V             |
|                                  |          | 4.5             |                                                     | 6.0   | mA            |                          |      | 0.32      |                                    | 0.37      | V             |
| Input current                    | $I_I$    | 5.5             | $V_i = V_{CC}$ or GND                               |       |               |                          |      | $\pm 0.1$ |                                    | $\pm 1.0$ | $\mu\text{A}$ |
| 3-state output off state current | $I_{OZ}$ | 5.5             | $V_i = V_{IH}$ or $V_{IL}$<br>$V_o = V_{CC}$ or GND |       |               |                          |      | $\pm 0.5$ |                                    | $\pm 5.0$ | $\mu\text{A}$ |
| Quiescent supply current         | $I_{OC}$ | 5.5             | $V_i = V_{CC}$ or GND, $I_o = 0$                    |       |               |                          |      | 8.0       |                                    | 80.0      | $\mu\text{A}$ |


■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )

| Parameter                                       | Symbol    | $V_{CC}$<br>(V) | Test Conditions          | Temperature            |      |      |                                |      | Unit |
|-------------------------------------------------|-----------|-----------------|--------------------------|------------------------|------|------|--------------------------------|------|------|
|                                                 |           |                 |                          | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                                                 |           |                 |                          | min.                   | typ. | max. | min.                           | max. |      |
| Minimum Set-up time                             | $t_{TLH}$ | 4.5             |                          |                        | 8    | 15   |                                | 19   | ns   |
| Output fall time                                | $t_{THL}$ | 4.5             |                          |                        | 6    | 15   |                                | 19   | ns   |
| Propagation time<br>(L $\rightarrow$ H)         | $t_{PLH}$ | 4.5             |                          |                        | 8    | 20   |                                | 25   | ns   |
| Propagation time<br>(H $\rightarrow$ L)         | $t_{PHL}$ | 4.5             |                          |                        | 8    | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(H $\rightarrow$ Z) | $t_{PHZ}$ | 4.5             | $R_L = 1\text{ k}\Omega$ |                        | 12   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(L $\rightarrow$ Z) | $t_{PLZ}$ | 4.5             | $R_L = 1\text{ k}\Omega$ |                        | 10   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ H) | $t_{PZH}$ | 4.5             | $R_L = 1\text{ k}\Omega$ |                        | 12   | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(Z $\rightarrow$ L) | $t_{PZL}$ | 4.5             | $R_L = 1\text{ k}\Omega$ |                        | 17   | 30   |                                | 38   | ns   |


• Switching Time Measuring Circuit and Waveforms

[1]  $t_{TLH}$ ,  $t_{THL}$ ,  $t_{PLH}$ ,  $t_{PHL}$

1. Measuring Circuit




2. Waveforms




[ 2 ]  $t_{PHZ}$ ,  $t_{PZH}$

1. Measuring Circuit




2. Waveforms



[ 3 ]  $t_{PLZ}$ ,  $t_{PZL}$

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.



# MN74HC4306/MN74HC4306S

## TTL Input Octal TRI-STATE Buffer

### ■ Description

MN74HC4305/MN74HC4305S are TTL input octal tri-state buffer.

All inputs are compatible with TTL logic level: 0.8V or less is logic "0" and 2.0V or more is logic "1". Large current output makes possible high-speed operation for driving a large capacity busline. It has input  $1\bar{G}$  and  $2\bar{G}$  where output becomes enabled at LOW, and each can control 4 buffers.

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity.


### ■ Truth Table

| Input      |     | Output | Input      |     | Output |
|------------|-----|--------|------------|-----|--------|
| $1\bar{G}$ | 1 A | 1 Y    | $2\bar{G}$ | 2 A | 2 Y    |
| L          | L   | L      | L          | L   | L      |
| L          | H   | H      | L          | H   | H      |
| H          | L   | Hi-Z   | H          | L   | Hi-Z   |
| H          | H   | Hi-Z   | H          | H   | Hi-Z   |


Note:

Hi-Z: High impedance

### ■ Logic Diagram



P-5




20-pin plastic DIL package

P-6



20-pin Panaflat package (SO-20D)

### Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |             | Symbol                               | Rating                   | Unit                                                       |    |
|--------------------------------|-------------|--------------------------------------|--------------------------|------------------------------------------------------------|----|
| Supply voltage                 |             | $V_{CC}$                             | $-0.5 \sim +7.0$         | V                                                          |    |
| Input/output voltage           |             | $V_I, V_O$                           | $-0.5 \sim V_{CC} + 0.5$ | V                                                          |    |
| Input protection diode current |             | $I_{IK}$                             | $\pm 20$                 | mA                                                         |    |
| Output parasitic diode current |             | $I_{OK}$                             | $\pm 20$                 | mA                                                         |    |
| Output current                 |             | $I_O$                                | $\pm 35$                 | mA                                                         |    |
| Supply current                 |             | $I_{CC}, I_{GND}$                    | $\pm 70$                 | mA                                                         |    |
| Storage temperature range      |             | $T_{stg}$                            | $-65 \sim +150$          | $^{\circ}\text{C}$                                         |    |
| Power dissipation              | MN74HC4306  | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 400                                                        | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          | Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$   |    |
|                                | MN74HC4306S | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 275                                                        | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          | Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$ |    |

### ■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}(\text{V})$ | Rating         | Unit               |
|-----------------------------|------------|--------------------|----------------|--------------------|
| Operating supply voltage    | $V_{CC}$   |                    | 4.5~5.5        | V                  |
| Input/output voltage        | $V_I, V_O$ |                    | 0~ $V_{CC}$    | V                  |
| Operating temperature range | $T_A$      |                    | $-40 \sim +85$ | $^{\circ}\text{C}$ |
| Input rise and fall time    | $t_r, t_f$ | 4.5                | 0~500          | ns                 |

### ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol   | $V_{CC}$<br>(V) | Test Conditions                                     |       |               | Temperature                |      |           |                                      |           | Unit          |
|----------------------------------|----------|-----------------|-----------------------------------------------------|-------|---------------|----------------------------|------|-----------|--------------------------------------|-----------|---------------|
|                                  |          |                 | $V_I$                                               | $I_O$ | Unit          | $T_a = 25^{\circ}\text{C}$ |      |           | $T_a = -40 \sim +85^{\circ}\text{C}$ |           |               |
|                                  |          |                 |                                                     |       |               | min.                       | typ. | max.      | min.                                 | max.      |               |
| Input HIGH voltage               | $V_{IH}$ | 4.5<br>5.5      |                                                     |       |               | 2.0                        |      |           | 2.0                                  |           | V             |
| Input LOW voltage                | $V_{IL}$ | 4.5<br>5.5      |                                                     |       |               |                            |      | 0.8       |                                      | 0.8       | V             |
| Output HIGH voltage              | $V_{OH}$ | 4.5             | $V_{IH}$                                            | -20.0 | $\mu\text{A}$ | 4.4                        | 4.5  |           | 4.4                                  |           | V             |
|                                  |          | 4.5             | or<br>$V_{IL}$                                      | -6.0  | mA            | 3.86                       |      |           | 3.76                                 |           | V             |
| Output LOW voltage               | $V_{OL}$ | 4.5             | $V_{IH}$                                            | 20.0  | $\mu\text{A}$ |                            | 0.0  | 0.1       |                                      | 0.1       | V             |
|                                  |          | 4.5             | or<br>$V_{IL}$                                      | 6.0   | mA            |                            |      | 0.32      |                                      | 0.37      | V             |
| Input current                    | $I_I$    | 5.5             | $V_I = V_{CC}$ or GND                               |       |               |                            |      | $\pm 0.1$ |                                      | $\pm 1.0$ | $\mu\text{A}$ |
| 3-state output off state current | $I_{OZ}$ | 5.5             | $V_I = V_{IH}$ or $V_{IL}$<br>$V_O = V_{CC}$ or GND |       |               |                            |      | $\pm 0.5$ |                                      | $\pm 5.0$ | $\mu\text{A}$ |
| Quiescent supply current         | $I_{CC}$ | 5.5             | $V_I = V_{CC}$ or GND, $I_O = 0$                    |       |               |                            |      | 8.0       |                                      | 80.0      | $\mu\text{A}$ |




■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )

| Parameter                         | Symbol    | $V_{CC}$<br>(V) | Test Conditions        | Temperature            |      |      |                                |      | Unit |
|-----------------------------------|-----------|-----------------|------------------------|------------------------|------|------|--------------------------------|------|------|
|                                   |           |                 |                        | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                                   |           |                 |                        | min.                   | typ. | max. | min.                           | max. |      |
| Output rise time                  | $t_{TLH}$ | 4.5             |                        |                        | 8    | 15   |                                | 19   | ns   |
| Output fall time                  | $t_{THL}$ | 4.5             |                        |                        | 6    | 15   |                                | 19   | ns   |
| Propagation time<br>(L→H)         | $t_{PLH}$ | 4.5             |                        |                        | 8    | 20   |                                | 25   | ns   |
| Propagation time<br>(H→L)         | $t_{PHL}$ | 4.5             |                        |                        | 12   | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(H→Z) | $t_{PHZ}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 14   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(L→Z) | $t_{PLZ}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 14   | 25   |                                | 31   | ns   |
| 3-state propagation time<br>(Z→H) | $t_{PZH}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 10   | 20   |                                | 25   | ns   |
| 3-state propagation time<br>(Z→L) | $t_{PZL}$ | 4.5             | $R_L=1\text{ k}\Omega$ |                        | 14   | 25   |                                | 31   | ns   |


● Switching Time Measuring Circuit and Waveforms

[1]  $t_{TLH}$ ,  $t_{THL}$ ,  $t_{PLH}$ ,  $t_{PHL}$

1. Measuring Circuit




2. Waveforms




[ 2 ]  $t_{PHZ}$ ,  $t_{PZH}$

1. Measuring Circuit




2. Waveforms



[ 3 ]  $t_{PLZ}$ ,  $t_{PZL}$

1. Measuring Circuit



2. Waveforms

See above [2] 2. for waveforms.



# MN74HC4520/MN74HC4520S

## Dual Binary Up Counter

### ■ Description

MN74HC4520/MN74HC4520S contain independent dual 4-bit binary up counters.

It is counted by the rise of CLK, when  $\overline{CLK}$  is "H" and counted by the fall of CLK, when  $\overline{CLK}$  is "L". When clear input is "H", it clears the counter regardless of clock and all outputs (Q0~Q3) is "L".

Adoption of a silicon gate CMOS process has made possible low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 10-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.


### ■ Truth Table

| CLK        | $\overline{CLK}$ | CLR | Mode                |
|------------|------------------|-----|---------------------|
| X          | X                | H   | All outputs are low |
| $\nearrow$ | H                | L   | Counter Advances    |
| L          | $\searrow$       | L   | Counter Advances    |
| $\searrow$ | X                | L   | No Change           |
| X          | $\nearrow$       | L   | No Change           |
| $\nearrow$ | L                | L   | No Change           |
| H          | $\searrow$       | L   | No Change           |


Note:

1. X: Either HIGH or LOW; it doesn't matter
2.  $\searrow$ : The fall of clock from "H" to "L"
3.  $\nearrow$ : The rise of clock from "L" to "H"

### ■ Logic Diagram



P-3




16-pin plastic DIL package

P-4



16-pin Panaflet package (SO-16D)

Pin Configuration (top view)



### ■ Absolute Maximum Ratings

| Parameter                      |             | Symbol                               | Rating                   | Unit                                                       |    |
|--------------------------------|-------------|--------------------------------------|--------------------------|------------------------------------------------------------|----|
| Supply voltage                 |             | $V_{CC}$                             | $-0.5 \sim +7.0$         | V                                                          |    |
| Input/output voltage           |             | $V_I, V_O$                           | $-0.5 \sim V_{CC} + 0.5$ | V                                                          |    |
| Input protection diode current |             | $I_{IK}$                             | $\pm 20$                 | mA                                                         |    |
| Output parasitic diode current |             | $I_{OK}$                             | $\pm 20$                 | mA                                                         |    |
| Output current                 |             | $I_O$                                | $\pm 25$                 | mA                                                         |    |
| Supply current                 |             | $I_{CC}, I_{GND}$                    | $\pm 50$                 | mA                                                         |    |
| Storage temperature range      |             | $T_{stg}$                            | $-65 \sim +150$          | $^{\circ}\text{C}$                                         |    |
| Power dissipation              | MN74HC4520  | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 400                                                        | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          | Decrease to 200mW at the rate of 8mW/ $^{\circ}\text{C}$   |    |
|                                | MN74HC4520S | $T_a = -40 \sim +60^{\circ}\text{C}$ | $P_D$                    | 275                                                        | mW |
|                                |             | $T_a = +60 \sim +85^{\circ}\text{C}$ |                          | Decrease to 200mW at the rate of 3.8mW/ $^{\circ}\text{C}$ |    |

### ■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}$ (V) | Rating         | Unit               |
|-----------------------------|------------|--------------|----------------|--------------------|
| Operating supply voltage    | $V_{CC}$   |              | 1.4~6.0        | V                  |
| Input/output voltage        | $V_I, V_O$ |              | 0~ $V_{CC}$    | V                  |
| Operating temperature range | $T_A$      |              | $-40 \sim +85$ | $^{\circ}\text{C}$ |
| Input rise and fall time    | $t_r, t_f$ | 2.0          | 0~1000         | ns                 |
|                             |            | 4.5          | 0~500          | ns                 |
|                             |            | 6.0          | 0~400          | ns                 |

### ■ DC Characteristics (GND=0V)


| Parameter                | Symbol   | $V_{CC}$<br>(V) | Test Conditions                  |         | Temperature                |      |      |                                      |      | Unit      |               |
|--------------------------|----------|-----------------|----------------------------------|---------|----------------------------|------|------|--------------------------------------|------|-----------|---------------|
|                          |          |                 | $V_I$                            | $I_O$   | $T_a = 25^{\circ}\text{C}$ |      |      | $T_a = -40 \sim +85^{\circ}\text{C}$ |      |           |               |
|                          |          |                 |                                  |         | Unit                       | min. | typ. | max.                                 | min. |           | max.          |
| Input HIGH voltage       | $V_{IH}$ | 2.0             |                                  |         |                            | 1.5  |      |                                      | 1.5  |           | V             |
|                          |          | 4.5             |                                  |         |                            | 3.15 |      |                                      | 3.15 |           |               |
|                          |          | 6.0             |                                  |         |                            | 4.2  |      |                                      | 4.2  |           |               |
| Input LOW voltage        | $V_{IL}$ | 2.0             |                                  |         |                            |      |      | 0.3                                  |      | 0.3       | V             |
|                          |          | 4.5             |                                  |         |                            |      |      | 0.9                                  |      | 0.9       |               |
|                          |          | 6.0             |                                  |         |                            |      |      | 1.2                                  |      | 1.2       |               |
| Output HIGH voltage      | $V_{OH}$ | 2.0             |                                  | $-20.0$ | $\mu\text{A}$              | 1.9  | 2.0  |                                      | 1.9  |           | V             |
|                          |          | 4.5             | $V_{IH}$                         | $-20.0$ | $\mu\text{A}$              | 4.4  | 4.5  |                                      | 4.4  |           |               |
|                          |          | 6.0             | or                               | $-20.0$ | $\mu\text{A}$              | 5.9  | 6.0  |                                      | 5.9  |           |               |
|                          |          | 4.5             | $V_{IH}$                         | $-4.0$  | mA                         | 3.86 |      |                                      | 3.76 |           |               |
|                          |          | 6.0             |                                  | $-5.2$  | mA                         | 5.36 |      |                                      | 5.26 |           |               |
| Output LOW voltage       | $V_{OL}$ | 2.0             |                                  | 20.0    | $\mu\text{A}$              |      | 0.0  | 0.1                                  |      | 0.1       | V             |
|                          |          | 4.5             | $V_{IH}$                         | 20.0    | $\mu\text{A}$              |      | 0.0  | 0.1                                  |      | 0.1       |               |
|                          |          | 6.0             | or                               | 20.0    | $\mu\text{A}$              |      | 0.0  | 0.1                                  |      | 0.1       |               |
|                          |          | 4.5             | $V_{IL}$                         | 4.0     | mA                         |      |      | 0.32                                 |      | 0.37      |               |
|                          |          | 6.0             |                                  | 5.2     | mA                         |      |      | 0.32                                 |      | 0.37      |               |
| Input current            | $I_I$    | 6.0             | $V_I = V_{CC}$ or GND            |         |                            |      |      | $\pm 0.1$                            |      | $\pm 1.0$ | $\mu\text{A}$ |
| Quiescent supply current | $I_{CC}$ | 6.0             | $V_I = V_{CC}$ or GND, $I_O = 0$ |         |                            |      |      | 8.0                                  |      | 80.0      | $\mu\text{A}$ |

■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )



| Parameter                                                                         | Symbol    | $V_{CC}$<br>(V) | Test Conditions | Temperature            |      |      |                                |      | Unit |
|-----------------------------------------------------------------------------------|-----------|-----------------|-----------------|------------------------|------|------|--------------------------------|------|------|
|                                                                                   |           |                 |                 | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                                                                                   |           |                 |                 | min.                   | typ. | max. | min.                           | max. |      |
| Output rise time                                                                  | $t_{TLH}$ | 2.0             |                 |                        | 8    | 75   | 95                             | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 15   | 19                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 13   | 16                             |      |      |
| Output fall time                                                                  | $t_{THL}$ | 2.0             |                 |                        | 6    | 75   | 95                             | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 15   | 19                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 13   | 16                             |      |      |
| Propagation time<br>CLK, $\overline{\text{CLK}} \rightarrow Q_0$ (L→H)            | $t_{PLH}$ | 2.0             |                 |                        |      | 175  | 220                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 35   | 44                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 30   | 37                             |      |      |
| Propagation time<br>CLK $\rightarrow \overline{\text{CLK}} \rightarrow Q_0$ (H→L) | $t_{PHL}$ | 2.0             |                 |                        |      | 175  | 220                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 35   | 44                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 30   | 37                             |      |      |
| Propagation time<br>CLK, $\overline{\text{CLK}} \rightarrow Q_3$ (L→H)            | $t_{PLH}$ | 2.0             |                 |                        |      | 250  | 315                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 50   | 63                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 43   | 54                             |      |      |
| Propagation time<br>CLK, $\overline{\text{CLK}} \rightarrow Q_3$ (H→L)            | $t_{PHL}$ | 2.0             |                 |                        |      | 250  | 315                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 50   | 63                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 43   | 54                             |      |      |
| Propagation time<br>CLR $\rightarrow Q_3$ (H→L)                                   | $t_{PHL}$ | 2.0             |                 |                        |      | 150  | 190                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 30   | 38                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 26   | 33                             |      |      |
| Low level<br>Minimum pulse width<br>CLK                                           | $t_{WL}$  | 2.0             |                 |                        |      | 100  | 125                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 20   | 25                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 17   | 21                             |      |      |
| High level<br>Minimum pulse width<br>$\overline{\text{CLK}}$                      | $t_{WH}$  | 2.0             |                 |                        |      | 100  | 125                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 20   | 25                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 17   | 21                             |      |      |
| Minimum pulse width<br>CLR                                                        | $t_{WCD}$ | 2.0             |                 |                        |      | 150  | 190                            | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 30   | 38                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 26   | 33                             |      |      |
| Minimum Set-up time<br>CLK $\rightarrow \overline{\text{CLK}}$                    | $t_{su}$  | 2.0             |                 |                        |      | 75   | 95                             | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 15   | 19                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 13   | 16                             |      |      |
| Minimum Set-up time<br>$\overline{\text{CLK}} \rightarrow \text{CLK}$             | $t_{su}$  | 2.0             |                 |                        |      | 50   | 65                             | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 10   | 13                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 9    | 11                             |      |      |
| Minimum recovery time                                                             | $t_{rem}$ | 2.0             |                 |                        |      | 75   | 95                             | ns   |      |
|                                                                                   |           | 4.5             |                 |                        |      | 15   | 19                             |      |      |
|                                                                                   |           | 6.0             |                 |                        |      | 13   | 16                             |      |      |
| Maximum clock frequency                                                           | $f_{max}$ | 2.0             |                 |                        | 6    | 4    | MHz                            |      |      |
|                                                                                   |           | 4.5             |                 |                        |      | 30   |                                | 24   |      |
|                                                                                   |           | 6.0             |                 |                        |      | 35   |                                | 28   |      |

• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



# MN74HC40104/MN74HC40104S

## 4-Bit TRI-STATE Bidirectional Universal Shift Register

### ■ Description

MN74HC40104/MN74HC40104S are 4-bit 3-state bidirectional shift registers with parallel inputs, parallel outputs, right-shift and left-shift serial inputs, and operational mode control inputs.

Large current output makes possible high-speed operation for driving a large capacity busline.

For synchronized-parallel loads, 4-bit data are added to the parallel input, when both mode control inputs (S0 and S1) are HIGH.

Data are loaded to the respective flip-flops, and are transferred to the output on the positive going edge of the clock pulse.

The serial-shift function can be stopped between parallel loads. The right shift functions (when mode-control input S0 is HIGH and S1 is LOW) when there is synchronization to the rise of the clock pulse.


When S0 is LOW and S1 is HIGH, the left shift functions as a result of insertion of new data to the left-shift serial input.

When S0 is LOW and S1 is LOW, all outputs become LOW regardless of the clock pulse.

When enable input is LOW, all outputs become high impedance.

Adoption of a silicon gate CMOS process has made possible low power dissipation, high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in  $V_{CC}$  and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.

P- 3




16-pin plastic DIL package

P- 4



16-pin Panaflet package (SO-16D)

### Pin Configuration (top view)




### ■ Truth Table

| Enable<br>E | Mode |    | Clock | Input           |                 |          |   |   |   | Output          |                 |                 |                 |
|-------------|------|----|-------|-----------------|-----------------|----------|---|---|---|-----------------|-----------------|-----------------|-----------------|
|             | S1   | S0 |       | Serial          |                 | Parallel |   |   |   | Q <sub>A</sub>  | Q <sub>B</sub>  | Q <sub>C</sub>  | Q <sub>D</sub>  |
|             |      |    |       | D <sub>SL</sub> | D <sub>SR</sub> | A        | B | C | D |                 |                 |                 |                 |
| L           | X    | X  | X     | X               | X               | X        | X | X | X | Hi-Z            | Hi-Z            | Hi-Z            | Hi-Z            |
| H           | X    | X  | L     | X               | X               | X        | X | X | X | Q <sub>Ao</sub> | Q <sub>Bo</sub> | Q <sub>Co</sub> | Q <sub>Do</sub> |
| H           | H    | H  | ↗     | X               | X               | a        | b | c | d | a               | b               | c               | d               |
| H           | L    | H  | ↗     | X               | H               | X        | X | X | X | H               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H           | L    | H  | ↗     | X               | L               | X        | X | X | X | L               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H           | H    | L  | ↗     | H               | X               | X        | X | X | X | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | H               |
| H           | H    | L  | ↗     | L               | X               | X        | X | X | X | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | L               |
| H           | L    | L  | X     | X               | X               | X        | X | X | X | L               | L               | L               | L               |

Note:

- ↗: Data input is transferred to output on the positive-going edge from LOW to HIGH of the clock
- X: Either HIGH or LOW; it doesn't matter
- Hi-Z: High impedance

■ Logic Diagram



■ Absolute Maximum Ratings

| Parameter                      |              | Symbol                             | Rating                                     | Unit |
|--------------------------------|--------------|------------------------------------|--------------------------------------------|------|
| Supply voltage                 |              | $V_{CC}$                           | -0.5~+7.0                                  | V    |
| Input/output voltage           |              | $V_I, V_O$                         | -0.5~ $V_{CC}+0.5$                         | V    |
| Input protection diode current |              | $I_{IK}$                           | ±20                                        | mA   |
| Output parasitic diode current |              | $I_{OK}$                           | ±20                                        | mA   |
| Output current                 |              | $I_O$                              | ±35                                        | mA   |
| Supply current                 |              | $I_{CC}, I_{GND}$                  | ±70                                        | mA   |
| Storage temperature range      |              | $T_{stg}$                          | -65~+150                                   | °C   |
| Power dissipation              | MN74HC40104  | $T_a = -40 \sim +60^\circ\text{C}$ | 400                                        | mW   |
|                                |              | $T_a = +60 \sim 85^\circ\text{C}$  | Decrease to 200m Watt the rate of 8mW/°C   |      |
|                                | MN74HC40104S | $T_a = -40 \sim +60^\circ\text{C}$ | 275                                        | mW   |
|                                |              | $T_a = +60 \sim +85^\circ\text{C}$ | Decrease to 200m Watt the rate of 3.8mW/°C |      |

■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}(V)$ | Rating      | Unit |
|-----------------------------|------------|-------------|-------------|------|
| Operation supply voltage    | $V_{CC}$   |             | 1.4~6.0     | V    |
| Input/output voltage        | $V_I, V_O$ |             | 0~ $V_{CC}$ | V    |
| Operating temperature range | $T_A$      |             | -40~+85     | °C   |
| Input rise and fall time    | $t_r, t_f$ | 2.0         | 0~1000      |      |
|                             |            | 4.5         | 0~500       | ns   |
|                             |            | 6.0         | 0~400       |      |



## ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol          | V <sub>CC</sub><br>(V) | Test Conditions                                                                              |                |      | Temperature |      |      |              |      | Unit |
|----------------------------------|-----------------|------------------------|----------------------------------------------------------------------------------------------|----------------|------|-------------|------|------|--------------|------|------|
|                                  |                 |                        | V <sub>I</sub>                                                                               | I <sub>O</sub> | Unit | Ta=25°C     |      |      | Ta=-40~+85°C |      |      |
|                                  |                 |                        |                                                                                              |                |      | min.        | typ. | max. | min.         | max. |      |
| Input HIGH voltage               | V <sub>IH</sub> | 2.0                    |                                                                                              |                |      | 1.5         |      |      | 1.5          |      | V    |
|                                  |                 | 4.5                    |                                                                                              |                |      | 3.15        |      |      | 3.15         |      |      |
|                                  |                 | 6.0                    |                                                                                              |                |      | 4.2         |      |      | 4.2          |      |      |
| Input LOW voltage                | V <sub>IL</sub> | 2.0                    |                                                                                              |                |      |             |      | 0.3  |              | 0.3  | V    |
|                                  |                 | 4.5                    |                                                                                              |                |      |             |      | 0.9  |              | 0.9  |      |
|                                  |                 | 6.0                    |                                                                                              |                |      |             |      | 1.2  |              | 1.2  |      |
| Output HIGH voltage              | V <sub>OH</sub> | 2.0                    | V <sub>IH</sub><br>or<br>V <sub>IL</sub>                                                     | -20.0          | μA   | 1.9         | 2.0  |      | 1.9          |      | V    |
|                                  |                 | 4.5                    |                                                                                              | -20.0          | μA   | 4.4         | 4.5  |      | 4.4          |      |      |
|                                  |                 | 6.0                    |                                                                                              | -20.0          | μA   | 5.9         | 6.0  |      | 5.9          |      |      |
|                                  |                 | 4.5                    |                                                                                              | -4.0           | mA   | 3.86        |      |      | 3.76         |      |      |
|                                  |                 | 6.0                    |                                                                                              | -5.2           | mA   | 5.36        |      |      | 5.26         |      |      |
| Output LOW voltage               | V <sub>OL</sub> | 2.0                    | V <sub>IH</sub><br>or<br>V <sub>IL</sub>                                                     | 20.0           | μA   |             | 0.0  | 0.1  |              | 0.1  | V    |
|                                  |                 | 4.5                    |                                                                                              | 20.0           | μA   |             | 0.0  | 0.1  |              | 0.1  |      |
|                                  |                 | 6.0                    |                                                                                              | 20.0           | μA   |             | 0.0  | 0.1  |              | 0.1  |      |
|                                  |                 | 4.5                    |                                                                                              | 4.0            | mA   |             |      | 0.32 |              | 0.37 |      |
|                                  |                 | 6.0                    |                                                                                              | 5.2            | mA   |             |      | 0.32 |              | 0.37 |      |
| Input current                    | I <sub>I</sub>  | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND                                                       |                |      |             |      | ±0.1 |              | ±1.0 | μA   |
| 3-state output off state current | I <sub>oz</sub> | 6.0                    | V <sub>I</sub> =V <sub>IH</sub> or V <sub>IL</sub><br>V <sub>O</sub> =V <sub>CC</sub> or GND |                |      |             |      | ±0.5 |              | ±5.0 | μA   |
| Quiescent supply current         | I <sub>CC</sub> | 6.0                    | V <sub>I</sub> =V <sub>CC</sub> or GND, I <sub>O</sub> =0                                    |                |      |             |      | 8.0  |              | 80.0 | μA   |


■ AC Characteristics (GND=0V, Input transition time ≤6ns, C<sub>L</sub>=50pF)

| Parameter                            | Symbol           | V <sub>CC</sub><br>(V) | Test Conditions | Temperature |      |      |              |      | Unit |
|--------------------------------------|------------------|------------------------|-----------------|-------------|------|------|--------------|------|------|
|                                      |                  |                        |                 | Ta=25°C     |      |      | Ta=-40~+85°C |      |      |
|                                      |                  |                        |                 | min.        | typ. | max. | min.         | max. |      |
| Output rise time                     | t <sub>TLH</sub> | 2.0                    |                 |             |      | 75   |              | 95   | ns   |
|                                      |                  | 4.5                    |                 |             | 8    | 15   |              | 19   |      |
|                                      |                  | 6.0                    |                 |             |      | 13   |              | 16   |      |
| Output fall time                     | t <sub>THL</sub> | 2.0                    |                 |             |      | 75   |              | 95   | ns   |
|                                      |                  | 4.5                    |                 |             | 6    | 15   |              | 19   |      |
|                                      |                  | 6.0                    |                 |             |      | 13   |              | 16   |      |
| Propagation time<br>CLK→Q4<br>(L→H)  | t <sub>PLH</sub> | 2.0                    |                 |             |      | 150  |              | 190  | ns   |
|                                      |                  | 4.5                    |                 |             |      | 30   |              | 38   |      |
|                                      |                  | 6.0                    |                 |             |      | 26   |              | 33   |      |
| Propagation time<br>CLK→Q4<br>(H→L)  | t <sub>PHL</sub> | 2.0                    |                 |             |      | 150  |              | 190  | ns   |
|                                      |                  | 4.5                    |                 |             |      | 30   |              | 38   |      |
|                                      |                  | 6.0                    |                 |             |      | 26   |              | 33   |      |
| 3-stage<br>propagation time<br>(H→Z) | t <sub>HZ</sub>  | 2.0                    | RL=1KΩ          |             |      | 175  |              | 220  | ns   |
|                                      |                  | 4.5                    |                 |             |      | 35   |              | 44   |      |
|                                      |                  | 6.0                    |                 |             |      | 30   |              | 37   |      |
| 3-stage<br>propagation time<br>(L→Z) | t <sub>LZ</sub>  | 2.0                    | RL=1KΩ          |             |      | 175  |              | 220  | ns   |
|                                      |                  | 4.5                    |                 |             |      | 35   |              | 44   |      |
|                                      |                  | 6.0                    |                 |             |      | 30   |              | 37   |      |
| 3-stage<br>propagation time<br>(Z→H) | t <sub>ZH</sub>  | 2.0                    | RL=1KΩ          |             |      | 150  |              | 190  | ns   |
|                                      |                  | 4.5                    |                 |             |      | 30   |              | 38   |      |
|                                      |                  | 6.0                    |                 |             |      | 26   |              | 33   |      |


■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )

| Parameter                      | Symbol           | V <sub>CC</sub><br>(V) | Test Conditions | Temperature |      |      |              |      | Unit |
|--------------------------------|------------------|------------------------|-----------------|-------------|------|------|--------------|------|------|
|                                |                  |                        |                 | Ta=25°C     |      |      | Ta=-40~+85°C |      |      |
|                                |                  |                        |                 | min.        | typ. | max. | min.         | max. |      |
| 3-stage propagation time (Z→L) | t <sub>ZL</sub>  | 2.0                    | RL=1KΩ          |             |      | 150  |              | 190  | ns   |
|                                |                  | 4.5                    |                 |             |      | 30   |              | 38   |      |
|                                |                  | 6.0                    |                 |             |      | 26   |              | 33   |      |
| Minimum pulse width CLK        | t <sub>w</sub>   | 2.0                    |                 |             |      | 100  |              | 125  | ns   |
|                                |                  | 4.5                    |                 |             |      | 20   |              | 25   |      |
|                                |                  | 6.0                    |                 |             |      | 17   |              | 21   |      |
| Minimum Set-up time            | t <sub>su</sub>  | 2.0                    |                 |             |      | 100  |              | 125  | ns   |
|                                |                  | 4.5                    |                 |             |      | 20   |              | 25   |      |
|                                |                  | 6.0                    |                 |             |      | 17   |              | 21   |      |
| Minimum Hold time              | t <sub>h</sub>   | 2.0                    |                 |             | —    | 0    |              | 0    | ns   |
|                                |                  | 4.5                    |                 |             | —    | 0    |              | 0    |      |
|                                |                  | 6.0                    |                 |             | —    | 0    |              | 0    |      |
| Minimum recovery time          | t <sub>rem</sub> | 2.0                    |                 |             |      | 125  |              | 155  | ns   |
|                                |                  | 4.5                    |                 |             |      | 25   |              | 31   |      |
|                                |                  | 6.0                    |                 |             |      | 21   |              | 26   |      |
| Maximum clock frequency        | f <sub>max</sub> | 2.0                    |                 | 6           |      |      | 4            |      | MHz  |
|                                |                  | 4.5                    |                 | 30          |      |      | 24           |      |      |
|                                |                  | 6.0                    |                 | 35          |      |      | 28           |      |      |

1. Measuring Circuit (t<sub>PLH</sub>, t<sub>PHL</sub>)




2. Waveforms





• Switching Time Measuring Circuit and Waveforms

1. Measuring Circuit



2. Waveforms



# MN74HCT40104/MN74HCT40104S

## 4-Bit TRI-STATE Bidirectional Universal Shift Register (TTL Input)

### ■ Description

MN74HCT40104/MN74HCT40104S are TTL input level 4-bit 3-state bidirectional shift registers with parallel inputs, parallel outputs, right-shift and left-shift serial inputs, and operational mode-control inputs.

Large current output makes possible for driving a large capacity bus line.

For synchronized-parallel loads, 4-bit data are added to the parallel input, when both mode control inputs (S0 and S1) are HIGH.

Data are loaded to the respective flip-flops, and are transferred to the output at the positive going edge of the clock pulse.

The serial-shift function can be stopped between parallel loads. The right shift functions (when mode-control input S0 is HIGH and S1 is LOW) when there is synchronization to the rise of the clock pulse.


When S0 is LOW and S1 is HIGH, the left shift functions as result of insertion of new data to the left-shift serial input.

When S0 is LOW and S1 is LOW, all outputs become LOW regardless of the clock pulse.

When the enable input is LOW, all outputs become high impedance.

Adoption of a silicon gate CMOS process has made possible low power dissipation, high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL. LS TTL 15-inputs can be directly driven. Resistors and diodes are provided in V<sub>CC</sub> and GND to protect the input/output from damage by static electricity. Same pin configuration and function as the standard CMOS logic 4000 family.

P- 3




16-pin plastic DIL package

P- 4



16-pin Panaflat package (SO-16D)

Pin Configuration (top view)




### ■ Truth Table

| Enable<br>E | Mode |    | Input |                 |                 |          |   |   |   | Output          |                 |                 |                 |
|-------------|------|----|-------|-----------------|-----------------|----------|---|---|---|-----------------|-----------------|-----------------|-----------------|
|             |      |    | Clock | Serial          |                 | Parallel |   |   |   | Q <sub>A</sub>  | Q <sub>B</sub>  | Q <sub>C</sub>  | Q <sub>D</sub>  |
|             | S1   | S0 |       | D <sub>SL</sub> | D <sub>SR</sub> | A        | B | C | D |                 |                 |                 |                 |
| L           | X    | X  | X     | X               | X               | X        | X | X | X | Hi-Z            | Hi-Z            | Hi-Z            | Hi-Z            |
| H           | X    | X  | L     | X               | X               | X        | X | X | X | Q <sub>A0</sub> | Q <sub>B0</sub> | Q <sub>C0</sub> | Q <sub>D0</sub> |
| H           | H    | H  |       | X               | X               | a        | b | c | d | a               | b               | c               | d               |
| H           | L    | H  |       | X               | H               | X        | X | X | X | H               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H           | L    | H  |       | X               | L               | X        | X | X | X | L               | Q <sub>An</sub> | Q <sub>Bn</sub> | Q <sub>Cn</sub> |
| H           | H    | L  |       | H               | X               | X        | X | X | X | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | H               |
| H           | H    | L  |       | L               | X               | X        | X | X | X | Q <sub>Bn</sub> | Q <sub>Cn</sub> | Q <sub>Dn</sub> | L               |
| H           | L    | L  | X     | X               | X               | X        | X | X | X | L               | L               | L               | L               |

Note:

- : Data input is transferred to output on the positive-going edge from LOW to HIGH of the clock
- X: Either HIGH or LOW; it doesn't matter.
- Hi-Z: High impedance

■ Logic Diagram



■ Absolute Maximum Ratings

| Parameter                      |               | Symbol                             | Rating             | Unit |
|--------------------------------|---------------|------------------------------------|--------------------|------|
| Supply voltage                 |               | $V_{CC}$                           | -0.5~+7.0          | V    |
| Input/output voltage           |               | $V_I, V_O$                         | -0.5~ $V_{CC}+0.5$ | V    |
| Input protection diode current |               | $I_{IK}$                           | ±20                | mA   |
| Output parasitic diode current |               | $I_{OK}$                           | ±20                | mA   |
| Output current                 |               | $I_O$                              | ±35                | mA   |
| Supply current                 |               | $I_{CC}, I_{GND}$                  | ±70                | mA   |
| Storage temperature range      |               | $T_{stg}$                          | -65~+150           | °C   |
| Power dissipation              | MN74HCT40104  | $T_a = -40 \sim +60^\circ\text{C}$ | 400                | mW   |
|                                |               | $T_a = +60 \sim 85^\circ\text{C}$  |                    |      |
|                                | MN74HCT40104S | $T_a = -40 \sim +60^\circ\text{C}$ | 275                | mW   |
|                                |               | $T_a = +60 \sim 85^\circ\text{C}$  |                    |      |

■ Operating Conditions

| Parameter                   | Symbol     | $V_{CC}(V)$ | Rating      | Unit |
|-----------------------------|------------|-------------|-------------|------|
| Operation supply voltage    | $V_{CC}$   |             | 4.5~5.5     | V    |
| Input/output voltage        | $V_I, V_O$ |             | 0~ $V_{CC}$ | V    |
| Operating temperature range | $T_A$      |             | -40~+85     | °C   |
| Input rise and fall time    | $t_r, t_f$ | 4.5         | 0~500       | ns   |

## ■ DC Characteristics (GND=0V)

| Parameter                        | Symbol          | V <sub>CC</sub><br>(V) | Test Conditions                                                                              |                |      | Temperature |      |      |              |      | Unit |
|----------------------------------|-----------------|------------------------|----------------------------------------------------------------------------------------------|----------------|------|-------------|------|------|--------------|------|------|
|                                  |                 |                        | V <sub>I</sub>                                                                               | I <sub>O</sub> | Unit | Ta=25°C     |      |      | Ta=-40~+85°C |      |      |
|                                  |                 |                        |                                                                                              |                |      | min.        | typ. | max. | min.         | max. |      |
| Input HIGH voltage               | V <sub>IH</sub> | 4.5<br>}               |                                                                                              |                |      | 2.0         |      |      | 2.0          |      | V    |
| Input LOW voltage                | V <sub>IL</sub> | 4.5<br>}               |                                                                                              |                |      |             |      | 0.8  |              | 0.8  | V    |
| Output HIGH voltage              | V <sub>OH</sub> | 4.5                    | V <sub>IH</sub>                                                                              | -20.0          | μA   | 4.4         | 4.5  |      | 4.4          |      | V    |
|                                  |                 | 4.5                    | or<br>V <sub>IL</sub>                                                                        | -4.0           | mA   | 3.8         | 6    |      | 3.76         |      |      |
| Output HIGH voltage              | V <sub>OL</sub> | 4.5                    | V <sub>IH</sub>                                                                              | 20.0           | μA   |             | 0.0  | 0.1  |              | 0.1  | V    |
|                                  |                 | 4.5                    | or<br>V <sub>IL</sub>                                                                        | 4.0            | mA   |             |      | 0.32 |              | 0.37 |      |
| Input current                    | I <sub>I</sub>  | 5.5                    | V <sub>I</sub> =V <sub>CC</sub> or GND                                                       |                |      |             |      | ±0.1 |              | ±1.0 | μA   |
| 3-state output off state current | I <sub>oz</sub> | 5.5                    | V <sub>I</sub> =V <sub>IH</sub> or V <sub>IL</sub><br>V <sub>o</sub> =V <sub>CC</sub> or GND |                |      |             |      | ±0.5 |              | ±5.0 | μA   |
| Quiescent supply current         | I <sub>CC</sub> | 5.5                    | V <sub>I</sub> =V <sub>CC</sub> or GND, I <sub>O</sub> =0                                    |                |      |             |      | 8.0  |              | 80.0 | μA   |

■ AC Characteristics (GND=0V, Input transition time ≤6ns, C<sub>L</sub>=50pF)


| Parameter                            | Symbol           | V <sub>CC</sub><br>(V) | Test Conditions | Temperature |      |      |              |      | Unit |
|--------------------------------------|------------------|------------------------|-----------------|-------------|------|------|--------------|------|------|
|                                      |                  |                        |                 | Ta=25°C     |      |      | Ta=-40~+85°C |      |      |
|                                      |                  |                        |                 | min.        | typ. | max. | min.         | max. |      |
| Output rise time                     | t <sub>TLH</sub> | 4.5                    |                 |             | 8    | 15   |              | 19   | ns   |
| Output fall time                     | t <sub>THL</sub> | 4.5                    |                 |             | 6    | 15   |              | 19   | ns   |
| Propagation time<br>CLK→Q<br>(L→H)   | t <sub>PLH</sub> | 4.5                    |                 |             |      | 30   |              | 38   | ns   |
| Propagation time<br>CLK→Q<br>(H→L)   | t <sub>PHL</sub> | 4.5                    |                 |             |      | 30   |              | 38   | ns   |
| 3-stage<br>propagation time<br>(H→Z) | t <sub>HZ</sub>  | 4.5                    | RL=1KΩ          |             |      | 35   |              | 44   | ns   |
| 3-stage<br>propagation time<br>(L→Z) | t <sub>LZ</sub>  | 4.5                    | RL=1KΩ          |             |      | 35   |              | 44   | ns   |
| 3-stage<br>propagation time<br>(Z→H) | t <sub>ZH</sub>  | 4.5                    | RL=1KΩ          |             |      | 30   |              | 38   | ns   |
| 3-stage<br>propagation time<br>(Z→L) | t <sub>ZL</sub>  | 4.5                    | RL=1KΩ          |             |      | 30   |              | 38   | ns   |

■ AC Characteristics (GND=0V, Input transition time  $\leq 6\text{ns}$ ,  $C_L=50\text{pF}$ )



| Parameter               | Symbol    | $V_{CC}$<br>(V) | Test Conditions | Temperature            |      |      |                                |      | Unit |
|-------------------------|-----------|-----------------|-----------------|------------------------|------|------|--------------------------------|------|------|
|                         |           |                 |                 | $T_a=25^\circ\text{C}$ |      |      | $T_a=-40\sim+85^\circ\text{C}$ |      |      |
|                         |           |                 |                 | min.                   | typ. | max. | min.                           | max. |      |
| Minimum pulse width CLK | $t_w$     | 4.5             |                 |                        |      | 20   |                                | 25   | ns   |
| Minimum Set-up time     | $t_{su}$  | 4.5             |                 |                        |      | 20   |                                | 25   | ns   |
| Minimum Hold time       | $t_h$     | 4.5             |                 |                        | —    | 0    |                                | 0    | ns   |
| Minimum recovery time   | $t_{rem}$ | 4.5             |                 |                        |      | 25   |                                | 31   | ns   |
| Maximum clock frequency | $f_{max}$ | 4.5             |                 | 30                     |      |      | 24                             |      | MHz  |

● Switching Time Measuring Circuit and Waveforms


1. Measuring Circuit




2. Waveforms



1. Measuring Circuit (t<sub>PLH</sub>, t<sub>PHL</sub>)



2. Waveforms







# MATSUSHITA ELECTRONICS CORPORATION

## SEMICONDUCTOR GROUP

### INTERNATIONAL MARKETING DIVISION

Nagaokakyo, Kyoto, 617 Japan  
Tel: (075) 951-8151

## SALES OFFICES

### Export Division

#### MATSUSHITA ELECTRIC TRADING CO., LTD.

- **Head Office:**  
3-2, Minami-Senba 4-chome, Minami-ku, Osaka, 542 Japan  
Tel: (06) 282-5111  
Telex: 522-8771 METOSK J Cable Address: "MATSUELECO" OSAKA
- **Tokyo Branch:**  
32th Floor, World Trade Center Bldg., No. 4-1, 2-chome, Hamamatsu-cho,  
Minato-ku, Tokyo, 105 Japan  
Tel: (03) 435-4501 ~ 7  
Telex: J24647 MATSUELE Cable address: "MATSUELECO" TOKYO

### U.S.A. Sales Office

#### PANASONIC INDUSTRIAL COMPANY

Division of Matsushita Electric Corporation of America  
Electronics Components Division

- **Head Office:**  
One Panasonic Way, Secaucus, N.J. 07094  
Tel: (201) 348-5269 (Semiconductor General)  
348-5270 (IC/LSI)  
348-5273 (OPT)  
348-5274 (TR)
- **Eastern Regional Office:**  
One Panasonic Way, Secaucus, N.J. 07094  
Tel: (201) 348-5233
- **Central Regional Office:**  
425 East Argonquin Road, Arlington Heights,  
111. 60005  
Tel: (312) 981-4837
- **Western Regional Office:**  
6550 Katella Ave, Cypress, Ca. 90630  
Tel: (714) 895-7200
- **Technical Support Center**  
1731 Technology Drive, Suite 650  
San Jose CA95110  
Tel: (408) 294-5517
- **Southern Regional Office:**  
1854 Shackelford Coort, Norcross Ga. 30093  
Tel: (404) 925-6848

### Singapore Sales Office

#### MATSUSHITA DENSHI (S) PTE. LTD. (MECS)

- **Head Office:**  
22, Ang Mo Kio, Industrial Park 2, Singapore 2056.  
Tel: 4818811  
Telex: RS 35765

### F.R.Germany Sales Office

#### PANASONIC DEUTSCHLAND GMBH

- **Head Office:**  
Winsbergring 15, 2000 Hamburg 54  
Tel: (040) 8549-0
- **München Office:**  
Sand str. 3.8000 Munchen 2  
Tel: (089) 558701-0

### U.K. Sales Office

#### PANASONIC INDUSTRIAL U.K. LTD.

- **Head Office**  
280-290 Bath Road, Slough Berkshire  
SL1 6JG  
Tel: 0753-73181

### France Sales Office

#### PANASONIC FRANCE S.A.

- **Head Office:**  
139-141 Avenue Charles De Gaulle  
92521 Neuilly-sur-Seine Cedex  
Tel: 47-47-11-06

### Italia Sales Office

#### PANASONIC ITALIA S.P.A.

- **Head Office:**  
Via Lucini 19, 20125 Milano  
Tel: (02)670-9460

### Taiwan Sales Office

#### SUNG TIEN MOU CO., LTD. (STM)

- **Head Office**  
6th Floor, Tai Ping & First Building No. 550,  
Sec. 4, Chung Hsiao E. Rd. Taipei, Taiwan, R.O.C.  
Tel: (02) 741-7500 ~ 11 (12 Lines)
- **Kaohsiung Office**  
6th Floor, Hsin Kong Building No. 251,  
Chi Hsien 1st Road Kaohsiung, Taiwan R.O.C.  
Tel: (07) 251-3815 ~ 16