



IOP 480 Data Book

© 1999 PLX Technology, Inc. All rights reserved.

PLX Technology, Inc. retains the right to make changes to this product at any time, without notice. Products may have minor variations to this publication, known as errata. PLX assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of PLX products.

PLX Technology and the PLX logo are registered trademarks of PLX Technology, Inc.

Other brands and names are the property of their respective owners.

Order Number: IOP 480-SIL-DB-P1-1.0

Printed in the USA, October 1999



IOP 480 Data Book

Version 1.0

October 1999

Website: <http://www.plxtech.com>

Email: apps@plxtech.com

Phone: 408 774-9060

800 759-3735

Fax: 408 774-2169

Contents

Figures	xix
Tables	xxi
Timing Diagrams	xxvii
Registers	xxxv
Preface	xli
Supplemental Documentation	xli
Revision History	xli
1. Introduction	1-1
1.1. Highlights	1-1
1.2. Features	1-2
1.2.1. PowerPC RISC Processor Core	1-2
1.2.2. On-Chip Peripheral Logic	1-2
1.2.2.1. Advanced Data Pipe Architecture	1-2
1.2.2.2. Memory Controller Interface	1-3
1.2.2.3. Arbiters	1-3
1.2.3. JTAG Interface	1-3
1.2.4. Programmable Interrupt Controller	1-3
1.2.5. Local Bus Interface	1-3
1.2.6. Programmable Chip Selects	1-3
1.2.7. Serial Port	1-3
1.2.8. Data Transfer Mechanisms	1-3
1.3. Company and Product Background	1-4
1.3.1. IOP 480 I/O Processor General Description	1-4
1.3.2. Development Tool Support	1-5
1.4. Applications	1-5
1.4.1. PCI Adapter Cards	1-5
1.4.2. PCI Host Embedded Systems	1-5
1.4.3. High-Performance PCI I ₂ O Design	1-6
1.4.4. High-Performance CompactPCI Adapter Design	1-6
1.4.4.1. Hot Swap Capable	1-6
1.4.4.2. Hot Swap Friendly	1-6
1.4.5. Real Time Application Design	1-7
1.4.6. Data Communications Design	1-7
2. Local Bus Interface	2-1
2.1. Introduction	2-1
2.1.1. Transactions	2-1
2.1.2. Basic Bus States	2-2
2.2. Local Signals	2-2
2.3. Local Bus Signals	2-2
2.3.1. Clock	2-2
2.4. Bus Regions	2-2

2.4.1. Address/Data/Parity	2-2
2.4.1.1. LAD[31:0]	2-2
2.4.1.2. DP[3:0]	2-3
2.4.2. Control/Status	2-3
2.4.2.1. ADS#, ALE	2-3
2.4.2.2. LBE[3:0]#	2-3
2.4.2.3. LWR#	2-3
2.4.2.4. BLAST#	2-3
2.4.2.5. READY#	2-3
2.4.2.6. BTERM#	2-4
2.4.2.7. WAIT#	2-5
2.4.2.8. LLOCK#	2-5
2.4.3. Arbitration	2-5
2.4.3.1. BOFF#	2-5
2.4.3.2. LHOLDREQ0/LHOLDACK and LHOLDREQ1	2-5
2.4.3.3. LHOLDACK0/LDREQ and LHOLDACK1/BREQ	2-5
2.4.4. Local Chip Selects	2-5
2.5. Local Bus Protocol	2-6
2.5.1. Basic Bus Accesses	2-6
2.5.2. Wait States	2-6
2.5.3. Bus and Control Signals during Recovery and Idle States	2-9
2.5.4. Burst Transactions	2-9
2.6. Bus Region Descriptors	2-9
2.6.1. PCI Target or DMA Burst	2-9
2.6.2. Wait State Control	2-10
2.7. Endian Swapping	2-11
2.7.1. PCI Initiator or Configuration Register Access	2-11
2.7.2. PCI Target or DMA Access Endian Swapping	2-11
2.7.3. Endian Swapping Example	2-12
2.7.4. Internal IOP 480 CPU	2-12
2.7.4.1. Big Endian (Internal CPU Setting)	2-13
2.7.4.2. Little Endian (Internal CPU Setting)	2-15
2.8. Bus Width	2-15
2.9. Data Alignment	2-15
2.9.1. IOP 480 as a Local Bus Slave	2-15
2.9.2. IOP 480 as a Local Bus Master	2-15
2.10. Bus Accesses	2-15
2.10.1. Data Transfer	2-16

3. PCI Bus Interface 3-1

3.1. Overview	3-1
3.2. PCI Target Command Codes	3-1
3.3. PCI Master Command Codes	3-1
3.3.1. DMA Master Command Codes	3-1
3.3.2. Direct Local-to-PCI Command Codes	3-1
3.4. PCI Signals	3-2
3.5. PCI Bus Protocol	3-3
3.6. Bus Arbitration	3-3

4. PCI Target Operation 4-1

4.1. Overview	4-1
4.1.1. PCI Target	4-1
4.1.2. PCI Target Operation (PCI Master-to-Local Bus Access)	4-1
4.2. Registers	4-1
4.2.1. PCI Bus Access to Internal Registers	4-1

4.2.2. PCI Target PCI-to-Local Address Mapping	4-2
4.2.2.1. PCI Target Local Bus Initialization	4-2
4.2.2.2. PCI Target PCI Initialization	4-2
4.3. Internal FIFOs	4-4
4.4. Exclusive Accesses	4-5
4.5. PCI v2.1 Delayed Read Mode	4-5
4.6. PCI Read Ahead Mode (PCICTL[22])	4-5
4.7. PCI Target Transfer	4-5
4.8. Local Bus Byte Enables	4-6
4.9. PCI Target Priority	4-6
4.10. Alignment	4-7
4.11. PCI Target Example	4-7
4.12. Timing Diagrams	4-8
4.12.1. PCI Target	4-8
4.12.2. PCI Target Burst	4-19
 5. PCI INITIATOR Operation	 5-1
5.1. Overview	5-1
5.1.1. PCI Initiator	5-1
5.1.2. PCI Initiator Operation (Local Master-to-PCI Target)	5-1
5.1.2.1. PCI Initiator Memory and I/O Decode	5-1
5.1.3. PCI Command Codes	5-1
5.2. Internal FIFOs	5-2
5.3. PCI Memory Access	5-4
5.4. PCI I/O Access	5-4
5.5. PCI Configuration Access	5-4
5.5.1. Configuration Cycle Example	5-5
5.6. PCI Dual Address Cycle	5-5
5.7. Target Abort	5-5
5.8. Memory Write and Invalidate	5-6
5.9. Deadlock Conditions	5-6
5.9.1. Backoff	5-7
5.9.2. Software/Hardware Solution for Systems without Backoff Capability	5-7
5.9.3. Software Solution to Deadlock	5-7
5.10. Timing Diagrams	5-8
 6. IOP 480 CPU Bus Interface	 6-1
6.1. Overview	6-1
6.2. Initialization	6-1
6.3. Accessing the SPU	6-1
6.4. Accessing the Local Bus	6-1
6.4.1. Internal IOP 480 CPU Burst	6-1
6.4.1.1. Loads and Stores	6-1
6.4.1.2. Cache Line Fills/Flushes	6-1
6.5. Accessing the PCI Bus	6-1
6.6. Alignment	6-1
 7. DMA Operation	 7-1
7.1. DMA Channels 0 and 1	7-1
7.1.1. Overview	7-1
7.1.2. PCI Dual Address Cycle	7-1
7.1.3. Block DMA Mode	7-2
7.1.4. Scatter/Gather DMA Mode	7-3

7.1.5. Local-to-PCI Transfer	7-6
7.1.6. PCI-to-Local Transfer	7-6
7.1.7. Demand Mode	7-6
7.1.8. Demand Mode/Fast Terminate	7-7
7.1.9. Local Bus EOT	7-7
7.1.10. DMA Abort	7-7
7.1.11. Local Bus Latency and Pause Timers	7-8
7.1.12. DMA Unaligned Transfers	7-8
7.1.13. PCI Memory Write and Invalidate (MWI)	7-8
7.1.14. DMA Descriptor Ring Management (Valid Mode)	7-8
7.1.15. DMA Priority	7-9
7.1.16. Local Bus Arbitration	7-9
7.1.17. PCI Bus Arbitration	7-9
7.1.18. DMA Local Bus Arbitration	7-9
7.1.18.1. Local Latency and Pause Timers	7-9
7.1.18.2. DRAM Refresh Timers	7-9
7.1.18.3. Local Arbiter Priority	7-9
7.1.19. DMA Master Command Codes	7-9
7.2. DMA Channel 2	7-10
7.2.1. Overview	7-10
7.2.2. DMA Register Access	7-10
7.2.2.1. Access from the Local Bus	7-10
7.2.2.2. Access from the Primary PCI Bus	7-10
7.2.3. Local-to-Local Mode DMA	7-10
7.2.4. Demand Mode	7-10
7.2.5. Fast Terminate Mode	7-11
7.2.6. DMA Abort	7-11
7.2.7. Flyby DMA	7-12
7.2.8. Local Bus Arbitration	7-12
7.2.9. DMA Unaligned Transfers	7-12
7.2.10. DMA Local Bus Arbitration	7-12
7.2.10.1. Local Bus Latency and Pause Timers	7-12
7.2.10.2. DRAM Refresh Timers	7-13
7.2.10.3. Local Arbiter Priority	7-13
7.3. Timing Diagrams	7-13

8. Local Bus Internal Arbiter 8-1

8.1. Overview	8-1
8.2. Initialization	8-1
8.3. Round-Robin Mode	8-1
8.4. High-Priority Mode	8-1
8.5. Performance Tuning	8-1
8.6. Timing Diagrams	8-2

9. PCI Bus Internal Arbiter 9-1

9.1. Overview	9-1
9.2. Initialization	9-1
9.3. Priority Mode	9-1
9.3.1. Priority and Round-Robin Modes	9-1
9.4. Grant on Idle Mode	9-2
9.5. Park on IOP 480 Mode	9-2
9.6. Performance Tuning	9-2

10. Reset and Initialization	10-1
10.1. Overview	10-1
10.2. Power-On	10-1
10.3. Reset	10-1
10.3.1. Adapter Mode	10-2
10.3.1.1. PCI Reset	10-2
10.3.1.2. Software Reset	10-2
10.3.1.3. Power Management Reset	10-2
10.3.1.4. Local RESET#	10-2
10.3.1.5. IOP 480 CPU Chip Reset	10-2
10.3.2. Host Mode	10-2
10.3.2.1. PCI Reset	10-2
10.3.2.2. Local RESET#	10-2
10.3.2.3. Software Reset	10-2
10.3.2.4. Power Management Reset	10-2
10.3.3. IOP 480 CPU Chip Reset	10-2
10.4. Serial EEPROM	10-3
10.4.1. IOP 480 Initialization from Local Bus	10-3
10.4.2. Serial EEPROM Load	10-3
10.4.3. Selectively Accessing the Serial EEPROM	10-3
10.4.4. IOP 480 Initialization without a Serial EEPROM or with a Blank EEPROM	10-3
10.5. IOP 480 CPU Boot	10-7
10.5.1. Processor State After Reset	10-8
10.5.2. IOP 480 CPU Initial Processor Sequencing	10-8
10.5.3. Initialization Requirements	10-8
10.6. Initialization Code Example	10-10
10.7. DRAM Initialization	10-12
10.7.1. IOP 480 Initialization from PCI Bus	10-12
11. Interrupts	11-1
11.1. Overview	11-1
11.2. PCI Interrupts	11-1
11.2.1. PCI Interrupt Output (INTA#)	11-1
11.2.1.1. Local-to-PCI Doorbell Interrupt	11-1
11.2.1.2. Local Interrupt Input (INTI)	11-1
11.2.1.3. Master/Target Abort Interrupt	11-1
11.2.1.4. DMA PCI Interrupts	11-2
11.2.1.5. Messaging Unit Outbound Post Queue Interrupt	11-2
11.2.2. PCI System Error Output (SERR#)	11-2
11.2.3. PCI Interrupt Output (INTA#)	11-2
11.3. Local Interrupts	11-3
11.3.1. Mailbox Interrupt	11-3
11.3.2. PCI Enumerate Input (ENUM#)	11-3
11.3.3. PCI Power Management Event Input (PME#)	11-3
11.3.4. PCI Interrupt Input (INTA#)	11-3
11.3.5. PCI System Error Input (SERR#)	11-3
11.3.6. Power Management Interrupt	11-4
11.3.7. Built-In Self Test Interrupt (BIST)	11-4
11.3.8. PCI-to-Local Doorbell Interrupt	11-4
11.3.9. DMA Local Interrupts	11-4
11.3.10. Local Interrupt Input	11-4
11.3.11. Local Bus Parity Error	11-4
11.3.12. Serial Port Interrupts	11-5
11.3.13. Local Bus Timeout	11-5
11.3.14. PCI Parity Errors	11-5
11.3.15. Messaging Unit Outbound Free Queue Overflow Interrupt	11-5

11.3.16. Messaging Unit Inbound Post Queue Interrupt	11-5
11.3.17. Master/Target Abort Interrupt	11-5
11.4. Doorbell Registers	11-6
11.5. Mailbox Registers	11-6
11.5.1. Local Interrupt Output (INTO)	11-7
11.6. IOP 480 Exceptions, Interrupts, and Timers	11-8
11.6.1. Interrupts and Exceptions	11-8
11.6.1.1. Architectural Definitions and Behavior	11-8
11.6.1.2. IOP 480 CPU Implementation Behavior	11-9
11.6.1.3. Exception-Handling Priorities	11-10
11.6.2. Critical and Non-Critical Exceptions	11-10
11.6.3. General Exception Handling Registers	11-12
11.6.3.1. Machine State Register (MSR)	11-12
11.6.3.2. Save/Restore Registers 0 and 1 (SRR0–SRR1)	11-14
11.6.3.3. Save/Restore Registers 2 and 3 (SRR2–SRR3)	11-14
11.6.3.4. Exception Vector Prefix Register (EVPR)	11-16
11.6.3.5. Exception Syndrome Register (ESR)	11-16
11.6.3.6. Data Exception Address Register (DEAR)	11-18
11.6.4. Critical Interrupt Exception	11-18
11.6.5. Machine Check Exceptions	11-19
11.6.5.1. Instruction Machine Check Handling	11-19
11.6.5.2. Data Machine Check Handling	11-20
11.6.6. Data Storage Exceptions	11-20
11.6.7. Instruction Storage Exception	11-21
11.6.8. External Interrupt Exception	11-22
11.6.8.1. External Interrupt Exception Handling	11-22
11.6.9. Alignment Exception	11-23
11.6.10. Program Exceptions	11-23
11.6.11. System Call Exception	11-24
11.6.12. Programmable Interval Timer (PIT) Exception	11-24
11.6.13. Fixed Interval Timer (FIT) Exception	11-25
11.6.14. Watchdog Timer Exception	11-25
11.6.15. Data TLB Miss Exception	11-26
11.6.16. Instruction TLB Miss Exception	11-26
11.6.17. Debug Exception Handling	11-26
11.6.18. Timer Facilities	11-27
11.6.18.1. Time Base	11-28
11.6.18.2. Programmable Interval Timer (PIT)	11-30
11.6.18.3. Fixed Interval Timer (FIT)	11-31
11.6.18.4. Watchdog Timer	11-31
11.6.18.5. Timer Status Register (TSR)	11-33
11.6.18.6. Timer Control Register (TCR)	11-33

12. Memory Controller 12-1

12.1. Overview	12-1
12.2. SRAM	12-2
12.2.1. Control Signals	12-2
12.2.2. Address	12-2
12.2.3. Parity Checking	12-2
12.2.4. Boot PROM	12-2
12.2.5. SRAM Examples	12-3
12.2.6. SRAM Write Access	12-3
12.2.7. SRAM Read Access	12-9
12.3. DRAM	12-12
12.3.1. Synchronous DRAM (SDRAM)	12-13
12.3.1.1. SDRAM Signal Connections	12-13
12.3.1.2. SDRAM Example	12-13

12.3.1.3. SDRAM Addressing	12-14
12.3.1.4. SDRAM Initialization	12-15
12.3.1.4.1. Burst Length	12-15
12.3.1.4.2. Burst Type	12-15
12.3.1.4.3. CAS Latency	12-15
12.3.1.4.4. Operating Mode	12-15
12.3.1.4.5. Write Burst Mode	12-15
12.3.1.5. SDRAM Commands	12-17
12.3.1.5.1. Command Inhibit	12-17
12.3.1.5.2. No Operation	12-17
12.3.1.5.3. Active	12-18
12.3.1.5.4. Read	12-18
12.3.1.5.5. Write	12-18
12.3.1.5.6. Burst Terminate	12-18
12.3.1.5.7. Precharge	12-18
12.3.1.5.8. Auto-Precharge	12-18
12.3.1.5.9. Auto-Refresh	12-18
12.3.1.5.10. Self-Refresh	12-18
12.3.1.6. Operation	12-18
12.3.1.6.1. Page Mode	12-18
12.3.1.6.2. Parity Checking	12-19
12.3.1.6.3. Burst Length	12-19
12.3.1.6.4. Auto-Refresh	12-19
12.3.1.6.5. Self-Refresh	12-19
12.3.1.6.6. SDRAM Initialization	12-22
12.3.1.6.7. SDRAM Write Access	12-22
12.3.1.6.8. SDRAM Read Access	12-32
12.3.2. EDO DRAM	12-39
12.3.2.1. EDO Signal Connections	12-39
12.3.2.2. EDO DRAM Examples	12-39
12.3.2.3. EDO Addressing	12-40
12.3.2.4. Initialization	12-42
12.3.2.5. Refresh	12-42
12.3.2.6. Page Mode	12-42
12.3.2.7. EDO Write Access	12-42
12.3.2.8. EDO Read Access	12-48
12.4. Signal Loading	12-53
12.4.1. SDRAMs	12-53
12.4.2. EDO DRAMs	12-53
12.5. Overlapping Address Spaces	12-53

13. Intelligent I/O (I₂O) 13-1

13.1. Overview	13-1
13.2. Registers Used	13-1
13.3. Inbound Messages	13-1
13.4. Outbound Messages	13-1
13.5. I ₂ O Pointer Management	13-2
13.6. Inbound Free Queue FIFO	13-3
13.7. Inbound Post Queue FIFO	13-3
13.8. Outbound Post Queue FIFO	13-3
13.9. Outbound Free Queue FIFO	13-4
13.10. I ₂ O Enable Sequence	13-4
13.11. Performance Tuning	13-6
13.11.1. Pull Option	13-6
13.11.2. Outbound Option	13-6
13.12. Timing Diagrams	13-7

14. CompactPCI Hot Swap	14-1
14.1. Overview	14-1
14.2. Controlling Connection Processes	14-1
14.2.1. Hardware Connection Control	14-1
14.2.1.1. Board Slot Control	14-1
14.2.1.2. Board Healthy	14-2
14.2.1.3. Platform Reset	14-2
14.2.2. Software Connection Control	14-2
14.2.2.1. Ejector Switch and Blue LED	14-2
14.2.2.2. ENUM#	14-3
14.2.2.3. Hot Swap Control/Status Register (HSCSR)	14-3
14.2.2.3.1. Hot Swap Capabilities Register Bit Definition	14-3
15. Vital Product Data	15-1
15.1. Overview	15-1
15.2. VPD Capabilities Register	15-1
15.3. Serial EEPROM VPD Partitioning	15-1
15.4. Sequential Read Area	15-1
15.5. Random Read and Write Area	15-1
15.6. Timing Diagrams	15-2
16. Power Management	16-1
16.1. Overview	16-1
16.2. Functional Description	16-1
16.3. System Changes Power Mode Example	16-2
16.4. Wake-Up Request Example	16-2
16.5. Power Consumption	16-2
17. Register Summary	17-1
17.1. Internal Register Access	17-1
17.2. Register Address Mapping	17-2
17.2.1. Configuration Register Base Addresses	17-2
17.2.2. PCI Configuration Registers	17-3
17.2.3. Messaging Queue Registers	17-4
17.2.4. Local Configuration Registers	17-5
17.2.5. Memory Controller Registers	17-6
17.2.6. Runtime Registers	17-7
17.2.7. DMA Registers	17-8
17.2.8. Serial EEPROM Loading Sequence	17-8
17.3. PCI Configuration Registers	17-9
17.4. Messaging Queue Registers	17-21
17.5. Local Configuration Registers	17-26
17.6. Memory Controller Registers	17-39
17.7. Runtime Registers	17-57
17.8. DMA Registers	17-65
18. IOP 480 Pin Description	18-1
18.1. Pin Descriptions	18-1

19. Electrical Specifications	19-1
19.1. I/O Timing Specifications	19-1
20. Package	20-1
20.1. 208-Pin PQFP Package	20-1
20.1.1. 208-Pin PQFP Package Mechanical Specifications	20-1
20.1.2. 208-Pin PQFP Pinout	20-2
20.1.3. 208-Pin PQFP Package Materials and Properties	20-3
20.1.4. 208-Pin PQFP Printed Circuit Board (PCB) Assembly Compatibility	20-3
20.2. 225-Pin PBGA Package	20-4
20.2.1. 225-Pin PBGA Package Mechanical Specifications	20-4
20.2.2. 225-Pin PBGA Suggested Land Pattern for PCB Layout	20-5
20.2.3. 225-Pin PBGA Package Layout	20-6
20.2.4. 225-Pin PBGA Pinout	20-7
20.2.5. 225-Pin PBGA Package Materials and Properties	20-9
20.2.6. 225-Pin PBGA Printed Circuit Board (PCB) Assembly Compatibility	20-9
20.2.7. 225-Pin PBGA Die Attach	20-9
20.2.8. 225-Pin PBGA Encapsulation	20-9
21. Timing Diagrams	21-1
21.1. IOP 480 CPU BootUP Cycle	21-1
21.2. VPD	21-2
21.3. Big Endian	21-4
21.4. PCI Signals	21-5
21.5. Configuration Cycle	21-6
21.6. PCI Target	21-12
21.7. PCI Target Burst	21-23
21.8. PCI Initiator	21-29
21.9. DMA	21-38
21.10. I ₂ O	21-52
21.11. Local Bus Controller Wait States	21-54
21.12. Local Bus Controller PCI Target or DMA Burst	21-56
21.13. Local Bus Controller Arbiter Round-Robin Arbitration	21-57
21.14. Memory Controller SRAM Write Access	21-58
21.15. Memory Controller SRAM Read Access	21-61
21.16. Memory Controller SDRAM Initialization, Refresh, Start, and End	21-63
21.17. Memory Controller SDRAM Write Access	21-65
21.18. Memory Controller SDRAM Read Access	21-74
21.19. Memory Controller EDO DRAM Refresh	21-80
21.20. Memory Controller EDO Write Access	21-80
21.21. Memory Controller EDO Read Access	21-85
22. Serial Port Operation	22-1
22.1. Overview	22-1
22.2. SPU Operating Mode Selection	22-2
22.2.1. Normal Mode	22-2
22.2.2. Internal Loopback Mode	22-2
22.2.3. Automatic Echo Mode	22-2
22.3. SPU Registers	22-2
22.4. SPU Operations	22-4
22.4.1. SPU Baud Rate Generator	22-4
22.4.2. SPU Transmitter	22-4

22.4.2.1. Pattern Generation Mode	22-5
22.4.2.2. Transmitter Line Break Generation	22-5
22.4.2.3. Transmitter Interrupts	22-5
22.4.3. SPU Receiver	22-5
22.4.3.1. Receiver Interrupts	22-6
22.5. SPU Register Descriptions	22-6
22.5.1. Baud Rate Divisor Registers	22-6
22.5.2. Serial Port Control Register (SPCTL)	22-7
22.5.3. Serial Port Handshake Status Register (SPHS)	22-8
22.5.4. Serial Port Line Status Register (SPLS)	22-8
22.5.5. Serial Port Receive Buffer (SPRB)	22-9
22.5.6. Serial Port Receiver Command Register (SPRC)	22-9
22.5.7. Serial Port Transmit Buffer (SPTB)	22-9
22.6. Serial Port Transmit Command Register (SPTC)	22-9
22.7. Initialization and Configuration	22-10
22.7.1. Initializing SPU Registers	22-10
22.7.2. Enabling Normal SPU Operation	22-11

23. IOP 480 CPU Overview 23-1

23.1. Features	23-1
23.1.1. PowerPC RISC Fixed-Point CPU	23-1
23.1.2. Storage Control	23-1
23.1.3. Memory Management	23-1
23.2. PowerPC Architecture	23-2
23.3. IOP 480 CPU as PowerPC Implementation	23-2
23.4. IOP 480 CPU Organization	23-3
23.4.1. RISC Processor Core	23-3
23.4.2. Instruction and Data Cache Controllers	23-4
23.4.2.1. Instruction Cache Unit (ICU)	23-4
23.4.2.2. Data Cache Unit (DCU)	23-4
23.4.3. Timers	23-5
23.4.4. Memory Management Unit (MMU)	23-5
23.4.5. Debug	23-6
23.4.5.1. Development Tool Support	23-6
23.4.5.2. Debug Modes	23-6
23.4.5.3. PLB (Processor Local Bus)	23-7
23.4.5.4. JTAG	23-7
23.4.5.5. Interrupts	23-7
23.4.6. Data Types	23-7
23.4.7. Register Set Summary	23-7
23.4.7.1. General Purpose Registers	23-7
23.4.7.2. Special Purpose Registers	23-7
23.4.7.3. Machine State Register	23-8
23.4.7.4. Condition Register	23-8
23.4.7.5. Device Control Registers	23-8
23.4.8. Addressing Modes	23-8

24. IOP 480 CPU Programming Model 24-1

24.1. Memory Organization and Addressing	24-1
24.1.1. Storage Attributes	24-1
24.2. Registers	24-1
24.2.1. General Purpose Registers	24-2
24.2.2. Special Purpose Registers	24-2
24.2.2.1. Count Register (CTR)	24-4
24.2.2.2. Link Register (LR)	24-4

24.2.2.3. Fixed Point Exception Register (XER)	24-5
24.2.2.3.1. XER[SO]	24-6
24.2.2.3.2. XER[OV]	24-6
24.2.2.3.3. XER[CA]	24-6
24.2.2.3.4. XER[TBC]	24-6
24.2.2.4. Special Purpose Register General (SPRG0-SPRG3)	24-6
24.2.2.5. Processor Version Register (PVR)	24-6
24.2.3. Condition Register (CR)	24-7
24.2.3.1. CR Fields after Compare Instructions	24-8
24.2.3.2. CR0 Field	24-8
24.2.4. Time Base	24-9
24.2.5. Machine State Register	24-9
24.2.6. Device Control Registers	24-11
24.3. Data Types and Alignment	24-11
24.3.1. Alignment for Storage Reference and Cache Control Instructions	24-11
24.3.2. Alignment and Endian Operation	24-12
24.3.3. Instructions Causing Alignment Exceptions Summary	24-12
24.4. Byte Ordering	24-13
24.4.1. Structure Mapping Examples	24-13
24.4.1.1. Big-Endian Mapping	24-14
24.4.2. PowerPC Byte Ordering	24-14
24.4.3. PowerPC Endian Mode	24-14
24.4.3.1. Byte Ordering in PowerPC Little Endian Mode	24-14
24.4.3.2. Control of PowerPC Endian Mode	24-16
24.4.3.3. Addressing in PowerPC Little Endian Mode	24-16
24.4.3.4. Little Endian Mode Alignment Requirements	24-17
24.4.3.5. Switching Endian Modes	24-17
24.4.3.6. Direct Memory Access in PowerPC Little Endian Mode	24-17
24.4.4. Endian Storage Attribute	24-18
24.4.4.1. Fetching Instructions from Little Endian Storage Regions	24-18
24.4.4.2. Accessing Data in Little Endian Storage Regions	24-18
24.4.4.3. Endian Storage Attribute Control	24-19
24.4.4.4. PowerPC Byte-Reverse Instructions	24-19
24.5. Instruction Processing	24-21
24.6. Branching Control	24-21
24.6.1. AA Field on Unconditional Branches	24-21
24.6.2. AA Field on Conditional Branches	24-22
24.6.3. BI Field on Conditional Branches	24-22
24.6.4. BO Field on Conditional Branches	24-22
24.6.5. Branch Prediction	24-23
24.7. Speculative Accesses	24-24
24.7.1. Speculative Accesses in IOP 480 CPU	24-24
24.7.1.1. Prefetch Distance Down an Unresolved Branch Path	24-24
24.7.1.2. Prefetch of Branches to Count Register and Branches to Link Register	24-25
24.7.2. Preventing Inappropriate Speculative Accesses	24-25
24.7.2.1. Fetching Past an Interrupt-Causing or Interrupt-Returning Instruction	24-26
24.7.2.2. Fetching Past tw or twi Instructions	24-26
24.7.2.3. Fetching Past an Unconditional Branch	24-26
24.7.2.4. Suggested Locations of Memory-Mapped Hardware	24-26
24.7.3. Summary	24-27
24.8. Privileged Mode Operation	24-27
24.8.1. MSR Bits and Exception Handling	24-27
24.8.2. Privileged Instructions	24-28
24.8.3. Privileged SPRs	24-28
24.8.4. Privileged DCRs	24-28
24.9. Synchronization	24-28
24.9.1. Context Synchronization	24-28
24.9.2. Execution Synchronization	24-30
24.9.3. Storage Synchronization	24-30

24.10. Instruction Set	24-31
24.10.1. Instructions Specific to IBM PowerPC Embedded Controllers	24-31
24.10.2. Storage Reference Instructions	24-31
24.10.3. Arithmetic and Logical Instructions	24-33
24.10.4. Compare Instructions	24-33
24.10.5. Branch Instructions	24-33
24.10.6. Condition Register Logical Instructions	24-33
24.10.7. Rotate and Shift Instructions	24-33
24.10.8. Cache Control Instructions	24-34
24.10.9. Interrupt Control Instructions	24-34
24.10.10. TLB Management Instructions	24-34
24.10.11. Processor Management Instructions	24-34
24.10.12. Extended Mnemonics	24-34

25. IOP 480 CPU Cache Operations 25-1

25.1. ICU and DCU Organization	25-1
25.2. ICU Overview	25-2
25.2.1. Instruction Cacheability Control	25-3
25.2.2. ICU Coherency	25-4
25.2.3. DCU Overview	25-4
25.2.4. DCU Write Strategies	25-4
25.2.5. Data Cacheability Control	25-5
25.2.6. DCU Coherency	25-5
25.3. Cache Instructions	25-5
25.3.1. ICU Instructions	25-6
25.3.2. IDCU Instructions	25-6
25.4. Cache Control and Debugging Features	25-7
25.4.1. ICU Debugging	25-9
25.4.2. DCU Debugging	25-10
25.5. Cache Line Locking	25-11
25.5.1. Locking Lines in the ICU and DCU Cache Arrays	25-11
25.5.2. Unlocking Lines in the ICU and DCU	25-11
25.6. DCU Performance	25-12
25.6.1. Pipeline Stalls	25-12
25.6.2. Cache Operation Priorities	25-13
25.6.3. Simultaneous Cache Operations	25-13
25.6.4. Sequential Cache Operations	25-13
25.6.5. Core Clock Frequency and Write Data Acknowledge	25-14
25.7. ICU and DCU Performance Modeling	25-14

26. IOP 480 CPU Debugging and JTAG Facilities 26-1

26.1. Development Tool Support	26-1
26.2. Debug Modes	26-1
26.2.1. Internal Debug Mode	26-1
26.2.2. External Debug Mode	26-1
26.3. Processor Control	26-2
26.4. Processor Status	26-2
26.5. Debug Events	26-2
26.6. Debug Registers	26-2
26.6.1. Debug Control Register (DBCR)	26-2
26.6.1.1. DAC Compare Size Field (DBCR[D1S]) Note.	26-5
26.6.2. Debug Status Register (DBSR)	26-5
26.6.3. Data Address Compare Register (DAC1)	26-7
26.6.3.1. Data Address Compare (DAC) Applied to Cache Instructions	26-7
26.6.3.2. DAC Applied to String Instructions	26-8

26.6.4. Instruction Address Compare Register (IAC1)	26-8
26.7. Debug Interface	26-8
26.7.1. IEEE 1149.1 Test Access Port (JTAG Debug Port)	26-8
26.7.1.1. JTAG Connector	26-8
26.7.1.2. JTAG Instructions	26-9
26.7.1.3. JTAG Boundary Scan	26-10
27. IOP 480 CPU Memory Management	27-1
27.1. Overview	27-1
27.2. Address Translation	27-1
27.3. Translation Lookaside Buffer (TLB)	27-2
27.3.1. Unified TLB	27-2
27.3.2. Unified TLB Fields	27-3
27.3.3. Page Identification Fields	27-3
27.3.3.1. Translation Field	27-4
27.3.3.2. Access Control Fields	27-4
27.3.3.3. Storage Attribute Fields	27-4
27.3.4. Shadow Instruction TLB	27-5
27.3.4.1. ITLB Accesses	27-5
27.3.4.2. ITLB Consistency	27-6
27.4. TLB-Related Exceptions	27-7
27.4.1. Data Storage Exception	27-7
27.4.2. Instruction Storage Exception	27-7
27.4.3. Data TLB Miss Exception	27-7
27.4.4. Instruction TLB Miss Exception	27-7
27.4.5. Program Exception	27-8
27.5. TLB Management	27-8
27.5.1. TLB Search Instructions (tlbsx/tlbsx.)	27-8
27.5.2. TLB Read/Write Instructions (tlbre/tlbwe)	27-8
27.5.3. TLB Invalidate Instruction (tlbia)	27-8
27.5.4. TLB Sync Instruction (tlbsync)	27-8
27.6. Recording Page References and Changes	27-8
27.7. Access Protection	27-9
27.7.1. Access Protection Mechanisms in the TLB	27-9
27.7.1.1. General Access Protection	27-9
27.7.1.2. Execute Permissions	27-9
27.7.1.3. Write Permissions	27-10
27.7.1.4. Zone Protection	27-10
27.7.2. Access Protection for Cache Instructions	27-11
27.7.3. Access Protection for String Instructions	27-12
27.8. Real-Mode Storage Attribute Control	27-12
28. IOP 480 CPU Instruction Set	28-1
28.1. Instruction Set Portability	28-4
28.2. Instruction Formats	28-4
28.3. Pseudocode	28-4
28.4. Register Usage	28-6
28.5. Alphabetical Instruction Listing	28-6
29. IOP 480 CPU Register Summary	29-1
29.1. Reserved Registers	29-1
29.2. Reserved Fields	29-1
29.3. General Purpose Registers	29-1

Contents

29.4. Machine State Register and Condition Register	29-1
29.5. Special Purpose Registers	29-1
29.6. Device Control Registers	29-3
29.7. Alphabetical Register Listing	29-3
 A. IOP 480 CPU Instruction Summary	A-1
A.1. Instruction Set and Extended Mnemonics—Alphabetical	A-1
A.2. Instructions Sorted by Opcode	A-30
A.3. Instruction Formats	A-36
 B. IOP 480 CPU Instructions by Category	B-1
B.1. Instruction Set Summary Categories	B-1
B.2. Instructions Specific to PowerPC Embedded Controllers.	B-2
B.3. Privileged Instructions	B-4
B.4. Assembler Extended Mnemonics.	B-6
B.5. Storage Reference Instructions	B-23
B.6. Arithmetic and Logical Instructions.	B-27
B.7. Condition Register Logical Instructions	B-31
B.8. Branch Instructions.	B-32
B.9. Comparison Instructions.	B-33
B.10. Rotate and Shift Instructions	B-34
B.11. Cache Control Instructions	B-35
B.12. Interrupt Control Instructions	B-36
B.13. Processor Management Instructions	B-37
 C. Terms and Definitions	C-1
 D. Real Code Example	D-1
 E. Ordering Instructions	E-1
 F. PLX Technology Representatives and Distributors	F-1
F.1. United States Representatives	F-1
F.2. International Representatives	F-3
F.3. Distributors	F-4
 Index	Index-1

Figures

1-1	IOP 480 Block Diagram	1-1
1-2	Sample PCI I/O Processor Adapter Design	1-5
1-3	Sample PCI Host Embedded System Design	1-5
1-4	Typical I ₂ O Server/Adapter Card Design	1-6
1-5	Typical I ₂ O Embedded System Design	1-6
1-6	High-Performance CompactPCI Adapter	1-7
1-7	Sample Real-Time Application	1-7
1-8	Data Communication Design	1-8
2-1	Local Bus Block Diagram	2-1
2-2	Endian Swapping	2-13
3-1	Wait States	3-3
4-1	PCI Target Access of Local Bus	4-3
4-2	Slave PCI Specification v2.2 Delayed Reads	4-5
4-3	PCI Target IOP 480 Read Ahead Mode	4-5
4-4	PCI Target Write	4-6
4-5	PCI Target Read	4-6
5-1	PCI Initiator Write	5-2
5-2	PCI Initiator Read	5-2
5-3	PCI Initiator Access of PCI Bus	5-3
7-1	DMA, PCI-to-Local Bus	7-1
7-2	DMA, Local-to-PCI Bus	7-2
7-3	Block DMA Mode Initialization (Single Address or PCI Dual Address Cycle)	7-3
7-4	Scatter/Gather DMA Mode Initialization (Single Address Cycle)	7-4
7-5	Scatter/Gather DMA Mode Initialization (PCI Dual Address Cycle)	7-4
7-6	Scatter/Gather DMA Mode from PCI-to-Local Bus (Arbitration from Local Bus)	7-5
7-7	Scatter/Gather DMA Mode from Local-to-PCI Bus (Arbitration from PCI Bus)	7-5
7-8	Local-to-PCI Bus DMA Data Transfer Operation	7-6
7-9	PCI-to-Local Bus DMA Data Transfer Operation	7-6
7-10	Local-to-Local DMA Initialization	7-11
9-1	Priority Mode	9-1
9-2	Round-Robin Mode	9-1
11-1	DMA, Local-to-PCI Bus	11-5
11-2	Mailbox and Doorbell Message Passing	11-6
11-4	Relationship of Timer Facilities to the Base Clock	11-28
11-5	Watchdog Timer State Machine	11-32
12-1	Memory Block Diagram	12-1
12-2	SRAM (Two 64K x 16 Devices)	12-4
12-3	SRAM (Four 256K x 8 Devices)	12-4
12-4	Flash (One 8-Bit Device)	12-5
12-5	SDRAM (Two 4M x 16 Devices)	12-13
12-6	SDRAM Mode Register	12-16
12-7	EDO DRAM (Two 4M x 16 Devices)	12-39
12-8	EDO DRAM (Four 8M x 8 Devices)	12-40
13-1	Typical I ₂ O Server/Adapter Card Design	13-1

13-2	Driver Architecture Compared	13-1
13-3	Circular FIFO Operation	13-5
14-1	Redirection of BD_SEL#	14-2
14-2	Board Healthy	14-2
14-3	PCI Reset	14-2
14-4	Hot Swap Capabilities Register Bit Definition	14-3
15-1	VPD Capabilities Register Bit Definition	15-1
17-1	IOP 480 Internal Register Access	17-1
18-1	208-Pin PQFP Pinout	18-2
19-1	IOP 480 ALE Output Delay from the Local Clock (Min/Max, in Nanoseconds)	19-1
20-1	208-Pin PQFP Package Mechanical Specifications	20-1
20-2	208-Pin PQFP Pinout	20-2
20-3	225-Pin PBGA Package Mechanical Specifications	20-4
20-4	225-Pin PBGA Suggested Land Pattern for PCB Layout	20-5
20-5	225-Pin PBGA Underside	20-6
22-1	Serial Port Functional Block	22-1
22-2	SPU Registers and Buffers	22-3
23-1	IOP 480 CPU Block Diagram	23-3
24-1	IOP 480 CPU Data Types	24-11
24-2	Normal Word Load or Store (Big Endian Storage Region)	24-20
24-3	Byte-Reverse Word Load or Store (Little Endian Storage Region)	24-20
24-4	Byte-Reverse Word Load or Store (Big Endian Storage Region)	24-20
24-5	Normal Word Load or Store (Little Endian Storage Region)	24-21
24-6	IOP 480 CPU Instruction Queue	24-22
25-1	Instruction Flow	25-3
26-1	JTAG Connector Physical Layout (Top View)	26-9
27-1	Effective to Real Address Translation Flow	27-2
27-2	TLB Entries	27-3
27-3	ITLB/UTLB Address Resolution	27-6

Tables

2-1	DP[3:0]	2-3
2-2	READY Data Transfers	2-4
2-3	Burst and Bterm on Local Bus	2-4
2-4	Local Arbitration Signal Directions	2-5
2-5	Registers Defining Local Characteristics of all LCS Range Accesses	2-6
2-6	Burst Boundaries with Bterm Enable=0	2-9
2-7	Burst Boundaries with Bterm Enable=1	2-10
2-8	Endian Swapping	2-11
2-9	Endian Swapping, Lower Byte Lanes	2-12
2-10	Endian Swapping, Upper Byte Lanes	2-12
2-11	IOP 480 CPU Big Endian Byte Ordering	2-13
2-12	IOP 480 CPU Little Endian Byte Ordering	2-15
2-13	PCI Target Local Byte Enable Methods	2-15
2-14	Byte Enable and Coding	2-16
2-15	Byte Lane Contents	2-16
2-16	Data Transfer Control	2-16
3-1	PCI Target Command Codes	3-1
3-2	DMA Master Command Codes	3-1
3-3	Local-to-PCI Memory Access	3-1
3-4	Local-to-PCI I/O Access	3-1
3-5	Local-to-PCI Configuration Access	3-1
4-1	Response to FIFO Full or Empty	4-4
4-2	PCI Target Local Byte Enable Methods	4-7
5-1	Local-to-PCI Memory Access	5-1
5-2	Local-to-PCI I/O Access	5-1
5-3	Local-to-PCI Configuration Access	5-1
5-4	Response to FIFO Full or Empty	5-2
6-1	IOP 480 CPU Byte Load/Store Transactions	6-2
6-2	Three-Byte Load/Store Transactions	6-2
6-3	Single-Word Load/Store Transactions	6-2
6-4	Four-Word Cache Line Fills/Flushes	6-2
6-5	IOP 480 CPU Loads/Stores	6-2
6-6	IOP 480 CPU Cache Line Fills/Flushes	6-2
7-1	DMA Local Burst Mode	7-2
7-2	DMA Master Command Codes	7-9
7-3	Stop Transfer Modes	7-11
10-1	Adapter and Host Modes Resets	10-1
10-2	Serial EEPROM Guidelines	10-4
10-3	Serial EEPROM Load Registers	10-4
10-4	Contents of Registers after Reset	10-9
11-1	PCI Interrupts (INTA#)	11-2
11-2	Local Interrupts (INTO)	11-7
11-3	Exception-Handling Priorities	11-11
11-4	Exception Vector Offsets	11-12

11-5	ESR Alteration by Various Exceptions	11-18
11-6	Register Settings during Critical Interrupt Exceptions	11-18
11-7	Register Settings during Machine Check—Instruction Exceptions	11-19
11-8	Register Settings during Machine Check—Data Exceptions	11-20
11-9	Register Settings during Data Storage Exceptions	11-21
11-10	Register Settings during Instruction Storage Exceptions	11-21
11-11	Register Settings during External Interrupt Exceptions	11-22
11-12	Alignment Exception Summary	11-22
11-13	Register Settings during Alignment Error Exceptions	11-23
11-14	ESR Usage for Program Exceptions	11-23
11-15	Register Settings during Program Exceptions	11-24
11-16	Register Settings during System Call Exceptions	11-24
11-17	Register Settings during Programmable Interval Timer Exceptions	11-24
11-18	Register Settings during Fixed Interval Timer Exceptions	11-25
11-19	Register Settings during Watchdog Timer Exceptions	11-25
11-20	Register Settings during Data TLB Miss Exceptions	11-26
11-21	Register Settings during Instruction TLB Miss Exceptions	11-26
11-22	SRR2 during Debug Exceptions	11-26
11-23	Register Settings during Debug Exceptions	11-27
11-24	Time Base Comparison	11-29
11-25	Programmable Interval Timer (PIT)	11-30
11-26	FIT Controls	11-31
11-27	Watchdog Timer Controls	11-31
11-28	Watchdog Timer State Machine	11-32
12-1	SRAM Signals	12-2
12-2	Local Burst Address	12-2
12-3	SRAM Write Access Programmable Timing Parameters	12-5
12-4	SRAM Read Access Programmable Timing Parameters	12-9
12-5	DRAM Control Signals	12-12
12-6	SDRAM Signals	12-13
12-7	16-Megabit SDRAM Addressing	12-14
12-8	64-Megabit SDRAM Addressing	12-14
12-9	SDRAM Page Lengths/Boundaries	12-15
12-10	SDRAM Commands	12-17
12-11	Refresh Arbitration	12-19
12-12	Auto Refresh Commands	12-19
12-13	SDRAM Write Access Programmable Timing Parameters	12-23
12-14	SDRAM Read Access Programmable Timing Parameters	12-32
12-15	EDO Signals	12-39
12-16	EDO Page Lengths/Boundaries	12-40
12-17	16-Megabit EDO Addressing	12-41
12-18	64-Megabit EDO Addressing	12-41
12-19	Refresh Arbitration	12-42
12-20	EDO DRAM Write Access Programmable Timing Parameters	12-43
12-21	EDO DRAM Read Access Programmable Timing Parameters	12-48
12-22	SDRAM Signal Loading	12-53

12-23	EDO Signal Loading	12-54
12-24	EDO Timing Parameters	12-54
12-25	Overlapping Address Spaces	12-54
13-1	Queue Starting Address	13-2
13-2	Circular FIFO Summary	13-6
14-1	Hot Swap Control	14-4
17-1	Read/Write Symbols Used in Register Listings	17-1
17-2	Configuration Register Base Addresses	17-2
17-3	PCI Configuration Registers	17-3
17-4	Messaging Queue Registers	17-4
17-5	Local Configuration Registers	17-5
17-6	Memory Controller Registers	17-6
17-7	Runtime Registers	17-7
17-8	DMA Registers	17-8
17-9	Serial EEPROM Loading Sequence	17-8
18-1	I/O Pin Summary	18-1
18-2	Pin Type Abbreviations	18-1
18-3	I/O Buffer Types	18-1
18-4	Pin Multiplexing Control	18-3
18-5	PCI Bus Controller	18-5
18-6	PCI Arbiter	18-7
18-7	Serial EEPROM Interface	18-8
18-8	Local Bus Interface (IOP 480 CPU Type)	18-9
18-9	Local Bus Arbiter	18-14
18-10	Local Bus Interrupts	18-15
18-11	Memory Controller	18-16
18-12	IOP 480 CPU Clock and Test/Debug Pins	18-18
18-13	16450 Compatible Serial Port	18-19
18-14	Power and Ground Pins	18-20
19-1	AC Electrical Characteristics (Worst Case Process, $T_a=85^\circ\text{C}$, $V_{cc}=3.0\text{V}$)	19-1
19-2	IOP 480 Local Bus Driver Loading Derating	19-2
19-3	IOP 480 PCI Buffer Loading Derating	19-2
19-4	Absolute Maximum Ratings	19-2
19-5	Operating Ranges	19-2
19-6	Capacitance (Sample Tested Only)	19-2
19-7	Package Thermal Resistance	19-3
19-8	Electrical Characteristics over Operating Range	19-3
20-1	208-Pin PQFP Mechanical Specifications	20-1
20-2	Package Materials and Properties	20-3
20-3	208-Pin PQFP PCB Assembly Compatibility	20-3
20-4	225-Pin PBGA Package Mechanical Specifications	20-4
20-5	225-Pin PBGA Pinout	20-7
20-6	PBGA Package Materials/Properties	20-9
20-7	PBGA Typical Process Conditions	20-9
22-1	SPU Operating Mode Selection	22-2
22-2	Serial Port Register Addresses, Names, and Access Modes	22-3

22-3	Baud Rate Divisor Selection	22-4
22-4	TBR/TSRE Status Representation	22-5
22-5	Initialized Control Register Parameters	22-11
24-1	IOP 480 CPU SPRs	24-3
24-2	XER-Updating Arithmetic Instructions	24-5
24-3	Alignment Exception Summary	24-12
24-4	Bits of the BO Field	24-23
24-5	Conditional Branch BO Field	24-23
24-6	Example Memory Mapping	24-26
24-7	Instruction Execution Privileges and Operating Modes	24-27
24-8	Privileged Instructions	24-28
24-9	Instructions Specific to IBM PowerPC Embedded Controllers	24-31
24-10	IOP 480 CPU Instruction Set Functional Summary	24-32
24-11	Storage Reference Instructions	24-32
24-12	Arithmetic and Logical Instructions	24-32
24-13	Compare Instructions	24-33
24-14	Branch Instructions	24-33
24-15	Condition Register Logical Instructions	24-33
24-16	Rotate and Shift Instructions	24-33
24-17	Cache Control Instructions	24-34
24-18	Interrupt Control Instructions	24-34
24-19	TLB Management Instructions	24-34
24-20	Processor Management Instructions	24-34
25-1	Cache Array Size by Core	25-1
25-2	ICU and DCU Cache Array Organization	25-1
25-3	Cache Sizes, Tag Fields, and Lines	25-2
25-4	Priority Changes with Different Data Cache Operations	25-14
25-5	CDBCR[DSD], CDBCR[ISD], and Effective Cache Size	25-15
26-1	Debug Events	26-3
26-2	DAC Applied to Cache Instructions	26-7
26-3	JTAG Connector Signals	26-9
26-4	JTAG Instructions	26-9
27-1	TLB Fields Related to Page Size	27-3
27-2	Process ID (PID)	27-9
27-3	Protection Applied to Cache Control Instructions	27-12
27-4	Storage Attribute Control Registers	27-14
28-1	Alphabetical Instruction Listing with Page Number Cross-Reference	28-1
28-2	Instructions in the IBM PowerPC Embedded Environment	28-4
28-3	Operator Precedence	28-6
28-4	Extended Mnemonics for addi	28-10
28-5	Extended Mnemonics for addic	28-11
28-6	Extended Mnemonics for addic.	28-12
28-7	Extended Mnemonics for addis	28-13
28-8	Extended Mnemonics for bc, bca, bcl, bcla	28-22
28-9	Extended Mnemonics for bcctr, bcctrl	28-27
28-10	Extended Mnemonics for bclr, bclrl	28-30

28-11	Extended Mnemonics for cmp	28-33
28-12	Extended Mnemonics for cmpi	28-34
28-13	Extended Mnemonics for cmpl	28-35
28-14	Extended Mnemonics for cmpli	28-36
28-15	Extended Mnemonics for creqv	28-40
28-16	Extended Mnemonics for crnor	28-42
28-17	Extended Mnemonics for cror	28-43
28-18	Extended Mnemonics for crxor	28-45
28-19	Data Cache Array Tag Information	28-56
28-20	Instruction Cache Array Tag Information	28-69
28-21	Extended Mnemonics for mfspr	28-102
28-22	Extended Mnemonics for mtcrrf	28-103
28-23	Extended Mnemonics for mtspr	28-107
28-24	Extended Mnemonics for nor, nor.	28-114
28-25	Extended Mnemonics for or, or.	28-115
28-26	Extended Mnemonics for ori	28-117
28-27	Extended Mnemonics for rlwimi, rlwimi.	28-121
28-28	Extended Mnemonics for rlwinm, rlwinm.	28-122
28-29	Extended Mnemonics for rlwnm, rlwnm.	28-124
28-30	Extended Mnemonics for subf, subf., subfo, subfo.	28-149
28-31	Extended Mnemonics for subfc, subfc., subfco, subfco.	28-150
28-32	Extended Mnemonics for tlbre	28-158
28-33	Extended Mnemonics for tlbre	28-162
28-34	Extended Mnemonics for tw	28-165
28-35	Extended Mnemonics for twi	28-168
A-1	IOP 480 CPU Instruction Syntax Summary	A-1
A-2	IOP 480 CPU Instructions by Opcode	A-30
B-1	IOP 480 CPU Instruction Set Functional Summary	B-1
B-2	Instructions Specific to PowerPC-Embedded Controllers	B-2
B-3	Privileged Instructions	B-4
B-4	IOP 480 CPU Extended Mnemonics	B-6
B-5	Storage Reference Instructions	B-23
B-6	Arithmetic and Logical Instructions	B-27
B-7	Condition Register Logical Instructions	B-31
B-8	Branch Instructions	B-32
B-9	Comparison Instructions	B-33
B-10	Rotate and Shift Instructions	B-34
B-11	Cache Control Instructions	B-35
B-12	Interrupt Control Instructions	B-36
B-13	Processor Management Instructions	B-37
C-1	Data Assignment Convention	C-1
E-1	Available Packages	E-1
F-1	United States Representatives	F-1
F-2	International Representatives	F-3
F-3	Distributors	F-4

Timing Diagrams

2-1	Single Read/Write, 32-Bit Bus, Master=IOP 480.	2-7
2-2	Local Bus Burst Read, Delayed with WAIT#, Master=External Local Bus Master.	2-7
2-3	Local Bus Burst Write, Delayed with WAIT#, Master=External Local Bus Master.	2-8
2-4	Single Read/Write with Internal Wait States, 32-Bit Bus	2-8
2-5	Local Bus Burst Read, 32-Bit Bus, No Wait States, Master=IOP 480, Slave=Default Space	2-10
2-6	Local Bus Burst Write, 32-Bit Bus, No Wait States, Master=IOP 480, Slave=Default Space	2-11
2-7	Big Endian Cycle	2-14
3-1	PCI Target Write to 8-Bit Local Bus—PCI Signal Protocol PCI Signals from Timing Diagram 4-5	3-2
3-2	PCI Target Write of 15 Lwords to 32-Bit Local Bus—PCI Signal Protocol PCI Signals from Timing Diagram 4-15	3-2
4-1	PCI Target Write to 32-Bit Local Bus with Zero Wait States	4-8
4-2	PCI Target Read from 32-Bit Local Bus with Zero Wait States	4-9
4-3	PCI Target Write to 32-Bit Local Bus with One External (READY#) Wait State	4-10
4-4	PCI Target Write to 16-Bit Local Bus with One External (READY#) Wait State	4-11
4-5	PCI Target Write to 8-Bit Local Bus with One External (READY#) Wait State	4-12
4-6	PCI Target Read from 32-Bit Local Bus with Three External (READY#) Wait States	4-13
4-7	PCI Target Read from 32-Bit Local Bus with Three Internal (WAIT#) Wait States	4-14
4-8	PCI Target PCI Write of 6 Lwords to 32-Bit Local Bus, Burst Disabled.	4-15
4-9	PCI Target PCI Write of 3 Lwords to 16-Bit Local Bus, Burst Disabled.	4-16
4-10	PCI Target PCI Read of 6 Lwords to 32-Bit Local Bus, Burst Disabled.	4-17
4-11	PCI Target PCI Write of 6 Lwords to 32-Bit Local Bus, Burst Disabled, One External (READY#) Wait State	4-18
4-12	PCI Target PCI Write of 6 Lwords to 32-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State	4-19
4-13	PCI Target PCI Write of 6 Lwords to 16-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State	4-20
4-14	PCI Target PCI Write of 3 Lwords to 8-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State	4-21
4-15	PCI Target PCI Write of 15 Lwords to 32-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State, Bterm Enabled	4-22
4-16	PCI Target PCI Write of 15 Lwords to 32-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State, Bterm Disabled.	4-23
4-17	PCI Target Burst Read of 5 Lwords to 32-Bit Local Bus, Burst Enabled, Prefetch Counter of 16, Zero Wait States	4-24
5-1	PCI Initiator Single Memory Write	5-8
5-2	PCI Initiator Single Memory Read	5-9
5-3	PCI Initiator I/O Write.	5-10
5-4	PCI Initiator I/O Read	5-11
5-5	PCI Initiator Burst Write of 12 Lwords	5-12
5-6	PCI Initiator Burst Read of 12 Lwords with WAIT#	5-13
5-7	PCI Initiator Configuration Write Type 0	5-14
5-8	PCI Initiator Configuration Read Type 1	5-15
5-9	PCI Initiator PCI Dual Address Cycle	5-16

7-1	DMA from PCI-to-Local, Bterm Enabled	7-13
7-2	DMA from PCI-to-Local, Bterm Disabled	7-14
7-3	DMA Demand Mode, Write from PCI-to-Local.	7-15
7-4	DMA Demand Mode, Write 4 Lwords from PCI-to-Local.	7-16
7-5	DMA Scatter/Gather with Descriptor on Local Memory.	7-17
7-6	DMA Scatter/Gather with Descriptor on PCI Memory	7-18
7-7	DMA2 Demand Mode Cycle	7-19
7-8	DMA2 Non-Flyby	7-20
7-9	DMA2 Unaligned Transfer	7-21
7-10	DMA2 Local-to-Local, 8 Lwords, 32-Bit RAM Transfer	7-22
7-11	Flyby DMA2 Load Data to 32-Bit Local FIFO	7-23
7-12	Flyby DMA2 Continue–Write Data to 32-Bit Local RAM	7-24
7-13	DMA Write from Local-to-PCI, Local Interrupt Done Bit	7-25
7-14	DMA Write from PCI-to-Local, PCI Interrupt Done Bit.	7-26
8-1	Round-Robin Priority Arbitration (Three Active Requesters).	8-2
8-2	High-Priority Arbitration (LHOLDREQ/LHOLDACK has Priority)	8-2
12-1	SRAM Burst Write, 32-Bit Bus, 1 Wait State; WAD=0, WDD=0, WDLY=0, WHLD=1, WRCV=0; Master=IOP 480	12-6
12-2	SRAM Burst Write, 32-Bit Bus, 2-1-1-1 Wait States, 2 Recovery States; WAD=2, WDD=1, WDLY=0, WHLD=1, WRCV=2; LCS x BRD [19]=1; Master=IOP 480	12-6
12-3	SRAM Burst Write, 32-Bit Bus, 2-1-1-1 Wait States, 1 Write Enable Delay; WAD=2, WDD=1, WDLY=1, WHLD=1, WRCV=0; Master=IOP 480	12-7
12-4	SRAM Burst Write, 32-Bit Bus, 1 Write Hold Delay; WAD=1, WDD=0, WDLY=0, WHLD=1, WRCV=0; Master=IOP 480.	12-7
12-5	SRAM Burst Write, 32-Bit Bus, 0 Wait States; WAD=0, WDD=0, WDLY=0, WHLD=1, WRCV=0; Master=External	12-8
12-6	SRAM Burst Read, 32-Bit Bus, 0 Wait States; RAD=0, RDD=0, RDLYA=0, RDLYD=0, RRCV=0; Master=IOP 480.	12-10
12-7	SRAM Burst Read, 32-Bit Bus, 2-1-1-1 Wait States, 2 Recovery States; RAD=2, RDD=1, RDLYA=0, RDLYD=0, RRCV=2; Master=IOP 480	12-10
12-8	SRAM Burst Read, 32-Bit Bus, 3-2-2-2 Wait States, 2 Recovery States; RAD=3, RDD=2, RDLYA=1, RDLYD=1, RRCV=2; Master=IOP 480.	12-11
12-9	SRAM Burst Read, 32-Bit Bus, 0 Wait States; RAD=0, RDD=0, RDLYA=0, RDLYD=0, RRCV=0; Master=External Local Bus Master	12-11
12-10	SDRAM Initialization	12-20
12-11	SDRAM Auto-Refresh	12-20
12-12	SDRAM Self-Refresh Start	12-21
12-13	SDRAM Self-Refresh End	12-21
12-14	SDRAM Four Word Non-Page Mode Burst Write, 2-0-0-0 Wait States; A2C=1, W2W=0, PRCG=3; Master=IOP 480.	12-23
12-15	SDRAM Page Hit Burst Write, 1-0-0-0 Wait States; W2W=0; Master=IOP 480	12-24
12-16	SDRAM Page Hit Burst Write, 2-1-1-1 Wait States; W2W=1; Master=IOP 480	12-25
12-17	SDRAM Page Miss Burst Write, 6-0-0-0 Wait States; A2C=1, W2W=0, PRCG=2; Master=IOP 480.	12-26
12-18	SDRAM Four Word Non-Page Mode Burst Write, 2-0-0-0 Wait States; A2C=1, W2W=0, PRCG=3; Master=External Local Bus Master	12-27

12-19	SDRAM Page Hit Burst Write, 1-0-0-0 Wait States; W2W=0; Master=External Local Bus Master	12-28
12-20	SDRAM Page Hit Burst Write, 2-1-1-1 Wait States; W2W=1; Master=External Local Bus Master	12-29
12-21	SDRAM Page Miss Burst Write, 6-0-0-0 Wait States; A2C=1, W2W=0, PRCG=2; Master=External Local Bus Master	12-30
12-22	Long SDRAM Burst Write	12-31
12-23	SDRAM Non-Page Mode Burst Read, 4-0-0-0 Wait States; A2C=1, PCHG=2; Master=IOP 480	12-33
12-24	SDRAM Page Hit Burst Read, 3-0-0-0 Wait States; Master=IOP 480.	12-34
12-25	SDRAM Page Miss Burst Read, 8-0-0-0 Wait States; A2C=1, PRCG=2; Master=IOP 480	12-35
12-26	SDRAM Non-Page Mode Burst Read, 4-0-0-0 Wait States; A2C=1, PCHG=2; Master=External Local Bus Master	12-36
12-27	SDRAM Page Hit Burst Read, 3-0-0-0 Wait States; Master=External Local Bus Master.	12-37
12-28	SDRAM Page Miss Burst Read, 8-0-0-0 Wait States; A2C=1, PCHG=2; Master=External Local Bus Master	12-38
12-29	EDO DRAM Refresh	12-43
12-30	EDO DRAM Non-Page Mode Burst Write, 3-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=IOP 480	12-44
12-31	EDO DRAM Page Hit Burst Write, 1-1-1-1 Wait States; C2C=1, WCW=1; Master=IOP 480.	12-44
12-32	EDO DRAM Page Hit Burst Write, 2-2-2-2 Wait States; C2C=2, WCW=1; Master=IOP 480.	12-45
12-33	EDO DRAM Page Miss Burst Write, 6-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=IOP 480	12-45
12-34	EDO DRAM Non-Page Mode Burst Write, 4-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=External Local Bus Master.	12-46
12-35	EDO DRAM Page Hit Burst Write, 2-1-1-1 Wait States; C2C=1, WCW=1; Master=External Local Bus Master	12-46
12-36	EDO DRAM Page Hit Burst Write, 3-2-2-2 Wait States; C2C=1, WCW=2; Master=External Local Bus Master	12-47
12-37	EDO DRAM Page Miss Burst Write, 6-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=External Local Bus Master.	12-47
12-38	EDO DRAM Non-Page Mode Burst Read, 4-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, RRCV=2, PRCG=3; Master=IOP 480	12-49
12-39	EDO DRAM Page Hit Burst Read, 2-1-1-1 Wait States; C2C=1, RCW=1; Master=IOP 480	12-49
12-40	EDO DRAM Page Hit Burst Read, 3-2-2-2 Wait States; C2C=1, RCW=1; Master=IOP 480	12-50
12-41	EDO DRAM Page Miss Burst Read, 6-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, PRCG=3; Master=IOP 480	12-50
12-42	EDO DRAM Non-Page Mode Burst Read, 5-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, RRCV=2, PRCG=3; Master=External Local Bus Master	12-51
12-43	EDO DRAM Page Hit Burst Read, 3-1-1-1 Wait States; C2C=1, RCW=1; Master=External Local Bus Master.	12-51
12-44	EDO DRAM Page Hit Burst Read, 3-2-2-2 Wait States; C2C=1, RCW=2; Master=External Local Bus Master.	12-52
12-45	EDO DRAM Page Miss Burst Read, 7-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, RRCV=2, PRCG=3; Master=External Local Bus Master	12-52

13-1	I ₂ O Inbound Write Cycle	13-7
13-2	I ₂ O Outbound Write Cycle	13-8
15-1	Register Write to Start VPD Write	15-2
15-2	Register Read to Show Completion of VPD Read	15-3
21-1	IOP 480 CPU After Reset Start Address FFFFFFFC	21-1
21-2	Register Write to Start VPD Write	21-2
21-3	Register Read to Show Completion of VPD Read	21-3
21-4	Big Endian Cycle	21-4
21-5	PCI Target Write to 8-Bit Local Bus—PCI Signal Protocol	21-5
21-6	PCI Target PCI Write of 15 Lwords to 32-Bit Local Bus—PCI Signal Protocol	21-5
21-7	PCI Configuration Write	21-6
21-8	PCI Configuration Read	21-7
21-9	PCI Memory Write	21-8
21-10	PCI Memory Read	21-9
21-11	Local Master Configuration Write	21-10
21-12	Local Master Configuration Read	21-11
21-13	PCI Target Write to 32-Bit Local Bus with Zero Wait States	21-12
21-14	PCI Target Read from 32-Bit Local Bus with Zero Wait States	21-13
21-15	PCI Target Write to 32-Bit Local Bus with One External (READY#) Wait State	21-14
21-16	PCI Target Write to 16-Bit Local Bus with One External (READY#) Wait State	21-15
21-17	PCI Target Write to 8-Bit Local Bus with One External (READY#) Wait State	21-16
21-18	PCI Target Read from 32-Bit Local Bus with Three External (READY#) Wait States	21-17
21-19	PCI Target Read from 32-Bit Local Bus with Three Internal (WAIT#) Wait States	21-18
21-20	PCI Target PCI Write of 6 Lwords to 32-Bit Local Bus, Burst Disabled.	21-19
21-21	PCI Target PCI Write of 3 Lwords to 16-Bit Local Bus, Burst Disabled.	21-20
21-22	PCI Target PCI Read of 6 Lwords to 32-Bit Local Bus, Burst Disabled.	21-21
21-23	PCI Target PCI Write of 6 Lwords to 32-Bit Local Bus, Burst Disabled, One External (READY#) Wait State	21-22
21-24	PCI Target PCI Write of 6 Lwords to 32-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State	21-23
21-25	PCI Target PCI Write of 6 Lwords to 16-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State	21-24
21-26	PCI Target PCI Write of 3 Lwords to 8-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State	21-25
21-27	PCI Target PCI Write of 15 Lwords to 32-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State, Bterm Enabled	21-26
21-28	PCI Target PCI Write of 15 Lwords to 32-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State, Bterm Disabled.	21-27
21-29	PCI Target Burst Read of 5 Lwords to 32-Bit Local Bus, Burst Enabled, Prefetch Counter of 16, Zero Wait States	21-28
21-30	PCI Initiator Single Memory Write	21-29
21-31	PCI Initiator Single Memory Read	21-30
21-32	PCI Initiator I/O Write	21-31
21-33	PCI Initiator I/O Read	21-32
21-34	PCI Initiator Burst Write of 12 Lwords	21-33

21-35	PCI Initiator Burst Read of 12 Lwords with WAIT#	21-34
21-36	PCI Initiator PCI Dual Address Cycle	21-35
21-37	PCI Initiator Configuration Write Type 0	21-36
21-38	PCI Initiator Configuration Read Type 1	21-37
21-39	DMA from PCI-to-Local, Bterm Enabled	21-38
21-40	DMA from PCI-to-Local, Bterm Disabled	21-39
21-41	DMA Demand Mode, Write from PCI-to-Local	21-40
21-42	DMA Demand Mode, Write 4 Lwords from PCI-to-Local	21-41
21-43	DMA Scatter/Gather with Descriptor on Local Memory	21-42
21-44	DMA Scatter/Gather with Descriptor on PCI Memory	21-43
21-45	DMA2 Demand Mode Cycle	21-44
21-46	DMA2 Non-Flyby	21-45
21-47	DMA2 Unaligned Transfer	21-46
21-48	DMA2 Local-to-Local, 8 Lwords, 32-Bit RAM Transfer	21-47
21-49	Flyby DMA2 Load Data to 32-Bit Local FIFO	21-48
21-50	Flyby DMA2 Continue—Write Data to 32-Bit Local RAM	21-49
21-51	DMA Write from Local-to-PCI, Local Interrupt Done Bit	21-50
21-52	DMA Write from PCI-to-Local, PCI Interrupt Done Bit	21-51
21-53	I ₂ O Inbound Write Cycle	21-52
21-54	I ₂ O Outbound Write Cycle	21-53
21-55	Single Read/Write, 32-Bit Bus, Master=IOP 480	21-54
21-56	PCI Initiator Local Bus Burst Read, Delayed with WAIT#, Master=External Local Bus Master	21-54
21-57	PCI Initiator Local Bus Burst Write, Delayed with WAIT#, Master=External Local Bus Master	21-55
21-58	Single Read/Write with Internal Wait States, 32-Bit Bus, Master=IOP 480	21-55
21-59	Local Bus Burst Read, 32-Bit Bus, No Wait States, Master=IOP 480, Slave=Default Space	21-56
21-60	Local Bus Burst Write, 32-Bit Bus, No Wait States, Master=IOP 480, Slave=Default Space	21-56
21-61	Round-Robin Arbitration (Three Active Requesters)	21-57
21-62	Round-Robin Arbitration (LHOLDREQ0/LHOLDACK has Priority)	21-57
21-63	SRAM Burst Write, 32-Bit Bus, 1 Wait State; WAD=0, WDD=0, WDLY=0, WHLD=1, WRCV=0; Master=IOP 480	21-58
21-64	SRAM Burst Write, 32-Bit Bus, 2-1-1-1 Wait States, 2 Recovery States; WAD=2, WDD=1, WDLY=0, WHLD=1, WRCV=2; LCS x BRD [19]=1; Master=IOP 480	21-58
21-65	SRAM Burst Write, 32-Bit Bus, 2-1-1-1 Wait States, 1 Write Enable Delay; WAD=2, WDD=1, WDLY=1, WHLD=1, WRCV=0; Master=IOP 480	21-59
21-66	SRAM Burst Write, 32-Bit Bus, 1 Write Hold Delay; WAD=1, WDD=0, WDLY=0, WHLD=1, WRCV=0; Master=IOP 480	21-59
21-67	SRAM Burst Write, 32-Bit Bus, 0 Wait States; WAD=0, WDD=0, WDLY=0, WHLD=1, WRCV=0; Master=External	21-60
21-68	SRAM Burst Read, 32-Bit Bus, 0 Wait States; RAD=0, RDD=0, RDLYA=0, RDLYD=0, RRCV=0; Master=IOP 480	21-61
21-69	SRAM Burst Read, 32-Bit Bus, 2-1-1-1 Wait States, 2 Recovery States; RAD=2, RDD=1, RDLYA=0, RDLYD=0, RRCV=2; Master=IOP 480	21-61
21-70	SRAM Burst Read, 32-Bit Bus, 3-2-2-2 Wait States, 2 Recovery States; RAD=3, RDD=2, RDLYA=1, RDLYD=1, RRCV=2; Master=IOP 480	21-62

21-71	SRAM Burst Read, 32-Bit Bus, 0 Wait States; RAD=0, RDD=0, RDLYA=0, RDLYD=0, RRCV=0; Master=External Local Bus Master	21-62
21-72	SDRAM Initialization	21-63
21-73	SDRAM Auto-Refresh	21-63
21-74	SDRAM Self-Refresh Start	21-64
21-75	SDRAM Self-Refresh End	21-64
21-76	SDRAM Four Word Non-Page Mode Burst Write, 2-0-0-0 Wait States; A2C=1, W2W=0, PRCG=3; Master=IOP 480	21-65
21-77	SDRAM Page Hit Burst Write, 1-0-0-0 Wait States; W2W=0; Master=IOP 480	21-66
21-78	SDRAM Page Hit Burst Write, 2-1-1-1 Wait States; W2W=1; Master=IOP 480	21-67
21-79	SDRAM Page Miss Burst Write, 6-0-0-0 Wait States; A2C=1, W2W=0, PRCG=2; Master=IOP 480	21-68
21-80	SDRAM Four Word Non-Page Mode Burst Write, 2-0-0-0 Wait States; A2C=1, W2W=0, PRCG=3; Master=External Local Bus Master	21-69
21-81	SDRAM Page Hit Burst Write, 1-0-0-0 Wait States; W2W=0; Master=External Local Bus Master	21-70
21-82	SDRAM Page Hit Burst Write, 2-1-1-1 Wait States; W2W=1; Master=External Local Bus Master	21-71
21-83	SDRAM Page Miss Burst Write, 6-0-0-0 Wait States; A2C=1, W2W=0, PRCG=2; Master=External Local Bus Master	21-72
21-84	Long SDRAM Burst Write	21-73
21-85	SDRAM Non-Page Mode Burst Read, 4-0-0-0 Wait States; A2C=1, PRCG=2; Master=IOP 480	21-74
21-86	SDRAM Page Hit Burst Read, 3-0-0-0 Wait States; Master=IOP 480	21-75
21-87	SDRAM Page Miss Burst Read, 8-0-0-0 Wait States; A2C=1, PRCG=2; Master=IOP 480	21-76
21-88	SDRAM Non-Page Mode Burst Read, 4-0-0-0 Wait States; A2C=1, PCHG=2; Master=External Local Bus Master	21-77
21-89	SDRAM Page Hit Burst Read, 3-0-0-0 Wait States; Master=External Local Bus Master	21-78
21-90	SDRAM Page Miss Burst Read, 8-0-0-0 Wait States; A2C=1, PCHG=2; Master=External Local Bus Master	21-79
21-91	EDO DRAM Refresh	21-80
21-92	EDO DRAM Non-Page Mode Burst Write, 3-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=IOP 480	21-80
21-93	EDO DRAM Page Hit Burst Write, 1-1-1-1 Wait States; C2C=1, WCW=1; Master=IOP 480	21-81
21-94	EDO DRAM Page Hit Burst Write, 2-2-2-2 Wait States; C2C=2, WCW=1; Master=IOP 480	21-81
21-95	EDO DRAM Page Miss Burst Write, 6-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=IOP 480	21-82
21-96	EDO DRAM Non-Page Mode Burst Write, 4-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=External Local Bus Master	21-82
21-97	EDO DRAM Page Hit Burst Write, 2-1-1-1 Wait States; C2C=1, WCW=1; Master=External Local Bus Master	21-83
21-98	EDO DRAM Page Hit Burst Write, 3-2-2-2 Wait States; C2C=1, WCW=2; Master=External Local Bus Master	21-83
21-99	EDO DRAM Page Miss Burst Write, 6-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, WCW=1, PRCG=3; Master=External Local Bus Master	21-84
21-100	EDO DRAM Non-Page Mode Burst Read, 4-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, RRCV=2, PRCG=3; Master=IOP 480	21-85

21-101	EDO DRAM Page Hit Burst Read, 2-1-1-1 Wait States; C2C=1, RCW=1; Master=IOP 480	21-85
21-102	EDO DRAM Page Hit Burst Read, 3-2-2-2 Wait States; C2C=1, RCW=1; Master=IOP 480	21-86
21-103	EDO DRAM Page Miss Burst Read, 6-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, PRCG=3; Master=IOP 480	21-86
21-104	EDO DRAM Non-Page Mode Burst Read, 5-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, RRCV=2, PRCG=3; Master=External Local Bus Master	21-87
21-105	EDO DRAM Page Hit Burst Read, 3-1-1-1 Wait States; C2C=1, RCW=1; Master=External Local Bus Master	21-87
21-106	EDO DRAM Page Hit Burst Read, 3-2-2-2 Wait States; C2C=1, RCW=2; Master=External Local Bus Master	21-88
21-107	EDO DRAM Page Miss Burst Read, 7-1-1-1 Wait States; R2R=1, R2C=2, C2C=1, RCW=1, RRCV=2, PRCG=3; Master=External Local Bus Master	21-88

Registers

11-1	Machine State Register (MSR)	11-13
11-2	Save/Restore Register 0 (SRR0)	11-15
11-3	Save/Restore Register 1 (SRR1)	11-15
11-3	Save/Restore Register 2 (SRR2)	11-15
11-4	Save/Restore Register 3 (SRR3)	11-15
11-5	Exception Vector Prefix Register (EVPR)	11-16
11-6	Exception Syndrome Register (ESR)	11-17
11-7	Data Exception Address Register (DEAR)	11-18
11-8	Time Base Register (TBHI, TBHU)	11-29
11-9	Time Base Register (TBLO, TBLU)	11-29
11-10	Timer Status Register (TSR)	11-33
11-11	Timer Control Register (TCR)	11-34
17-1	(PCIVID; PCI:00h, LOC:300h) PCI Vendor ID	17-9
17-2	(PCIDID; PCI:02h, LOC:302h) PCI Device ID	17-9
17-3	(PCICR; PCI:04h, LOC:304h) PCI Command	17-9
17-4	(PCISR; PCI:06h, LOC:306h) PCI Status	17-10
17-5	(PCIREV; PCI:08h, LOC:308h) PCI Revision ID	17-10
17-6	(PCICCR; PCI:09h-0Bh, LOC:309h-30Bh) PCI Class Code	17-11
17-7	(PCICLSR; PCI:0Ch, LOC:30Ch) PCI Cache Line Size	17-11
17-8	(PCILTR; PCI:0Dh, LOC:30Dh) PCI Latency Timer	17-11
17-9	(PCIHTR; PCI:0Eh, LOC:30Eh) PCI Header Type	17-11
17-10	(PCIBISTR; PCI:0Fh, LOC:30Fh) PCI Built-In Self Test (BIST)	17-11
17-11	(PCIBAR0; PCI:10h, LOC:310h) PCI Base Address Register for Memory Accesses to Configuration Registers and Local Address Space 0	17-12
17-12	(PCIBAR1; PCI:14h, LOC:314h) PCI Base Address Register for Memory Accesses to Local Address Space 1	17-12
17-13	(PCIBAR2; PCI:18h, LOC:318h) PCI Base Address Register for Memory Accesses to Local Address Space 2	17-13
17-14	(PCIBAR3; PCI:1Ch, LOC:31Ch) PCI Base Address Register 3	17-13
17-15	(PCIBAR4; PCI:20h, LOC:320h) PCI Base Address Register 4	17-13
17-16	(PCIBAR5; PCI:24h, LOC:324h) PCI Base Address Register 5	17-13
17-17	(PCICIS; PCI:28h, LOC:328h) PCI Cardbus CIS Pointer	17-14
17-18	(PCISVID; PCI:2Ch, LOC:32Ch) PCI Subsystem Vendor ID	17-14
17-19	(PCISID; PCI:2Eh, LOC:32Eh) PCI Subsystem ID	17-14
17-20	(PCIERBAR; PCI:30h, LOC:330h) PCI Expansion ROM Base	17-14
17-21	(CAP_PTR; PCI:34h, LOC:334h) Capability List Pointer	17-14
17-22	(PCIILR; PCI:3Ch, LOC:33Ch) PCI Interrupt Line	17-14
17-23	(PCIIPR; PCI:3Dh, LOC:33Dh) PCI Interrupt Pin	17-15
17-24	(PCIMGR; PCI:3Eh, LOC:33Eh) PCI Min_Gnt	17-15
17-25	(PCIMLR; PCI:3Fh, LOC:33Fh) PCI Max_Lat	17-15
17-26	(PMCAPID; PCI:40h, LOC:340h) Power Management Capability ID	17-15
17-27	(PMNEXT; PCI:41h, LOC:341h) Power Management Next Capability Pointer	17-15

17-28	(PMC; PCI:42h, LOC:342h) Power Management Capabilities	17-16
17-29	(PMCSR; PCI:44h, LOC:344h) Power Management Control/Status	17-17
17-30	(PMCSR_BSE; PCI:46h, LOC:346h) PMCSR Bridge Support Extensions	17-18
17-31	(PMDATA; PCI:47h, LOC:347h) Power Management Data	17-18
17-32	(PMSCALE; PCI:48h, LOC:348h) Power Management Data_Scale Values	17-18
17-33	(PWRCON; PCI:4Ch, LOC:34Ch) Power Consumed Values	17-19
17-34	(PWRDIS; PCI:50h, LOC:350h) Power Dissipated Values	17-19
17-35	(HSCAPID; PCI:54h, LOC:354h) Hot Swap Capability ID	17-19
17-36	(HSNEXT; PCI:55h, LOC:355h) Hot Swap Next Capability Pointer	17-19
17-37	(HSCSR; PCI:56h, LOC:356h) Hot Swap Control/Status	17-20
17-38	(VPD_CAP; PCI:58h, LOC:358h) VPD Capabilities	17-20
17-39	(VPD_DATA; PCI:5Ch, LOC:35Ch) VPD Data	17-20
17-40	(MQCR; PCI:00h, LOC:00h) Messaging Queue Configuration	17-21
17-41	(QBAR; PCI:04h, LOC:04h) Queue Base Address	17-21
17-42	(IFHPR; PCI:08h, LOC:08h) Inbound Free Head Pointer	17-21
17-43	(IFTPR; PCI:0Ch, LOC:0Ch) Inbound Free Tail Pointer	17-22
17-44	(IPHPR; PCI:10h, LOC:10h) Inbound Post Head Pointer	17-22
17-45	(IPTPR; PCI:14h, LOC:14h) Inbound Post Tail Pointer	17-22
17-46	(OFHPR; PCI:18h, LOC:18h) Outbound Free Head Pointer	17-22
17-47	(OFTPR; PCI:1Ch, LOC:1Ch) Outbound Free Tail Pointer	17-23
17-48	(OPHPR; PCI:20h, LOC:20h) Outbound Post Head Pointer	17-23
17-49	(OPTPR; PCI:24h, LOC:24h) Outbound Post Tail Pointer	17-23
17-50	(QSR; PCI:28h, LOC:28h) Queue Status/Control	17-24
17-51	(OPQIS; PCI:30h, LOC:30h) Outbound Post Queue Interrupt Status	17-24
17-52	(OPQIM; PCI:34h, LOC:34h) Outbound Post Queue Interrupt Mask	17-24
17-53	(IQP; PCI:40h) Inbound Queue Port	17-25
17-54	(OQP; PCI:44h) Outbound Queue Port	17-25
17-55	(HOSTOUTIDX; PCI:50h, LOC:50h) Host Outbound Index	17-25
17-56	(IOPOUTIDX; PCI:54h, LOC:54h) IOP Outbound Index	17-25
17-57	(DEVINIT; PCI:80h, LOC:80h) Device Initialization	17-26
17-58	(LOCCTL; PCI:84h, LOC:84h) Local Bus Control	17-27
17-59	(LOCTMO; PCI:88h, LOC:88h) Local Bus Timeout	17-28
17-60	(LOCTMR; PCI:8Ch, LOC:8Ch) Local Bus Timers	17-29
17-61	(LARBR; PCI:90h, LOC:90h) Local/DMA Arbitration	17-30
17-62	(BIGEND; PCI:94h, LOC:94h) Big/Little Endian	17-31
17-63	(PCICTL; PCI:98h, LOC:98h) PCI Bus Control	17-31
17-64	(LAS0RR; PCI:A0h, LOC:A0h) Memory-Mapped Configuration Register and Local Address Space 0 Range Register for PCI-to-Local Bus	17-32
17-65	(LAS0BA; PCI:A4h, LOC:A4h) Local Address Space 0 Base Address (Remap) for PCI-to-Local Bus	17-32
17-66	(LAS1RR; PCI:A8h, LOC:A8h) Local Address Space 1 Range Register for PCI-to-Local Bus	17-33
17-67	(LAS1BA; PCI:ACH, LOC:ACH) Local Address Space 1 Base Address (Remap) for PCI-to-Local Bus	17-33

17-68	(LAS2RR; PCI:B0h, LOC:B0h) Local Address Space 2 Range Register for PCI-to-Local Bus	17-34
17-69	(LAS2BA; PCI:B4h, LOC:B4h) Local Address Space 2 Base Address (Remap) for PCI-to-Local Bus	17-34
17-70	(EROMRR; PCI:C0h, LOC:C0h) Expansion ROM Range	17-35
17-71	(EROMBA; PCI:C4h, LOC:C4h) Expansion ROM Local Base Address (Remap)	17-35
17-72	(DMRR; PCI:C8h, LOC:C8h) Local Range Register for Direct Master-to-PCI	17-35
17-73	(DMLBAM; PCI:CCh, LOC:CCh) Local Bus Base Address Register for Direct Master-to-PCI Memory	17-35
17-74	(DMPBAM; PCI:D0h, LOC:D0h) PCI Base Address (Remap) Register for Direct Master-to-PCI Memory (Lower 32 Bits)	17-36
17-75	(DMDAC; PCI:D4h, LOC:D4h) Direct Master Dual Address Cycle Upper Address	17-37
17-76	(DMLBAI; PCI:D8h, LOC:D8h) Local Base Address Register for Direct Master-to-PCI IO/CFG	17-37
17-77	(DMCFGA; PCI:DCh, LOC:DCh) PCI Configuration Address Register for Direct Master-to-PCI IO/CFG	17-37
17-78	(CFGBA; PCI:E0h, LOC:E0h) Configuration Base Address	17-38
17-79	(UARTBA; PCI:E4h, LOC:E4h) UART Base Address	17-38
17-80	(PLXID; PCI:E8h, LOC:E8h) PLX Hardcoded Configuration ID	17-38
17-81	(PLXREV; PCI:ECh, LOC:ECh) PLX Hardcoded Revision ID	17-38
17-82	(LCS0BRD; PCI:100h, LOC:100h) LCS0 Bus Region Descriptor	17-39
17-83	(LCS0WT; PCI:104h, LOC:104h) LCS0 Write Timing	17-40
17-84	(LCS0RT; PCI:108h, LOC:108h) LCS0 Read Timing	17-41
17-85	(LCS0BASE; PCI:10Ch, LOC:10Ch) LCS0 Base Address	17-41
17-86	(LCS0RANGE; PCI:110h, LOC:110h) LCS0 Range	17-41
17-87	(LCS1BRD; PCI:114h, LOC:114h) LCS1 Bus Region Descriptor	17-42
17-88	(LCS1WT; PCI:118h, LOC:118h) LCS1 Write Timing	17-43
17-89	(LCS1RT; PCI:11Ch, LOC:11Ch) LCS1 Read Timing	17-43
17-90	(LCS1BASE; PCI:120Ch, LOC:120Ch) LCS1 Base Address	17-44
17-91	(LCS1RANGE; PCI:124h, LOC:124h) LCS1 Range	17-44
17-92	(LCS2BRD; PCI:128h, LOC:128h) LCS2 Bus Region Descriptor	17-44
17-93	(LCS2WT; PCI:12Ch, LOC:12Ch) LCS2 Write Timing	17-46
17-94	(LCS2RT; PCI:130h, LOC:130h) LCS2 Read Timing	17-46
17-95	(LCS2BASE; PCI:134h, LOC:134h) LCS2 Base Address	17-46
17-96	(LCS2RANGE; PCI:138h, LOC:138h) LCS2 Range	17-46
17-97	(LCS3BRD; PCI:13Ch, LOC:13Ch) LCS3 Bus Region Descriptor	17-47
17-98	(LCS3WT; PCI:140h, LOC:140h) LCS3 Write Timing	17-48
17-99	(LCS3RT; PCI:144h, LOC:144h) LCS3 Read Timing	17-48
17-100	(LCS3BASE; PCI:148h, LOC:148h) LCS3 Base Address	17-49
17-101	(LCS3RANGE; PCI:14Ch, LOC:14Ch) LCS3 Range	17-49
17-102	(DRAMBRD; PCI:150h, LOC:150h) DRAM Bus Region Descriptor	17-49
17-103	(DRAMCTL; PCI:154h, LOC:154h) DRAM Control	17-51
17-104	(DRAMINIT; PCI:158h, LOC:158h) DRAM Initialization	17-52
17-105	(DRAMTIM; PCI:15Ch, LOC:15Ch) DRAM Timing	17-53

17-106	(DRAMBASE; PCI:160h, LOC:160h) DRAM Base Address	17-54
17-107	(DRAMRANGE; PCI:164h, LOC:164h) DRAM Range	17-54
17-108	(DFLTBRD; PCI:168h, LOC:168h) Default Bus Region Descriptor	17-55
17-109	(MBOX0; PCI:180h, LOC:180h) Mailbox 0	17-57
17-110	(MBOX1; PCI:184h, LOC:184h) Mailbox 1	17-57
17-111	(MBOX2; PCI:188h, LOC:188h) Mailbox 2	17-57
17-112	(MBOX3; PCI:18Ch, LOC:18Ch) Mailbox 3	17-57
17-113	(MBOX4; PCI:190h, LOC:190h) Mailbox 4	17-57
17-114	(MBOX5; PCI:194h, LOC:194h) Mailbox 5	17-57
17-115	(MBOX6; PCI:198h, LOC:198h) Mailbox 6	17-57
17-116	(MBOX7; PCI:19Ch, LOC:19Ch) Mailbox 7	17-58
17-117	(P2LDBELL; PCI:1A0h, LOC:1A0h) PCI-to-Local Doorbell	17-58
17-118	(L2PDBELL; PCI:1A4h, LOC:1A4h) Local-to-PCI Doorbell	17-58
17-119	(PINTSTAT; PCI:1B0h, LOC:1B0h) PCI Interrupt Status	17-59
17-120	(PINTENB; PCI:1B4h, LOC:1B4h) PCI Interrupt Enable	17-60
17-121	(LINTSTAT; PCI:1B8h, LOC:1B8h) Local Interrupt Status	17-61
17-122	(LINTENB; PCI:1BCh, LOC:1BCh) Local Interrupt Enable	17-62
17-123	(PABTADR; PCI:1C0h, LOC:1C0h) PCI Abort Address	17-64
17-124	(C0MODE; PCI:200h, LOC:200h) Channel 0 Mode	17-65
17-125	(C0CSR; PCI:204h, LOC:204h) Channel 0 Control/Status	17-66
17-126	(C0COUNT; PCI:208h, LOC:208h) Channel 0 Transfer Count	17-66
17-127	(C0PCILADR; PCI:20Ch, LOC:20Ch) Channel 0 PCI Lower Address	17-67
17-128	(C0LOCADR; PCI:210h, LOC:210h) Channel 0 Local Address	17-67
17-129	(C0DESCPTR; PCI:214h, LOC:214h) Channel 0 Descriptor Pointer	17-67
17-130	(C0PCIHADR; PCI:218h, LOC:218h) Channel 0 Dual Address Cycle Address	17-68
17-131	(C0THRES; PCI:21Ch, LOC:21Ch) Channel 0 Threshold	17-68
17-132	(C1MODE; PCI:220h, LOC:220h) Channel 1 Mode	17-69
17-133	(C1CSR; PCI:224h, LOC:224h) Channel 1 Control/Status	17-70
17-134	(C1COUNT; PCI:228h, LOC:228h) Channel 1 Transfer Count	17-70
17-135	(C1PCILADR; PCI:22Ch, LOC:22Ch) Channel 1 PCI Lower Address	17-71
17-136	(C1LOCADR; PCI:230h, LOC:230h) Channel 1 Local Address	17-71
17-137	(C1DESCPTR; PCI:234h, LOC:234h) Channel 1 Descriptor Pointer	17-71
17-138	(C1PCIHADR; PCI:238h, LOC:238h) Channel 1 Dual Address Cycle Address	17-72
17-139	(C1THRES; PCI:23Ch, LOC:23Ch) Channel 1 Threshold	17-72
17-140	(C2MODE; PCI:240h, LOC:240h) Channel 2 Mode	17-73
17-141	(C2CSR; PCI:244h, LOC:244h) Channel 2 Control/Status	17-74
17-142	(C2COUNT; PCI:248h, LOC:248h) Channel 2 Transfer Count	17-74
17-143	(C2SRCADR; PCI:24Ch, LOC:24Ch) Channel 2 Source Address	17-74
17-144	(C2DESTADR; PCI:250h, LOC:250h) Channel 2 Destination Address	17-74
22-1	Baud Rate Divisor High Register (BRDH)	22-7
22-2	Baud Rate Divisor Low Register (BRDL)	22-7
22-3	Serial Port Control Register (SPCTL)	22-7
22-4	Serial Port Handshake Register (SPHS)	22-8

22-5	Serial Port Line Status Register (SPLS)	22-8
22-6	Serial Port Receive Buffer (SPRB)	22-9
22-7	Serial Port Receiver Command Register (SPRC)	22-9
22-8	Serial Port Transmit Buffer (SPTB)	22-9
22-9	Serial Port Transmitter Command Register (SPTC)	22-9
24-1	General Purpose Register (R0-R31)	24-2
24-2	Count Register (CTR)	24-4
24-3	Link Register (LR)	24-4
24-4	Fixed Point Exception Register (XER)	24-5
24-5	Special Purpose Register General (SPRG0-SPRG3)	24-7
24-6	Processor Version Register (PVR)	24-7
24-7	Condition Register (CR)	24-8
24-8	Machine State Register (MSR)	24-10
25-1	Cache Debug Control Register (CDBCR)	25-8
25-2	Instruction Cache Debug Data Register (ICDBDR)	25-9
26-1	Debug Control Register (DBCR)	26-4
26-2	Debug Status Register (DBSR)	26-6
26-3	Data Address Compare Register (DAC1)	26-7
26-4	Instruction Address Compare Register (IAC1)	26-8
27-1	Zone Protection Register (ZPR)	27-10
29-1	IOP 480 CPU General Purpose Registers	29-1
29-2	Special Purpose Registers	29-2
29-3	Cache Debug Control Register (CDBCR)	29-4
29-4	Condition Register (CR)	29-6
29-5	Count Register (CTR)	29-7
29-6	Data Address Compare Register (DAC1)	29-8
29-7	Debug Control Register (DBCR)	29-9
29-8	Debug Status Register (DBSR)	29-11
29-9	Data Cache Cacheability Register (DCCR)	29-12
29-10	Data Cache Write-thru Register (DCWR)	29-14
29-11	Data Exception Address Register (DEAR)	29-16
29-12	Exception Syndrome Register (ESR)	29-17
29-13	Exception Vector Prefix Register (EVPR)	29-19
29-14	General Purpose Register (R0-R31)	29-20
29-15	Instruction Address Compare Register (IAC1)	29-21
29-16	Instruction Cache Cacheability Register (ICCR)	29-22
29-17	Instruction Cache Debug Data Register (ICDBDR)	29-24
29-18	ICU Tag Information	29-24
29-19	Link Register (LR)	29-25
29-20	Machine State Register (MSR)	29-26
29-21	Process ID (PID)	29-28
29-22	Programmable Interval Timer (PIT)	29-29
29-23	Processor Version Register (PVR)	29-30

29-24	Storage Guarded Register (SGR)	29-31
29-25	Storage Compression Register (SKR)	29-33
29-26	Storage Little-Endian Register (SLER)	29-35
29-27	Special Purpose Register General (SPRG0-SPRG3)	29-37
29-28	Save/Restore Register 0 (SRR0)	29-38
29-29	Save/Restore Register 1 (SRR1)	29-39
29-30	Save/Restore Register 2 (SRR2)	29-40
29-31	Save/Restore Register 3 (SRR3)	29-41
29-32	Time Base High Register (TBHI)	29-42
29-33	Time Base High User-mode (TBHU)	29-43
29-34	Time Base Low Register (TBLO)	29-44
29-35	Time Base Low User-mode (TBLU)	29-45
29-36	Timer Control Register (TCR)	29-46
29-37	Timer Status Register (TSR)	29-47
29-38	Fixed Point Exception Register (XER)	29-48
29-39	Zone Protection Register (ZPR)	29-49

PREFACE

The information contained in this document should be considered preliminary. Although an effort has been made to keep the information accurate, there may be misleading or even incorrect statements made herein. The document is being written in parallel with actual chip development and, as such, it is subject to change. This description is intended to be a living document, to be updated throughout the IOP 480 I/O processor design effort. It provides a broad technical overview of the IOP 480 I/O processor.

SUPPLEMENTAL DOCUMENTATION

The following is a list of additional documentation to provide the reader with further information about the IOP 480 microprocessor and related subjects:

- *PCI Local Bus Specification, Revision 2.2*
PCI Special Interest Group (PCI SIG)
2575 NE Kathryn #17, Hillsboro, OR 97124 USA
Tel: 800 433-5177 (domestic only) or 503 693-6232, Fax: 503 693-8344, <http://www.pcisig.com>
- *PCI Hot-Plug Specification, Revision 1.0*
PCI Special Interest Group (PCI SIG)
2575 NE Kathryn #17, Hillsboro, OR 97124 USA
Tel: 800 433-5177 (domestic only) or 503 693-6232, Fax: 503 693-8344, <http://www.pcisig.com>
- *PCI Power Management Interface Specification, Revision 2.2*
PCI Special Interest Group (PCI SIG)
2575 NE Kathryn #17, Hillsboro, OR 97124 USA
Tel: 800 433-5177 (domestic only) or 503 693-6232, Fax: 503 693-8344, <http://www.pcisig.com>
- *PICMG 2.1 R1.0 CompactPCI® Hot Swap Specification*
PCI Industrial Computer Manufacturers Group (PICMG)
c/o Rogers Communications, 401 Edgewater Place, Suite 500, Wakefield, MA 01880, USA
Tel: 781 246-9318, Fax: 781 224-1239, <http://www.picmg.org>
- *Intelligent I/O (I₂O) Architecture Specification Rev 1.5*
I₂O Special Interest Group
404 Balboa Street, San Francisco, CA, 94118 USA
Tel: 415 750-8352, Fax: 415 751-4829, <http://www.i2osig.org>

REVISION HISTORY

Date	Revision	Comment
7/30/1997	0.1	Red Book initial release.
3/6/1998	0.2	Revised Red Book to include detailed core and peripheral specifications.
4/15/1998	0.3	Revised Red Book to separate IBM and PLX material.
7/8/1998	0.31	Revised Red Book to combine IBM and PLX materials and incorporate engineering changes.
12/7/1998	0.90	Blue Book initial release. Incorporate Red Book engineering changes.

Date	Revision	Comment
1/27/1999 – 2/12/1999	0.92	<p>Spacing problem addressed. Replaced TrueType fonts with PostScript fonts and eliminated nonbreaking spaces and pair kerning.</p> <p>Minor text corrections, updates and additional product documentation were addressed in the following sections. (Bulleted items address specific changes.)</p> <p>Section 1 “IOP 480 Integrated PowerPC I/O Processor”</p> <ul style="list-style-type: none"> Figure 1-1. IOP 480 Block Diagram, redrawn (UART and Serial EEPROM Controller) 1.2.2.1 “Advanced Data Pipe Architecture” <ul style="list-style-type: none"> Local-to-Local DMA definition changed Discussion of Big/Little Endian Conversion, Mailbox Registers and Doorbell Registers eliminated 1.2.8 “Direct Data Transfer Modes,” added a direct data transfer mode 1.4.3 “High-Performance PCI I₂O Design,” mention of incorporation of the “Pull and Outbound” option <p>Section 2 “Local Bus Interface”</p> <ul style="list-style-type: none"> 2.2.2 “Bus Regions,” reduced seven bus regions to six. TD 2-1. Big Endian Cycle, corrected AD[31:0], LCLK, ADS#, ALE, and LAD[31:0]. 2.4 “Local Signals,” moved to become 2.3. <p>Section 3 “PCI Bus Interface”</p> <ul style="list-style-type: none"> 3.5 “PCI Bus Protocol,” simple protocol added. TD 3-1. Direct Slave Write to 8-Bit Local Bus with One External (READY#) Wait State, inserted. TD 3-2. Direct Slave PCI Write of 15 Lwords to 32-Bit Local Bus, Local Burst Enabled, One External (READY#) Wait State, Bterm Enabled, inserted. <p>Section 4 “Direct Slave Operation”</p> <ul style="list-style-type: none"> Figure 4-4. Direct Slave Write, removed redundant LAD between IOP 480 and Local Bus. TD 4-2. Direct Slave Read from 32-Bit Local Bus with Zero Wait States, corrected FRAME#, IRDY#, and TRDY#. TD 4-7. Direct Slave Read from 32-Bit Local Bus with Zero Three Internal (WAIT#) Wait States, corrected LCLK. <p>Section 5 “Direct Master Operation”</p> <ul style="list-style-type: none"> TD 5-6. Direct Master Burst Read of 12 Lwords with WAIT#, revised. TD 5-7. Direct Master Configuration Write Type 0, revised. TD 5-9. Direct Master PCI Dual Address Cycle, revised. TD 5-10. Direct Master Writeback Cycle, deleted. <p>Section 6 “IOP 480 CPU Bus Interface”</p> <p>6.4 “Accessing the PCI Bus,” and 6.5 “Accessing the Local Bus,” switched.</p>

Date	Revision	Comment
1/27/1999 – 2/12/1999	0.92	<p>Section 7 “DMA Operation”</p> <ul style="list-style-type: none"> Figures 7-4 and 7-5. Rearranged lines coming from “Local or Host Memory” block. Added Initialize DMA descriptors in either Host or Local Memory, and in 7.5, added second “PCI Address High” block. Figures 7-8 and 7-9. DMA Data Transfer Operation, replaced BREQi with LholdREQ. 7.1.9 “Local Bus EOT,” added text on ending all transfers. 7.1.16 “Local Bus Arbitration,” replaced BOFF# with LholdREQ. 7.1.17 “PCI Bus Arbitration,” inserted and 7.1.18 and 7.1.19 incremented. 7.2.8 “Local Bus Arbitration,” BOFF# replaced with LholdREQ. TD 7-9. DMA2 Unaligned Transfer, corrected LAD[31:0]. <p>Section 8 “Local Bus Internal Arbiter”</p> <ul style="list-style-type: none"> 8.2 “Initialization” and 8.4 “High-Priority Mode,” BREQ replaced with BOFF#. 8.5 “Performance Tuning,” BOFF# added. <p>Section 9 “PCI Bus Internal Arbiter”</p> <p>Section 10 “Reset and Initialization”</p> <ul style="list-style-type: none"> Table 10-1. Adapter and Host Modes Resets moved after Table 10-2. Table 10-3. Serial EEPROM Load Registers, replaced table and decremented to Table 10-2. 10.4.3 “Blank EEPROM Programming, added.” 10.5 “Internal Register Access,” moved to Section 17 “Register Summary,” now numbered 17.1. 10.6 “IOP 480 CPU Boot” decremented to 10.5, with all following level 1 headings decremented. Table 10-4. Contents of Registers After Reset, LE field, Big Endian replaced with Little Endian disabled (Big Endian). 10.8 “IOP 480 Initialization from Local Bus moved to 10.4.1. 10.9 “IOP 480 Initialization from PCI” moved to 10.7.1. <p>Section 11 “Interrupts”</p> <p>11.2 “PCI Interrupts,” numbering changed from 11.2.1.2 onward due to extra heading.</p> <p>Section 12 “Memory Controller”</p> <ul style="list-style-type: none"> Table 12-11. Refresh Arbitration, replaced. <ul style="list-style-type: none"> “De-assert LholdACK0” with “Assert BOFF#”. “De-assert LholdACK1” with “None”. TD 12-10. SDRAM Initialization, corrected CMD (Internal). TD 12-13. SDRAM Self-Refresh End, corrected CMD (Internal). Table 12-19. Refresh Arbitration replaced. <ul style="list-style-type: none"> “De-assert LholdACK0” with “Assert BOFF#”. “De-assert LholdACK1” with “None”. TD captions augmented with additional Wait State information. <p>Section 14 “Compact Hot Swap”</p> <p>HS_CNTL, HS_NEXT, and HS_CSR changed to HSCNTL, HSNEXT, and HSCSR.</p> <p>Section 15 “Vital Product Data”</p> <ul style="list-style-type: none"> 15.2 VPD Capabilities Register. “VPD Address” para changed to reflect bit change, referenced VPD_CAP. “VPD Data” para referenced VPD_DATA. TD captions were augmented with additional information.

Date	Revision	Comment
1/27/1999 – 2/12/1999	0.92	<p>Section 16 “Power Management”</p> <p>Section 17 “Register Summary”</p> <ul style="list-style-type: none"> • 10.5 “Internal Register Access,” moved to Section 17 “Register Summary,” now numbered 17.1, with all following level 1 headings incremented. • Table 17-3. Serial EEPROM Loading Sequence, “Totals” changed. • Minor revisions in register descriptions <ul style="list-style-type: none"> • Register 17-145, C0PLAE changed to C1PLAE, C0PLAF changed to C1PLAF. • Registers 17-148, 17-149, and 17-150, Reserved deleted. <p>Section 21 “Timing Diagrams”</p> <p>The following timing diagrams were revised or supplemented:</p> <ul style="list-style-type: none"> • 21-4. Big Endian Cycle, corrected AD[31:0], LCLK, ADS#, ALE, and LAD[31:0]. • 21-12. Direct Slave Read from 32-Bit Local Bus with Zero Wait States, corrected FRAME#, IRDY#, and TRDY#. • 21-16. Direct Slave Read from 32-Bit Local Bus with Three Internal (WAIT#) Wait States, corrected LCLK. • 21-33. Direct Master Burst Read of 12 Lwords with WAIT#, corrected REQ#. • 21-46. DMA2 Unaligned Transfer, corrected LAD[31:0]. • 21-71. SDRAM Initialization, corrected CMD (Internal). • 21-74. SDRAM Self-Refresh End, corrected CMD (Internal). • 21-2. VPD Write replaced with Register to Start VPD Write. • 21-3. VPD Read replaced with Register Read to Show Condition of VPD Read. • 21-36. Direct Master Dual Address Cycle, revised. • 21-37. Direct Master Writeback Cycle, deleted. • Memory TD captions augmented with additional Wait State information. Also, in level one headings substituted the word “cycle” with “access,” to reflect nomenclature in Section 12 “Memory Controller.”

Date	Revision	Comment
7/1999	0.96	<p>General Revisions to Document</p> <ul style="list-style-type: none"> Deleted all references to IOCR register. Changed references to “de-assert” command back to “negate” in IOP 480 CPU sections. Added bleed tabs on section and appendix recto pages. LHOLDACK1 is now LHOLDACK1/BREQ. <p>Global to Timing Diagrams</p> <ul style="list-style-type: none"> Corrected signal names to use standard signal name, rather than internal signal name: “LHOLDACKREQ0” is now “LHOLDACK0/LDREQ,” “LHOLDREQACK0” is now “LHOLDREQ0/LHOLDACK,” “DACK12#” is now “DACK[2:1]#,” and “DREQ12#” is now “DREQ[2:1]#.” Changed “LCLK-66” to “LCLK-60.” Modified names in other sections to more closely correspond to their Section 21 counterparts. <p>Section 1 “IOP 480 Integrated PowerPC I/O Processor”</p> <ul style="list-style-type: none"> Title of Section 1 changed to “Introduction.” 1.2.8 Changed from “Direct Data Transfer Modes” to “Data Transfer Mechanisms.” Content also changed. <p>Section 2 “Local Bus Interface”</p> <ul style="list-style-type: none"> 2.4.3.3 and Table 2-4, applied LHOLDACK1/BREQ changes. 2.4.4 Local Chip Selects, added to document. Table 2-5 “Registers Defining Local Characteristics of all LCS Range Accesses,” added. 2.7.4 “Internal IOP 480 CPU,” amplified with new text and diagram. <ul style="list-style-type: none"> Table 2-9 Internal IOP 480 CPU Big Endian Word, deleted. Table 2-10 IOP 480 CPU Big Endian Byte Ordering,” changed to reflect Internal CPU Bus addresses. Endian Swapping text and diagram, added. 2.7.4.2 Table 2-11 Internal IOP 480 CPU Little Endian Word, deleted., Table 2-12 IOP 480 CPU Little Endian Byte Ordering,” changed to reflect Internal CPU Bus addresses. (Table numbering now resequenced.) 2.8, inserted Table 2-8 Big Endian/Little Endian Byte Ordering. (Table numbering now resequenced.) <p>Section 3 “PCI Bus Interface”</p> <ul style="list-style-type: none"> No Changes. <p>Section 4 “Direct Slave Operation”</p> <ul style="list-style-type: none"> 4.3 “Internal FIFOs,” added DS FIFO description. <p>Section 5 “Direct Master Operation”</p> <ul style="list-style-type: none"> No Changes. <p>Section 6 “IOP 480 CPU Bus Interface”</p> <ul style="list-style-type: none"> No Changes. <p>Section 7 “DMA Operation”</p> <ul style="list-style-type: none"> 7.1.3, revised Figure 7-3 Block DMA Mode Initialization (Single Address or PCI Dual Address Cycle), transfer size reordered. TD 7-8, DMA2 Flyby, changed to DMA2 Non-Flyby <p>Section 8 “Local Bus Internal Arbiter”</p> <ul style="list-style-type: none"> Changed BOFF# to LHOLDACK1/BREQ in 8.2, 8.4, and 8.5. Changed LHOLDREQ0 to LHOLDREQ0/LHOLDACK in 8.1 and TD 8-2. <p>Section 9 “PCI Bus Internal Arbiter”</p> <ul style="list-style-type: none"> No Changes.

Date	Revision	Comment
7/1999	0.96	<p>Section 10 “Reset and Initialization”</p> <ul style="list-style-type: none"> 10.4.3, revised first para to read that “...the IOP 480 uses the Fairchild 93CS66LEN serial EEPROM.” Table 10-3 Serial EEPROM Load Registers, added four addresses. 10.4.4, supplemented text and title of section to include IOP 480 Initialization without a serial EEPROM. <p>Section 11 “Interrupts”</p> <ul style="list-style-type: none"> 11.2.1.1, changed PINTENB[11] to PINTSTAT[11]. Figure 11-1 INTA# Interrupt and Error Sources, replaced with Table 11-1 PCI Interrupts (INTA#). Figure 11-4 INTO Interrupt and Error Sources, replaced with Table 11-2 Local Interrupts (INTO). Subsequent table numbering incremented, and figure numbering decremented. 11.6.4 Deleted “as controlled by the IOCR[CIL] bit” in first para. <p>Section 12 “Memory Controller”</p> <ul style="list-style-type: none"> All figures, added connection dots and input arrows, as appropriate. 12.1 Flash memory and parallel serial EEPROMs, added. 12.2.6 and 12.2.7, changed loading of MA[17:0] from “beginning” to “end.” Figure 12-3, changed 128K to 256K. Added Figure (now 12-4, “Flash (One 8-Bit Device)”). TDs 12-1 through 12-4 and 12-6, and 12-7, revised MA[17:0] signal. TD 12-8, revised MA[17:0] and BLAST# signals. TD 12-22, added new diagram, “Long SDRAM Burst Write.” <p>Section 13 “Intelligent I/O (I₂O)”</p> <ul style="list-style-type: none"> No changes. <p>Section 14 “Compact Hot Swap”</p> <ul style="list-style-type: none"> Table 14-1 Reversed bits. <p>Section 15 “Vital Product Data”</p> <ul style="list-style-type: none"> No changes. <p>Section 16 “Power Management”</p> <ul style="list-style-type: none"> No changes. <p>Section 17 “Register Summary”</p> <p>The following registers were revised or supplemented:</p> <ul style="list-style-type: none"> 17-9 bit 4, description revised. 17-41 bit, description supplemented. 17-48 through 17-55 bit 19:2, description revised. 17-46 bits 2 and 3, description revised to “Reserved.” 17-63 bit 31, description supplemented and bit 3, description revised. 17-67 bits 10 and 6, descriptions supplemented. Bit 7, BREQ info added and description changed. Bits 3:0, added multiplexed signal name to appropriate signal names. 17-69 bits 27 through 17, descriptions revised. 17-80 bit 15, description supplemented. 17-90 bits 10 through 0, value after reset changed. 17-109 added a note regarding DRAM registers. 17-110 bit 15, description supplemented. 17-126 bit 0, description supplemented. 17-129 bits 31:0 changed to 31:2, and 1:0 bits made Reserved. Channel 0 and Channel 1 Mode registers, bits 20, 19, and 15 descriptions revised and supplemented. In all Bus Region Descriptor registers, changed bit 2 description “Byte Ordering” to “Direct Slave Byte Ordering” and bits 1:0 description, “Bus Width” to “Local Bus Width”.

Date	Revision	Comment
7/1999	0.96	<p>Section 18 “IOP 480 Pin Description”</p> <ul style="list-style-type: none"> Table 18-6 changed from “PCI Configuration Serial EEPROM Interface” to Serial EEPROM Interface.” Tables 18-6 through 18-12, pin types supplemented with mA value. Table 18-7, function revised to read “...(the signals must be held high by the external pullup resistors). “ Table 18-8, LholdACK1 is now LholdACK1/BREQ and added note for this signal. Figure 18-1, LholdACK1 is now LholdACK1/BREQ. <p>Section 19 “Electrical Specifications:</p> <ul style="list-style-type: none"> 19.1, changed from “General Electrical Specifications” to “I/O Timing Specifications.” Figure 19-1, changed from “IOP 480 ALE Output Delay to the Local Clock,” to “IOP 480 ALE Output Delay from the Local Clock (Min/Max Nanoseconds),” and figure redrawn. Table 19-1, MAx output delay changed to 10.8. Table 19-2, Input Voltage (VIN) revised. <p>Section 20 “Package”</p> <ul style="list-style-type: none"> Figure 20-2, added missing pins. Figure 20-4, changed height and width measurement to 28.000. <p>Section 21 “Timing Diagrams”</p> <ul style="list-style-type: none"> TD 21-46, changed from “DMA2 Flyby” to “DMA2 Non-Flyby” TDs 21-63 through 21-69, revised MA[17:0] signal. TD 21-70, revised MA[17:0] and BLAST# signals. TD 21-84. SDRAM Non-Page Mode Burst Read, 4-0-0-0 Wait States; A2C=1, PRCG=2; Master=IOP 480 TD 21-84, added new diagram, “Long SDRAM Burst Write.” <p>Section 22 “Serial Port Operation”</p> <ul style="list-style-type: none"> Deleted all references to “DMA.” Deleted 22.2.4, “SPU Handshaking I/O Pair Selection.” Deleted last para of 22.7.1. <p>Section 23 “IOP 480 CPU Overview”</p> <ul style="list-style-type: none"> No changes. <p>Section 24 “IOP 480 CPU Programming Model”</p> <ul style="list-style-type: none"> No changes. <p>Section 25 “IOP 480 CPU Cache Operations”</p> <ul style="list-style-type: none"> No changes. <p>Section 26 “IOP 480 CPU Debugging and JTAG Facilities”</p> <ul style="list-style-type: none"> Minor text changes. Changed 26.7.1.2 to read “three private instructions,” not four. <p>Section 27 “IOP 480 CPU Memory Management”</p> <ul style="list-style-type: none"> No changes. <p>Section 28 “IOP 480 CPU Instruction Set”</p> <ul style="list-style-type: none"> Table 28-1, updated page numbers. <p>Section 29 “IOP 480 CPU Register Summary”</p> <ul style="list-style-type: none"> No changes. <p>Appendices</p> <ul style="list-style-type: none"> A and B, added missing page cross-references. C and D, no changes. E “Ordering Instructions,” and F “PLX Technology Representatives and Distributors,” added.

Date	Revision	Comment
10/1999	1.0	<p>Global</p> <ul style="list-style-type: none"> Changed "PowerPC 401 CPU Core" to "PowerPC RISC CPU Core," as appropriate. Changed "60 MHz" to "66 MHz" for Local Bus and CPU speeds, including Timing Diagram LCLK signal names ("LCLK-60" and "LCLK-66" changed to "LCLK", with no CPU speed listed) and refresh rate calculation. <p>Preface</p> <ul style="list-style-type: none"> Updated additional documentation list to reflect correct addresses and contact numbers. <p>Section 1 "Introduction"</p> <ul style="list-style-type: none"> Generally revised content to match current chip release information. 1.1 "Highlights," enhanced text with several small corrections. Figure 1-1, added "32-Bit 66 MHz" to Local Bus and "32-Bit 33 MHz" to PCI Bus. 1.3.1, changed "write only" to "scatter/gather." 1.3.2, changed "IBM PowerPC Embedded Tools Program" to "PLX Partners Program." Figure 1-6, removed CPU box. <p>Section 2 "Local Bus Interface"</p> <ul style="list-style-type: none"> Table 2-8, added LAD row. <p>Section 10 "Reset and Initialization"</p> <ul style="list-style-type: none"> Table 10-1, revised Mode input and output information for Adapter and Host modes. 10.4, changed "264" to "132." <p>Section 11 "Interrupts"</p> <ul style="list-style-type: none"> 11.2.1.2, changed "INTO" to "INTI." <p>Section 12 "Memory Controller"</p> <ul style="list-style-type: none"> 12.1 and 12.2, added "external asynchronous FIFOs." TDs 12-1, 12-2, 12-3, 12-5, 12-7 and 12-8, changed. <p>Section 16 "Power Management"</p> <ul style="list-style-type: none"> 16-5 "Power Consumption," added. <p>Section 17 "Register Summary"</p> <ul style="list-style-type: none"> Register 17-63, enhanced bit 4 description with serial EEPROM data. <p>Section 18 "IOP 480 Pin Description"</p> <ul style="list-style-type: none"> Table 18-2, added note regarding use of internal and external pull-up and pull-down resistors. Added new Table 18-3, "I/O Buffer Types." Subsequent tables renumbered accordingly. Table 18-5, supplemented INTA# information regarding Adapter and Host modes. <p>Section 19 "Electrical Specifications"</p> <ul style="list-style-type: none"> Table 19-1, Specs rearranged, other PCI signals data and other local pins (not EEPROM) inserted, BTERM#, BLAST#, MAX, PCI bus signals, and other Local control signals data removed. Supplemented note with information regarding use of decoupling capacitors. Added new Table 19-2, "IOP 480 Local Bus Driver Loading Derating," and Table 19-3, "IOP 480 PCI Buffer Loading Derating." Subsequent tables renumbered accordingly. <p>Section 21 "Timing Diagrams"</p> <ul style="list-style-type: none"> TDs 21-63, 21-64, 21-65, 21-67, 21-69, and 21-70, changed. <p>Section 22 "Serial Port Operation"</p> <ul style="list-style-type: none"> 22.4.1, removed + and - from equations. Registers 22-7 and 22-9, added IE section. <p>Section 24 "IOP 480 CPU Programming Model"</p> <ul style="list-style-type: none"> Minor text changes. <p>Section 29 "IOP 480 CPU Register Summary"</p> <ul style="list-style-type: none"> Register 29-20 bit 13, enhanced description. <p>Appendix C "Terms and Definitions"</p> <ul style="list-style-type: none"> Changed descriptions of Direct Slave and Direct Master. <p>Appendix E "Ordering Instructions"</p> <ul style="list-style-type: none"> Table E-1, part numbers changed. <p>Appendix F "PLX Technology Representatives and Distributors"</p> <ul style="list-style-type: none"> Updated all tables.

1 INTRODUCTION

1.1 HIGHLIGHTS

- PLX industry-leading advanced Data Pipe Architecture (DPA) PCI controller with dual DMA channels, programmable PCI Initiator and Target data transfer modes, and PCI messaging functions
- Local Bus DMA channel with Flyby DMA support
- 66 MHz 32-Bit PowerPC RISC CPU Core
- 32-Bit PCI interface operating up to 33 MHz
- Flexible Memory controller offering support of up to 256 MB of SDRAM or EDO DRAM of up to 66 MHz
- PCI Bus Arbiter supports up to three external PCI Masters and high priority mode Local Bus Arbiter supports two external Local Bus Masters and high priority mode
- Programmable interrupt controller with multiple timers and counters
- I²O-Ready Messaging Unit with v2.0 performance extensions
- PCI Specification v2.2 Power Management features
- PCI Hot Plug compatible
- CompactPCI[®] Hot Swap *Friendly*
- PCI Dual Address Cycle (DAC) support
- 32-Bit Multiplexed Local Bus up to 66 MHz supports 8-, 16-, or 32-bit peripheral and memory devices with unlimited bursting up to 264 MB/s
- Debug Serial Port (Tx/Rx)
- IEEE 1149.1 JTAG port for test and debug
- 3.3V, 5V tolerant PCI and Local signaling supports universal PCI adapter designs
- 3.3V Core CMOS in 208-pin PQFP and 225-pin PBGA
- Industrial Temp Range operation
- 600 mW typical power consumption




Figure 1-1. IOP 480 Block Diagram

1.2 FEATURES

1.2.1 PowerPC RISC Processor Core

- 66 MHz PowerPC RISC 32-Bit CPU core
- Thirty-two, 32-bit general purpose registers
- Code compatible with PowerPC User Instruction Set Architecture and Development Tools
- Separate 4 KB Instruction cache and Write-Back/Write-Through 2 KB Data cache
- Hardware multiply and divide
- On-Chip clock generation and power management up to 66 MHz CPU core and 66 MHz Local Bus
- Four timers (64-bit time base, programmable interval timer, fixed interval timer, and watchdog timer)
- Memory Management Unit

1.2.2 On-Chip Peripheral Logic

1.2.2.1 Advanced Data Pipe Architecture

- PCI Specification version 2.2 (v2.2) compliant 32-bit, 33 MHz Bus Master Interface Controller with PCI Power Management features for adapters and embedded systems
- DPA Architecture includes two DMA engines, programmable Target and Initiator Data Transfer modes and PCI messaging functions
- Dual Independent DMA channels with flexible prioritization scheme
 - Direct hardware control of DMA
 - Demand mode DMA operation
 - Burst length control—BTERM
 - End of transfer (EOT)
 - Programmable burst length using thresholds including unlimited burst
 - Shuttle mode DMA channel support with automatic invalidation of used DMA descriptors
 - Unaligned transfer support
 - Supports PCI Bus Mastering from Local Slave-Only devices (and vice-versa)
 - Scatter/Gather List/Ring management
 - Descriptors can be found in PCI Bus memory or in Local Bus memory
 - Automatic polling for valid descriptors (PCI or Local Bus)
 - Automatically returns transfer count upon hardware (EOT) DMA termination
- Local-to-Local DMA
 - Flyby I/O-to-Memory transfers between Local devices
 - DMA initiated Burst reads and writes on the Local Bus (memory-to-memory)
- PCI Initiator Mode (Direct Master Mode)
 - Type 0 and Type 1 configuration cycles
 - Supports all PCI cycle types, including full support for Memory Write and Invalidate (MWI) cycles
 - Initiator READ prefetching
 - Burst length control
 - Unaligned transfer control
 - Endian swapping
- PCI Target Mode (Direct Slave Mode)
 - Multiple independent address spaces
 - Dynamic Local Bus width control
 - Target READ prefetching
 - Endian swapping
 - Local Bus priority control
 - PCI Latency Timer
 - Eight Local Bus chip selects
 - Supports both Memory-Mapped and I/O-Mapped Burst accesses from PCI-to-Local
- PCI Messaging
 - Incorporates an I₂O-Ready Messaging Unit, which is fully compatible with the PCI extensions of I₂O Architecture Specification v2.0 (Pull and Outbound option)
 - Complete messaging unit with two Doorbell registers, and eight Mailbox registers with interrupt capability
 - Automatically updating Queue Management pointers, which can be used for message passing under the I₂O protocol or a custom protocol
- VPD Support—Fully supports the Vital Product Data (VPD) PCI extension, which provides an alternate access method other than Expansion ROM for VPD. It is updated for distinguishing identical system boards.
- PCI Dual Address Cycle (DAC) support (64-Bit Address Space)—Supports PCI DAC beyond the 4-GB Address space, which can be used during IOP 480 Bus Master operations (DMA, PCI Initiator).
- PCI ↔ Locally-sustained data transfers up to 132 MB/sec.
- Six FIFOs for zero wait-state burst in Master, Target, and DMA modes (32-words long for writes and 16 words long for reads).

- **PCI Configuration Cycles**—In PCI Initiator mode, the PCI controller can generate Type 0 and Type 1 PCI Configuration cycles to enable configuration of other PCI devices or cards in the system.
- **Interrupt Generator**—The PCI controller can generate PCI and Local interrupts to the internal interrupt controller from several sources, including PCI Interrupt (INTA#), System Error (SERR#), and Parity Error (PERR#).
- **Asynchronous Bus Clocks**—The Local Bus interface runs from a Local system clock and generates the necessary internal clocks. This clock is capable of running asynchronously to the PCI clock.
- **The IOP 480 requires 3.3V Vcc and provides 3.3V signaling with 5V I/O tolerance on both the PCI and Local Buses.** It can support universal PCI adapter designs.
- **Serial EEPROM Interface**—The IOP 480 contains an optional serial EEPROM interface, which can be used to load configuration information. This is useful for loading information unique to a particular adapter (such as, Network ID or Vendor ID).

1.2.2.2 Memory Controller Interface

- 66 MHz Memory-Bus capability
- Programmable timing, supporting either SDRAM, EDO DRAM, SRAM, parallel EEPROM, FIFO, Flash memory, and/or I/O peripheral chips
- High-Bandwidth bus (32-bit data bus)

1.2.2.3 Arbiters

- PCI Bus arbiter supports up to three external Masters
- Local Bus arbiter supports up to two external Masters
- High priority modes supported by both arbiters enables deterministic transfer

1.2.3 JTAG Interface

- IEEE 1149.1 JTAG Boundary Scan interface
- Used for Testing and PowerPC debug

1.2.4 Programmable Interrupt Controller

- Critical Interrupt input (from external devices)
- External Interrupt input (from external devices)
- Timer and debug event interrupts
- Interrupts programmable as either active-high or active-low, and maskable

1.2.5 Local Bus Interface

- Multiplexed 32-bit external bus operates up to 66 MHz
- Compatible with industry-leading DSPs, RISC processors, and a wide variety of I/O and memory devices
- Supports 8-, 16-, or 32-bit peripherals
- Big-Endian or Little-Endian device attachment
- Programmable wait states
- Up to four external programmable peripherals/memory regions

1.2.6 Programmable Chip Selects

- Provides chip select pins for up to four external I/O or memory-mapped devices (non-SDRAM) connected to the Local Bus
- Each chip select is programmable for bus width and wait states

1.2.7 Serial Port

- Debug Serial UART port for communications with serial devices
- TTL-level RX and TX signals
- Used for controller debug or attaching external serial devices

1.2.8 Data Transfer Mechanisms

The IOP 480 supports four direct data transfer modes:

- **PCI Initiator**—Local External Master initiates cycle to PCI Target
- **PCI Target**—PCI Master initiates cycle to Local Slave, perhaps memory
- **Local Bus Master**—Access to internal registers
- **PCI Bus**—Access to:
 - Local Configuration/Runtime registers
 - PCI Configuration registers
 - I₂O Message queues
- **DMA**—Local-to-PCI, PCI-to-Local
- **CPU**—Access to:
 - SPU
 - PCI Target
 - Local Slave
 - All internal registers
- **DMA2**—Local Slave-to-Local Slave (Flyby or Non-Flyby)
- **VPD**—Access to serial EEPROM

- **External Local Master**—Access to External Local Slave (as we now own the Local Bus)

1.3 COMPANY AND PRODUCT BACKGROUND

PLX Technology, Inc., the world leader in PCI-to-Local Bus I/O accelerator chips, supports more than 500 OEM customers in a wide variety of PCI applications. Customer applications include PC workstations and servers, PCI add-in boards, embedded PCI communication systems (such as routers and switches), and industrial PCI implementations (such as CompactPCI, PMC, and Passive Backplane PCI).

PLX Technology, Inc., is an active participant in industry standard committees, including the PCISIG®, I₂O SIG®, and PICMG®, and maintains active developer technology and cross-marketing partnerships with industry leaders, such as Intel, IBM, Hewlett-Packard, Motorola, Integrated Systems, WindRiver, and others.

Focused on providing complete solutions for PCI implementations, PLX provides design assistance to customers in the form of Reference Design kits and Software Development kits. Depending upon the application, these kits may include reference boards, API libraries, software debug tools, and sample device drivers with source, enabling customers to quickly bring new designs to production. New tools, application notes, FAQs, and information updates are constantly added to our website (www.plxtech.com) for the convenience of PLX customers. Our expertise and total solutions for the PCI interface allow customers to focus on adding value in their designs without worrying about the complexities of implementing PCI, I₂O, and CompactPCI.

1.3.1 IOP 480 I/O Processor General Description

The IOP 480 is designed to support a new class of products that are used in the embedded space—the I/O processor (IOP). Design requirements driving the development of the IOP include the following:

- Distributed processing architecture (off-load Host processor)
- High-Speed PCI system bus
- High-Performance, low-cost processor
- High-Performance burst mode data transfers
- Intelligent message passing support
- Efficient I/O transaction management
- Performance scalability

The IOP 480 Integrated PowerPC I/O Processor is also designed for applications where cost, space, power consumption and performance are all equally critical. The IOP 480 provides a high level of integration, reducing chip count from five chips to one, thereby significantly reducing system component cost. The high integration results of the IOP 480 in a simplified board design, less power consumption and faster time-to-market solution. This cost-effective, general-purpose integrated processor targets system PCI interfaces in networking, telecommunications and other embedded markets. The IOP 480 can be used for control purposes in applications such as routers, switches, network storage applications, and image display systems.

The IOP 480 is a high-performance, low-cost, low-power, integrated I/O processor (IOP). It combines a PowerPC RISC CPU, SDRAM/SRAM/EDO Memory Controller, and a PCI v2.2-compliant Bus Master Controller to enable the development of low-cost intelligent PCI adapters and embedded Host PCI systems.

The IOP 480 CPU is a PowerPC core with integrated 4 KB instruction cache and 2 KB data cache. It is code-compatible with other members of the PowerPC 401xx, 403xx, and 60x processor families.

The IOP 480 PCI Bus Master design is based on the industry-standard PLX PCI 9054 I/O Accelerator device. Additional enhancements to the PCI 9054 design include the following:

- DMA Ring management
- Local-to-Local DMA mode
- A Memory controller
- PCI and Local Bus arbiters
- Additional enhancements to the I₂O-Ready messaging unit

At the heart of the IOP 480 Bus Master is the PLX Data Pipe Architecture (DPA) technology.

Many high-performance designs are adopting the PCI standard for use in their I/O subsystems. However, implementations vary, which can lead to inefficiencies. The PLX DPA is tuned for PCI efficiency. Its capabilities include significantly reduced management and

housekeeping overhead and intelligent DMA logic for scatter/gather protocols.

1.3.2 Development Tool Support

The IOP 480 is supported by a wide variety of development tools, including the IBM High C/C++ Compiler, IBM RISCWatch emulator, third party compilers, debuggers, Real Time Operating Systems, and other tools available through the PLX Partners Program.

The IOP 480 is fully compatible with PLX PCI SDK and I₂O SDK software development kits, which allow quick and easy development of high performance Local and host PCI software through standard APIs, I₂O messaging protocols, PCI debug tools, and example device drivers.

IOP 480 design support is provided through Reference Design Kits (RDK) which provide a flexible PCI development board, complete with Orcad schematics, documentation, and software. Simulation models for the IOP 480 are also available.

1.4 APPLICATIONS

1.4.1 PCI Adapter Cards

Major PCI adapter card applications for the IOP 480 include high performance communications, networking, disk control, multimedia and video adapters. The IOP 480 moves data between the host PCI Bus and the adapter Local Bus in several ways. First, the host processor may program the IOP 480 DMA controller to move data between the adapter memory and the host PCI Bus. Second, the IOP 480 can perform “PCI Initiator transfers,” whereby a Local mastering device accesses the PCI Bus directly through a PCI Master transfer. The IOP 480 supports slave (target) transfers in which another PCI device is the master. The IOP 480 also has a complete messaging unit with mailbox registers, doorbell registers, and queue management pointers, which can be used for message passing under the I₂O protocol or a custom protocol.

Adapter cards are the primary vehicle for I/O Processing and Host processor off-loading. (Refer to Figure 1-2.)




Figure 1-2. Sample PCI I/O Processor Adapter Design

1.4.2 PCI Host Embedded Systems

Another application for the IOP 480 lies in PCI host embedded systems, such as network hubs and routers, printer engines, set top boxes, and industrial equipment. In this configuration, all four of the above-mentioned data transfer modes are used. In addition, the IOP 480 supports Type 0 and Type 1 PCI configuration cycles. This allows the IOP 480 to configure the other PCI devices or cards in the system. The IOP 480 provides a PCI Bus arbiter with support for up to three PCI Bus master devices or PCI slots. (Refer to Figure 1-3.)




Figure 1-3. Sample PCI Host Embedded System Design

1.4.3 High-Performance PCI I₂O Design

As a member of the I₂O SIG, PLX helped define the I₂O specification, and was the first to offer a processor-independent I₂O implementation in the PCI 9080. The IOP 480 is the first second-generation IOP, incorporating the latest I₂O and PCI performance enhancements. Applications include high-performance storage controllers (RAID) and network interface cards (10/100baseT, ATM).

I₂O also provides an efficient solution for embedded designs. I₂O takes advantage of the PCI performance features, while providing a level of abstraction from both the host operating system and I/O subsystem. The I₂O design simplifies the upgrade path of the user's product to take advantage of future hardware and software performance enhancements. (Refer to Figure 1-4 and Figure 1-5.)

The IOP 480 incorporates the Pull and Outbound option, as specified in I₂O Specification v2.0. These options aid the development of Write-Only architecture.

Advantages:

- Split driver model
- Model coprocessor implementation
- Facilitates peer-to-peer transfers
- Manages batching interrupts
- Aides write-only architectures
- Aides Local Bus balancing




Figure 1-4. Typical I₂O Server/Adapter Card Design




Figure 1-5. Typical I₂O Embedded System Design

1.4.4 High-Performance CompactPCI Adapter Design

Another key application for the IOP 480 is CompactPCI adapters for telecom and networking applications. These applications include high performance communications, such as WAN/LAN controller cards, high-speed modem cards, Frame Relay cards, and telephony cards for telecom switches and remote-access systems.

The IOP 480 has integrated key features to enable live-insertion of Hot Swap CompactPCI adapters. The IOP 480 PICMG 2.1 R1.0-compatible Hot Swap *Friendly* PCI interface includes both Hot Swap *Capable* and Hot Swap *Friendly* features. (Refer to Figure 1-6.)

1.4.4.1 Hot Swap Capable

- PCI Specification v2.1 or better
- Tolerant of Vcc from early power
- Tolerant of asynchronous reset
- Tolerant of precharge voltage
- Limited I/O pin leakage at precharge voltage

1.4.4.2 Hot Swap Friendly

- Incorporates the Hot Swap Control/Status register (HSCSR)
- Incorporates an Extended Capability Pointer (ECP) mechanism
- Incorporates added resources for software control of ENUM#, the ejector switch, and the status LED, which indicates insertion and removal to the user




Figure 1-6. High-Performance CompactPCI Adapter

1.4.5 Real Time Application Design

To face the problems of real-time applications on the PCI Bus, The IOP 480 provides a high-priority mode. The PCI Bus provides a 132 MB/s of bandwidth. However, there is no built-in mechanism for a particular application to have a consistent slice of that bandwidth. If a plug-in card is gathering real-time data, even at relatively slow rates, large buffers are required on board to guarantee that the none of the data is dropped. Dropped data may appear as missed frames in a movie or clicks in an audio stream. (Refer to Figure 1-7.)

To address this problem, the IOP 480's arbiters can be put into a High-Priority mode. Instead of using the standard fairness algorithm, the IOP 480 can be set up to be deliberately biased towards a particular transfer. If the internal DMA Channels (Channels 0 and 1) are used to transfer data and the built-in local and PCI arbiters are set for high priority (and used), the IOP 480 delivers a guaranteed minimum bandwidth.

This amount of guaranteed bandwidth depends on several factors. The burst capability of the PCI and local targets, the relative speeds of the PCI and Local Buses, and the Bus Latency Timer settings all contribute to this guaranteed bandwidth. The number and traffic patterns of other masters on either bus do not effect this bandwidth. A 33 MHz system capable of bursts up to 16 words can easily achieve a 100 MB/s guaranteed minimum bandwidth with the IOP 480. (Refer to Figure 1-7.)




Figure 1-7. Sample Real-Time Application

1.4.6 Data Communications Design

In many datacom and telecom applications, the IOP 480 is tasked to work in conjunction with a processor (either in the IOP itself or externally) to transfer data to and from I/O chips. This usually means that the processor would set up DMA descriptor chains for both Transmit and Receive operations. To occupy a fixed block of memory, the tails of these chains are made to point back to the head, resulting in descriptor rings. The IOP 480 incorporates ring management specifically for this type of application. (Refer to Figure 1-8.)

The rings and the I/O chips may reside either on the PCI Bus or on the Local Bus. One of the IOP's DMA channels would be set for Local-to-PCI transfers and the other for PCI to local transfers (for separate transmit and receive rings). The IOP utilizes a valid bit in each DMA descriptor link to keep track of its location in the ring sequence. This Valid bit is automatically invalidated at the completion of each descriptor link. As the IOP circles through the rings, the managing processor can update the links and then again validate them. If the IOP 480 reaches an invalidate link, it waits for that link to become valid before processing.

In this manner, both the IOP and the managing processor can run at their fastest possible speed without interrupts. The end of a packet would be signaled to the IOP via the EOT# (end of transfer) pins. When the IOP encounters an EOT, instead of simply invalidating the current descriptor link, it writes the number of words remaining to be transferred (in the current link) to the current descriptor link location, giving an idea of packet size.




Figure 1-8. Data Communication Design