ST9 FAMILY 8/16 BIT MCU

PROGRAMMING

1st EDITION



S

RY

ST9 FAMILY PROGRAMMING

NOS

HOMSON OELECTRONICS 100

ST9 FAMILY 8/16 BIT MCU

PROGRAMMING

1st EDITION

MARCH 1991

USE IN LIFE SUPPORT DEVICES OR SYSTEMS MUST BE EXPRESSLY AUTHORIZED

SGS-THOMSON PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF SGS-THOMSON Microelectronics. As used herein:

- Life support devices or systems are those which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided with the product, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can reasonably be expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

—— GENERAL INDEX ————

Fac	
DRESS SPACES	1
EMORY SEGMENTS	2
GISTER FILE	2
TA LENGTHS	4
DRESSING MODES	
STEM GROUP	9
STRUCTION SET SUMMARY	16
STRUCTION SET DESCRIPTION 2	<u>2</u> 4
CII CHARACTER SET	18



. . . .

ST9

PROGRAMMING MANUAL

INTRODUCTION

The ST9 8/16 bit microcontroller family introduces a new generation of single-chip architecture. It offers fast program execution, efficient use of memory, sophisticated interrupt handling, input/output (I/O) flexibility and bit-manipulation capabilities, with easy system expansion. Virtually all of the ST9 configuration can be tailored to the needs of the user under program control. This enables the ST9 to serve as an I/O intensive microcontroller, as an intelligent peripheral controller within a larger system, or as a memory intensive microprocessor.

SGS-THOMSON MICROELECTRONICS

Programming of the ST9 is made easy in both high level languages such as C, or directly in assembler language, by the versatility of the 14 addressing modes coupled with the comprehensive instruction set operating on bits, BCD, 8 bit bytes and 16 bit words. The availability of the Register File, giving the programmer multiple 8 and 16 bit accumulators and index pointers, the fast interrupt response time, on-chip DMA and on-chip and external memory access capabilities give the ST9 a high efficiency for real-time control applications.

The ST9 has a range of family devices made up from various memory combinations (RAM, ROM/EPROM, EEPROM), powerful peripherals such as Multifunction Timers, Analog to Digital Converters, Serial Communications Interfaces and a standard Core. The Core itself includes a Timer/Watchdog, Serial Interface, I/O ports and the 256 byte Register File.

The remainder of this section describes in more detail the ST9 features of primary interest to assembly language programmers. Please refer to the ST9 Technical Manual for detailed architectural and configuration information.

Note: This Programming Manual follows the syntax of the ST9 Software Tools (AST9 the high-level Macro Assembler running on IBM Personal Computer under MS-DOS, SUN 3 and SUN 4 under UNIX, VAX and microVAX under VMS). Register and bit names follow the recommendations of the symbols.inc file available as an Application Note.

ADDRESS SPACES

The ST9 has three separate address spaces:

- Program Memory for storing program instruction, with up to 64K (65536) byte for standard ST9 devices, up to 8M byte for ST9 devices with Bank Switch logic.
- the Data Memory for the storage of data, with up to 64K (65536) bytes for standard ST9 devices, up to 8M bytes for devices with Bank Switch logic.
- the Register File composed of 224 8 bit registers for all devices, plus 16 system control registers and up to 64 pages of 16 bytes for the control and status registers of the on-chip peripherals.




Figure 1. Address Spaces

MEMORY SEGMENTS

The two 64K byte memory spaces of the ST9 are addressed either directly with the 16 bit absolute memory address, or indirectly using a pair of the general purpose 8 bit registers. In addition the address may be given by an indexed mode when a short (byte) or long (word) offset is added to an indirect base word address.

Before either memory space is used, one of the two instructions SDM or SPM (Set Data Memory and Set Program Memory, respectively) should be used. There is no need to use either of these instructions again until the memory area required is to be changed. It is not necessary to use either SDM or SPM when operating with external stack pointers, where the data memory is automatically used, and when using the memory-indirect to memory-indirect post-increment addressing modes, when the memory types are specified in the instruction (ie. LDPD, Load from Data Memory to Program Memory).

An output pin (P/\overline{D}) can be programmed to indicate the memory space currently selected in order to be used with the external address decoding logic.

Either the Data Memory or the Program Memory can be addressed using any of the memory addressing modes.

Program Memory

The Program Memory size can be up to 64K bytes. This memory can be all external (for ROMless devices) or partially external with an internal component (ROM or EPROM devices). Access to the external Program Memory is allowed only for instruction fetches at addresses greater than the existing on-chip ROM/EPROM memory. For example, when an ST9 with 8192 bytes of on-chip Program Memory, external memory fetches are performed at addresses above location 8193, as in Figure 2.


ST9 devices with Bank Switch logic may have the Program space extended within the 64K byte addressing range by paging of the upper 32K bytes to achieve a maximum program address space of 8M bytes. The lower 32K bytes remain static and are always available for interrupt servicing, bank switching and other common program procedures.

Within the Program Memory space the first 256 locations (0-255) can be used for the interrupt vector table (only locations 00h, 01h for the Reset Vector; 02h, 03h for the Divide by Zero Trap; and 04h, 05h for the Top Level priority vector are fixed). Apart from these vectors, no other part of the Program Memory has a predetermined function.

Data Memory

The Data Memory space is also of a maximum size of 64K bytes, and has exactly the same addresses

Figure 2. Program Memory Space



and addressing modes as the Program Memory, the two spaces being distinguished by the use of the memory setting commands (SDM being relevant for setting the Data Memory). Within this space ST9 devices may include on-chip static RAM and EE-PROM memory. Off-chip memory accesses will be made for address values at a higher value than the highest address of the on-chip memory component.

ST9 devices with Bank Switch logic may have the Data space extended within the 64K byte addressing range by paging of the upper 32K bytes to achieve a maximum data address space of 8M bytes (a total of 16M bytes including the Program Space). The lower 32K bytes of Data space remain static.

REGISTER FILE

The 256 Registers of the ST9 Register File include 224 general purpose 8 bit registers, 16 registers allocated for system functions and a paging mechanism on the top 16 registers. The pages contain the status and control registers of the on-chip peripherals which vary according to the specific device on-chip peripheral configuration.



REGISTER FILE (Continued)

The Register File is divided into 16 groups each of 16 registers which may be referred to by their hexadecimal group number; R0-R15 forming Group 0, R16-R31 forming Group 1, R160-R175 forming Group A and so on. Group E (R224-R239) is the system register group, and, as it is common to all ST9 family devices and is of specific relevance to the operation of the ST9, its functions are summarised in Figure 3.

-	
R239	System Stack Pointer Low (SSPLR)
	System Stack Pointer High (SSPHR)
	User Stack Pointer Low (USPLR)
	User Stack Pointer High (USPHR)
	Mode Register (MODER)
	Page Pointer (PPR)
	Register Pointer 1 (RP1R)
	Register Pointer 0 (RP0R)
	ALU Flags (FLAGR)
	Central Interrupts Control (CICR)
	Port 5 Data (P5DR)
	Port 4 Data (P4DR)
	Port 3 Data (P3DR)
	Port 2 Data (P2DR)
	Port 1 Data (P1DR)
R224	Port 0 Data (P0DR)

Figure 3. Group E Register Map

The ST9 Instruction Set allows direct access to all of the registers of the ST9 (see warning below). Each of the 224 general purpose registers can function as an accumulator, register address pointer or as an index register. In addition pairs of these registers may be used to provide 16 bit capability for memory addressing, indexing and arithmetic functions.

ST9 instructions can access registers directly or indirectly using an 8 bit address field. The ST9 also allows 4 bit addressing of the registers, which generally saves program bytes, and speeds program execution and task switching. In this 4 bit addressing mode, the register file is divided into 16 16 byte or 32 8 byte working register groups, each occupying contiguous register locations. Register pointers (within Group E, the system register group) address the starting location of the currently active working register group. One register (RP0) selects the base address for the 16 byte working register groups and a second (RP1) is used in conjunction with the first to select the 32 independent working register groups of 8 registers.






Figure 4. Single Working Register Bank

WARNING: Working register addresses are identified in instructions with an 8 bit address field by using an upper nibble of Dh (1101b) as an escape code. As a result, Group D of the Register File can not be addressed directly but may be addressed via the working registers. It is recommended that Group D registers are used for the stacking area when the System or User stack pointers are internal.

Changing the value of the register pointers is an easy way to save the currently active working registers (as during interrupt processing). Reserving one or more register groups for the use of interrupthandling routines is a recommended programming practice.








DATA LENGTHS

ST9 instructions can act on individual bits, 4 bit Binary Coded Decimal (BCD) or nibbles, 8 bit bytes, or 16 bit words.

Bits can be set, reset or tested. Nibbles are used in BCD arithmetic operations. Bytes are used for character or small integer values (in the range 0 to 255 if unsigned, or in the range -128 to +127 if signed). Words are used for larger integer values (in the range 0 to 65535 if unsigned, or in the range -32768 to +32767 if signed).

Figure 6. Data Lengths



ADDRESSING MODES

The ST9 offers a wide variety of established and new addressing modes and combinations to facilitate full and rapid access to the various address spaces while reducing program length. The available addressing modes and the special characters used in operands to identify the addressing modes are shown in Table 1.

The addressing modes available for source and destination addresses of the data for every instruction are described in detail in the Instruction Set section.

The memory addressing modes are applicable to both data and program memory spaces. Before addressing the memory, it is necessary to indicate by use of the Set Program/Data Memory instructions, SPM and SDM, in which memory space the instructions are working. This space will continue to be used until the next execution of these instructions. As each memory space is 64K bytes in size, a word address is necessary to specify memory locations.

Table 1. Addressing Modes

Addressing Mode	Notation		
Immediate Data	#N	#NN	
Register Direct	r	R	
Register Indirect	(r)	(R)	
Register Indirect with Post-Increment	(r)+	(R)+	
Register Indexed	N(r)	N(R)	
Register Bit	r.b		
Memory Direct	NN		
Memory Indirect	(rr)		
Memory Indirect with Post-Increment	(rr)+		
Memory Indirect with Pre-Decrement	-(rr)		
Memory Indexed with Immediate Short Offset	N(rr)		
Memory Indexed with Immediate Long Offset	NN(rr)		
Memory Indexed with Register Offset	rr(rr)		
Memory Indirect Bit	(rr).b		

Legend: N = 8 bit Value

- NN = 16 bit Value or Address
- = Working Register
- R = Directly Addressed Register
- () = Indirect Addressing
- ()+= Indirect with Post-Increment
 -() = Indirect with Pre-Decrement
- -() = Indirect with Pre-Decre .b = Bit Number (0 to 7)
- B = Bit Number (0 to 7)

Immediate Data

Immediate Data is an addressing mode for the purposes of this discussion.

The operand value used by the instruction is the value supplied in the operand field itself. When using the immediate data addressing mode, a hashmark (#) is used to distinguish the data from an absolute address in memory.

Examples:

add R26,#04

adds 4 to the value originally contained in register R26.


ldw RR42, #45017

loads the immediate word value 45017 (0AFD9h) into the register pair RR42 (0AFh into R42 and 0D9h into R43).

ldw 12355, #3467

loads the word value 3467 (0D8Bh) into memory locations starting at 12355 (0Dh into 12355 and 8Bh into 12356).

Figure 7. Immediate Data



Register Direct


In the Register Direct addressing mode, a register can be addressed by using its absolute address in the register file. Alternatively a register can be addressed directly as a working register.

Example:

xch R162,r4

which exchanges the values in the register R162 and working register number 4.

Figure 8. Register Direct



Register Indirect

In the Register Indirect addressing mode, the address of the data does not appear in the instruction, but is located in a working register. The address of this register is located in the instruction. The indirect addressing mode is indicated by the use of parentheses.

Example: If register 200 contains 178 and working register 11 contains 86, then the instruction


ld (r11),R200

will cause the value 178 to be loaded into register 86.

Note. the indirect address can only be contained in a working register.



Figure 9. Register Indirect



Register Indexed

To address a register using the Register Indexed mode, an offset value is used to add to an index value (which acts as a base or starting value). The offset value is the immediate value given in the instruction while the index value is given by the contents of the working register.


Example: If working register 10 contains 55 then the instruction


ld 40(r10),r18

will cause register 95 (i.e. 55+40) to be loaded with the content of working register 18.

The register file (256 registers) never needs an absolute value requiring more than one byte and therefore requires only a short offset and a single register to contain the index.

Note: The index value can only be contained in a working register.





Register Indirect Post Increment

In this addressing mode, both destination and source addresses are given by the contents of the working registers which are then post-incremented. The address of the destination memory location is contained in a working register pair and the address of the register is contained in a single working register. This mode is indicated by both source and destination registers in parentheses followed by plus signs.

Example: If working register r8 contains the value 44, working register pair rr2 contains the value 2000, and register 44 contains the value 56, then by using the instruction


ld (rr2)+, (r8)+

the memory location 2000 will be loaded with the value 56. Immediately following this, the contents of r8 will be incremented to 45 and the contents of rr2 will be incremented to 2001.

This addressing mode is useful for moving blocks of data either from register file to memory, or from memory to register file.

Note. Only working registers may be used to contain the addresses.







Direct Bit

In the Direct Bit addressing mode, any bit in any working register can be addressed and potentially modified.

Examples:

bset r7.3

This instruction sets bit 3 of working register 7.

ldr7.3,r12.6

This instruction loads the value of bit 6 of working register 12 into bit 3 of working register 7.

Memory Direct

The Memory Direct addressing mode requires the specific location within the memory. This only needs the absolute address value, with no prefix or other indication necessary.

Example: If the memory location at 32184 has been assigned the label FLOW


ld FLOW, r9

will enter the data in working register r9 into memory location 32184,

call 4308h

will call the subroutine at address 4308h (pushing the Program Counter onto the system stack for the return address).

Figure 12. Memory Direct



Memory Indirect

When using the Memory Indirect addressing mode to access memory, the address is contained in a pair of working registers.

Example: If the working register pair rr8 (r8,r9) contains the value 20000 then the instruction ld (rr8),#34


will load the value 34 to be loaded into memory location 20000.

If the data to be stored is a word, then the instruction LDW will automatically interpret the address as pointing to a pair of memory locations. Thus if rr8 contains 20000, then the instruction

ldw (rr8),#3467h

will cause the memory location 20000 to be loaded with the value 34h and location 20001 to be loaded with 67h.

Figure 13. Memory Indirect



Memory Indirect with Post Increment

The Memory Indirect with Post Increment addressing mode is similar to the Memory Indirect addressing mode, but, in addition, after access to the data in the currently pointed address, the value in the pointing working register pair is incremented. This mode is indicated by a plus sign following the working address pair in paretheses, e.g. (rr4)+.


Example: If working register pair rr4 (working registers r4 and r5) contains the value 3000 and memory location 3000 contains the value 88, then the instruction

ld R50, (rr4)+

will cause register 50 to be loaded with the value 88 and then the value in rr4 to be incremented to 3001. This mode is most useful in repeated situations where a number of adjacent items of data are required in succession. The use of this addressing mode saves both time and program memory space since it cuts the usual increment instruction.



Figure 14. Memory Indirect Post Increment



Note. The Memory Indirect with Post Increment addressing mode may only use working registers to contain the address.

Memory Indirect with Pre Decrement

This Memory Indirect addressing mode has an automatic pre-decrement of the address contained in the pair of working registers before the action of the instruction. It is indicated by a minus sign in front of the working registers which are in parentheses, e.g. -(rr6).

Example: If working register pair rr6 contains the value 1111 and location 1110 contains the value 40, then the instruction

ld R56,-(rr6)

will cause the value in rr6 to be decremented to 1110 and then the value 40 to be loaded into register 56.

This addressing mode allows the ST9 to deal in the reverse order with data previously managed using the Memory Indirect Post-Increment mode, without resetting the pointing working registers (used with the last post-increment). The pre-decrement mode has the same benefits of time and program memory size saving as the post-increment mode.

Note. The Memory Indirect with Pre-Decrement addressing mode may only use working registers to contain the address.




Figure 15. Memory Indirect Pre Decrement

Memory Indexed

There are three indexed addressing modes, each of them using an indirect address plus offset format. The index base address is given as an indirect address contained in a working register pair, while the offset can be long or short (16 or 8 bit) immediate values, or a register pair value. The address of the data required is given by the value of the working register pair indicated (the index), plus the value of the given offset. The specification of this offset which differentiates the three modes, is as follows.

Indexed with Immediate Short and Long Offset. In these indexed modes, the offset is an immediate value included in the instruction. It may be either a short (8 bit) or long (16 bit) index as required, this immediate value being added to the address given by the working register pair.

Example: If the working register pair rr6 has been assigned the label SINE and contains the value 8000 and memory location 8034 contains the value 254, then the instruction

ld R55, 34 (SINE)

will cause the value 254 to be loaded into register 55.

If working register pair rr2 contains the value 2000 and register 78 contains the value 34, then the instruction

ld 322 (rr2), R78

will cause the value 34 to be loaded into memory location 2322.



Figure 16. Memory Indexed with Immediate Short Offset





Figure 17. Memory Indexed with Immediate Long Offset



This addressing mode is useful for processing table of data, where the start address of the table may be held in the working registers and the offset to the required variable is held in the instruction.

Indexed with a Register Offset. In this addressing mode the index is supplied by one pair of working registers and the offset is supplied by a second pair of working registers. The format is rrx(rry), where x and y are in the range 0, 2, 4...12, 14.

Example: If working register pair rr0 contains the value 2222 and working register pair rr4 contains 3333 while register R45 contains the value 78, then the instruction

```
ld rr4(rr0),R45
```

will cause the value 78 to be loaded into memory location 5555.

This addressing mode is useful for processing tables of data, where the start address of the table is held in working registers and the offset to the required variable is a user calculated value.




Figure 18. Memory Indexed with Register Offset

Memory Indirect Bit

In the Memory Indirect bit addressing mode, any bit of any writable Program/Data memory location can be addressed with the BTSET (Bit Test and Set) instruction. Example:

btset (rr8).3

sets bit 3 of the memory location addressed by the working registers rr8 (r8 and r9) and indicates the original content of the bit in the Zero bit of the FLAGR register. This instruction is useful in multi-tasking applications where it may be used for semaphore flags, indicating resource allocation between tasks.

SYSTEM GROUP

The ST9 system group is common to all ST9 family devices and contains registers of major interest to programmers. The sixteen registers are located in Group E, i.e. registers 224 to 239 (0E0h to 0EFh). In the following paragraphs a brief explanation is given for each system register and for its specific function. Please refer to the ST9 Technical Manual for full information on these registers.


Stack Pointers

Two separate, double register stack pointers (named are System Stack Pointer and User Stack Pointer) are available to the programmer. Both stack pointers can address either the Register File or the Data Memory space for stacking area.

The Stack Pointers point to the bottom of the stack, that is, the location of the last saved value. Operation is in a Pre-Decrement mode when data is PUSHed onto the stack, and in a Post-Increment mode when data is POPed from the stack.

The System Stack Pointer (SSPR, R238:R239) is used for the storage of temporarily suspended sys-






tem and/or control registers (ie the Program Counter and the FLAG register) while interrupts are being serviced, and is used for the storage of the Program Counter following the CALLing of a subroutine.

The User Stack Pointer (USPR, R236:R237) is completely free from all interference from automatic operations and so provides for a totally user controlled stack area. Both Stack pointers may operate with both byte (PUSH, POP) and word (PUSHW, POPW) data, and are differentiated by appending a "U" to the instruction mnemonic for the User Stack (PUSHU/PUSHUW, POPU/POPUW). Calculated addresses may also be pushed onto the Stacks by the Push Effective Address instruction (PEA, PEAU), this instruction allows for code optimisation, for example for the ST9 ANSI C Compiler.

When the Stack Pointers are using Data Memory as the stack areas, a full word register is used as the pointer, while when operating with the stack area within the Register File (Groups 0 to 14 only, not within the system and paged groups) only an 8 bit register is required for addressing and consequently only the low byte of the word registers are used



(R239 for the System Stack and R237 for the User Stack). In this latter case the upper byte of the stack pointer registers (R238 and R236) must be considered as reserved. The Stack Pointers may be selected to point to RAM or Register File by the setting of the SSP (MODER.7) and USP (MODER.6) of the ST9 configuration register (MODER, R235) where a "1" denotes Register File operation (default at Reset and "0" causes Data Space operation.

Stacks can be located anywhere in the Register File (internal stacks) or the Data Memory (external stacks, even when using on-chip RAM memory). It is not necessary to set the Data Memory space using the instruction SDM as external stack instruction automatically use the Data memory.

WARNING: Care is necessary when managing stacks as there is no limit to stack sizes apart from the bottom of any address space in which the stack is placed. Consequently programmers are advised to use a stack pointer values as high as possible, particularly when using the Register File as a stacking area. In this case it is recommended that Group D is be used as it cannot otherwise be accessed directly due to the condition highlighted elsewhere in this document.

Example:

ld SSPL, # 223 ; R223 is top register of Group D

10/248



SYSTEM GROUP (Continued) Figure 21. Internal Stack Pointer







Figure 22. External Stack Pointer



Mode Register (MODER)

The ST9 Mode Register is located at register R235. It allows the programmer to select either internal or external operation of the System and User Stack Pointers, control the prescaling of the instruction cycle clock (CPUCLK) and the enable/disable the divider of the oscillator input. In addition this register allows the control of the high-impedance states for the memory interface lines.





- b7 = **SSP:** System Stack Pointer. This bit selects internal (in the Register File) or external (in Data Memory) System Stack area, logical "1" for internal, and logical "0" for external. After Reset the value of this bit is "1".
- b6 = **USP:** User Stack Pointer. Same as bit 7 for the User Stack area.
- b5 = **DIV2:** OSCIN Clock Divided by 2. This bit controls the divide by 2 circuit which operates on the OSCIN Clock. A logical "1" value means that the OSCIN clock is internally divided by 2, and a logical "0" value means that no division of the OSCIN Clock occurs.
- b4-b2 = **PRS2, PRS1, PRS0:** *Prescaling of ST9 Clock.* These bits load the prescaling module of the internal clock (INTCLK). The prescaling value selects the frequency of the ST9 clock, which can be divided by 1 to 8. Refer to the Technical Manual Clock description for more information.
- b1 = **BRQEN:** Bus Request Enable. This bit is a software enable of an External Bus Request. When set to "1", it enables a Bus Request on the BUSREQ pin.
- b0 = **HIMP:** *High Impedance Enable.* When Port 0 and/or Port 1 are programmed as multiplexed address and Data lines to interface external Program and/or Data Memory, these lines can be forced into the High Impedance state by setting the HIMP bit to "1". When this bit is reset, it has no effect on P0 and P1 lines.

If Port 1 is declared as an address and as an I/O port (example: P10 ... P14 = Address, and P15 ... P17 = I/O), the HIMP bit has no effect on the I/O lines (in this example: P15 ... P17).




Page Pointer Register (PPR)

The ST9 Page Pointer Register is located at register R234. The top 16 registers of the Register File are paged in order that different on-chip peripheral configurations of ST9 family members will not affect the number of general purpose registers, allowing code compatibility across all devices. The ST9 can support up to 64 pages for peripheral control and status registers.

These registers are accessible via the Page Pointer Register, which is set by the Set Page Pointer Instruction (SPP). Subsequently all register access to the top group (register R240 to R255, RF0 to RFF) will refer to the selected peripheral page. Once the Page Pointer has been set, there is no need to refresh it unless a different page is required.

PPR - R234 (0EAh) Sys. Reg. Read/Write



- b7-b3 = **PP7-PP3:** Page Pointer Register bits. These bits contain the number (between 0 to 63) of the page chosen by the instruction SSP (Set Page Pointer). PP7 is the MSB of the page address. Once the page pointer has been set, there is no need to refresh it unless a different page is required.
- b2-b0 = **PP2-PP0:** Page Pointer Register bits. These bits are fixed by hardware to zero and are not affected by any writing instruction trying to modify their value.

Note. Although the least significant two bits of PPR are hardwired to 0, using the SPP instruction will generate automatically the correct shift.

Example: If register R23 contains the value 44, the following sequence loads the third register (R242) on Page 5 with the value 44

spp 5 ld R242,R23

Page 0 is common to all ST9 devices and contains the control registers of the external interrupts, timer/watchdog, internal wait state generator and the Serial Peripheral Interface (SPI).







Figure 24. Page 0 Register Map





Register Pointers

Two registers, R232 and R233, are available for register pointing to allow quicker and more code efficient addressing of the Register File.

R232 (RP0) may be used as a single pointer for a 16 register working space (R233 is reserved in this case), or both R232 and R233 (RP1) may be used separately for two independent 8 register working groups. The instruction sRP, sRP0, sRP1 (the Set Register Pointer instructions) automatically inform the ST9 as to whether the Register File is to operate with a single 16-register group or two 8-register groups. There is no limitation on the order or position of these chosen register groups, other than they lie on (256 modulo 16 or 8) addresses of the register file.

Example:

srp #3;(not even modulus)

is equivalent to

srp #2 ; (2 * 256 modulo 16)




Figure 25. Single Register Pointer Bank




Figure 26. Dual Register Pointer Bank

The addressing of working registers involves use of the Register Pointer value plus an offset value given by the number of the addressed working register in the instruction.


Working Registers groups of 16 registers (set by the SRP instruction) are denoted as r0 to r15 (rr0 to rr14), while the dual working register group are addressed as r0 to r7 (rr0 to rr6) for the first group of 8 registers (SRP0 instruction), and r8 to r15 (rr8 to rr15) for the second set (SRP1 instruction), although in this case the ST9 will automatically subtract 8 from the register address to give the correct offset within the second working register group.

Note. Group D can only be accessed via the Register Pointers, as the upper nibble Dh (1101b) is used in the Direct Register addressing mode to indicate the use of the working registers. It is for this reason that it is suggested that the programmer use Group D as internal stacking area (if selected).



Register Pointer 0 (RP0R)


RPOR - R232 (0E8h) Sys. Reg. Read/Write



- b7-b3 = **RG7-RG3:** *Register Group bits.* These bits contain the number (from 0 to 31) of the group of working registers indicated in the instruction SRP0 or SRP. When using a 16-register group, a number between 0 and 31 must be used in the SRP instruction indicating one of the two adjacent 8-register group of working registers used. RG7 is the MSB.
- b2 = **RPS:** Register Pointer Selector. This bit is set by the instructions SRP0 and SRP1 to indicate that a double register pointing mode is used. Otherwise, the instruction SRP resets the RPS bit to zero to indicate that a single register pointing mode is used.
- b1-b0 = **D1, D0.** These bits are fixed by hardware to zero and are not affected by any write instruction trying to modify their value.

Register Pointer 1 (RP1R)

RP1R - R233 (0E9h) Sys. Reg. Read/Write




- b7-b3 = **RG7-RG3:** *Register Group bits.* These bits contain the number (from 0 to 1) of the group of 8 working registers indicated in the instructions SRP1. Bit 7 is the MSB.
- b2 = **RPS:** Register Pointer Selector. This bit is automatically set by the instructions SRP0 and SRP1 to indicate that a double register pointing mode is used. Otherwise the instruction SRP reset the RPS bit to zero to indicate that a single register pointing mode is used.
- b1-b0 = **D1, D0.** These bits are hardware fixed to zero and are not affected by any write instruction trying to modify their value.

Flag Register (FLAGR)

The Flag Register, R231 (RE7), contains flags indicating the current status of the ST9. The ST9 Flag Register contains six bits of status information which are set or cleared by CPU operations. Four of the bits (C, Z, O and S) can be tested for use with conditional Jump instructions. Two flags (H and D) cannot be tested directly and are used for BCD arithmetic.

FLAGR - R231 (0E7h) Sys. Reg. Read/Write



- b7 = C: Carry Flag. When set, it indicates a carry out of the most significant bit position of the register being used as an accumulator (bit 7 for byte and bit 15 for word operations) in arithmetic operations. The Carry Flag can be set to one by the Set Carry Flag (SCF) instruction, cleared to zero by the Reset Carry Flag (RCF) instructions, and complemented (changed to 0 if 1, and vice versa) by the Complement Carry Flag (CCF) instruction.
- b6 = **Z**: Zero Flag. In general, the Zero Flag is set when the register being used as an accumulator is zero following an arithmetic or logical instruction.
- b5 = **S**: *Sign Flag.* The Sign Flag is set to one when bit 7 or bit 15 (bit 7 for byte and bit 15 for word operations) of the register being used an accumulator contains a one (a negative number in two's complement arithmetic) following the operation specified in arithmetic, logical, Rotate or shift instructions.
- b4 = V: Overflow Flag. Overflow Flag. When set, the Overflow Flag indicates that a two's complement number, in a result register, is in error, having exceeded the largest (or is less than the smallest) number that can be represented in two's complement notation.
- b3 = D: Decimal Adjust. The Decimal Adjust Flag is used for BCD arithmetic. Since the algorithm for correcting BCD operations is different for addition and subtraction, this flag is used to specify which type of instruction was executed last, so that the subsequent Decimal Adjust (DA) operation can perform its function correctly. The Decimal Adjust flag cannot normally be used as a test condition by the programmer.
- b2 = **H**: *Half Carry*. The Half Carry Flag is set to "1" whenever an addition generates a carry out of bit 3, or a subtraction generates a borrow into bit 3. The Half Carry flag is used by the Deci-



mal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. As in the case of the DA flag, this flag is not normally accessed by the programmer.


- b1 = **UF**: User Flag. The User Flag is available to the programmer, but must only be set or cleared by a Boolean instruction to prevent unwanted affects on the other flags.
- b0 = **DP** : Data/Program Memory Flag. This bit indicates which memory area is currently selected. Its value is affected by the Set Data Memory (SDM) and Set Program Memory (SPM) instructions. If the bit is set to "1", the ST9 is addressing the Data Memory area, when the bit is cleared to zero, the ST9 is addressing the Program area. The programmer can verify in which memory area the processor is working by inspection of this bit.

During an interrupt the Flag Register is automatically stored in the system stack area. It is recovered to its original status by the execution of the IRET instruction at the end of the interrupt service routine. This occurs for all interrupts and, when operating in nested interrupt mode, up to seven versions of the flag register may be stored.

Central Interrupt Control Register (CICR)

The Central Interrupt Control Register is at address R230 (RE6), and provides for control of the interrupt structure of the ST9, the Current priority level, the Interrupt mode selector, the Global Interrupt disable control and the Top Level Interrupt status and mask. Please refer to the Interrupt and DMA chapter of the ST9 Technical Manual for further information. In addition this register contains the Global Counter Enable of the Multi Function Timers (when available on-chip).

CICR- R230 (0E6h) Read/Write



b7 = **GCEN:** *Global Counter Enable.* This bit is the Global Counter Enable of the 2 x 16 bit Timers of the Multifunction Timer. The GCEN bit is ANDed with the CE (Counter Enable) bit of the Timer Control Register (explained in the Multifunction Timer chapter of the Technical Manual) in order to enable the Timers when both bits are set. This bit is set after the Reset cycle.

- b6 = **TLIP:** *Top Level Interrupt Pending.* This bit is automatically set when a Top Level Interrupt request is recognized. This bit can also be set by software in order to simulate a Top Level Interrupt Request.
- b5 = **TLI:** *Top Level Interrupt bit.* When this bit is set, a Top Level interrupt request is acknowledged depending on the IEN bit and the TLNM bit (in Nested Interrupt Control Register). If the TLM bit is reset the top level interrupt acknowledgement depends on the TLNM alone.
- b4 = **IEN:** Enable Interrupt. This bit, (when set), allows interrupts to be accepted. When reset no interrupts other than the TLI can be acknowledged. It is cleared by interrupt acknowledgement for concurrent mode and set by interrupt return (IRET). It can be managed by hardware and software.
- b3 = IAM: Interrupt Arbitration Mode. This bit covers the selection of the two arbitration modes, the Concurrent Mode being indicated by the value "0" and the Fully Automatic Nested Mode by the value "1". This bit is under software control.
- b2-b0 = **CPL2-CPL0**: *Current Priority Level bits.* These last three bits record the priority level of the interrupt presently under service (i.e. the Current Priority Level, CPL). For these priority levels 000 is the highest priority and 111 is the lowest priority. The CPL bits can be set by hardware or software and give the reference by which following interrupts are either left pending or are able to interrupt the current procedure. When the present interrupt is replaced by one of a greater priority, the current priority value is automatically stored until required, if in Nested Interrupt Mode.

I/O Port Data Registers

The data registers of I/O Port 0 to Port 5 (when available by device) are contained in registers R224 to R229 respectively. This allows direct access to these I/O ports at all times. Additional I/O Port data registers and configuration registers for all I/O Ports are to be found in the relevant Page (please refer to the specific device configuration). Each port of 8 I/O bits has three associated Control registers which determine the individual pin mode (input: TTL/CMOS thresholds; output: Open Drain/Push Pull, Bidirectional or Alternate Function). The data registers for Port 2 and Port 3 have a dual function, ST9 devices with Bank Switch Logic may also use these for the Data and Program Segment Registers.



INSTRUCTION SET

Functional Summary

The ST9 instruction set consists of 87 instruction types functionally divided into eight groups as in Table 2, they are:

- Load (two operands)
- Arithmetic & Logic (two operands)
- Arithmetic Logic and Shift (one operand)
- Stack (one operand)
- Multiply & Divide (two operands)
- Boolean (one or two operands)
- Program Control (zero to three operands)
- Miscellaneous (zero to two operands)

Table 2. Instruction Set Summary

The wide range of instructions facilitates the full use of the register file and address spaces, reducing execution times, while the register pointers mechanism allows an unmatched code efficiency and ultrafast context switching. A particularly notable feature is the comprehensive "Any Bit, Any Register" (ABAR) addressing capability of the Boolean instructions.

The MCU can operate with a wide range of data lengths from single bit, 4-bit nibbles which can be in the form of Binary Coded Decimal (BCD) digits. 8-bit bytes and 16-bit words. The summary on Table 2 shows the instructions belonging to each group and the number of operands required for each. The source operand is "src", "dst" is the destination operand, and "cc" is a condition code.

	Load Instructions (Two Operands)									
Mnemonic Operand	Operand	Instruction	Flags							
whethoric	Operand		С	z	s	v	D	н		
LD LDW	dst, src dst, src	Load Load Word			-	-	-	-		
		Arithmetic and Logic (Two Operands)								
Mnemonic	Operand	Instruction			Fla	igs				
			С	z	s	v	D	н		
ADD ADDW	dst, src dst, src	Add Add Word		$\Delta \Delta$		$\begin{array}{c} \Delta \\ \Delta \end{array}$	0 0	$\stackrel{\Delta}{\Delta}$		
ADC ADCW	dst, src dst, src	Add with Carry Add Word with Carry	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\Delta \Delta$	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	0 0	$\Delta \Delta$		
SUB SUBW	dst, src dst, src	Subtract Subtract Word	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	1 ?	∆ ?		
SBC SBCW	dst, src dst, src	Subtract with Carry Subtract Word with Carry	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	1 ?	$\stackrel{\Delta}{?}$		
AND ANDW	dst, src dst, src	Logical AND Logical Word AND	-	$\Delta \Delta$	$\Delta \Delta$	0 0	-	-		
OR ORW	dst, src dst, src	Logical OR Logical Word OR	-	$\Delta \Delta$	$\Delta \Delta$	0 0		-		

Legend: 0 = Bit set to zero 1 = Bit set to one Δ = Bit affected 2 = Bit status undefined - = Bit not affected



		Arithmetic and Logic (Two Operands) (Continued) (F					-		
Mnemonic	Operand	Instruction	Flags							
	operand		С	z	s	v	D	н		
XOR XORW	dst, src dst, src	Logical Exclusive OR Logical Word Exclusive OR	-	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	0 0	-	-		
CP CPW	dst, src dst, src	Compare Compare Word	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	-	-		
TM TMW	dst, src dst, src	Test Under Mask Test Word Under Mask	-	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\begin{bmatrix} \Delta \\ \Delta \end{bmatrix}$	0 0				
TCM TCMW	dst, src dst, src	Test Complement Under Mask Test Word Complement Under Mask	-	$\Delta \Delta$	$\Delta \Delta$	0 0	-			
	·	Arithmetic Logic and Shift (One Operand)								
Mnemonic	Operand	Instruction			Fla	igs	1			
			С	z	s	v	D	н		
INC INCW	dst dst	Increment Increment Word		$\begin{array}{c} \Delta \\ \Delta \end{array}$	Δ	$\begin{array}{c} \Delta \\ \Delta \end{array}$	-	-		
DEC DECW	dst dst	Decrement Decrement Word		Δ	$\Delta \Delta$	$\Delta \Delta$	-	-		
SLA SLAW	dst dst	Shift Left Arithmetic Shift Word Left Arithmetic		$\Delta \Delta$	$\Delta \Delta$	0 0		D ∆		
SRA SRAW	dst dst	Shift Right Arithmetic Shift Word Right Arithmetic		$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	0 0	-	-		
RRC RRCW	dst dst	Rotate Right through Carry Rotate Word Right through Carry		$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	=	-		
RLC RLCW	dst dst	Rotate Left through Carry Rotate Word Left through Carry	$\Delta \Delta$	$\Delta \Delta$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	$\begin{array}{c} \Delta \\ \Delta \end{array}$	-			
ROR	dst	Rotate Right	Δ	Δ	Δ	Δ	-	-		
ROL	dst	Rotate Left	Δ	Δ	Δ	Δ	-	-		
CLR	dst	Clear	-	-	-	-	-	-		
CPL	dst	Complement Register	-	Δ	Δ	0	-	_		
SWAP	dst	Swap Nibbles	?	Δ	Δ	?	-	-		
DA	dst	Decimal Adjust	Δ	Δ	Δ	?	-	-		



		Stack Instructions (One Operand)							
Mnemonic	Operand	Instruction	Flags						
Whemonic	Operand		С	z	s	v	D	н	
PUSH PUSHW PEA	SrC SrC SrC	Push on System Stack Push Word on System Stack Push Effective Address on System Stack							
POP POPW	dst dst	Pop from System Stack Pop Word from System Stack	-	-	-	-	-	-	
PUSHU PUSHUW PEAU	SrC SrC SrC	Push on User Stack Push Word on User Stack Push Effective Address on User Stack		- - -				- - -	
POPU POPUW	dst dst	Pop from User Stack Pop Word from User Stack	-	-	-	-	_	-	
		Multiply and Divide Instructions (Two Operands)							
Mnemonic	Operand	Instruction			Fla	igs			
	operand		С	z	s	v	D	н	
MUL	dst, src	Multiply 8x8	?	?	?	?	?	?	
DIV DIVWS	dst, src	Divide 16/8 Divide Word Stepped 32/16	? ?	? ?	? ?	? ?	? ?	? ?	
		Boolean Instructions (Two Operands)							
Mnemonic	Operand	Instruction	Operand Instruction				ags		
			с	z	s	v	D	н	
BLD	dst, src	Bit Load		-	-	-	-	_	
BAND	dst, src	Bit AND	-	_	-		-	-	
BOR	dst, src	Bit OR		-		-	-	-	
BXOR	dst, src	Bit Exclusive OR	-	-	-	-	-	-	
		Boolean Instructions (One Operand)							
Mnemonic	Operand Instruction				Fla	igs			
			С	z	s	v	D	н	
BSET	dst	Bit Set		-	-	-	-	-	
BRES	dst	Bit Reset	-	-	-	-	-	-	
BCPL	dst	Bit Complement	_	-	-	-	-	-	
BTSET	dst	Bit Test and Set	-	-	-	-	-	-	



		Program Control Instructions (Three Operands)						
Masaasia	Onevend	Instruction			Fla	ags		
Mnemonic	Operand	Instruction	С	z	s	v	D	н
CPJFI	dst, src	Compare and Jump on False, Otherwise Post Increment	-	-	-	-	-	-
CPJTI	dst, src	Compare and Jump on True, Otherwise Post Increment	-	-	-	_	-	-
		Program Control Instructions (Two Operands)						
Mnemonic	Operand	Instruction			Fla	igs		
whenomic	Operand	instruction	С	z	s	v	D	н
BTJF	dst, src	Bit Test and Jump if False	-	-	-	-	-	-
BTJT	dst, src	Bit Test and Jump if True	-	-	-	-	-	-
DJNZ	dst, src	Decrement a Working Register and Jump if Not Zero	-	-	-	_	-	-
DWJNZ	dst,src	Decrement a Register Pair and Jump if Not Zero	_	-	-	-	-	-
		Program Control Instructions (One Operand)						
Mnemonic	Operand	Instruction	Flags					
Witemonic	Operand		С	z	s	v	D	н
JR	cc, dst	Jump Relative if Condition is Met	-	-	-	-	-	-
JP	cc, dst	Jump if Condition is Met	-	-	-	-	-	-
JP	dst	Unconditional Jump	-	-	-	-	-	-
CALL	dst	Unconditional Call	-	-	-	-	-	-
		Program Control Instructions (No Operand)						
Mnemonic	Operand	Instruction	Flags					
Witemonic	Operand		С	z	s	v	D	н
RET		Return from Subroutine	-	-	-	-	-	-
IRET		Return from Interrupt	Δ	Δ	Δ	Δ	Δ	Δ
WFI		Stop Program Execution and Wait Next Enabled In- terrupt. If a DMA request is present the CPU ex- ecutes the DMA service routine and returns to WFI state.	-	-	-	-	-	-
HALT		Stop Program Execution until RESET	-	-	-	-	-	-
		Miscellaneous (Two Operands)						
Mnemonic	Operand	Instruction			Fla	igs		
MITEHIOIIIC	Operand		С	z	s	v	D	н
ХСН	dst, src	Exchange Registers	-	-	-	_	-	_



	Miscellaneous (One Operand)									
Mnemonic	Operand	Instruction	Flags							
whemonic	Operand		С	z	s	v	D	н		
SRP	src	Set Register Pointer Long (16 Working Registers)	-		-	-	-	-		
SRP0	src	Set Register Pointer 0 (8 LSB Working Registers)	-	-	-	-	-	-		
SRP1	src	Set Register Pointer 1 (8 MSB Working Registers)	-	-	-	-	-	-		
SPP	src	Set Page Pointer	-	-	-	-	-	-		
EXT	src	Sign Extend	-	-	-	-	-			
		Miscellaneous (No Operand)								
Mnemonic	Operand	Instruction			Fla	ags				
Milemonic	Operand		С	z	s	v	D	н		
El		Enable Interrupts	-	-	-	1	-	-		
DI		Disable Interrupts	-	-	-	-	-	-		
SCF		Set Carry Flag	Δ	-	-	-	-	-		
RCF		Reset Carry Flag	Δ	-	-	-	-	-		
CCF		Complement Carry Flag	Δ	-	-	-	-	-		
SPM		Select Program Memory	-	-	-	-	-	-		
SDM		Select Data Memory	-	-	-	-	-	-		
NOP		No Operation	-	-	-	-		-		



Processor Flags. An important aspect of any single chip microcontroller is the ability to test data and make the appropriate action based on the results. In order to provide this facility, register 231 in the Register File is used as a Flag Register. Six bits of this register are used as the following flags:

- C Carry
- Z Zero
- S Sign
- V Overflow
- D Decimal Adjust
- H Half Carry

One of the two remaining bits in the flag register is available to the user (bit 1, F1). Bit 0 is the Program/Data Memory selector bit. The flags and their description are in SYSTEM GROUP registers section. **Condition Codes.** Flags C, Z, S, and V control the operation of the "conditional" Jump instructions. Table 6 shows the condition codes and the flag settings.

For example the instruction

JPEQ 1024

checks to see how the last arithmetic or logic operation has left the zero flag (Z). If the zero flag is set then the program counter is loaded with 1024 (decimal) and control is transferred to that location. Otherwise the next instruction is executed.

Note. Some of the status flags are used to indicate more than one condition, e.g. Zero and Equal. In such cases the condition codes are the same for both conditions.

Mnemonic Code	Meaning	Flag Setting	Hex Value	Binary Value
F	Always False	_	0	0000
Т	Always True		8	1000
С	Carry	C = 1	7	0111
NC	No Carry	C = 0	F	1111
Z	Zero	Z = 1	6	0110
NZ	No Zero	Z = 0	E	1110
PL	Plus	S = 0	D	1101
мі	Minus	S = 1	5	0101
ov	Overflow	V = 1	4	0100
NOV	No Overflow	V = 0	С	1100
EQ	Equal	Z = 1	6	0110
NE	Not Equal	Z = 0	E	1110
GE	Greater Then or Equal	(S xor V) = 0	9	1001
LT	Less Than	(S xor V) = 1	1	0001
GT	Greater Than	(Z or (S xor V)) = 0	A	1010
LE	Less Than or Equal	(Z or (S xor V)) = 1	2	0010
UGE	Unsigned Greater Than or Equal	C = 0	F	1111
UL	Unsigned Less Than	C = 1	7	0111
UGT	Unsigned Greater Than	(C = 0 and Z = 0) = 1	В	1011
ULE	Unsigned Less Than or Equal	(C or Z) = 1	3	0011

Table 3. Condition Codes Summary



Notation Operands and status flags are represented by a notational shorthand in the detailed instruction description. The notation for operands (condition codes and addressing modes) and the actual operands they represent are as in Table 4.

Table 4. Notation Summary

Notation	Addressing Mode	Actual Operand/Range
сс	Condition Code	see Table 3
#N #NN	Immediate Byte Immediate Word	# data where data is a byte expression # data where data is a word expression
r	Direct Working Register	rn, where n = 0 - 15
R	Direct Register	Rn, where n = 0 - 255
rr	Direct Working Register Pair	rrn, where n is an even number in the range 0 - 14 (n = 0, 2, 4, 614)
RR	Direct Register Pair	RRn, where n is an even number in the range $0 - 254$ (n = 0, 2, 4, 6254)
(r)	Indirect Working Register	(rn), where n = 0 - 15
(R)	Indirect Register	(Rn), where n = 0 - 255
(r)+	Indirect Working Register Post Increment	(rn)+, where n = 0 - 15
N(r)	Indexed Register	N(rn), where n = 0 - 15; N is a one byte ex- pression between 0 - 255
Ν	Memory Relative Short Address	Program label or expression in the range +127/ -128 starting from the address of the next in- struction
NN	Direct Memory Long Address	Program label or expression in the range 0 - 65535 in memory area
(11)	Indirect Pair of Working Registers Pointer	(rrn), where n is an even number in the range 0 - 14 (n = 0, 2, 4, 614)
(m)+	Indirect Pair of Working Registers Pointer with Post Increment	(rrn)+, where n is an even number in the range 0 - 14 (n = 0, 2, 4, 614)
-(rr)	Indirect Pair of Working Registers Pointer with Pre Decrement	-(rrn), where n is an even number in the range 0 - 14 (n = 0, 2, 4, 614)
N(rr)	Indexed Pair of Working Registers Pointer with Short Offset	N(rrn), where n is an even number in the range 0 - 15 (n = 2, 4, 6,14) and N is a signed one byte expression between $+127/-128$
NN(rr)	Indexed Pair of Working Registers Pointer with Long Offset	NN(rr n), where n is an even number in the range 0 - 14 (n = 2, 4, 6,,14) and NN is a word expression between 0 and 65535
N(RR)	Indexed Pair of Registers Pointer with Short Offset	N(RRn), where n is an even number in the range 0 - 254 (n = 2, 4, 6,254) and N is a signed one byte expression between +127/-128
NN(rr)	Indexed Pair of Registers Pointer with Long Offset	NN(RRn), where n is an even number in the range 0 - 254 (n = 2, 4, 6,254) and NN is a word expression between 0 and 65535
rr(rr)	Indexed Pair of Working Registers with a Pair of Working Registers used as Offset	rrn(rrx), where n and x are two even numbers in the range 0 - 14 (n = 2, 4, 614)



Table 4. Notation Summary (Continued)

Notation	Addressing Mode	Actual Operand/Range
r.b	Operand Inside a Direct Working Register	rn.b, where n = 0 -15 and b is a number be- tween 0 - 7; 0 = LSB, 7 = MSB
(rr).b	Bit Pointer in a Memory Location Using a Pair of Indirect Working Registers as Address Pointer	(rrn).b, where n is an even number in the range 0 - 14 (n = 2, 4, 614) and b is a number between 0 - 7: 0 = LSB, 7 = MSB

Table 5. Symbols

Symbol	Meaning
dst	Destination Operand
src	Source Operand
OPC	Operation Code
XTN	Operation Code Extension
ofs	Source Offset
ofd	Destination Offset
r.b	Bit and Working Register
SSP	System Stack Pointer
USP	User Stack Pointer
PC	Program Counter
СС	Condition Code
С	Carry Flag
Z	Zero Flag
S	Sign Flag
V	Overflow Flag
D	Decimal Adjust Flag
CIC	Central Interrupt Control Register
*	Working Register Mode, 4 Bit Register value Preceded by Hex D
BTD	Destination Bit of Working Register
BTS	Source Bit of Working Register
⇒	Assignment of Result
⇔	Replaced by



Add with carry (byte) Register, Register

ADC dst,src

INS	TRUCTI	ON F	ORN	1AT:					No.	No.	OPC	OPC	Addr	Mode
									Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[ds	st sr	c]				2	6	32	-	r	r
									2	6	33	-	r	(r)
[OPC]	[src]	[dst]	3	10	34	-	R	R
									3	10	34	-	r*	R
									3	10	34	-	R	r*
[OPC]	ĩ	src]	[X	IN dst]	3	10	E6	3	(r)	R
									3	10	E6	3	(r)	r*
[OPC]	[X:	FN sr	c]	[dst]	3	10	E7	3	R	(r)

OPERATION: $dst \leftarrow dst + src + C$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source and destination byte can be addressed either directly or indirectly.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:	Instruction	HEX	Binary
	ADC r8,R64	34 40 D8	0011 0100 0100 0000 1101 1000

If the carry flag is set, working register 8 contains 35 (decimal) and register 64 contains 22 (decimal), after this instruction working register 8 will contain 58.



Add with carry (byte) Register, Memory

ADC dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[XTN src,1]	[dst]	3	12	72	3	R	(rr)	а
							3	12	72	3	r*	(rr)	а
							3	16	B4	3	R	(rr)+	b
							3	16	B4	3	r*	(rr)+	b
							3	16	C2	3	R	-(rr)	с
							3	16	C2	3	r*	-(rr)	С
I	OPC]	[ofs,1 src,0]	[XTN dst]	3	22	60	3	r	rr(rr)	а
Į	OPC]	[XTN src,1]	[ofs]	4	24	7F	3	R	N(rr)	а
1	dst]					4	24	7F	3	r*	N(rr)	a
[[OPC src l]]	[XTN dst]	[src h]	4	18	C4	3	r	NN	а
I	OPC	1	[XTN [src,0]	[ofs h]	5	26	7F	3	R	NN(rr)	а
L	ofs l]	[dst]				5	26	7F	3	r*	NN(rr)	а

OPERATION a: $dst \leftarrow dst + src + C$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The destination byte is held in the destination register. The source byte can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst + src + C$ $rr \leftarrow rr + 1$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are incremented after the ADC has been carried out.

OPERATION c: rr ⇐ rr - 1

 $dst \Leftrightarrow dst + src + C$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are decremented before the ADC is carried out.



Add with carry (byte) Register, Memory

ADC dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.

H: Set if carry from low-order nibble occurred.

EXAMPLE:

Instruction	HEX	Binary
ADC r8,(rr4)+	B4 35 D8	1011 0100 0011 0101 1101 1000

If the carry flag is reset, working register 8 contains 11 (decimal), working register pair 4 contains 4200 (decimal) and memory location 4200 contains 11 (decimal). after this instruction working register 8 will contain 22 and working register pair 4 will contain 4201.



Add with carry (byte) Memory, Register

ADC dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[XTN dst,0]	[src]	3	18	72	3	(rr)	R	а
							3	18	72	3	(rr)	r*	а
							3	22	B4	3	(rr)+	R	b
							3	22	B4	3	(rr)+	r*	b
							3	22	C2	3	-(rr)	R	С
							3	22	C2	3	-(rr)	r*	С
[OPC]	[ofd,1 dst,1]	E	XTN sro	-]	3	24	60	3	rr(rr)	r	а
]	OPC	j	[XTN dst,1]	ľ	ofd]	4	26	26	3	N(rr)	R	а
L	src	1					4	26	26	3	N(rr)	r*	а
[[OPC dst l]]	[XTN src]	[dst h]	4	20	C5	3	NN	r	а
]	OPC]	[XTN dst,0]	[ofd h]	5	28	26	3	NN(rr)	R	а
L	ofd l	1	[src]				5	28	26	3	NN(rr)	r*	а

OPERATION a: $dst \leftarrow dst + src + C$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source byte is held in the source register. The destination byte can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst + src + C$ $rr \leftrightarrow rr + 1$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source byte is in the source register, the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the ADC has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

 $dst \Leftrightarrow dst + src + C$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source byte is in the source register , the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the ADC is carried out.



Add with carry (byte) Memory, Register

ADC dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

Instruction	HEX	Binary
ADC 4028,r8	C5 38 0F BC	1100 0101 0011 1000 0000 1111 1011 1100

If the carry flag is set, memory location 4028 contains 200 (decimal) and working register 8 contains 32 (decimal), after this instruction memory location 4028 will contain 233.



Add with carry (byte) Memory, Memory

ADC dst,src

INSTRUCTION FORMAT:								No.	No.	OPC	OPC	Addr	Mode
								Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[XTN	[src,0]	[dst,0]	3	20	73	3	(RR)	(rr)
								3	20	73	3	(rr)*	(rr)

$\mathsf{OPERATION:} \qquad \mathsf{dst} \Leftarrow \mathsf{dst} + \mathsf{src} + \mathsf{C}$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the memory location addressed by the destination register pair.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

/IPLE:	Instruction	HEX	Binary
	ADC (rr4),(rr8)	73 38 D4	0111 0011 0010 1000 1101 0100

If the carry flag is set, working register pair 4 contains 2800 (decimal), memory location 2800 contains 46 (decimal), working register pair 8 contains 4200 (decimal) and memory location 4200 contains 45 (decimal), after this instruction memory location 2800 will contain 92.



Add with carry (byte) All, Immediate

ADC dst,src

INS	TRUCTI	ON F	OR	MAT:					No.	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
									Bytes	Cyci			dst	src
[OPC]	[dst]	[src]	3	10	35	-	R	#N
									3	10	35	-	r*	#N
[OPC]	[]	XTN dst	,0]	[src]	3	16	F3	3	(rr)	#N
[[OPC dst h]]	[[XTN dst l]	[src]	5	24	2F	31	NN	#N

OPERATION: $dst \leftarrow dst + src + C$

The source byte, along with the carry flag, is added to the destination byte and the result is stored in the destination byte. The source byte is the immediate value in the operand, the destination byte can be in memory or in the register file.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

E:	Instruction	HEX	Binary
	ADC (rr8),#32	F3 38 20	1111 0011 0011 1000 0010 0000

If the carry flag is set, working register pair 8 contains 4028 (decimal) and memory location 4028 contains 74 (decimal), after this instruction memory location 4028 will contain 107.



ADCW

Add With Carry (Word) - Register, Register

ADCW dst,src

INS	TRUCT	ION F	FORMAT:	No.	No.	OPC	OPC	Addr	Mode
				Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst,0 src,0]	2	10	3E	-	rr	rr
[OPC]	[src,0] [dst,0]	3	12	37	-	RR	RR
				3	12	37	-	rr*	RR
				3	12	37	-	RR	rr*
[OPC	1	[src,0] [XTN dst]	3	14	96	3	(r)	RR
				3	14	96	3	(r)	rr*
[OPC]	[XTN src] [dst,0]	3	14	A6	3	RR	(r)
				3	14	A6	3	rr*	(r)

OPERATION: $dst \leftarrow dst + src + C$

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source and destination word can be addressed either directly or indirectly.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
 - Z: Set if the result is zero, otherwise cleared.
 - S: Set if the result is less then zero, otherwise cleared.
 - V: Set if arithmetic overflow occurred, cleared otherwise.
 - D: Undefined.
 - H: Undefined.

EXAMPLE:	Instruction	HEX	Binary
	ADCW (r8),RR64	96 40 38	1001 0110 0100 0000 0011 1000

If the carry flag is zero, register pair 64 contains 1102 (decimal), working register 8 contains 200 (decimal), and register pair 200 contains 2550 (decimal), after this instruction register pair 200 will hold 3652.



Add With Carry (Word) - Register, Memory

ADCW dst,src

IN∶S	TRUCTIO	ON F	ORMAT:				No.	No.	OPC (HEX)	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl			dst	src	
[OPC]	[dst,0 src,1]				2	16	3E	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	3	RR	(rr)	а
[OPC]	[XTN [src,1]	[dst,0]	3	22	D5	3	RR	(rr)+	b
							3	22	D5	3	rr*	(rr)+	b
							3	24	СЗ	3	RR	-(rr)	с
							3	24	C3	3	rr*	-(rr)	С
[OPC]	[ofs,0 src,0]	[XTN dst	,0]	3	24	60	3	rr	rr(rr)	а
]	OPC]	[XTN src,1]	[. ofs]	4	28	86	3	RR	N(rr)	а
l	dst,0]					4	28	86	3	rr*	N(rr)	а
[[OPC src l]]	[XTN dst,0]	[src h]	4	22	·E2	3	rr	NN	а
[OPC]	[XTN src,0]	E	ofs h]	5	30	86	3	RR	NN(rr)	а
I	ofs l	1	[dst,0]				5	30	86	3	rr*	NN(rr)	a

OPERATION a: $dst \leftarrow dst + src + C$

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst + src + C$ $rr \Leftrightarrow rr + 2$

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the ADD has been carried out.

OPERATION C:

 $rr \leftarrow rr - 2$ dst \Leftrightarrow dst + src + C

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the ADD is carried out.



Add With Carry (Word) - Register, Memory

ADCW dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

FXAM

MPLE:	Instruction	HEX	Binary				
	ADCW RR64,-(rr4)	C3 35 40	1100 0011 0011 0101 0100 0000				

If the carry flag is set, working register pair 4 contains 1184 (decimal), register pair 64 contains 5000 (decimal) and memory pair 1182 contains 1100 (decimal), after this instruction working register pair 64 will contain 6101 and register pair 4 will contain 1182.



Add With Carry (Word) - Memory, Register

ADCW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl	(HEX)		dst	src	
ſ	OPC]	[dst,1 src,0]				2	30	3E	-	(rr)	rr	а
ſ	OPC]	[XTN dst,1]	[src,0]	3	32	BE	3	(rr)	RR	а
ĩ	OPC]	[XTN dst,0]	[src,0]	3	34	D5	3	(rr)+	RR	b
							3	34	D5	3	(rr)+	rr*	b
							3	32	C3	3	-(rr)	RR	С
							3	32	C3	3	-(rr)	rr*	С
[OPC]	[ofd,0 dst,1]	[XTN src	,0]	3	36	60	3	rr(rr)	rr	a
Į	OPC	j	[XTN dst,1]	Ī	ofd]	4	38	86	3	N(rr)	RR	а
L	src,1	J					4	38	86	3	N(rr)	rr*	а
[[OPC dst l]	[XTN src,1]	[dst h]	4	36	E2	3	NN	rr	а
I	OPC]	[XTN dst,0]	[ofd h]	5	40	86	3	NN(rr)	RR	а
ι.	ofd l]	[src,1]				5	40	86	3	NN(rr)	rr*	a

OPERATION a: $dst \leftarrow dst + src + C$

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source word is held in the source register. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst + src + C$

rr ⇐ rr + 2

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source word is in the source register, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the ADD has been carried out.

OPERATION c:

$$rr \leftarrow rr - 2$$

dst \Leftrightarrow dst + src + C

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source word is in the source register , the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the ADD is carried out.



Add With Carry (Word) - Memory, Register

ADCW dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAN

MPLE:	Instruction	HEX	Binary					
	ADCW (rr4)+,RR64	D5 34 40	1101 0101 0011 0100 0100 0000					

If the carry flag is set, register pair 64 contains 1250 (decimal), working register pair 4 contains 1064 (decimal), and memory pair 1064 contains 1750, after this instruction is carried out memory pair 1064 will contain 3001 and working register pair 4 will contain 1066.



Add With Carry (Word) - Memory, Memory

ADCW dst,src

INSTRU	CTION FORMAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode		
		Bytes	Cyci	(ПЕЛ)		dst	src	
	[dst,1 src,1]	2	34	ЗE	-	(rr)	(rr)	

OPERATION: $dst \leftarrow dst + src + C$

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the memory location addressed by the destination register pair.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

IPLE:	Instruction	HEX	Binary
	ADCW (rr4),(rr6)	3E 57	0011 1110 0101 0111

If the carry flag is set, working register pair 6 contains 1002 (decimal), memory pair 1002 contains 2300 (decimal), working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 2700 (decimal), after this instruction memory pair 1060 will contain 5001.



Add With Carry (Word) - All, Immediate

ADCW dst,src

INS	TRUCTIO	NC	FORMAT:	No.	No.	OPC (HEX)	OPC XTN	Addr	Mode
				Bytes	Cycl			dst	src
[OPC	1	[dst,1] [src h]	4	14	37	-	RR	#NN
1	src 1]		4	14	37	-	rr*	#NN
[[OPC src l]	[XTN dst,0] [src h]	4	34	BE	3	(rr)	#NN
[[OPC src h]]	[XTN dst,1] [ofd] [src l]	5	38	06	3	N(rr)	#NN
[[OPC ofd 1]	[XTN dst,0] [ofd h] [src h] [src l]	6	40	06	3	NN(rr)	#NN
[[OPC src l]	[XTN] [src h] [dst h] [dst l]	6	40	36	31	NN	#NN

OPERATION: $dst \leftarrow dst + src + C$

 $usi \leftarrow usi + sic + C$

The source word, along with the carry flag, is added to the destination word and the result is stored in the destination word. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

Instruction	HEX	Binary
ADCW RR64,#4268	37 41 10 AC	0011 0111 0100 0001 0001 0000 1010 1100

If the carry flag is zero and register pair 64 contains 2000 (decimal), after this instruction has been carried out register pair 64 will contain the decimal value 6268.



Add (byte) Register, Register

ADD dst,src

INS	TRUCT	ON FORMAT:	No.	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode	
			Bytes	Cyci	(HEX)	AIN	dst	src
[OPC] [dst src]	2	6	42	-	r	r
			2	6	43	-	r	(r)
[OPC] [src] [dst]	3	10	44	-	R	R
			3	10	44	-	r*	R
			3	10	44	-	R	r*
[OPC] [src] [XTN dst]	3	10	E6	4	(r)	R
			3	10	E6	4	(r)	r*
1	OPC] [XTN src] [dst]	3	10	E7	4	R	(r)

OPERATION:

dst ⇐ dst + src

The source byte is added to the destination byte and the result is stored in the destination byte. The source and destination byte can be addressed either directly or indirectly.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:	Instruction	HEX	Binary				
	ADD (r8),R255	E6 FF 48	1110 0110 1111 1111 0100 1000				

If working register 8 contains 28 (decimal), register 28 contains 43 (decimal) and register 255 contains 21 (decimal) after this instruction register 28 will contain 64.



Add (byte) Register, Memory

AC	DD dst,s	src											
INS	STRUCTIO	ON F	ORMAT:				No.	No. Cycl	OPC (HEX)	OPC XTN	Addr	Oper	
							Bytes				dst	src	
[OPC]	[XTN src,1]	[. dst]	3	12	72	4	R	(rr)	а
							3	12	72	4	r*	(rr)	а
							3	16	B4	4	R	(rr)+	b
							3	16	B4	4	r*	(rr)+	b
			3	16	C2	4	R	-(rr)	с				
							3	16	C2	4	r*	-(rr)	с
Ι	OPC]	[ofs,1 src,0]	I	XTN dst]	3	22	60	4	r	rr(rr)	a
[OPC]	[XTN src,1]	[ofs]	4	24	7F	4	R	N(rr)	а
L	dst	J					4	24	7F	4	r*	N(rr)	а
[[OPC src l]]	[XTN dst]	[src h]	4	18	C4	4	r	NN	а
I	OPC]	[XTN [src,0]	E	ofs h	1	5	26	7F	4	R	NN(rr)	а
μ	ofs l]	[dst]				5	26	7F	4	r*	NN(rr)	a

OPERATION a: $dst \leftarrow dst + src$

The source byte is added to the destination byte and the result is stored in the destination byte. The destination byte is held in the destination register. The source byte can be addressed directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst + src rr \Leftrightarrow rr + 1 The source byte

The source byte is added to the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are incremented after the ADD has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

 $dst \Leftrightarrow dst + src$

The source byte is added to the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are decremented before the ADD is carried out.



Add (byte) Register, Memory

ADD dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

PLE:	Instruction	HEX	Binary
	ADD R32,-(rr4)	C2 45 20	1100 0010 0100 0101 0010 0000

If register 32 contains 207 (decimal), working register pair 4 contains 4200 (decimal) and memory location 4199 contains 27 (decimal), after this instruction register 32 will contain 234 and working register pair 4 will contain 4199.



Add (byte) Memory, Register

INS	STRUCTI	ON F	-ORMA	T:					No.	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode		Oper
									Bytes				dst	src	
I	OPC]	[XTN	[dst,0]	[src	:]	3	18	72	4	(rr)	R	а
									3	18	72	4	(rr)	r*	а
									3	22	B4	4	(rr)+	R	b
									3	22	B4	4	(rr)+	r*	b
									3	22	C2	4	-(rr)	R	c
									3	22	C2	4	-(rr)	r*	С
[OPC]	[ofd,]	[dst,1]	[XTN	src]	3	24	60	4	rr(rr)	r	а
Į	OPC	j	[XTN	[dst,1]	[ofd	L]	4	26	26	4	N(rr)	R	а
1	src	1							4	26	26	4	N(rr)	r*	а
E E	OPC dst l]	[XTN	src]	[dst	h]	4	20	C5	4	NN	r	R
[OPC]	-	[dst,0]	[ofd	h]	5	28	26	4	NN(rr)	R	r*
μ.	ofd l]	L s	src]					5	28	26	4	NN(rr)	r*	а

OPERATION a: $dst \leftarrow dst + src$

-1 - 1

The source byte is added to the destination byte and the result is stored in the destination byte. The source byte is held in the source register. The destination byte can be addressed directly, indirectly or by indexing.

The source byte is added to the destination byte and the result is stored in the destination byte. The source byte is in the source register, the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the ADD has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst ⇔ dst + src

The source byte is added to the destination byte and the result is stored in the destination byte. The source byte is in the source register , the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the ADD is carried out.



Add (byte) Memory, Register

ADD dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

IPLE:	Instruction	HEX	Binary
	ADD 6(rr8),R255	26 49 06 FF	0010 0110 0100 1001 0000 0110 1111 1111

If working register pair 8 contains 4028 (decimal), memory location 4034 contains 110 (decimal) and register 255 contains 100 (decimal), after this instruction memory location 4034 will contain 210.



Add (byte) Memory, Memory

ADD dst,src

INS	TRUCTI	ON F	ORMA	т:				No. Bvtes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
								 Dytes	Cyci			dst	src
[OPC]	[XTN	[src,0]	[dst,0]	3	20	73	4	(RR)	(rr)
								3	20	73	4	(rr)*	(rr)

OPERATION: $dst \leftarrow dst + src$

The source byte is added to the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the memory location addressed by the destination register pair.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXA

AMPLE:	Instruction	HEX	Binary
	ADD (rr4),(rr8)	73 48 D4	0111 0011 0100 1000 1101 0100

If working register pair 4 contains 2800 (decimal) and memory location 2800 contains 46 (decimal), working register pair 8 contains 4200 (decimal) and memory location 4200 contains 45 (decimal), after this instruction memory location 2800 will contain 91.



Add (byte) All, Immediate

ADD dst,src

INS	NSTRUCTION FORMAT:								No.	No.	OPC	OPC XTN	Addr Mode	
									Bytes	Cycl	(HEX)	ATN	dst	src
[OPC]	[dst]	[src]	3	10	45	-	R	#N
									3	10	45	-	r*	#N
I	OPC]	[XTN dst,	0]	[src]	3	16	F3	4	(rr)	#N
[[OPC dst h]] [XTN dst l]	[src]	5	24	2F	41	NN	#N

OPERATION: $dst \leftarrow dst + src$

The source byte is added to the destination byte and the result is stored in the destination byte. The source byte is the immediate value in the operand, the destination byte can be in memory or in the register file.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

Instruction	HEX	'Binary
ADD (rr8),#32	F3 48 20	1111 0011 0100 1000 0010 0000

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 74 (decimal), after this instruction memory location 4028 will contain 106.



Add (Word) - Register, Register

ADDW dst,src

INS	TRUCT	ON FORMAT:	No. Bytes	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode		
				Cyci			dst	src	
[OPC] [dst,0 src,0]	2	10	4E	-	rr	rr	
[OPC] [src,0] [dst,0]	3	12	47	-	RR	RR	
			3	12	47	-	rr*	RR	
			3	12	47	-	RR	rr*	
[OPC] [src,0] [XTN dst]	3	14	96	4	(r)	RR	
			3	14	96	4	(r)	rr*	
[OPC] [XTN src] [dst,0]	3	14	A6	4	RR	(r)	
			3	14	A6	4	rr*	(r)	

OPERATION:

dst ⇐ dst + src

The source word is added to the destination word and the result is stored in the destination word. The source and destination words, held in register pairs, can be addressed either directly or indirectly.

FLAGS:

C: Set if carry from MSB of result, otherwise cleared.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:	Instruction	HEX	Binary				
	ADDW RR64,(r8)	A6 48 40	1010 0110 0100 1000 0100 0000				

If working register 8 contains 124, register pair 124 contains 1300 (decimal) and register pair 64 contains 800 (decimal) after this instruction register pair 64 will contain 2100.



Add (Word) - Register, Memory

ADDW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,0 src,1]				2	16	4E	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	4	RR	(rr)	а
[OPC]	[XTN src,1]	Ε	dst,0]	3	22	D5	4	RR	(rr)+	b
							3	22	D5	4	rr*	(rr)+	b
							3	24	C3	4	RR	-(rr)	С
							3	24	C3	4	rr*	-(rr)	с
Γ	OPC]	[ofs,0 src,0]]	XTN dst	,0]	3	24	60	4	rr	rr(rr)	а
ſ	OPC]	[XTN src,1]	[ofs]	4	28	86	4	RR	N(rr)	а
I	dst,0]					4	28	86	4	rr*	N(rr)	а
[[OPC src l]]	[XTN dst,0]	[src h]	4	22	E2	4	rr	NN	а
[OPC]	[XTN src,0]	[ofs h]	5	30	86	4	RR	NN(rr)	а
L	ofs l]	[dst,0]		_		5	30	86	4	rr*	NN(rr)	а

OPERATION a: dst ← dst + src

The source word is added to the destination word and the result is stored in the destination word. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing.

OPERATION b: dst ⇐ dst + src rr ⇔ rr + 2

The source word is added to the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the add has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇔ dst + src

The source word is added to the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the add is carried out.



Add (Word) - Register, Memory

ADDW dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXA

AMPLE:	Instruction	HEX	Binary
	ADDW RR64,(rr8)	7E 48 40	0111 1110 0100 1000 0100 0000

If working register pair 8 contains 1240 (decimal), memory pair 1240 contains 3000 (decimal) and register pair 64 contains 1000 (decimal), after this instruction working register pair 64 will contain 4000.



Add (Word) - Memory, Register

ADDW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No. Cycl	OPC	OPC XTN	Addr	Mode	Oper
	_						Bytes	Cyci	(HEX)	XIN	dst	src	
[OPC]	[dst,1 src,0]				2	30	4E	-	(rr)	rr	а
I	OPC]	[XTN dst,1]	[src,0]	3	32	BE	4	(rr)	RR	а
[OPC]	[XTN dst,0]	[src,0]	3	34	D5	4	(rr)+	RR	b
							3	34	D5	4	(rr)+	rr*	b
							3	32	СЗ	4	-(rr)	RR	С
							3	32	СЗ	4	-(rr)	rr*	с
I	OPC]	[ofd,0 dst,1]]	XTN src,	, 0]	3	36	60	4	rr(rr)	rr	а
ſ	OPC	j	[XTN dst,1]	[ofd]	4	38	86	4	N(rr)	RR	а
μ	src,1	1					4	38	86	4	N(rr)	rr*	a
[[OPC dst l]]	[XTN src,1]	I	dst h]	4	36	E2	4	NN	rr	а
Į	OPC	j	[XTN dst,0]	[ofd h]	5	40	86	4	NN(rr)	RR	а
L	ofd 1	1	[src,1]				5	40	86	4	NN(rr)	rr*	a

OPERATION a: $dst \leftarrow dst + src$

The source word is added to the destination word and the result is stored in the destination word. The source word is held in the source register. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst + src$ $rr \Leftrightarrow rr + 2$

The source word is added to the destination word and the result is stored in the destination word. The source word is in the source register, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the ADD has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

 $dst \Leftrightarrow dst + src$

The source word is added to the destination word and the result is stored in the destination word. The source word is in the source register , the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the ADD is carried out.



Add (Word) - Memory, Register

ADDW dst,src (Cont'd)

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

i: [Instruction	HEX	Binary
	ADDW (rr4)+,RR64	D5 44 40	1101 0101 0100 0100 0100 0000

If register pair 64 contains 1250 (decimal), working register pair 4 contains 1064 (decimal), and memory pair 1064 contains 1750, after this instruction is carried out memory pair 1064 will contain 3000 and working register pair 4 will contain 1066.



Add (Word) - Memory, Memory

ADDW dst,src

INS	TRUCTI	ION FORMAT:	No. Bytes	No. Cvci	OPC (HEX)	OPC XTN	Addr Mode	
			Dytes	Cyci			dst	src
[OPC] [dst,1 src,1]	2	34	4E	-	(rr)	(rr)

OPERATION: $dst \leftarrow dst + src$

The source word is added to the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the memory location addressed by the destination register pair.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

ſ	Instruction	HEX	Binary
	ADDW (rr4),(rr6)	4E 57	0100 1110 0101 0111

If working register pair 6 contains 1002 (decimal), memory pair 1002 contains 2300 (decimal), working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 2700 (decimal), after this instruction memory pair 1060 will contain 5000.



Add (Word) - All, Immediate

INS	STRUCTIO	3N I	-OF	RMAT:				No.	No.	OPC	OPC	Addr Mode	
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,1]	[src h]	4	14	47	-	RR	#NN
[src l]						4	14	47	-	rr*	#NN
[OPC src l]	[XTN dst,0]	[src h]	4	34	BE	4	(rr)	#NN
] [OPC src h]] [XTN dst,1] src l]	[ofd	3	5	38	06	4	N(rr)	#NN
[[OPC ofd 1]] [XTN dst,0] src h]	[ofd h src l]]	6	40	06	4	NN(rr)	#NN
[[OPC src l]] [XTN] dst h]] [src h dst l]	6	40	36	41	NN	#NN

OPERATION: dst

ADDW/ dat are

1

,

dst ⇐ dst + src

The source word is added to the destination word and the result is stored in the destination word. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Set if carry from MSB of result, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:	Instruction	HEX	Binary					
	ADDW RR64,#4268	47 41 10 AC	0100 0111 0100 0001 0001 0000 1010 1100					

If register pair 64 contains 2000 (decimal), after this instruction has been carried out register pair 64 will contain the decimal value 6268.



AND (byte) Register, Register

AND dst,src

INS	TRUCTI	ON FORMAT:	No.	No.	OPC	OPC XTN	Addr Mode	
			Bytes	Cycl	(HEX)		dst	src
I	OPC] [dst src]	2	6	12	-	r	r
			2	6	13	-	r	(r)
[OPC] [src] [dst]	3	10	14	-	R	R
			3	10	14	-	r*	R
			3	10	14	-	R	r*
[OPC] [src] [XTN dst]	3	10	E6	1	(r)	R
			3	10	E6	1	(r)	r*
I	OPC] [XTN src] [dst]	3	10	E7	1	R	(r)

OPERATION: de

 $\mathsf{dst} \Leftarrow \mathsf{dst} \; \mathsf{AND} \; \mathsf{src}$

The contents of the source are ANDed with the destination byte and the results stored in the destination byte. The contents of the source are not affected.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:	EXAMPLE: Instruction		Binary
	AND r8,R64	14 40 D8	0001 0100 0100 0000 1101 1000

If working register 8 contains 11001100 and register 64 contains 10000101, after this instruction working register 8 will contain 10000100.



AND (byte) Register, Memory

	STRUCTION FORMAT:						Bytes	No. No. Bytes Cycl	OPC	OPC	Addr Mode		Oper
070							Bytes	Cycl	(HEX)	XTN	dst	src	
OPC]	[XTN s	rc,1]	[dst]	3	12	72	1	R	(rr)	а
							3	12	72	1	r*	(rr)	а
							3	16	B4	1	R	(rr)+	b
							3	16	B4	1	r*	(rr)+	b
							3	16	C2	1	R	-(rr)	С
							3	16	C2	1	_r*	-(rr)	С
OPC]	[ofs,1 s	src,0]	[X	TN dst]	3	22	60	1	r	rr(rr)	а
OPC dst]	[XTN s	rc,1]	[ofs]	4	24	7F	1	R	N(rr)	а
	1						4	24	7F	1	r*	N(rr)	a
OPC src l]	[XTN	dst]	[src h]	4	18	C4	1	r	NN	а
OPC]	[XTN s		[ofs h]	5	26	7F	1	R	NN(rr)	а
ofs l]	[dst	:]				5	26	7F	1	r*	NN(rr)	а
PERATIO	Nb:	addres	sed eith dst AND	ner d	destination lirectly, ind					ectly, th	e memo	ory locat	ion is
		ANDeo stored	d with th in the d	e co estir	e memory ontents of nation byte e AND ha	the ə. T	directly he cont	addres ents of	sed des	tination	registe	r the res	
PERATIO	N c:	The co	dst ANE ontents o	of th	e source i on addres								

- FLAGS: C: Unaffected.
 - Z: Set if the result is zero, otherwise cleared.
 - S: Set if result bit 7 is set, otherwise cleared.
 - V: Always reset to zero.
 - D: Unaffected.
 - H: Unaffected.



AND (byte) Register, Memory

AND dst,src (Cont'd)

EXAMPLE:

Instruction	HEX	Binary
AND r8,4028	C4 18 0F BC	1100 0100 0001 1000 0000 1111 1011 1100

If working register 8 contains 11001100 and memory location 4028 contains 10000101, after this instruction working register 8 will contain 10000100.



AND (byte) Memory, Register

NSTR	UCTIC	DN F	ORMA	NT:				No.	No.	OPC	OPC	Addr	Mode	Oper
								Bytes	Cycl	(HEX)	XTN	dst	src	
[0	PC]	[XTN	[dst,0]	[src]	3	18	72	1	(rr)	R	а
								3	18	72	1	(rr)	r*	а
								3	22	B4	1	(rr)+	R	b
								3	22	B4	1	(rr)+	r*	b
								3	22	C2	1	-(rr)	R	С
			_					3	22	C2	1	-(rr)	r*	С
[0	PC]	[ofd,	1 dst,1]	[]	XTN src]	3	24	60	1	rr(rr)	r	а
	PC]	[XTN	[dst,1]	[ofd]	4	26	26	1	N(rr)	R	а
[s	rc]					_	4	26	26	1	N(rr)	r*	а
	PC t 1]	[XTN	src]	[dst h]	4	20	C5	1	NN	r	а
	PC]	-	[dst,0]	[ofd h]	5	28	26	1	NN(rr)	R	а
[of	d 1]	I	src]				5	28	26	1	NN(rr)	r*	a
OPER/	ATION	la:	The tina	tion byte.	/te is The	c s ANDed w source reg directly, inc	jisto	ers are a	address	sed dired				
OPER	ATION	lb:	rr ⇐ The tina the	tion byte) result stor	of th are <i>i</i> ed ir	e memory ANDed wit n the destir after the AN	h tł nati	ne conte ion byte	ents of t . The co	he direc ontents	tly addı	essed s	ource r	egister
OPER/		l c:	rr ⇔	= rr - 1										

dst ⇐ dst AND src

The contents of the destination register pair are decremented and then the contents of the memory location addressed by the destination register pair (destination byte) are ANDed with the contents of the directly addressed source register. The result is stored in the destination byte.

FLAGS: C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.



AND (byte) Memory, Register

AND dst,src (Cont'd)

EXAMPLE:

Instruction	HEX	Binary
AND 4028,r8	C5 18 0F BC	1100 0101 0001 1000 0000 1111 1011 1100

If working register 8 contains 11001100 and memory location 4028 contains 10000101, after this instruction memory location 4028 will contain 10000100.



AND (byte) Memory, Memory

INSTRUCTION FORMAT:		No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode		
		bytes	Cyci		ATIN	dst	src	
[OPC] [XTN src,0] [dst,0	1	3	20	73	1	(RR)	(rr)	
		3	20	73	1	(rr)*	(rr)	

OPERATION: $dst \leftarrow dst AND src$

The contents of the memory location addressed by the source register pair are ANDed with the content of the memory location addressed by the destination register pair. The source and destination addresses are for the word high order byte.

FLAGS: C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

AND dst.src

LE:	Instruction	HEX	Binary
	AND (rr4),(rr8)	73 18 D4	0111 0011 0001 1000 1101 0100

If working register pair 4 contains 2800 (decimal), memory location 2800 contains 11001100, working register pair 8 contains 4200 (decimal) and memory location 4200 contains 11000011, after this instruction memory location 2800 will contain 11000000.



AND (byte) All, Immediate

AND dst,src

INS	STRUCTIO	ONI	-0	RMAT:				No.	No.	OPC	OPC	Addr	Mode
								Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	[src]	3	10	15	-	R	#N
								3	10	15	-	r*	#N
l	OPC]	[XTN [dst,0]	ſ	src]	3	16	F3	1	(rr)	#N
[[OPC dst h]]] [XTN] dst l]	[src]	5	24	2F	11	NN	#N

OPERATION: dst \leftarrow dst AND src

The value #N is ANDed with the content of the destination register or memory location (destination byte) and stored in the destination byte.

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

:	Instruction	HEX	Binary
	AND (rr8),#32	F3 18 20	1111 0011 0001 1000 0010 0000

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 11101100, after this instruction memory location 4028 will contain 00100000.



AND (Word) - Register, Register

		.,						
INS	TRUCT	ON FORMAT:	No. Bytes	No. Cycl	OPC	OPC XTN	Addr Mode	
					(HEX)		dst	src
[OPC] [dst,0 src,0]	2	10	1E	-	rr	rr
[OPC] [src,0] [dst,0]	3	12	17	-	RR	RR
			3	12	17	-	rr*	RR
			3	12	17	-	RR	rr*
[OPC] [src,0] [XTN dst]	3	14	96	1	(r)	RR
{			3	14	96	1	(r)	rr*
I	OPC] [XTN src] [dst,0]	3	14	A6	1	RR	(r)
			3	14	A6	1	rr*	(r)

OPERATION: $dst \leftarrow dst AND src$

The source word is ANDed with the destination word. The result is left in the destination. The source and destination words can be addressed either directly or indirectly.

FLAGS:

ANDW det erc

- C: Unaffected.
 - Z: Set if the result is zero, otherwise cleared.
 - S: Set if result bit 15 is set, otherwise cleared.
 - V: Always reset to zero.
 - D: Undefined.
 - H: Undefined.

EXAMPLE:	Instruction	HEX	Binary
	ANDW RR32, RR64	17 40 20	0001 0111 0100 0000 0010 0000

If register pair 64 contains 11001100/11001100B and register pair 32 contains 10101010/10101010B, after this instruction register pair 32 will contain 10001000/10001000B.



ANDW AND (Word) - Register, Memory

ANDW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,0 src,1]				2	16	1E	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	1	RR	(rr)	а
[OPC]	[XTN src,1]]	dst,0]	3	22	D5	1	RR	(rr)+	b
							3	22	D5	1	rr*	(rr)+	b
							3	24	C3	1	RR	-(rr)	С
							3	24	СЗ	1	rr*	-(rr)	с
I	OPC]	[ofs,0 src,0]	[XTN dst	,0]	3	24	60	1	rr	rr(rr)	а
[OPC]	[XTN src,1]	[ofs]	4	28	86	1	RR	N(rr)	а
1	dst,0]					4	28	86	1	rr*	N(rr)	а
[[OPC src l]	[XTN dst,0]	[src h]	4	22	E2	1	rr	NN	а
[OPC]	[XTN src,0]]	ofs h]	5	30	86	1	RR	NN(rr)	а
[ofs l]	[dst,0]				5	30	86	1	rr*	NN(rr)	а

OPERATION a: dst ⇐ dst AND src

The source word is ANDed with the destination word. The result is left in the destination word. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing. The contents of the source are not affected.

OPERATION b: dst \leftarrow dst AND src rr \leftarrow rr + 2

> The source word is ANDed with the destination word. The result is left in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the AND has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ dst AND src

The source word is ANDed with the destination word. The result is left in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the AND is carried out.



AND (Word) - Register, Memory

ANDW dst,src (Cont'd)

FLAGS:

ł

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Undefined.
- H: Undefined.

EXA

MPLE:	Instruction	HEX	Binary
	ANDW RR64,(rr4)+	D5 15 40	1101 0101 0001 0101 0100 0000

If working register pair 4 contains 1184 (decimal), register pair 64 contains 10101010/10101010B and memory pair 1184 contains 11001100/11001100B, after this instruction register pair 64 will contain 10001000/10001000B and register pair 4 will contain 1186.



AND (Word) - Memory, Register

ANDW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
I	OPC]	[dst,1 src,0]				2	30	1E	-	(rr)	rr	а
[OPC]	[XTN dst,1]]	src,0]	3	32	BE	1	(rr)	RR	а
ſ	OPC]	[XTN dst,0]	[src,0]	3	34	D5	1	(rr)+	RR	b
							3	34	D5	1	(rr)+	rr*	b
							3	32	C3	1	-(rr)	RR	с
1							3	32	C3	1	-(rr)	rr*	с
ſ	OPC]	[ofd,0 dst,1]	I	XTN src	,0]	3	36	60	1	rr(rr)	rr	a
[OPC]	[XTN dst,1]	[ofd]	4	38	86	1	N(rr)	RR	а
1	src,1]					4	38	86	1	N(rr)	rr*	а
[[OPC dst l]]	[XTN src,1]	ſ	dst h]	4	36	E2	1	NN	rr	а
[OPC]	[XTN dst,0]	[ofd h]	5	40	86	1	NN(rr)	RR	a
I	ofd l]	[src,1]				5	40	86	1	NN(rr)	rr*	a

OPERATION a: dst ⇐ dst AND src

The source word is ANDed with the destination word. The result is stored in the destination word. The source word is held in the source register pair. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst AND src rr \leftarrow rr + 2

> The source word is ANDed with the destination word. The result is stored in the destination word. The source word is in the source register pair, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair pair are incremented after the AND has been carried out.

OPERATION c: rr ← rr - 2

 $dst \leftarrow dst AND src$

The source word is ANDed with the destination word. The result is stored in the destination word. The source word is in the source register pair , the destination word is in the memory pair addressed by the destination register pair. The contents of the destination register pair pair are decremented before the AND is carried out.

FLAGS:

- C: Unaffected.
 - Z: Set if the result is zero, otherwise cleared.
 - S: Set if result bit 15 is set, otherwise cleared.
 - V: Always reset to zero.
 - D: Undefined.
 - H: Undefined.



AND (Word) - Memory, Register

ANDW dst,src (Cont'd)

EXAMPLE:

Instruction	HEX	Binary
ANDW (rr8),RR64	BE 19 40	1011 1110 0001 1001 0100 0000

If register pair 64 contains 11001100/11001100B, working register pair 8 contains 2000 (decimal) and memory pair 2000 contains 10101010/101010B, after this instruction memory pair 2000 will hold 10001000/10001000B.



AND (Word) - Memory, Memory

ANDW dst,src

IVS	TRUCT	ION FORMAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
			Dytes	Cyci	(ПЕЛ)		dst	src
[OPC] [dst,1 src,1]	2	34	1E	-	(rr)	(rr)

OPERATION: $dst \leftarrow dst AND src$

The source word is ANDed with the destination word. The result is stored in the destination word. The source word is in the memory pair addressed by the source register pair, the destination word is in the memory pair addressed by the destination register pair.

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Undefined.
- H: Undefined.

EXAMPLE:

/PLE:	Instruction	HEX	Binary
	ANDW (rr4),(rr6)	1E 57	0001 1110 0101 0111

If working register pair 6 contains register 1002 (decimal), memory pair 1002 contains 11001100/11001100B, working register pair 4 contains 1060 (decimal), and memory pair 1060 contains 1010101/10101010B, after this instruction memory pair 1060 will contain 10001000/10001000B.



AND (Word) - All, Immediate

ANDW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC		Addr Mode	
							Bytes	Cycl	(HEX)	ATIN	dst	src
[OPC]	[dst,1]	1	src h]	4	14	17	-	RR	#NN
I	src 1	1					4	14	17	-	rr*	#NN
[[OPC src 1]	[XTN dst,0]]	src h	3	4	34	BE	1	(rr)	#NN
[[OPC src h]]	[XTN dst,1] [src l]	I	ofd]	5	38	06	1	N(rr)	#NN
[[OPC ofd 1]]	[XTN dst,0] [src h]] [ofd h src l]]	6	40	06	1	NN(rr)	#NN
[[OPC src l]]	[XTN] [dst h]	[[src h dst l]]	6	40	36	11	NN	#NN

OPERATION: $dst \leftarrow dst AND src$

The source word is ANDed with the destination word. The result is stored in the destination word. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Undefined.
- H: Undefined.

EXAMPLE:

:	Instruction	HEX	Binary
	ANDW RR64,#52428	17 41 CC CC	0001 0111 0100 0001 1100 1100 1100 1100

If register pair 64 contains 101010/10101010B, after this instruction has been carried out register pair 64 will contain 10001000/10001000B.



BAND

Bit AND

BAND dst.b,src.b

INSTRUCTION FORMAT:					No. Bvtes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode		Oper		
							Dytes	Cyci			dst	src	
Ι	OPC]	[btd, 1]	dst]	[bts,1]	src]	3	14	1F	-	r.b	r.b	а
[OPC]	[btd,1	dst]	[bts,0]	src]	3	14	1F	-	r.b	r.!b	b

OPERATION a: dst bit ⇐ dst bit AND src bit

The selected bit in the source working register is ANDed with the selected bit of the destination working register and the result left in the destination bit. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

OPERATION b: dst bit ⇐ dst bit AND NOT src bit

The complement of the selected bit in the source working register is ANDed with the selected bit of the destination working register and the result left in the destination bit. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

FLAGS: No flags affected.

EXAMPLE:

Ξ:	Instruction	HEX	Binary					
	BAND r4.5,r8.2	1F B4 58	0001 1111 1011 0100 0101 1000					

If bit 2 of working register 8 is 0 and bit 5 of working register 4 is 1, after this instruction bit 5 of working register 4 will be 0.

NOTE: A bit AND can use the same or different nibbles of the same register as both source and destination.



BCPL

Bit Complement

BCPL dst.b									
INSTRUCTION	FORMAT:		No.	No.	OPC	OPC	Addr Mode		
			Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	OPC] [btd,0 dst]				6F	-	r.b	-	
OPERATION: dst bit ← NOT dst bit The selected bit in the destination working register is set to its own complemen other bits in the destination register remain unaffected. The destination is direct addressed.									
FLAGS:	No flags affected.								
EXAMPLE:	Instruction	HEX	Binary						
	BCPL r4.5	6F A4		0110 1111 1010 0100					
If bit 5 of working register 4 was 1, after this instruction it will be 0.									



BLD

Bit Load

BLD dst.b,src.b

INSTRUCTION FORMAT:							No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode	Oper
_						Bytes	Cyci			dst	src	
ſ	OPC]	[bts,1 src]	[btd,0	dst]	3	14	F2	-	r.b	r.b	а
Γ	OPC]	[bts,1 src]	[btd,1	dst]	3	14	F2	-	r.b	r.b	b

OPERATION a: dst bit \leftarrow src bit

The selected bit in the source working register is loaded into the selected bit of the destination working register. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

OPERATION b: dst bit \leftarrow NOT src bit

The complement of the selected bit in the source working register is loaded into the selected bit of the destination working register. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	BLD r4.5,r8.!2	F2 58 B4	1111 0010 0101 1000 1011 0100

If bit 2 of working register 8 is 1, after this instruction bit 5 of working register 4 will be 0.

NOTE: A bit load can use the same or different nibbles of the same register as both source and destination.



BOR Bit OR

BOR dst.b,src.b

INSTRUCTION FORMAT:						No.	OPC (HEX)	OPC XTN	Addr	Mode	Oper
					Bytes	Cycl	(HEX)		dst	src	
[OPC	1	[btd,1 dst]	[bts,0 src]	3	14	0F	-	r.b	r.b	а
[OPC]	[btd,1 dst]	[bts,1 src]	3	14	0F	-	r.b	r.b	b

OPERATION a: dst bit \leftarrow dst bit OR src bit

The selected bit in the source working register is ORed with the selected bit of the destination register and the result left in the destination bit. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

OPERATION b: dst bit ⇐ dst bit OR NOT src bit

The complement of the selected bit in the source working register is ORed with the selected bit of the destination working register and the result left in the destination bit. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	BOR r4.5,r8.2	0F B4 58	0000 1111 1011 0100 0101 1000

If bit 2 of working register 8 is 1 and bit 5 of working register 4 is 0, after this instruction bit 5 of working register 4 will be 1.

NOTE: A bit OR can use the same or different nibbles of the same register as both source and destination.



BRES r4.5

BRES

Bit Reset

BRES dst.b

INSTRUCTION	FORMAT:	No.	No.	OPC	OPC	Addr Mode		
		Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[btd,0 dst]	2	6	1F	-	r.b	-	
OPERATION:	dst bit $\leftarrow 0$	the destination working row	niotor io	rosot to l				
		the destination working req r remain unaffected. The d						
FLAGS:								

After this instruction bit 5 of working register 4 will be 0.

1F A4

0001 1111 1010 0100



BSET

Bit Set

INSTRUCTION	FORMAT:		No.	No.	OPC	OPC	Addr	Mode
			Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[btd,0 dst]		2	6	0F	-	r.b	-
OPERATION:	dst bit \leftarrow 1 The selected bit in t destination register							the
FLAGS:	No flags affected.							
FLAGS: EXAMPLE:	No flags affected.	HEX			Bi	nary		

After this instruction bit 5 of working register 4 will be 1.



BTJF

Bit Test And Jump If False

BTJF dst,src

INSTRUCTION FORMAT:								No.	No.Cycl		OPC	OPC XTN	Addr Mode	
								Bytes	No Jmp	Jmp	(HEX)		dst	src
[OPC]	[btd,1	dst]	[src]	3	14	16	AF	-	r.b	N

OPERATION: If tested bit is zero then $PC \leftarrow PC + N$ where -128>N>127

The specified bit in the destination working register is tested and if it is found to be equal to zero, the source value N is added to the program counter and control passes to the statement whose address is now in the PC. If the tested bit is one, the instruction following BTJF is executed. N is a relative value in the range +127/-128.

FLAGS: No flags affected.

EXAMPLE:

:	Instruction	HEX	Binary
	BTJF r10.2,-40	AF 5A D8	1010 1111 0101 1010 1101 1000

If bit 2 of working register 10 is zero and the program counter holds 200, after this instruction the program counter will jump to address 160.



BTJT

Bit Test And Jump If True

BTJT dst,src

INS	INSTRUCTION FORMAT:							No.	Cycl	OPC (HEX)	OPC	Addr	Mode
							Bytes	No Jmp	Jmp		XTN	dst	src
[OPC	1	[btd,0 dst] [src]	3	14	16	AF	-	r.b	N

If tested bit is one then $PC \leftarrow PC + N$ where -128>N>127 OPERATION:

The specified bit in the destination working register is tested and if it is found to be equal to one, the source value N is added to the program counter and control passes to the statement whose address is now in the PC. If the tested bit is zero the instruction following BTJF is executed. N is a relative value in the range +127/-128.

FLAGS: No flags affected.

EXAMPLE

≣:	Instruction	HEX	Binary
	BTJF r10.2,+40	AF 2A 21	1010 1111 0100 1010 0010 1000

If bit 2 of working register 10 is a one and the program counter holds 200, after this instruction the program counter will jump to address 240.



BTSET

Bit Test and Set

BTSET dst.b

INSTRUCTION FORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper	
				D	ytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[btd,0 dst]		2	8	F2	-	r.b	-	
					2	20	F6	-	(rr).b	-	

OPERATION: If dst.b = 0 then dst.b \leftarrow 1

The selected bit in the destination is tested; if zero it is set to one and the zero flag set. The destination is addressed either by working register direct or memory indirect.

FLAGS:

- C: Unaffected.
- Z: Set if bit was zero, otherwise cleared.
- S: Set if bit 7 is tested and set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- N: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
BTSET r4.5	F2 A4	1111 0010 1010 0100

If bit 5 of working register 4 is 0, after this instruction it is set to 1 and the zero flag is also set to 1.



BXOR Bit XOR

BXOR dst.b,src.b

INS	INSTRUCTION FORMAT:						No. Cvcl	OPC (HEX)	OPC XTN	Addr	Oper	
						Bytes	Cyci			dst	src	
[OPC]	[btd,1 dst]	[bts,0 src]	3	14	6F	-	r.b	r.b	a
[OPC]	[btd,1 dst]	[bts,1 src]	3	14	6F	-	r.b	r.b	b

OPERATION a: dst bit \leftarrow dst bit XOR src bit

The selected bit in the source working register is XORed with the selected bit of the destination register and the result left in the destination bit. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

OPERATION b: dst bit <= dst bit XOR NOT src bit

The complement of the selected bit in the source working register is XORed with the selected bit of the destination working register and the result left in the destination bit. All other bits in the destination register remain unaffected. Both source and destination are directly addressed.

FLAGS: No flags affected.

 EXAMPLE:
 Instruction
 HEX
 Binary

 BXOR r4.5,r8.2
 6F B4 48
 0110 1111 1010 0100 1000

If bit 2 of working register 8 is 1 and bit 5 of working register 4 is 0, after this instruction bit 5 of working register 4 will be 1.

NOTE: A bit XOR can use the same or different nibbles of the same register as both source and destination.



CALL

Unconditional Call Subroutine

CALL dst

INSTRUCTION FORMAT:				No.	No.	OPC	OPC	Addr	Mode					
									Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[`]	dst,1]				2	16	74	-	(RR)	-
									2	16	74	-	(rr)*	-
[OPC]	[dst h]	[dst l]	3	18	D2	-	NN	-

OPERATION: $SSP \leftarrow SSP - 2$ (SP) $\leftarrow PC$

PC ⇐ dst

The current contents of the program counter (PC) are pushed onto the top of the system stack. (The program counter value used is the address of the first instruction byte following the CALL instruction). The specified destination address is then loaded into the PC and points to the first instruction of the CALL procedure.

In direct memory addressing mode the destination is in the memory location addressed by the absolute value in the operand.

In the indirect memory addressing mode the destination is in the memory location addressed by the contents of the destination register pair.

FLAGS: No flags affected.

EXAMPLE:

Instruction	HEX	Binary
CALL 3521H	D2 35 21	1101 0010 0011 0101 0010 0001

If the content of the program counter is 1A47 (hex) and the content of the system stack pointer is 3002 (hex) the above instruction will cause the stack pointer to be decremented to 3000 (hex), 1A4A (the address following the instruction) is stored in external data memory 3000 (hex) and 3001 (hex), and the program counter is loaded with 3521 (hex). The program counter now points to the address of the first statement in the procedure to be executed.



CCF

Complement Carry Flag

INSTRUCTION F	ORMAT:	No.	No.	OPC	OPC	Addr Mode		
		Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]		1	6	61	-	-	-	
OPERATION:	$C \leftarrow NOT C$ The carry flag is c	omplemented; if C=1 it is ch	anged to	o C=0 ai	nd vice-	versa.		
FLAGS:	C: Complemented. No other flags affected.							
EXAMPLE:	Instruction	HEX		Bi	nary			

If the carry flag is set to one, after this instruction it will be reset to zero.



CLR

Clear Register

CLR dst

INS	STRUCTION FORMAT:				No.	No. Cvcl	OPC	OPC	Addr Mode		
						Bytes	Cyci	(HEX)	XTN	dst	src
1	OPC]	[dst]	2	6	90	-	R	-
						2	6	90	-	r*	-
						2	6	91	-	(R)	-
						2	6	91	-	(r)*	-

OPERATION:

The contents of destination register, directly or indirectly addressed, is cleared to zero.

FLAGS: No flags affected.

dst ⇐ 0

EXAMPLE:	Instruction	HEX	Binary
	CLR (R32)	91 20	1001 0001 0010 0000

If register 32 holds 142, after this instruction register 142 will contain 0.



CP

Compare (byte) Register, Register

CP dst,src

INS	TRUCT	ON FORMAT:	No.	No.	OPC	OPC XTN	Addr Mode	
			Bytes	Cycl	(HEX)		dst	src
[OPC] [dst src]	2	6	92	-	r	r
			2	6	93	-	r	(r)
[OPC] [src] [dst]	3	10	94	-	R	R
			3	10	94	-	r*	R
			3	10	94	-	R	r*
I	OPC] [src] [XTN dst]	3	10	E6	9	(r)	R
			3	10	E6	9	(r)	r*
ſ	OPC] [XTN src] [dst]	3	10	E7	9	R	(r)

OPERATION:

dst - src

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source and destination byte can be addressed either directly or indirectly.

FLAGS:

C: Cleared if carry from MSB, otherwise set indicating a borrow.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:	Instruction	HEX	Binary
	CP (r8),R255	E6 FF 98	1110 0110 1111 1111 1001 1000

If working register 8 contains 28 (decimal), register 28 contains 11001100 and register 255 contains 10000101, after this instruction the zero flag will be reset to zero.



CP

Compare (byte) Register, Memory

CP dst,src

INS	TRUCTIO	ON F	ORMAT:					No.	No.	OPC	OPC	Addr	Mode	Oper
								Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[XTN src,1]	[dst]	3	12	72	9	R	(rr)	а
								3	12	72	9	r*	(rr)	а
								3	16	B4	9	R	(rr)+	b
								3	16	B4	9	r*	(rr)+	b
								3	16	C2	9	R	-(rr)	с
								3	16	C2	9	r*	-(rr)	С
[OPC]	[ofs,1 src,0]	I	XTN	dst]	3	22	60	9	r	rr(rr)	а
Į	OPC]	[XTN src,1]]	ofs	5]	4	24	7F	9	R	N(rr)	а
L	dst]						4	24	7F	9	r*	N(rr)	а
[[OPC src l]	[XTN dst]	[src	h]	4	18	C4	9	r	NN	а
[OPC]	[XTN src,0]]	ofs	h]	5	26	7F	9	R	NN(rr)	а
L	ofs l]	[dst]					5	26	7F	9	r*	NN(rr)	а

OPERATION a: dst - src

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The destination byte is held in the destination register. The source byte can be addressed directly, indirectly or by indexing.

OPERATION b: dst - src

rr ⇐ rr + 1

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are incremented after the CP has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst - src

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are decremented before the CP is carried out.



Compare (byte) Register, Memory

CP dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB, otherwise set indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE: Instruction HEX Binary CP R32,-(rr4) C2 95 20 1100 0010 1001 0010 0000

If register 32 contains 11001100, working register pair 4 contains 4200 (decimal) and memory location 4199 contains 11001100, after this instruction the zero flag will be set to one and working register pair 4 will contain 4199.



Compare (byte) Memory, Register

CP dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
ſ	OPC]	[XTN dst,0]	1	src]	3	18	72	9	(rr)	R	а
							3	18	72	9	(rr)	r*	а
							3	22	B4	9	(rr)+	R	b
							3	22	B4	9	(rr)+	r*	b
							3	22	C2	9	-(rr)	R	с
							3	22	C2	9	-(rr)	r*	С
[OPC]	[ofd,1 dst,1]	[XTN src]	3	24	60	9	rr(rr)	r	а
[OPC]	[XTN dst,1]	I	ofd]	4	26	26	9	N(rr)	R	а
L	src	1					4	26	26	9	N(rr)	r*	a
[[OPC dst l]	[XTN src]	[dst h]	4	20	C5	9	NN	r	а
I	OPC	j	[XTN dst,0]	[ofd h]	5	28	26	9	NN(rr)	R	а
L	ofd l	1	[src]				5	28	26	9	NN(rr)	r*	а

OPERATION a: dst - src

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source byte is held in the source register. The destination byte can be addressed directly, indirectly or by indexing.

OPERATION b:

dst - src rr ⇐ rr + 1

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source byte is in the source register, the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the CP has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst - src

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source byte is in the source register , the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the CP is carried out.



Compare (byte) Memory, Register

CP dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB, otherwise set indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXA

AMPLE:	Instruction	HEX	Binary
	CP 4028,R8	C5 98 0F BC	1100 0101 1001 1000 0000 1111 1011 1100

If memory location 4028 contains 11001100 and working register 8 contains 10000101, after this instruction the zero flag will be reset to zero.



CP

Compare (byte) Memory, Memory

CP dst,src

INS	TRUCTI	ON FORMA	T:				No. Bytes	No. Cvci	OPC (HEX)	OPC XTN	Addr	Mode
							Dytes	Cyci			dst	src
[OPC] [XTN	<pre> src,0]</pre>	[dst,0]	3	18	73	9	(RR)	(rr)
							3	18	73	9	(rr)*	(rr)

OPERATION: dst - src

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source byte is in the memory location addressed by the source register pair, the destination byte is in the memory location addressed by the destination register pair.

FLAGS:

- C: Cleared if carry from MSB, otherwise set indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE

E:	Instruction	HEX	Binary
	CP (rr4),(rr8)	73 98 D4	0111 0011 1001 1000 1101 0100

If working register pair 4 contains 2800 (decimal), memory location 2800 contains 11001100, working register pair 8 contains 4200 (decimal) and memory location 4200 contains 11001100, after this instruction the zero flag will be set to one.



Compare (byte) All, Immediate

CP dst,src

INS	TRUCTI	ON F	=OF	RMAT:				No.	No.	OPC	OPC	Addr	Mode
								Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	E	src]	3	10	95	-	R	#N
								3	10	95	-	r*	#N
ſ	OPC]	1	XTN [dst,0]	[src]	3	16	F3	9	(rr)	#N
[[OPC dst h]]] [XTN] dst l]	[src]	5	22	2F	91	NN	#N

OPERATION:

dst - src

The source byte is compared with (subtracted from) the destination byte and the zero flag set if result is zero. The destination byte remains unaffected. The source byte is the immediate value in the operand, the destination byte can be in memory or in the register file.

FLAGS:

- C: Cleared if carry from MSB, otherwise set indicating a borrow.
 - Z: Set if the result is zero, otherwise cleared.
 - S: Set if the result is less then zero, otherwise cleared.
 - V: Set if arithmetic overflow occurred, cleared otherwise.
 - D: Unaffected.
 - H: Unaffected

EXAN

MPLE:	Instruction	HEX	Binary
	CP (rr8),#32	F3 28 20	1111 0011 0010 1000 0010 0000

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 11101100, after this instruction the zero flag will be reset to zero.



CPJFI

Compare And Jump If False Otherwise Post-Increment

CPJFI dst,src,N

INS	TRUCT	ION F	ORMAT:				No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode	PC offs.
							bytes	Cyci	(ПЕЛ)	ATIN	dst	src	ons.
Ľ	OPC]	[src,0]	dst]	[E	PC Offset]	3	22	24	9F	r	(rr)	N

OPERATION: If compare not verified jump, otherwise increment source register pair.

The source operand is compared to (subtracted from) the destination operand. If the result is different from zero the offset N (where N is in the range -128/+127) is added to the program counter and control passes to the statement whose address is now in the PC, otherwise the source pointer is incremented by one and the instruction following the CPJFI is executed.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	CPJFIr2,(rr14),+100	9F E2 64	1001 1111 1110 0010 0110 0100

If the current value of the program counter is 340 (decimal) and working register 2 contains 11001100B, working register pair 14 contains 3000 (decimal) and memory location 3000 holds 10000100B the program counter will now point at program location 440 (decimal).

NOTE : The source value must exist within the destination area (or limit checks must be included).



CPJTI

Compare And Jump If True Otherwise Post-Increment

CPJTI dst,src,N

INS	TRUCT	ION F	ORMAT:			No. Bytes	No. Cycl	OPC (HEX)	OPC XTN	Addr dst	Mode src	PC offs.
[OPC]	[src,1 d	dst]	[PC Offset]	3	22	24	9F	r	(rr)	N

OPERATION: If compare verified jump, otherwise increment source registers pair.

The source operand is compared to (subctracted from) the destination operand. If the result is zero the offset N (where N is in the range -128/+127) is added to the program counter and control passes to the statement whose address is now in the PC, otherwise the source pointer is incremented by one and the instruction following the CPJTI is executed.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary]
	CPJTIr2,(rr14),+100	9F F2 64	1001 1111 1111 0010 0110 0100]

If the current value of the program counter is 340 (decimal) and working register 2 contains 11001100B, working register pair 14 contains 3000 (decimal) and memory location 3000 holds 11001100B the program counter will now point at program location 440 (decimal).

NOTE : The source value must exist within the destination area (or limit checks must be included).



CPL

Complement Register

CPL dst

INS	TRUCTI	ON F	ORN	MAT:		No.	No.	OPC	OPC	Addr	Mode
						Bytes	Cycl	(HEX)	XTN	dst	src
I	OPC]	[dst]	2	6	80	-	R	-
						2	6	80	-	r*	-
						2	6	81	-	(R)	-
						2	6	81	-	(r)*	-

OPERATION: $dst \leftarrow NOT dst$

The contents of the destination register, directly or indirectly addressed, are ones complemented (1 becomes 0 and 0 becomes 1).

FLAGS:

- C: Unaffected.
- Z: Set if result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

LE:	Instruction	HEX	Binary
	CPL R32	81 20	1000 0001 0010 0000

If register 32 contains 142 and register 142 holds 10101010B, after this instruction the contents of register 142 become 01010101B.



INS	TRUCT	ON FORMAT:	No.	No.	OPC	OPC	Addr Mode		
			Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC] [dst,0 src,0]	2	10	9E	-	rr	rr	
[OPC] [src,0] [dst,0]	3	12	97	-	RR	RR	
			3	12	97	-	rr*	RR	
			3	12	97	-	RR	rr*	
[OPC] [src,0] [XTN dst]	3	14	96	9	(r)	RR	
			3	14	96	9	(r)	rr*	
[OPC] [XTN src] [dst,0]	3	14	A6	9	RR	(r)	
			3	14	A6	9	rr*	(r)	

Compare (Word) - Register, Register

OPERATION: dst - src

CPW dst.src

The source word is compared with (subtracted from) the destination word and the appropriate flags set. The destination remains unaltered. The source and destination word can be addressed either directly or indirectly.

FLAGS:

C: Cleared if carry from MSB of result, otherwise set.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:	Instruction	HEX	Binary
	CPW (r8),RR64	96 40 98	1001 0110 0100 0000 1001 1000

If register pair 64 contains 11001100/11001100B, working register 8 contains 200 (decimal) and register pair 200 contains 01001000/01001000B, after this instruction the zero flag will be reset.



Compare (Word) - Register, Memory

CPW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl	(HEX)		dst	src	
[OPC]	[dst,0 src,1]				2	16	9E	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	9	RR	(rr)	а
Ĩ	OPC]	[XTN src,1]	I	dst,0]	3	22	D5	9	RR	(rr)+	b
							3	22	D5	9	rr*	(rr)+	b
							3	24	C3	9	RR	-(rr)	С
							3	24	C3	9	rr*	-(rr)	с
[OPC]	[ofs,0 src,0]	[XTN dst	,0]	3	24	60	9	rr	rr(rr)	а
I	OPC]	[XTN src,1]	[ofs]	4	28	86	9	RR	N(rr)	а
L	dst,0	1					4	28	86	9	rr*	N(rr)	а
[[OPC src 1]]	[XTN dst,0]	[src h]	4	22	E2	9	rr	NN	а
[OPC]	[XTN src,0]	[ofs h]	5	30	86	9	RR	NN(rr)	а
L	ofs l]	[dst,0]				5	30	86	9	rr*	NN(rr)	а

OPERATION a: dst - src

The source word is compared with (subtracted from) the destination word and the appropriate flags set. The destination remains unaltered. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing.

OPERATION b: dst - src

 $rr \leftarrow rr + 2$

The source word is compared with (subtracted from) the destination word and appropriate flags set. The destination remains unaltered. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the compare has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ dst - src

The source word is compared with (subtracted from) the destination word and the appropriate flags set. The destination remains unaltered. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the compare is carried out.



Compare (Word) - Register, Memory

CPW dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE: Instruction HEX Binary CPW RR64,-(rr4) C3 95 40 1100 0011 1001 0101 0100 0000

If working register pair 4 contains 1184 (decimal), register pair 64 contains 11001100/11001100B and memory pair 1182 contains 11001100/11001100B, after this instruction has been carried out the zero flag will be set and register pair 4 will contain 1182.



Compare (Word) - Memory, Register

CPW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
			_				Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,1 src,0]				2	26	9E	-	(rr)	rr	а
[OPC]	[XTN dst,1]	[src,0]	3	28	BE	9	(rr)	RR	а
ſ	OPC]	[XTN dst,0]	[src,0]	3	30	D5	9	(rr)+	RR	b
							3	30	D5	9	(rr)+	rr*	b
							3	30	C3	9	-(rr)	RR	С
							3	30	C3	9	-(rr)	rr*	С
[OPC]	[ofd,0 dst,1]	I	XTN src,	0]	3	32	60	9	rr(rr)	rr	a
[OPC	1	[XTN dst,1]	[ofd]	4	34	86	9	N(rr)	RR	a
ſ	src,1	1					4	34	86	9	N(rr)	rr*	a
[[OPC dst l]]	[XTN src,1]	[dst h]	4	30	E2	9	NN	rr	а
[OPC]	[XTN dst,0]	[ofd h]	5	36	86	9	NN(rr)	RR	а
L	ofd 1]	[src,1]				5	36	86	9	NN(rr)	rr*	a

OPERATION a: dst -

dst - src

The source word is compared with (subtracted from) the destination word and the appropriate flags set. the destination remains unaltered. The source word is held in the source register. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: dst - src

rr ⇐ rr + 2

The source word is compared with (subtracted from) the destination word and the appropriate flags set. The destination remains unaltered. The source word is in the source register, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the compare has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst - src

The source word is compared with (subtracted from) the destination word and the appropriate flags set. The destination remains unaltered. The source word is in the source register , the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the compare is carried out.



Compare (Word) - Memory, Register

CPW dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

MPLE:	Instruction	HEX	Binary
	CPW (rr4)+,RR64	D5 94 40	1101 0101 1001 0100 0100 0000

If register pair 64 contains 11001100/11001100B, working register pair 4 contains 1064 (decimal) and memory pair 1064 contains 01001000/01001000B, after this instruction has been carried out the zero flag will be reset and working register pair 4 will contain 1066.



Compare (Word) - Memory, Memory

CPW dst,src

INSTRUCTION FORMAT:	No. Bytes	No. Cvci	OPC (HEX)	OPC XTN	Addr	Mode
	Dytes	Cyci		ATIN	dst	src
[OPC] [dst,1 src,1]	2	30	9E	-	(rr)	(rr)

OPERATION: dst - src

The source word is compared with (subtracted from) the destination word and the appropriate flags set. The destination remains unaltered. The source word is in the memory location addressed by the source register pair, the destination word is in the memory location addressed by the destination register pair.

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

LE:	Instruction	HEX	Binary
	CPW (rr4),(rr6)	9E 57	1001 1110 0101 0111

If working register pair 6 contains 1002 (decimal), memory pair 1002 contains 11001100/11001100B, working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 11001100/11001100B, after this instruction the zero flag will be set.



CF	W dst,	src										
INS	TRUCTI	ON F	ORMAT:		No.	No.	OPC	OPC	Addr Mode			
							Bytes	Cycl	(HEX)	XTN	dst	src
[[OPC src l]	[dst,1]	[src h]	4	14	97	-	RR	#NN
							4	14	97	-	rr*	#NN
[[OPC src l]	[XTN dst,0]	[src h]	4	30	BE	9	(rr)	#NN
[[OPC src h]]	[XTN dst,1] [src l]	[ofd]	5	34	06	9	N(rr)	#NN
[[OPC ofd 1]	[XTN dst,0] [srch]	[[ofd h src l]	6	36	06	9	NN(rr)	#NN
[[OPC src l]]	[XTN] [dst h]	[[src h dst l]	6	36	36	91	NN	#NN

Compare (word) - All, Immediate

OPERATION:

dst - src

The source word is compared with (subtracted from) the destination word and the appropriate flags set. The destination remains unaltered. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

IPLE:	Instruction	HEX	Binary
	CPW RR64,#52428	97 41 CC CC	1001 0111 0100 0001 1100 1100 1100 1100

If register pair 64 contains 01001000/01001000B, after this instruction has been carried out the zero flag will be reset to zero.



DA

Decimal Adjust

DA dst

I∿S	STRUCTION FORMAT:			No.	No.	OPC	OPC	Addr Mode			
						Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[src]	2	6	70	-	R	-
						2	6	70	-	r*	-
						2	6	71	-	(R)	-
						2	6	71	-	(r)*	-

OPERATION:

dst ⇐ DA dst

After an addition (ADD, ADC) or subtraction (SUB, SBC), this instruction adds a number, determined by the binary result of the previous arithmetic operation, in order to convert the contents of the destination register into two 4-bit BCD digits. The following table indicates the operation performed:

Instruction	Carry before DA	Bits 4-7 value (Hex)	H Flag before DA	Bits 0-3 value (Hex)	Number added to byte	Carry after DA
	0	0-9	0	0-9	00	0
	0	0-8	0	A-F	06	0
	0	0-9	1	0-3	06	0
ADD	0	A-F	0	0-9	60	1
ADC	0	9-F	0	A-F	66	1
	0	A-F	1	0-3	66	1
	1	0-2	0	0-9	60	1
	1	0-2	0	A-F	66	1
	0	0-9	0	0-9	00	0
SUB	0	0-8	1	6-F	FA	0
SBC	1	7-F	0	0-9	A0	1
	1	6-F	1	6-F	9A	1



DA **Decimal Adjust**

DA dst (Cont'd)

FLAGS:

- C: Set if carry from MSB, otherwise cleared.(see table above)
- Z: Set if result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise clered.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction HEX Binary 70 20 **DA R32** 0111 0000 0010 0000

> If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, in the destination location when using standard binary arithmetic.

0001	0101			0011	1100	
0010	0111			0000	0110	
0011	1100	=3CH		0100	0010	=42H

The DA statement adjusts this result so that the correct BCD representation is obtained.



DEC

Decrement Register

DEC dst

INS	INSTRUCTION FORMAT:					No.	No. Cvcl	OPC (HEX)	OPC	Addr Mode	
						Bytes	Cyci		XTN	dst	src
[OPC]	[dst]	2	6	40	-	R	-
						2	6	40	-	r*	-
1						2	6	41	-	(R)	-
						2	6	41	-	(r)*	-

OPERATION: dst ⇐ dst - 1

The content of destination register, directly or indirectly addressed, is decremented by 1.

FLAGS:

- C: Unaffected.
- Z: Set if result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

<u>:</u>	Instruction	HEX	Binary
	DEC (r2)	41 D2	0100 0001 1101 0010

If working register 2 holds 122 and register 122 contains 100 (decimal), after this instruction is executed register 122 will contain 99.



DECW

Decrement Word Register

DECW dst

INSTRUCTION FORMAT:	No.	No. Cvci	OPC	OPC	Addr Mode	
	Bytes C		(HEX)	XTN	dst	src
[OPC] [dst,0]	2	8	CF	-	RR	-
	2	8	CF	-	rr*	-

OPERATION: $dst \leftarrow dst - 1$

The destination register content is decremented by 1.

FLAGS: C: Unaffected.

Z: Set if result is zero, otherwise cleared.

- S: Set if result is negative, otherwise cleared.
- V: Set if arithmetic overflow occured, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
DECW rr2	CF D2	1100 1111 1101 0010

If working register pair 2 holds 2000 (decimal), after this instruction is executed it will contain 1999 (decimal).



DI

Disable Interrupts

DI

INSTRUCTION F	ORMAT:	No.	No. Cycl	OPC (HEX)	OPC	Addr Mode			
					Bytes	XTN	dst	src	
[OPC]			1	6	10	-	-	-	
OPERATION:	CIC.4 ⇐ 0 Bit 4 of the Centra cept NMI are then	l Interrupt Control rec disabled.	gister (P	1230) is	reset to	zero. A	II interru	ıpts ex-	
FLAGS:	No flags affected.								
EXAMPLE:	Instruction	HEX			Bi	nary			
	DI 10 0001 0000								
		on all interrupts (exce	. ,						
NOTE:	The NMI (Not Maskable Interrupt) can be disabled only with a general chip reset.								



DIV Divide (16/8)

DIV	dst,sr	С										
INSTRUCTION FORMAT:						No.	No.	OPC	OPC	Addr Mode		
						Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,0 src]		2	28/20	5F	-	rr	r	
OPERATION:			dst (high) The conter source reg der in the c	dst (high) ←- remainder The contents of the destination register pair are divided by the contents of the source register. The result is left in the destination register low byte and the remain der in the destination register high byte. This operation takes 28 clock cycles. If the dividend high byte is greather than the divider, this operation takes 20 clock								
			Input		: high (even ac : low (odd addr :		= di	viden viden visor	2			
			Output	rr dst rr dst	2			emaind esult	ər			
			The src byte holds the unmodified divisor.									
FLA	GS:			esult is z eminder ned. s set to o	ero, otherwise rese is zero, otherwise re ne.							
EXA	MPLE:		Instructio	on	HEX			Bi	nary			
			DIV rr8,r	6	5F 68		0	101 1111	0110 1	000		

If working register 6 contains 30 (decimal) and working register pair 8 contains 500 (decimal), after this instruction working register 7 will contain 16 (decimal) and working register 8 will contain 20 (decimal).



DIV

Divide (16/8)

DIV dst,src (Cont'd)

- NOTE 1: If the dividend high is greater than the divisor the instruction is not carried out, the carry flag is reset to zero and the decimal adjust flag is set to one. All other flags are unaffected. This control control takes 20 clock cycles and both destination and source register remain unmodified.
- NOTE 2: If the divisor is zero, a trap is generated simulating an interrupt. The current Program Counter and flag register are saved on the system stack and then the PC is set to the contents of memory locations 0002 and 0003 of the Program memory which contains the Divide-by-zero trap vector. This trap procedure takes 38 clock cycles.

 $\begin{array}{l} \mbox{Location 0002} \Rightarrow \mbox{Interrupt Vector Pointer High} \\ \mbox{Location 0003} \Rightarrow \mbox{Interrupt Vector Pointer Low} \end{array}$

The "divide by zero attempted" subroutine should be written by the user.



DIVWS

Divide Word Stepped (32/16)

DIVWS dsth, dstl, src

INSTRUCTION FORMAT:		No. Bytes	No. OPC Cvcl (HEX)	OPC XTN	Addr Mode								
							Bytes	Cyci	(ПЕЛ)		dst	src	src
1	OPC]	[src,0]	[dsh,0 ds1,0]	3	28	56	-	rr	rr	RR

OPERATION:

When executed 16 times and then followed by a RLCW on the destination low working register pair, this instruction carries out a 32 bit by 16 bit divide and leaves the result in the destination low working register pair and the remainder in the destination high working register pair. No automatic controls are carried out on the relationship between divisor and dividend before this instruction is carried out, nor is the divisor checked for zero, these should be supplied by the user.

FLAGS: All undefined.

EXAMPLE:	Instruction	HEX	Binary				
	DIVWS rr6, rr8, RR10	56 0A 68	0101 0110 0000 1010 0110 1000				

Working register pair 6 will contain the 16 high order bits of the dividend, working register pair 8 will contain the 16 low order bits of the dividend and register pair 10 will contain the 16 bit divisor. After this instruction working register pair 8 will contain the result and working register pair 6 the remainder. See subroutine example.

NOTE: A typical example of a subroutine using the DIVWS instruction is shown below.



DIVWS

Divide Word Stepped (32/16)

DIVWS dsth, dstl, src (Cont'd)

DIVSTEP SUBROUTINE EXAMPLE

This subroutine first checks that divisor is less than the dividend and that the divisor is greater than zero before carrying out the division.

```
d len = r9
dvsr
      = RR10
dvd hi = rr6
dvd low = rr8
;
;inputs:
         RR10 = 16 bit divisor
           rr6 = 32 bit dividend high
;
           rr8 = 32 bit dividend low
;
;outputs: RR10 = unmodified divisor
          rr6 = remainder
;
           rr8 = result
;
DIVSTEP:
       cpw dvd_hi,dvsr
                           ; check that dividend high divisor
                           ; if not leave subroutine
       jrnc Out
       cpw dvsr,#0000h
                           ; check divisor zero
       jrnz Defloop
                            ; if true start divide
Out:
       ret
Defloop:
                           ;set 16 bit step divide loop
       pushu d len
       ld d len,#16
      divws dvd hi, dvd low, dvsr
Loop:
                           ;carry out divws
       djnz d_len,Loop
                           ;16 times
       rlcw dvd low
       popu d len
       ret
```



DJNZ

Decrement And Jump If Not Zero

DJNZ	dst,N
------	-------

INSTRUCTION FC	DRMAT:	No.	No. (No. Cycl		OPC	Addr Mode		PC
		Bytes	No Jmp	Jmp	(HEX)	XTN	dst	src	offs.
[dst OPC] [[PC Offset]	2	10	12	Α	-	r	-	N
OPERATION:	$r \leftarrow r - 1$ If r not equal to 0 then F The destination working tents of the register are range -128/+127) is ado gram counter is taken to instruction. When the we the statement following	registe not zero led to th be the orking r	r being u o after de le progra address egister c	ecreme am cour s of the counter	nting, th nter. Th instruct	ne offse e origina ion byte	t N (whe al value followii	ere N is of the ng the I	in the pro- DJNZ
FLAGS:	No flags affected.								
EXAMPLE:	DJNZ is typically used to 12 bytes are moved from are:								
	;load 12 into the ;set up the loop t ;end the loop with pointer1 = oldbuf	to per n djnz -1	form t	-	_	ter 6)		
	pointer2 = oldbuf	- 1							

Loop: ld r9,pointer1(r6) ;move one byte to ld r9,pointer2(r6),r9;new location djnz r6,Loop ;decrement and loop until ;counter = 0

NOTE : Due to the ST9 architecture, the DJNZ instruction should not be used with working registers in group E or F.



DWJNZ

Decrement Word And Jump If Not Zero

DWJNZ dst,N

INSTRUCTION FORMAT:				No.	No.	OPC	OPC XTN	Addr	Mode	PC offs.					
									Bytes	Cycl	(HEX)		dst	src	0115.
[OPC]	[dst,0]	[PC	Offset]	3	14	16	C6	-	RR	Ν
									3	14	16	C6	-	rr*	N

OPERATION: $rr \leftarrow rr - 1$

If rr not equal to 0 then $PC \leftarrow PC + N$

The destination working register being used as a counter is decremented. If the contents of the register are not zero after decrementing, the offset N (where N is in the range -128/+127) is added to the program counter. The original value of the program counter is taken to be the address of the instruction byte following the DWJNZ instruction. When the working register counter reaches zero, control falls through to the statement following the DWJNZ statement.

FLAGS: No flags affected.

EXAMPLE: DJNZ is typically used to control a "loop" of instructions. In the following example 300 bytes are moved from one area in the register file to another. The steps involved are:

;load 300 into the counter (working register pair 6) ;set up the loop to perform the moves ;end the loop with dwjnz pointer1 = oldbuf-2 pointer2 = oldbuf-2 ld rr6,#300 ;load counter Loop: ld r9, pointer1(rr6) ;move one to byte ld pointer2(rr6),r9 ;new location dwjnz rr6,Loop ;decrement and loop until ;counter = 0

NOTE : Due to the ST9 architecture, the DWJNZ instruction cannot be used with working registers in groups D, E or F.



EI

Enable Global Interrupts

INSTRUCTION I	FORMAT:		No.	No.	OPC	OPC	Addr Mod	
			Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]			1	6	00	-	-	-
OPERATION:	CIC.4 \leftarrow 1 Bit 4 of the Central cept NMI are then e	•	register (F	1230) is	set to o	ne. All ii	nterrupt	s ex-
FLAGS:	No flag affected.							
	No flag affected.	HEX			Bi	nary		
FLAGS: EXAMPLE:	,	HEX			Bi	nary		



EXT

Sign Extend

EXT dst

INSTRUCTION FORMAT:	No. Bytes	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode		
					dst	src	
[OPC] [dst,1]	2	10	C6	-	RR	-	
	2	10	C6	-	rr*	-	

OPERATION:dst(n) MSB \leftarrow dst(7) LSB; where n=8,..,15This instruction extends to the MSB register the sign bit (bit 7) of the LSB register. If

bit 7 of the LSB is 1, all bits of the MSB register will be set to 1, if bit 7 of the LSB is 0, all bits of the MSB are reset. The destination is directly addressed.

FLAGS: No flags affected.

EXAMPLE:

Instruction	HEX	Binary					
EXT RR10	C6 0B	1100 0110 0000 1011					

If bit 7 of register R11 is 1, after this instruction all bits in register R10 will be 1.



HALT Halt

HALT

INSTRUCTION FORMAT:					No.	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode	
						Dytes	Bytes Cycl (HEX)				src
l	OPC]	[XTN]	2	6	BF	01	-	-

OPERATION: Stops program execution until next system reset.

FLAGS: No flags Affected.

EXAMPLE:	Instruction	HEX	Binary			
	HALT	BF 01	1011 1111 0000 0001			

When the program encounters this instruction it is halted until a reset is executed.



INC

Increment Register

INC dst

INS	INSTRUCTION FORMAT:		No.	No.	OPC	OPC	Addr	Mode			
			Bytes	Cycl	(HEX)	XTN	dst	src			
I	OPC]	[dst]	2	6	50	-	R	-
						2	6	50	-	r*	-
						2	6	51	-	(R)	-
						2	6	51	-	(r)*	-

OPERATION: $dst \leftarrow dst + 1$

The content of the destination register, directly or indirectly addressed, is incremented by 1.

FLAGS:

- C: Unaffected.Z: Set if result is zero, otherwise cleared.
- S: Set if result is negative, otherwise cleared.
- V: Set if arithmetic overflow occured, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE

E:	Instruction	HEX	Binary				
	INC (R32)	51 20	0101 0001 0010 0000				

If register 32 holds 142 and register 142 contains 95 (decimal), after this instruction register 142 will contain 96.



INCW

Register Increment Word

INS	TRUCTION FORMAT:	No.	No.	OPC	OPC	Addr	Mode
		Bytes	Cycl	(HEX)	XTN	dst	src
ſ	OPC] [dst,0]	2	8	DF	-	RR	-
		2	8	DF	-	rr*	-

OPERATION: $dst \leftarrow dst + 1$

The destination register pair content is incremented by 1.

FLAGS:	C:	Unaffected.

- Z: Set if result is zero, otherwise cleared.
- S: Set if result is negative, otherwise cleared.
- V: Set if arithmetic overflow occured, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE: Instruction HEX Binary INCW RR32 DF 20 1101 1111 0010 0000

If register pair 32 contains 4000 (decimal) after this instruction it will contain 4001 (decimal).



IRET

Interrupt Return

IRET

Bytes Cycl (H	X) XTN		
		dst	src
[OPC] 1 16 D	-	-	-

OPERATION: $FLAGS \leftarrow (SSP)$ $SSP \leftarrow SSP + 1$ $PC \Leftarrow (SSP)$ $SSP \Leftarrow SSP + 2$ $CIC.4 \leftarrow 1$ Issued at the end of an interrupt service routine, this instruction restores the flag register and the program counter. It also re-enables any interrupts that are potentially enabled. FLAGS: All flags are restored to original setting (before interrupt occurred). Instruction HEX Binary EXAMPLE: IRET D3 1101 0011

This instruction causes the program to resume execution exactly at the point it left when an interrupt service routine was initiated. All flags are set to the status they had when the interrupt service routine was started.



JP

Unconditional Jump

NS'	TRUCT	ION I	FORMAT:								No.	OPC	OPC	Addr	Mode
										Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst,0]					2	8	D4	-	(RR)	-
		_								2	8	D4	-	(rr)*	-
[OPC]	[dst h]	[dst	1]	3	10	8D	-	NN	-
JPF	ERATIO	N:	T t	he destin	nditio atior	n coi			ply replac				•		
OPE	ERATIO	N:	t F	The uncor he destin program c The destir	nditio atior coun natic	n coi iter.	ntents	s. Co		passes t	o the st	atemen	taddres	sed by	the
JPE	ERATIO	N:	t F	The uncor he destin program c	nditio atior coun natic	n coi iter.	ntents	s. Co	ontrol then	passes t	o the st	atemen	taddres	sed by	the
	ERATIO	N:	t F -	The uncor he destin program c The destir	nditio atior coun natic on.	n coi iter. on op	ntents	s. Co	ontrol then	passes t	o the st	atemen	taddres	sed by	the
		N:	t F -	The uncor he destin program c The destir pry locatic	nditio atior coun natic on.	n coi iter. on op	ntents	s. Co	ontrol then	passes t	o the st	atemen	taddres	sed by	the
FLA		ſ	t F -	The uncor he destin program c The destir pry locatic	ndition ation coun natic on. affec	n coi iter. on op	ntents	s. Co d ca	ontrol then	passes t	o the st	atemen	taddres	sed by	the

.IP dst

The instruction replaces the content of the program counter with 1024 (decimal) and transfers program control to that location.



JPcc

Conditional Jump

JPcc dst

INSTRUCTION FORMAT:	No. Bvtes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
	Byles	Cyci			dst	src
[cc OPC] [dst h] [dst l]	3	10	D	-	NN	-

OPERATION: If cc is true, $PC \Leftarrow dst$

The conditional jump transfers program control to the designated location if the condition code specified by "cc" is true. The destination operand is a directly addressed program memory location.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	JPEQ 1024	6D 04 00	0110 1101 0000 0100 0000 0000

If the result of the last mathematic or logic operation left the zero flag set, then the program counter is loaded with 1024 (decimal) and control is transferred to that location.



JRcc

Conditional Jump Relative

JRcc dst

INSTRUCTION FORMAT:	No. Bvtes	No.	Cycl	OPC (HEX)	OPC XTN	Addr	Mode
	Dytes	No Jmp	Jmp			dst	src
[cc OPC] [dst]	2	12	10	В	-	-	N

OPERATION: If cc is true, $PC \leftarrow PC + dst$

The conditional jump adds the immediate data to the program counter and control is transferred to the new location if the condition code specified by "cc" is true. The range of the relative address is $\pm 127/-128$, and the original value of the program counter is taken to be the address of the first instruction byte following the JRcc statement.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	JREQ 24	6B 18	0110 1011 0001 1000

If the result of the last mathematic or logic operation left the zero flag set then the program counter is loaded with the present value plus 24 and control is transferred to that location.



Load (byte) Register, Register

LD dst,src

INSTRUCTION FORMAT:	No.	No.	OPC	OPC	Addr	Mode
	Bytes	Cycl	(HEX)	XTN	dst	src
[dst OPC] [src]	2	6	8	-	r	R
	2	6	8	-	r	r*
[src OPC] [dst]	2	6	9	-	R	r
[OPC] [dst src] .	2	6	E5	-	(r)	r
	2	6	E4	-	r	(r)
[OPC] [src] [XTN dst]	3	10	E6	F	(r)	R
	3	10	E6	F	(r)	r*
[OPC] [XTN src] [dst]	3	10	E7	F	R	(r)
[OPC] [src dst] [ofd]	3	10	B2	-	N(r)	r
[OPC] [dst src] [ofs]	3	10	B3	-	r	N(r)
[OPC] [src] [dst]	3	10	F4	-	R	R

OPERATION: 0

dst \leftarrow src The contents of the source are lo

The contents of the source are loaded into the destination. The contents of the source are not affected. The source and destination can both be addressed directly, indirectly or by indexing.

FLAGS: No flags affected.

EXAMPLE:

Instruction	HEX	Binary
LD r8,72(r5)	B3 85 48	1011 0011 1000 0101 0100 1000

If register 5 contains 183 (decimal) and register 255 (i.e. 183+72) contains 131 (decimal), after this instruction working register 8 will contain 131.



Load (byte) Register, Memory

NSTF	RUCTIO	ON F	0	RMA	Т:				No.	No.	OPC	OPC	Addr	Mode	Oper
									Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst	[src,0]				2	10	B5	-	r	(rr)	а
	OPC]	[dst	[src,1]				2	14	D7	-	(r)+	(rr)+	d
	OPC]	[XTN	[src,1]]	dst]	3	16	B4	F	R	(rr)+	b
									3	16	B4	F	r*	(rr)+	b
									3	16	C2	F	R	-(rr)	с
									3	16	C2	F	r*	-(rr)	с
									3	12	72	F	R	(rr)	а
	OPC]	[ofs,1	l[src,0]]	XTN ds	:]	3	22	60	F	r	rr(rr)	а
	OPC dst	ļ	[XTN	[src,1]	E	ofs]	4	24	7F	F	R	N(rr)	а
	ast]							4	24	7F	F	r*	N(rr)	а
•	OPC rc l]]	ſ	XTN	dst]	[src h]	4	18	C4	F	r	NN	а
	OPC]	[[src,0]	[ofs h]	5	26	7F	F	R	NN(rr)	а
0	ofs l]	[Ċ	dst]				5	26	7F	F	r*	NN(rr)	а
	RATION			dres dst ← rr ← The load regi	ssed eithe ⇐ src = rr + 1 contents led into th ster pair a	r diı of t e di	egister will rectly, indir he memor irectly add ncremente	ecti γ loc ress	y or by i cation ac	ndexing ddresse	g. ed by the register.	e source . The co	e registe	er pair a	е
OPEF	RATION	1 c:		dst The the	memory lo	oca	he source tion addres destination	ssec	by the						
OPEF	RATION	1 d:		r ⇐ rr ⇐	⇔ src r + 1 = rr + 1	- 6 4				ddroos			, rogint		

The contents of the memory location addressed by the source register pair are loaded into the register addressed by the destination register. The source and destination register are incremented after the load has been carried out.



Load (byte) Register, Memory

LD dst,src (Cont'd)

FLAGS:

No flags affected.

EXAMPLE:

Instruction	HEX	Binary
LD (r4)+,(rr6)+	D7 47	1101 0111 0100 0111

If working register 4 contains 100 (decimal), working register pair 6 contains 1242 (decimal) and memory location 1242 contains 132, after this instruction register 100 will contain 132, working register 4 will contain 101 and working register 6 will contain 1243.



Load (byte) Memory, Register

LD	dst,sr	С														
INS	TRUCTI	ONI	FO	RMA	.T:					No. Bytes	No. Cycl	OPC (HEX)	OPC XTN	Addr	Mode	Oper
r														dst	src	
1	OPC]			dst,	-				2	18	D7	-	(rr)+	(r)+	d
[OPC]			dst,				_	2	10	B5	-	(rr)	(r)	a
E	OPC]	I	XTN	dst,	0]	[src]	3	18	B4	F	(rr)+	R	b
									•	3	18	B4	F	(rr)+	r*	b.
										3	18	C2	F	-(rr)	R	C
										3	18	C2	F	-(rr)		c
-										3	14	72	F	(rr)	R	a
1	OPC]	_		1 dst,			TN sr		3	22	60	F	rr(rr)	r	a
] [OPC src]	ι	XTN	dst,	1]	[ofd]	4	24	26	F	N(rr)	R	а
ļ						<u>.</u>				4	24	26	F	N(rr)	r*	а
[[OPC dst l]	L	XTN	src	1	C	dst h	1	4	18	C5	F	NN	r	a
[OPC]			dst,	0]	[ofd h]	5	26	26	F	NN(rr)	R	а
[ofd l]	[src]				5	26	26	F	NN(rr)	r*	a
OP	ERATIO	N b:		dst rr ∉ The con	← src = rr + 1 e memo tents o	ry lo f the	catio dire		esse	d by the	ce regis	ster. The	e conte	air is loa nts of the		
OP	ERATIO	N c:		dst The loca	ation ac	Idres	ssed		the c	lestinati				l and the ed with t		
OP	ERATIO	N d:		r ⇐ rr ∉ The cor	itents o	f the	reg		dres	sed by t	he sour	ce regis	ster. The	air is loa e source out.		



Load (byte) Memory, Register

LD dst,src (Cont'd)

FLAGS:

No flags affected.

EXAMPLE:

Instruction	HEX	Binary
LD (rr4)+,(r6)+	D7 64	1101 0111 0110 0100

If working register pair 4 contains 1000 (decimal), working register 6 contains 242 (decimal) and register 242 contains 132, after this instruction memory location 1000 will contain 132, working register pair 4 will contain 1101 and working register 6 will contain 243.



Load (Byte) Memory, Memory

INSTRUCTION FORMAT:									No.	OPC	OPC	Addr	Mode
								Bytes	Cycl	(HEX)	XTN	dst	src
ſ	OPC]	[XTN	[src,0]	[dst,0]	3	16	73	F	(RR)	(rr)
								3	16	73	F	(rr)*	(rr)

OPERATION: $dst \leftarrow src$

I D dst.src

The contents of the memory location addressed by the source register pair are loaded into the memory location addressed by the destination register pair.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	LD (rr4),(rr6)	73 F6 D4	0111 0011 1111 0110 1101 0100

If working register pair 4 contains 1000 (decimal), working register pair 6 contains 1242 (decimal) and memory location 1242 contains 132, after this instruction memory location 1000 will contain 132.



Load (Byte) All, Immediate

LD dst,src

IN	STRUCTIO	О И С	FOR	MAT:					No.	No.	OPC (HEX)	OPC	Addr Mode	
									Bytes	Cycl		XTN	dst	src
1	dst OPC	2]	[src]				2	6	С	-	r	#N
ſ	OPC]	[dst]	[src]	3	10	F5	-	R	#N
ĩ	OPC]	[]	XTN dst	,0]	[src]	3	12	F3	F	(rr)	#N
[[OPC dst h]]	[[XTN dst l]]	[src]	5	20	2F	F1	NN	#N

OPERATION: $dst \leftarrow src$

The value #N is loaded into the destination register or memory location.

FLAGS: No flags affected.

EXAMPLE:

E:	Instruction	HEX	Binary
	LD r8,#242	8C F2	1000 1100 1111 0010

After this instruction has been carried out working register 8 contains the decimal value 242.



LDPP LDDP LDPD LDDD

Load (Byte) Data/Program Memory, Data/Program Memory

LDPP dst.src LDDP dst,src LDPD dst,src LDDD dst,src

INSTRUC	TION FC	RMAT:	No.	No.	OPC (HEX)	OPC XTN	Addr Mode		
			Bytes	Cycl			dst	src	
LDPP: [OPC] [dst,0 src,0]	2	16	D6	-	(rr)+	(rr)+	
LDDP: [OPC] [dst,1 src,0]	2	16	D6	-	(rr)+	(rr)+	
LDPD: [OPC] [dst,0 src,1]	2	16	D6	-	(rr)+	(rr)+	
LDDD: [OPC] · [dst,1 src,1]	2	16	D6	-	(rr)+	(rr)+	

OPERATION:

 $rrd \leftarrow rrd + 1$ $rrs \leftarrow rrs + 1$

 $dst \leftarrow src$ The data in the indirectly addressed memory source byte is loaded into the indirectly addressed memory destination byte. The contents of the working register pairs

used to address both source and destination are incremented after the instruction has been carried out. Source and destination can be both in the data memory, both in the program memory or one can be in the data memory while the other is in the program memory.

FLAGS: No flags affected.

EXAMPLE:

Instruction	HEX	Binary
LDDP (rr8)+,(rr12)+	D6 9D	1101 0110 1001 1101

If working register pair 8 contains 1131 (decimal), working register pair 12 contains 2400 (decimal) and the memory location 2400 contains 100 (decimal), after this instruction memory location 1131 will contain 100, working register pair 8 will contain 1132 and working register pair 12 will contain 2401.



Load (Word) Register, Register

LDW dst,src

INS	TRUCT	ON I	FORMAT:	No.	No.	OPC	OPC	Addr	Mode
				Bytes	Cycl	(HEX)	XTN	dst	src
C	OPC]	[dst,0 src,0]	2	10	E3	-	rr	rr
I	OPC]	[src,0] [XTN dst]	3	10	96	F	(r)	RR
				3	10	96	F	(r)	rr*
I	OPC]	[XTN src] [dst,0]	3	10	A6	F	RR	(r)
				3	10	A6	F	rr*	(r)
I	OPC]	[src,1 dst] [ofd]	3	14	DE	-	N(r)	rr
I	OPC]	[dst,0 src] [ofs]	3	16	DE	-	rr	N(r)
I	OPC]	[src,0] [dst,0]	3	10	EF	-	RR	RR
				3	10	EF	-	rr*	RR
				3	10	EF	-	RR	rr*

OPERATION:

 $\mathsf{dst} \Leftarrow \mathsf{src}$

The contents of the source are loaded into the destination. The contents of the source are not affected. The source and destination can be addressed directly, indirectly or by indexing.

FLAGS: No flags affected.

EXAMPLE:

Instruction	HEX	Binary
LDW rr8,RR254	EF FE D8	1110 1111 1111 1110 1101 1000

If register pair 254 contains 3F C1 (hex), after this instruction the working register pair 8 will contains 3F C1 (hex).



Load (Word) Register, Memory

LD	W dst,	src									
INS	TRUCTI	ON F	ORMAT:		No.	No.	OPC (HEX)	OPC XTN	Addr Mode		Oper
					Bytes	Cycl			dst	src	1
[OPC]	[dst,0 src,1]		2	16	E3	-	rr	(rr)	а
[OPC]	[XTN src,1] [ds	t,0]	3	20	D5	F	RR	(rr)+	b
					3	20	D5	F	rr*	(rr)+	b
					3	22	СЗ	F	RR	-(rr)	с
					3	22	C3	F	rr*	-(rr)	с
[OPC]	[XTN src,0] [ds	t,0]	3	18	7E	F	RR	(rr)	a
[OPC]	[ofs,0 src,0] [XTN	[dst,0]	3	24	60	F	rr	rr(rr)	а
Į	OPC	j	[XTN src,1] [0	fs]	4	28	86	F	RR	N(rr)	а
I	dst,0]			4	28	86	F	rr*	N(rr)	а
[[OPC src l]]	[XTN dst,0] [sr	ch]	4	22	E2	F	rr	NN	а
Į	OPC]		sh]	5	30	86	F	RR	NN(rr)	а
[ofs l]	[dst,0]		5	30	86	F	rr*	NN(rr)	а
	ERATIO		dst ← src In the destination regis dressed either directly dst ← src rr ← rr + 2 The word in the memo the destination registe contents of the source carried out.	, indirect ory pair a r pair Th	ly or by i ddresse e source	ndexing d by the e addres	g. e source ss is for	e registe the wor	er pair is d high (loaded	into te. The
OPERATION c: $rr \leftarrow rr - 2$ dst \leftarrow src The contents of the source reg in the memory pair adressed b tion register pair. The source a						urce reg	gister pa	air is Ioa	ded into	o the de	

FLAGS: No flags affected.

EXAMPLE:

IPLE:	Instruction	HEX	Binary
	LD rr8,(rr4)+	D5 F5 D8	1101 0101 1111 0101 1101 1000

If working register 4 contains 2400 (decimal) and memory pair 2400 contains 56 ED (Hex), after this instruction working register pair 8 will contain 56 ED and working register pair 4 will contain 2402.



Load (Word) Memory, Register

LDW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
ſ	OPC]	[dst,1 src,0]				2	18	E3	-	(rr)	rr	а
[OPC]	[XTN dst,0]	[src,0]	3	24	D5	F	(rr)+	RR	b
							3	24	D5	F	(rr)+	rr*	b
							3	26	СЗ	F	-(rr)	RR	с
							3	26	C3	F	-(rr)	rr*	С
[OPC]	[XTN dst,1]	[src,0]	З.	20	BE	F	(rr)	RR	а
[OPC]	[ofd,0 dst,1]	[XTN src,	0]	3	24	60	F	rr(rr)	rr	а
[OPC	j	[XTN dst,1]	[ofd]	4	26	86	F	N(rr)	RR	а
L	src,1	1					4	26	86	F	N(rr)	rr*	а
[[OPC dst l]]	[XTN src,1]	[dst h]	4	22	E2	F	NN	rr	а
[OPC]	[XTN src,0]	[ofd h]	5	28	86	F	NN(rr)	RR	а
L	ofd l]	[src,1]				5	28	86	F	NN(rr)	rr*	a

OPERATION a: dst \leftarrow src

The contents of the source register pair are loaded into the memory pair addressed either directly, indirectly or by indexing. The destination address is for the word high order byte.

OPERATION b: dst \leftarrow src rr \leftarrow rr + 2

The contents of the source register pair are loaded into the memory pair addressed by the contents of the destination register pair. The destination address is for the word high order byte. The contents of the destination register pair are incremented twice after the load has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ src

The contents of the destination register pair are decremented twice and then the contents of the source register pair are loaded into the memory pair addressed by the contents of the destination register pair. The destination address is for the word high order byte.



Load (Word) Memory, Register

LDW dst,src (Cont'd)

FLAGS:

No flags affected.

EXAMPLE:

E:	Instruction	HEX	Binary					
	LDW (rr4)+,RR64	D5 F4 40	1101 0101 1111 0100 0100 0000					

If working register pair 4 contains 1024 (decimal) and register pair 64 contains 8F E3 (Hex), after this instruction memory pair 1024 will contain 8F E3 and register pair 4 will contain 1026.



Load (Word) Memory, Memory

LDW dst,src

INSTRUCTION FORMAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
	Dytes	Cyci	(127)	ATIN	dst	src
[OPC] [dst,1 src,1]	2	22	E3	-	(rr)	(rr)

OPERATION: $dst \leftarrow src$

The contents of the memory pair addressed by the source register pair are loaded into the memory pair addressed by the destination register pair. The source and destination addresses are for the word high order byte.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary		
	LDW (rr4),(rr6)	E3 57	1110 0011 0101 0111		

If working register pair 4 contains 1024 (decimal), working register pair 6 contains 2042 (decimal) and memory pair 2042 contains CB ED (Hex), after this instruction memory pair 1024 will contain CB ED.



Load (Word) All, Immediate

INS	TRUCTIO	NC NC	=OF	RMAT:					No.	No.	OPC (HEX)	OPC XTN	Addr Mode	
									Bytes	Cycl			dst	src
[OPC]	I	dst,0]	[src h]	4	12	BF	-	RR	#NN
I	src 1]							4	12	BF	-	rr*	#NN
[[OPC src l]	[XTN dst	,0]	[src h]	4	22	BE	F	(rr)	#NN
[[OPC src h]	[[XTN dst src l	,1]]	[ofd]	5	28	06	F	N(rr)	#NN
[[OPC ofd 1]	[[XTN dst src h	, 0]]] [ofd h src l]	6	30	06	F	NN(rr)	#NN
[[OPC src l]	[[XTN dst h]	[[src h dst l]	6	26	36	F1	NN	#NN

OPERATION:

I DW det erc

dst ⇐ src

The value #NN is loaded into the destination register pair or memory pair.

FLAGS:

No flags affected.

EXAMPLE:

Ξ:	Instruction	HEX	Binary
	LDW RR100,#4268	BF 64 10 AC	1011 1111 0110 0100 0001 0000 1010 1100

After this instruction has been carried out register pair 100 contains the decimal value 4268 (10 AC Hex.).



MUL

Multiply (8x8)

MUL dst,src

INSTRUCTION FORMAT:				No.	No. Cvcl	OPC	OPC	Addr Mode	
				Bytes	Cyci	(HEX)	XTN	dst	src
ſ	OPC	1	[dst,0 src]	2	22	4F	-	rr	r

OPERATION: $dst \leftarrow dst(low) * src$

The contents of the source register are multiplied by the low order byte of the destination register pair. The 16 bit result is left in the destination register pair.

- Input rr dst high (even address) = don't care rr dst low (odd address) = first operand rr src = second operand
- Output rr dst high = LSB of the result rr dst low = MSB of the result

The src byte holds the unmodified second operand.

FLAGS:

- C: Contains a copy of result bit 0.
 - Z: Contains a copy of result bit 15.
 - S: Set if result MSB is zero, otherwise reset to zero.
 - V: Set if result LSB is zero, otherwise reset.
 - D: Always reset to zero.
 - H: Undefined.

EXAMPLE:

IPLE:	Instruction	HEX	Binary				
	MUL rr6,r8	4F 68	0100 1111 0110 1000				

If working register 7 contains 35 and working register 8 contains 220, after this instruction working register pair 6 will contain 7700 (decimal), i.e. working register 6 will contain 1E (Hex) and register 7 will contain 14 (Hex).



NOP No Operation

NOP								
INSTRUCTION F	ORMAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode		
		Bytes	Cyci			dst	src	
[OPC]		1	6			-	-	
OPERATION:	No Operation is carried out. Th	is instruction is a	often us	sed in tir	ning or	delay lo	ops.	
FLAGS:	No flags affected.							



OR OR (byte) Register, Register

OR dst,src

INS	TRUCTI	ION F	FORMAT:	No.	No.	OPC	OPC	Addr	Mode
				Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst src]	2	6	02	-	r	r
				2	6	03	-	r	(r)
ſ	OPC]	[src] [dst]	3	10	04	-	R	R
				3	10	04	-	r*	R
				3	10	04	-	R	r*
[OPC]	[src] [XTN dst]	3	10	E6	0	(r)	R
				3	10	E6	0	(r)	r*
[OPC]	[XTN src] [dst]	3	10	E7	0	R	(r)

OPERATION: $dst \leftarrow dst OR src$

The contents of the source are ORed with the destination byte and the results stored in the destination byte. The contents of the source are not affected.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE

PLE:	Instruction	HEX	Binary					
	OR r8,R64	04 40 D8	0000 0100 0100 0000 1101 1000					

If working register 8 contains 11001100 and register 64 contains 10000101, after this instruction working register 8 will contain 11001101.



OR (byte) Register, Memory

	TOUOT	~ • • •						Ne	Na	OPC	OPC	م ام ام	Mada	0
NS	STRUCTI	JNI	-ORMA	1:				No. Bytes	No. Cycl	(HEX)	XTN	Addr Mode		Oper
								Dytes	Cyci			dst	src	
[OPC]	[XTN	[src,1]	[dst]	3	12	72	0	R	(rr)	а
								3	12	72	0	r*	(rr)	а
								3	16	B4	0	R	(rr)+	b
								3	16	B4	0	r*	(rr)+	b
								3	16	C2	0	R	-(rr)	с
								3	16	C2	0	r*	-(rr)	с
[OPC]	[ofs,	l src,0]	[XTN c	lst]	3	22	60	0	r	rr(rr)	а
[OPC]	[XTN	[src,1]	[ofs]	4	24	7F	0	R	N(rr)	а
ſ	dst]						4	24	7F	0	r*	N(rr)	а
[[OPC src l]	[XTN	dst]	[src h	1]	4	18	C4	0	r	NN	a
Į	OPC]		[src,0]	[ofs h	1]	5	26	7F	0	R	NN(rr)	а
L	ofs l]	L	dst]				5	26	7F	0	r*	NN(rr)	а

OPERATION a: dst ⇐ dst OR src

The source byte is ORed with the destination byte and the result stored in the destination byte. The destination register is addressed directly, the memory location (source byte) addressed either directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst OR src rr \leftarrow rr + 1 The contents of the

The contents of the memory location addressed by the source register pair are ORed with the contents of the directly addressed destination register the result stored in the destination register. The contents of the source register pair are incremented after the OR has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

D dat are

dst ⇐ dst OR src

The contents of the source register pair are decremented and then the contents of the memory location addressed by the source register pair are ORed with the contents of the directly addressed destination register. The result is stored in the destination register.



OR (byte) Register, Memory

OR dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary							
OR r8,4028	C4 08 0F BC	1100 0100 0000 1000 0000 1111 1011 1100							

If working register 8 contains 11001100 and memory location 4028 contains 10000101, after this instruction working register 8 will contain 11001101.



OR (byte) Memory, Register

OF	i ast,sr	С												
INSTRUCTION FORMAT:							No.	No.	OPC	OPC	Addr Mode		Oper	
								Bytes	Cycl	(HEX)	XTN	dst	src	1
[OPC]	[XTN	[dst,0]	ľ	src]	3	18	72	0	(rr)	R	а
								3	18	72	0	(rr)	r*	а
								3	22	B4	0	(rr)+	R	b
								3	22	B4	0	(rr)+	r*	b
								3	22	C2	0	-(rr)	R	с
								3	22	C2	0	-(rr)	r*	с
[OPC]	[ofd, 1	l dst,1]	[XTN src]	3	24	60	0	rr(rr)	r	а
[OPC]	[XTN	[dst,1]	[ofd]	4	26	26	0	N(rr)	R	а
I	src	1						4	26	26	0	N(rr)	r*	а
[[OPC dst l]]	[XTN	src]	[dst h]	4	20	C5	0	NN	r	а
[OPC]		[dst,0]	[ofd h]	5	28	26	0	NN(rr)	R	а
L	ofd l	1	1 5	src]				5	28	26	0	NN(rr)	r*	а

OPERATION a: dst ⇐ dst OR src

OP dat are

The source byte is ORed with the destination byte and the result stored in the destination byte. The source registers are addressed directly, the memory location are addressed either directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst OR src rr \leftarrow rr + 1 The contents of the

The contents of the memory location addressed by the destination register pair (destination byte) are ORed with the contents of the directly addressed source register the result stored in the destination byte. The contents of the destination register pair are incremented after the OR has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst ⇐ dst OR src

The contents of the destination register pair are decremented and then the contents of the memory location addressed by the destination register pair (destination byte) are ORed with the contents of the directly addressed source register. The result is stored in the destination byte.



OR (byte) Memory, Register

OR dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary						
OR 4028,r8	C5 08 0F BC	1100 0101 0000 1000 0000 1111 1011 1100						

If working register 8 contains 11001100 and memory location 4028 contains 10000101, after this instruction memory location 4028 will contain 11001101.



OR (byte) Memory, Memory

INSTRUCTION FORMAT:						No. Bvtes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode		
								Bytes	Cyci			dst	src
[OPC]	[XTN	[src,0]	[dst,0]	3	20	73	0	(RR)	(rr)
								3	20	73	0	(rr*)	(rr)

OPERATION: $dst \leftarrow dst OR src$

The contents of the memory location addressed by the source register pair are ORed with the content of the memory location addressed by the destination register pair. The source and destination addresses are for the word high order byte.

FLAGS:

- C: Unaffected.
 - Z: Set if the result is zero, otherwise cleared.
 - S: Set if result bit 7 is set, otherwise cleared.
 - V: Always reset to zero.
 - D: Unaffected.
 - H: Unaffected.

EXAMPLE:

IPLE:	Instruction	HEX	Binary				
	OR (rr4),(rr8)	73 08 D4	0111 0011 0000 1000 1101 0100				

If working register pair 4 contains 2800 (decimal), memory location 2800 contains 11001100, working register pair 8 contains 4200 (decimal) and memory location 4200 contains 00001100, after this instruction memory location 2800 will contain 11001100.



OR (byte) All, Immediate

OR dst,src

INS	STRUCTIO	NC	FOF	RMAT:				No.		OPC	OPC	Addr Mode	
								Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	I	src]	3	10	05	-	R	#N
								3	10	05	-	r*	#N
[OPC]	[XTN [dst,0]	[src]	3	16	F3	0	(rr)	#N
[[OPC dst h]	[[XTN] dst l]	[src]	5	24	2F	01	NN	#N

OPERATION: $dst \leftarrow dst OR src$

The value #N is ORed with the content of the destination register or memory location.

FLAGS:

C: Unaffected.

Z: Set if the result is zero, otherwise cleared.

S: Set if result bit 7 is set, otherwise cleared.

- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
OR (rr8),#32	F3 18 20	1111 0011 0001 1000 0010 0000

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 11101101, after this instruction memory location 4028 will contain 11101101.



ORW

OR (Word) - Register, Register

ORW dst,src

INS	TRUCT	ION FORMAT:	No.	No.	OPC	OPC	Addr	Mode
			Bytes	Cycl	(HEX)	XTN	dst	src
[OPC] [dst,0 src,0]	2	10	0E	-	rr	rr
I	OPC] [src,0] [dst,0]	3	12	07	-	RR	RR
			3	12	07	-	rr*	RR
			3	12	07	-	RR	rr*
[OPC] [src,0] [XTN dst]	3	14	96	0	(r)	RR
			3	14	96	0	(r)	rr*
[OPC] [XTN src] [dst,0]	3	14	A6	0	RR	(r)
			3	14	A6	0	rr*	(r)

OPERATION:

dst ⇐ dst OR src

The source word is ORed with the destination word and the result is stored in the destination word. The source and destination word can be addressed either directly or indirectly.

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:	Instruction	HEX	Binary			
	ORW (r8),RR64	96 40 08	1001 0110 0100 0000 0000 1000			

If register pair 64 contains 11001100/11001100B, working register 8 contains 200 (decimal) and register pair 200 contains 10101010/10101010B, after this instruction register pair 200 will hold 11101110/1110110B.



OR (Word) - Register, Memory

ORW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl	(HEX)		dst	src	
[OPC]	[dst,0 src,1]				2	16	0E	-	rr	(rr)	а
ſ	OPC]	[XTN src,0]	[dst,0]	3	18	7E	0	RR	(rr)	а
[OPC]	[XTN [src,1]	[dst,0]	3	22	D5	0	RR	(rr)+	b
							3	22	D5	0	rr*	(rr)+	b
							3	24	C3	0	RR	-(rr)	С
							3	24	C3	0	rr*	-(rr)	с
ſ	OPC]	[ofs,0 src,0]]	XTN dst	,0]	3	24	60	0	rr	rr(rr)	а
[OPC]	[XTN src,1]	[ofs]	4	28	86	0	RR	N(rr)	а
E	dst,0]					4	28	86	0	rr*	N(rr)	а
[[OPC src l]]	[XTN dst,0]	[src h]	4	22	E2	0	rr	NN	а
[OPC	1	[XTN [src,0]	[ofs h]	5	30	86	0	RR	NN(rr)	а
L	ofs l	1	[dst,0]				5	30	86	0	rr*	NN(rr)	а

OPERATION a: dst ⇐ dst OR src

The source word is ORed with the destination word and the result is stored in the destination word. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst OR src rr \leftarrow rr + 2

The source word is ORed with the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the OR has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

 $dst \Leftarrow dst OR src$

The source word is ORed with the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the OR is carried out.



OR (Word) - Register, Memory

ORW dst,src (Cont'd)

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

LE:	Instruction	HEX	Binary
	ORW RR64,-(rr4)	C3 05 40	1100 0011 0000 0101 0100 0000

If working register pair 4 contains 1184 (decimal), register pair 64 contains 10101010/10101010 and memory pair 1182 contains 11001100/11001100B, after this instruction register pair 64 will contain 11101110/11101110B and register pair 4 will contain 1182.



OR (Word) - Memory, Register

ORW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
1	OPC]	[dst,1 src,0]				2	30	0E	-	(rr)	rr	а
E	OPC]	[XTN dst,1]]	src,0]	3	32	BE	0	(rr)	RR	а
[OPC]	[XTN dst,0]	[src,0]	3	34	D5	0	(rr)+	RR	b
							3	34	D5	0	(rr)+	rr*	b
							3	32	C3	0	-(rr)	RR	С
							3	32	C3	0	-(rr)	rr*	С
I	OPC]	[ofd,0 dst,1]	[XTN src	,0]	3	36	60	0	rr(rr)	rr	а
[OPC]	[XTN dst,1]	[ofd]	4	38	86	0	N(rr)	RR	а
L	src,1	1		_			4	38	86	0	N(rr)	rr*	а
[[OPC dst 1]]	[XTN src,1]	[dst h]	4	36	E2	0	NN	rr	а
[OPC]	[XTN dst,0]	[ofd h]	5	40	86	0	NN(rr)	RR	а
L	ofd l]	[src,1]				5	40	86	0	NN(rr)	rr*	а

OPERATION a: dst ⇐ dst OR src

The source word is ORed with the destination word and the result is stored in the destination word. The source word is held in the source register. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst OR src rr \leftarrow rr + 2

The source word is ORed with the destination word and the result is stored in the destination word. The source word is in the source register, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the OR has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ dst OR src

The source word is ORed with the destination word and the result is stored in the destination word. The source word is in the source register , the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the OR is carried out.



OR (Word) - Memory, Register

ORW dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

PLE:	Instruction	HEX	Binary
	ORW (rr4)+,RR64	D5 04 40	1101 0101 0000 0100 0100 0000

If register pair 64 contains 11001100/1101100B, working register pair 4 contains 1064 (decimal) and memory pair 1064 contains 10101010/10101010B, after this instruction has been carried out memory pair 1064 will contain 11101110/11101B and working register pair 4 will contain 1066.



OR (Word) - Memory, Memory

ORW dst,src

INSTRUCTION FORMAT:	No. Bytes	No. Cvci	OPC (HEX)	OPC XTN	Addr	Mode
	Dytes	Cyci	(ПЕЛ)		dst	src
[OPC] [dst,1 src,1]	2	34	0E	-	(rr)	(rr)

OPERATION: $dst \leftarrow dst OR src$

The source word is ORed with the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the memory location addressed by the destination register pair.

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
ORW (rr4),(rr6)	0E 57	0000 1110 0101 0111

If working register pair 6 contains 1002 (decimal), memory pair 1002 contains 11001100/11001100B, working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 10101010/10101010B, after this instruction memory pair 1060 will contain 11101110/11101110B.



OR (Word) - All, Immediate

ORW dst,src

INS	TRUCTIO	ON F	FORMAT:					No.	No.	OPC	OPC XTN	Addr	Mode
								Bytes	Cycl	(HEX)		dst	src
[OPC]	[dst,1]	[src h]	4	14	07	-	RR	#NN
t	src 1]						4	14	07	-	rr*	#NN
[[OPC src l]	[XTN dst,	0]	[src h]	4	34	BE	0	(rr)	#NN
[[OPC src h]]	[XTN dst, [src l	1]]	[ofd]	5	38	06	0	N(rr)	#NN
[[OPC ofd 1]]	[XTN dst, [src h	0]]	[[ofd h src l]	6	40	06	0	NN(rr)	#NN
[[OPC src l]]	[XTN [dst h]]	[[src h dst l]]	6	40	36	01	NN	#NN

OPERATION: $dst \leftarrow dst OB src$

> The source word is ORed with the destination word and the result is stored in the destination word. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXA

AMPLE:	Instruction	HEX	Binary
	ORW RR64,#52428	07 41 CC CC	0000 0111 0100 0001 1100 1100 1100 1100

If register pair 64 contains 10101010/101010B, after this instruction has been carried out register pair 64 will contain 11101110/11101110B.



RCF

Reset Carry Flag

RCF

INSTRUCTION F	ORMAT:		No.	No.	OPC	OPC	Addr Mode		
			Bytes Cyc		(HEX)	XTN	dst	src	
[OPC]			1	6	11	-	-	-	
OPERATION:	$C \Leftarrow 0$ The carry flag is re	set to zero, regardle	ss of its	previou	us conte	nt.			
FLAGS:	C: reset to zero. No other flags affe	cted.							
EXAMPLE:	Instruction	HEX			Bi	nary			
	RCF	11			0001	0001			
_									

Regardless of its prior condition, after this instruction the carry flag will be reset to zero.



RET

Return From Subroutine

INSTRUCTION F	ORMAT:	No.	No.	OPC	OPC	Addr	Mode
_		Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]		1	12	46	-	-	-
OPERATION:	PC ⇐ (SSP) SSP ⇐ SSP - 2						
	This instruction is normally use the end of procedure entered dressed by the system stack p statement executed is that add	by a CALL staten pointer are poppe	nent. T ed into t	he conte he prog	ents of ti ram cou	he locat	tion ad
FLAGS:	No flags affected.						
EXAMPLE :	If the program counter contain external data memory location (hex) contains 85 (hex), then t	2000 (hex) cont					
	RET						
	leaves the value 2002 (hex) in	the system stac	k point	er and 1	8B5 (he	x), the	ad-

dressed of the next instruction, in the program counter.



RLC

Rotate Left Through Carry


RLC dst

INS	TRUCTI	ON F	ORN	JAT:		No.	No.	OPC	OPC	Addr	Mode
						Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	2	6	80	-	R	-
						2	6	80	-	r*	-
						2	6	81	-	(R)	-
						2	6	81	-	(r)*	-

OPERATION:

 $\begin{array}{l} dst(0) \Leftarrow C \\ C \Leftarrow dst(7) \\ dst(n+1) \Leftarrow dst(n) \ Where \ n=0-6 \end{array}$

The contents of the destination register are shifted one place to the left with bit 7 shifted into the carry flag and the carry flag shifted into bit 0. The destination register can be directly or indirectly addressed.



FLAGS:

- C: Set if carry from MSB (bit 7 was 1).
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result bit 7 is set, otherwise cleared.
- V: Set if result bit 7 is changed, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

E:	Instruction	HEX	Binary
	RLC (r2)	B1 D2	1011 0001 1101 0010

If the carry flag is zero, working register 2 contains 155 (decimal) and register 155 contains 11001100B, after this instruction register 155 will contain 10011000B and the carry flag will be set to 1.



RLCW

Rotate Left Through Carry Word

RLCW dst

INSTRUCTION FORMAT:	No. Bvtes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
	bytes	Cyci		A LIN	dst	src
[OPC] [dst,0]	2	8	8F	-	RR	-
	2	8	8F	-	rr*	-

OPERATION: $dst(0) \leftarrow C$ $C \leftarrow dst(15)$ $dst(n+1) \leftarrow dst(n)$, when

 $dst(n+1) \leftarrow dst(n)$ where n=0-14

The contents of the destination register pair are shifted one place to the left with bit 15 shifted into the carry flag and the carry flag shifted into bit 0.



FLAGS:

- C: Set if carry from MSB bit 15 was 1.
- Z: Undefined.
- S: Set if the result bit 15 is set, otherwise cleared.
- V: Set if result bit 15 is changed, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
LCW rr2	8F D2	1000 1111 1101 0010

If the carry flag is zero, and working register pair 2 contains 11001100/11001100B, after this instruction it will 10011001/10011000B and the carry flag will be set to 1.



ROL

Rotate Left Byte


ROL dst

INSTRUCTION FORMAT:					No.	No.	OPC	OPC	Addr Mode		
						Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	2	6	A0	-	R	-
						2	6	A0	-	r*	-
						2	6	A1	-	(R)	-
						2	6	A1	-	(r)*	-

OPERATION:

 $\begin{array}{l} C \Leftarrow dst(7\\ dst(0) \Leftarrow dst(7\\ dst(n+1) \Leftarrow dst(n) \quad Where \ n=0{\text -}6 \end{array}$

The contents of the destination register are shifted one place to the left with bit 7 shifted into bit 1 and into the carry flag. The destination register can be directly or indirectly addressed.



FLAGS:

- C: Set if carry from MSB (bit 7 was 1).
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result bit 7 is set, otherwise cleared.
- V: Set if result bit 7 is changed, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

IPLE:	Instruction	HEX	Binary
	ROL (r2)	A1 D2	1010 0001 1101 0010

If working register 2 contains 146 (decimal) and register 146 contains 11001100B, after this instruction register 146 will contain 10011001B and the carry flag will be set to 1.



ROR

Rotate Right Byte


INSTRUCTION FORMAT:					No.	No.	OPC	OPC	Addr Mode		
						Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	2	6	C0	-	R	-
						2	6	C0	-	r*	-
						2	6	C1	-	(R)	-
						2	6	C1	-	(r)*	-

OPERATION:

BOB dst

 $\begin{array}{l} C \Leftarrow dst(0) \\ dst(7) \Leftarrow dst(0) \\ dst(n) \Leftarrow dst(n+1) \end{array} Where n=0-6 \end{array}$

The contents of the destination register are shifted one place to the right with bit 0 shifted into bit 7 and into the carry flag. The destination register can be directly or indirectly addressed.



FLAGS:

- C: Set if carry from LSB (bit 0 was 1).
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result bit 7 is set, otherwise cleared.
- V: Set if result bit 7 is changed, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

.E:	Instruction	HEX	Binary
	ROR R32	C0 20	1100 0000 0010 0000

If the carry flag is set to one and register 32 contains 11001100B, after this instruction register 32 will contain 01100110B and the carry flag will be reset to zero.



RRC

Rotate Right Through Carry Byte


RRC dst

INS	INSTRUCTION FORMAT:					No.	No.	OPC	OPC	Addr Mode	
						Bytes	Cycl	(HEX)	XTN	dst	src
ſ	OPC]	[dst	3	2	6	D0	-	R	-
						2	6	D0	-	r*	-
						2	6	D1	-	(R)	-
						2	6	D1	-	(r)*	-

OPERATION:

 $\begin{array}{l} dst(7) \Leftarrow C \\ C \Leftarrow dst(0) \\ dst(n) \Leftarrow dst(n+1) \quad \mbox{Where } n{=}0{-}6 \end{array}$

The contents of the destination register are shifted one place to the right with bit 0 shifted into the carry flag and the carry flag shifted into bit 7. The destination register can be directly or indirectly addressed.



FLAGS:

- C: Set if carry from LSB (bit 0 was 1).
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result bit 7 is set, otherwise cleared.
- V: Set if result bit 7 is changed, otherwise cleared.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
RRC (R32)	D1 20	1101 0001 0010 0000

If the carry flag is zero, register 32 contains 155 and register 155 contains 00110011B, after this instruction register 155 will contain 00011001B and the carry flag will be set to 1.




RRCW

Rotate Right Through Carry Word

RRCW dst

INSTRUCTION FORMAT:						No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
						bytes	Cyci			dst	src
I	OPC]	[dst,0]	2	8	36	-	RR	-
						 2	8	36	-	rr*	-

- FLAGS: C: Set if carry from LSB (bit 0 was 1).



- Z: Undefined.
- S: Set if the result bit 15 is set, otherwise cleared.
- V: Set if result bit 15 is changed, cleared otherwise.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:	Instruction	HEX	Binary
	RRCW R32	36 20	0011 0110 0010 0000

If the carry flag is set and register 32 pair contains 11001100/11001100B, after this instruction register 32 will contain 11100110/01100110B and the zero flag will be reset to 0.



PEA

Push Effective Address on System Stack

PEA src

INS	INSTRUCTION FORMAT:								No.	No. Cvcl	OPC	OPC	Addr Mode	
									Bytes	Cyci	(HEX)	XTN	dst	src
[OPC]	[XTN]	[src,0]	4	20	8F	01	-	N(RR)
۱۲.	ofs]							4	20	8F	01	-	NN(rr)*
[OPC]	I	XTN]	[src,1]	5	26	8F	01	-	NN(RR)
I	ofs l]	ĺ	ofs h]				5	26	8F	01	-	NN(rr)*

OPERATION: SSP \leftarrow SSP - 2

 $(SSP \leftarrow SSP - 2)$ $(SSP) \leftarrow RR + "a" (Where "a" is the immediate value N or NN)$ The present value of the SSP is decremented by 2 and the content of RR summedwith the offset is pushed onto the system stack.

FLAGS: No flag affected.

P

EXAMPLE:

Instruction	HEX	Binary
PEA 16(RR32)	8F 01 20 10	1000 1111 0000 0001 0010 0000 0001 0000

The content of register pair RR32 is 1024, to this value is added the immediate value 16 and the result is pushed into the stack location pointed by the pre-decremented system stack pointer.



PEAU

Push Effective Address on User Stack

PEAU src

INS	STRUCTI	ON I	-OR	MAT:					No.	No.	OPC	OPC	Addı	Mode
									Bytes	Cycl	(HEX)	XTN	dst	src
ſ	OPC]	[XTN]	[src,0]	4	20	8F	03	-	N(RR)
1	ofs]							4	20	8F	03	-	N(rr)*
[OPC]	[XTN]	[src,1]	5	26	8F	03	-	NN(RR)
1	ofs l]	[ofs h]				5	26	8F	03	-	NN(rr)*

OPERATION: USP \leftarrow USP - 2

 $(USP) \leftarrow RR + "a"$ (Where "a" is the immediate value N or NN) The present value of the USP is decremented by 2 and the contents of RR summed with the offset is pushed into the user stack.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	PEAU 16(RR32)	8F 03 20 10	1000 1111 0000 0011 0010 0000 0001 0000

The content of register pair RR32 is 1024, to this value is added the immediate value 16 and the result is pushed into the stack location pointed by the pre-decremented user stack pointer.



POP

Pop Byte from System Stack

POP dst

INS	OPC 1 [dst 1					No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
						Dytes	Cyci	(ПЕЛ)	ATIN	dst	src
1	OPC]	[dst]	2	10	76	-	R	-
1						2	10	76	-	r*	-
						2	10	77	-	(R)	-
						2	10	77	-	(r)*	_

OPERATION: $dst \leftarrow (SSP)$

$SSP \leftarrow SSP + 1$

The contents of the system stack addressed by the system stack pointer are loaded into the destination location and then the system stack pointer is incremented automatically by one.

FLAGS: No flags affected

EXAMPLE:

Instruction	HEX	Binary
POP (r2)	77 D2	0111 0111 1101 0010

If the system stack pointer contains 2000 (decimal), working register 2 contains 52 (decimal) and system stack location 2000 contains 124 (decimal), after this instruction register 52 will contain 124 and the system stack pointer will contain 2001.



POPU

Pop Byte from User Stack

INS	TRUCTI	ON F	ORN	/AT:		No.	No. OPC OPC		Addr Mode dst sr R -	Mode	
						Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	2	10	20	-	R	-
						2	10	20	-	r*	-
						2	10	21	-	(R)	-
						2	10	21	-	(r)*	-

OPERATION: $dst \leftarrow (USP)$

$USP \leftarrow USP + 1$

The contents of the user stack addressed by the user stack pointer are loaded into the destination location and then the user stack pointer is increment automatically by one.

FLAGS: No flags affected.

EXAMPLE:

DODI det

Instruction	HEX	Binary
POPU (r2)	21 D2	0010 0001 1101 0010

If the user stack pointer contains 2000 (decimal), working register 2 contains 52 (decimal) and user stack location 2000 contains 124 (decimal), after this instruction register 52 will contain 124 and the user stack pointer will contain 2001.



POPUW

Pop Word from User Stack

POPUW dst

INS	INSTRUCTION FORMAT:						No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
						Bytes	Cyci			dst	src
I	OPC]	[dst,0]	2	14	B7	-	RR	-
						2	14	B7	-	rr*	-

OPERATION: $dst \leftarrow (USP)$

 $USP \leftarrow USP + 2$

The contents of the user stack addressed by the user stack pointer are loaded into the destination register pair and the user stack pointer is automatically increment by two.

FLAGS: No flags affected.

EXAMPLE:

.E:	Instruction	HEX	Binary
	POPUW rr2	B7 D2	1011 0111 1101 0010

If the user stack pointer contains 2000 (decimal), user stack location 2000 contains 11 (hex) and user stack location 2001 contains 24 (hex), after this instruction working register 2 will contain 11 (hex), working register 3 will contain 24 (hex) and the user stack pointer will contain 2002.



POPW

Pop Word from System Stack

POPW dst

INS	TRUCTI	ON F	OR	MAT:		No.	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode		
						Bytes	Cyci	(HEX)	ATIN	dst	src	
Ľ	OPC]	[dst,0]	2	14	75	-	RR	-	
						2	14	75	-	rr*	-	

OPERATION: $dst \leftarrow (SSP)$

SSP ⇐ SSP + 2

The contents of the system stack pointer are loaded into the destination register pair and the system stack pointer is automatically incremented by two.

FLAGS: No flags affected.

EXAMPLE:

E:	Instruction	HEX	Binary
	POPW rr2	75 D2	0111 0101 1101 0010

If the system stack pointer contains 2000 (decimal), system stack location 2000 contains 11 (hex), system stack location 2001 contains 24 (hex), after this instruction working register 2 will contain 11 (hex), working register 3 will contain 24 (hex) and the system stack pointer will contain 2002.



PUSH

Push Byte on System Stack

PUSH src

INS	TRUCTI	ON F	OR	MAT:					No.	No.	OPC	OPC	Addr	Mode
									Bytes	Cycl	(HEX)	XTN	dst	src
1	OPC	1	[src]				2	10	66	-	-	R
									2	10	66	-	-	r*
									2	10	F7	-	-	(R)
									2	10	F7	-	-	(r)*
[OPC]	[XTN]	[src]	3	16	8F	F1	-	#N

OPERATION: SSP \leftarrow SSP - 1

 $(SSP) \Leftarrow src$

The system stack pointer is decremented automatically by one and then the operand loaded into the location addressed by the decremented system stack pointer.

FLAGS: No flags affected.

EXAMPLE:

Instruction	HEX	Binary	
PUSH (R32)	F7 20	1111 0111 0010 0000	

If the system stack pointer contains 2000 (decimal), register 32 contains 100 and register 100 contains 60 (decimal), after this instruction system stack pointer location 1999 will contain 60.



PUSHU

Push Byte on User Stack

PUSHU src

INS	NSTRUCTION FORMAT:						No. Bytes	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode			
							Bytes	Cyci	(HEX)	XIN	dst	src		
[OPC]	[src]				2	10	30	-	-	R
									2	10	30	-	-	r*
									2	10	31	-	-	(R)
									2	10	31	-	-	(r)*
[OPC]	[XTN]	ſ	src]	3	16	8F	F3	-	#N

OPERATION: USP \leftarrow USP - 1

(USP) ⇐ src

The user stack pointer is decremented automatically by one and then the contents of the source operand loaded into the location addressed by the decremented user stack pointer.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	PUSHU #20	8F F3 14	1000 1111 1111 0011 0001 0100

If the user stack pointer contains 2000 (decimal), after this instruction user stack pointer location 1999 will contain 20.



PUSHUW

Push Word on User Stack

PUSHUW src

INS	INSTRUCTION FORMAT:							No.	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode			
									Bytes	Cyci			dst	src	
[OPC]	[src,0]					2	12	B6	-	-	RR
										2	12	B6	-	-	rr*
[[OPC src l]]	[XTN]	[src h]		4	20	8F	C3	-	#NN

OPERATION: USP \leftarrow USP - 2

 $(\mathsf{USP}) \Leftarrow \mathsf{src}$

The user stack pointer is automatically decremented by two and then the contents of the source operand is loaded into the user stack.

FLAGS: No flags affected.

EXAMPLE:	Instruction	HEX	Binary
	PUSHUW RR32	B6 20	1011 0110 0010 0000

If the stack pointer contains 2000 (decimal) and register pair 32 contains 6000 (hex), after this instruction the user stack pointer will contain 1998, user stack location 1999 will contain 00 (hex) and user stack location 1998 will contain 60 (hex).

NOTE: See also PEAUW instruction.



PUSHW

Push Word on System Stack

PUSHW src													
INSTRUCTION	FORM/	AT:						No.	No.	OPC	OPC	Addr	Mode
								Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[5	src,0]					2	12	74	-	-	RR
								2	12	74	-	-	rr*
[OPC] [src l]	[XTN]	[src h]		4	20	8F	C1	-	#NN
OPERATION:		SP ⇐ SS SP) ⇐ s											
										ed by two em stac		en the o	con-
FLAGS:	No	flag aff	ected	Ι.									
EXAMPLE:	lı	nstructio	on			HEX				Bi	nary		
	PL	JSHW RI	R32			74 20			0	111 0100	0010 0	000	
	600 sta	00 (hex), afte	ert th	is instr	uction t	he sy	stem sta	ack poi	nd regist nter will stack loc	contain	1998, s	system
	~												

NOTE: See also PEAW instruction.



Subtract with carry (byte) Register, Register

SBC dst,src

INS	TRUCTI	ON FORMAT:	No.	No. Cycl	OPC	OPC XTN	Addr Mode		
			Bytes	Cyci	(HEX)		dst	src	
ſ	OPC] [dst src]	2	6	22	-	r	r	
			2	6	23	-	r	(r)	
[OPC] [src] [dst]	3	10	24	-	R	R	
			3	10	24	-	r*	R	
			3	10	24	-	R	r*	
I	OPC] [src] [XTN dst]	3	10	E6	-	(r)	R	
			3	10	E6	2	(r)	r*	
[OPC] [XTN src] [dst]	3	10	E7	2	R	(r)	

OPERATION: $dst \leftarrow dst - src - C$

The source byte, along with the carry, is subtracted from the destination byte and the result is stored in the destination byte. The source and destination byte can be addressed either directly or indirectly.

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:	Instruction	HEX	Binary
	SBC r8,(r4)	23 84	0010 0011 1000 0100

If the carry flag is reset, working register 8 contains 100 (decimal), working register 4 contains 200 (decimal) and register 200 contains 25 (decimal), after this instruction working register 8 will contain 75.



Subtract with carry (byte) Register, Memory

SBC dst,src

INS	NSTRUCTION FORMAT:							No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[XTN src,1]	[dst]	3	12	72	2	R	(rr)	а
							3	12	72	2	r*	(rr)	а
							3	16	B4	2	R	(rr)+	b
							3	16	B4	2	r*	(rr)+	b
							3	16	C2	2	R	-(rr)	с
							3	16	C2	2	r*	-(rr)	С
[OPC]	[ofs,1 src,0]	I	XTN d	st]	3	22	60	2	r	rr(rr)	а
I	OPC]	[XTN src,1]	ĺ	ofs]	4	24	7F	2	R	N(rr)	a
1	dst	1					4	24	7F	2	r*	N(rr)	а
[[OPC src 1]]	[XTN dst]	[src h]	4	18	C4	2	r	NN	а
Į	OPC]	[XTN src,0]	[ofs h]	5	26	7F	2	R	NN(rr)	а
L	ofs l]	[dst]				5	26	7F	2	r*	NN(rr)	a

OPERATION a: dst ⇐ dst - src - C

The source byte, along with the carry, is subtracted from the destination byte and the result is stored in the destination byte. The destination byte is held in the destination register. The source byte can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst - src - C$ $rr \leftarrow rr + 1$

The source byte, along with the carry, is subtracted from the destination byte and the result stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are incremented after the SBC has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

 $dst \Leftarrow dst - src - C$

The source byte, along with the carry, is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are decremented before the SBC is carried out.



Subtract with carry (byte) Register, Memory

SBC dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:	Instruction	HEX	Binary					
	SBC r8,6(rr4)	7F 25 06 D8	0111 1111 0010 0101 0000 0110 1101 1000					

If the carry flag is set, working register 8 contains 110 (decimal), working register pair 4 contain 4200 (decimal)



Subtract with carry (byte) Memory, Register

SBC dst,src

INS	ISTRUCTION FORMAT:							No.	OPC (HEX)	OPC XTN	Addr Mode		Oper
							Bytes	Cycl			dst	src	
Ι	OPC]	[XTN dst,0]	[src]	3	18	72	2	(rr)	R	а
							3	18	72	2	(rr)	r*	а
							3	22	B4	2	(rr)+	R	b
							3	22	B4	2	(rr)+	r*	b
							3	22	C2	2	-(rr)	R	с
							3	22	C2	2	-(rr)	r*	с
[OPC]	[ofd, 1 dst, 1]	[XTN src]	3	24	60	2	rr(rr)	r	a
I	OPC]	[XTN dst,1]	[ofd]	4	26	26	2	N(rr)	R	а
I	src]					4	26	26	2	N(rr)	r*	а
[[OPC dst l]]	[XTN src]	[dst h]	4	20	C5	2	NN	r	а
[OPC]	[XTN dst,0]	[ofd h]	5	28	26	2	NN(rr)	R	а
L	ofd l]	[src]				5	28	26	2	NN(rr)	r*	a

OPERATION a: dst ⇐ dst - src - C

The source byte, along with the carry, is subtracted from destination byte and the result is stored in the destination byte. The source byte is held in the source register. The destination byte can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst - src - C$ $rr \leftarrow rr + 1$

The source byte, along with the carry, is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the source register, the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the SBC has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

 $dst \Leftarrow dst - src - C$

The source byte, along with the carry, is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the source register , the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the SBC is carried out.



Subtract with carry (byte) Memory, Register

SBC dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

:	Instruction	HEX	Binary
	SBC (rr8)+,R255	B4 28 FF	1011 0100 0010 1000 1111 1111

If the carry flag is set, working register pair 8 contains 4028 (decimal) memory location 4028 contains 110 (decimal) and register 255 contains 101 (decimal), after this instruction memory location 4028 will contain 8 and working register pair 8 will contain 4029.



Subtract with carry (byte) Memory, Memory

SBC dst,src

INSTRUCTION FORMAT:							No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
							Bytes	Cyci			dst	src
ſ	OPC] [XTI	src,0]	[dst,0]	3	20	73	2	(RR)	(rr)
							3	20	73	2	(rr)*	(rr)

OPERATION: $dst \leftarrow dst - src - C$

The source byte, along with the carry, is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the memory location addressed by the destination register pair.

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE

PLE:	Instruction	HEX	Binary
	SBC (rr4),(rr8)	73 28 D4	0111 0011 0010 1000 1101 0100

If the carry flag is set, working register pair 4 contains 2800 (decimal), memory location 2800 contains 46 (decimal), working register pair 8 contains 4200 (deciamal) and memory location 4200 contains 45 (decimal), after this instruction memory location 2800 will contain 0.



Subtract with carry (byte) All, Immediate

SBC dst,src

INS	STRUCTI	ON I	=OF	RMAT:					No. Bytes	No. Cvci			Addr Mode	
									Bytes	s Cyci		XTN	dst	src
[OPC]	[dst]	[src]	3	10	25	-	R	#N
									3	10	25	-	r*	#N
[OPC]	[XTN dst,	0]	[src]	3	16	F3	2	(rr)	#N
[[OPC dst h]]	[[XTN dst 1]]	[src]	5	24	2F	21	NN	#N

OPERATION: $dst \leftarrow dst - src - C$

The source byte, along with the carry, is subtracted from the destination byte and the result is stored in the destination byte. The source byte is the immediate value in the operand, the destination byte can be in memory or in the register file.

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

:	Instruction	HEX	Binary
	SBC (rr8),#32	F3 28 20	1111 0011 0010 1000 0010 0000

If the carry flag is set, working register pair 8 contains 4028 (decimal) and memory location 4028 contains 74 (decimal), after this instruction memory location 4028 will contain 41.



Subtract With Carry (Word) - Register, Register

SBCW dst,src

INS	TRUCT	ON FORMAT:	No. Bytes	No.	OPC	OPC	Addr Mode	
				Cycl	(HEX)	XTN	dst	src
[OPC] [dst,0 src,0]	2	10	2E	-	rr	rr
ſ	OPC] [src,0] [dst,0]	3	12	27	-	RR	RR
			3	12	27	-	rr*	RR
			3	12	27	-	RR	rr*
[OPC] [src,0] [XTN dst]	3	14	96	2	(r)	RR
			3	14	96	2	(r)	rr*
[OPC] [XTN src] [dst,0]	3	14	A6	2	RR	(r)
			3	14	A6	2	rr*	(r)

OPERATION: $dst \leftarrow dst - src - C$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source and destination word can be addressed either directly or indirectly.

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set indicating borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:	Instruction	HEX	Binary			
	SBCW (r8),RR64	96 40 28	1001 0110 0100 0000 0010 1000			

If the carry flag is set, register pair 64 contains 1102 (decimal), working register 8 contains 200 (decimal) and register pair 200 contains 2550 (decimal), after this instruction register pair 200 will hold 1447.



Subtract With Carry (Word) - Register, Memory

SBCW dst,src

INSTRUCTION FORMAT:						No.	No.	OPC	OPC	Addr Mode		Oper	
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,0 src,1]				2	16	2E	-	rr	(rr)	а
[OPC]	[XTN src,0]	Ι	dst,0]	3	18	7E	2	RR	(rr)	а
l	OPC]	[XTN src,1]	I	dst,0]	3	22	D5	2	RR	(rr)+	b
							3	22	D5	2	rr*	(rr)+	b
							3	24	C3	2	RR	-(rr)	С
							3	24	C3	2	rr*	-(rr)	С
E	OPC]	[ofs,0 src,0]]	XTN dst	,0]	3	24	60	2	rr	rr(rr)	а
[OPC]	[XTN src,1]	[ofs]	4	28	86	2	RR	N(rr)	а
I	dst,0]					4	28	86	2	rr*	N(rr)	a
[[OPC src l]]	[XTN dst,0]	[src h]	4	22	E2	2	rr	NN	а
I	OPC]	[XTN src,0]	[ofs h]	5	30	86	2	RR	NN(rr)	а
Ľ	ofs l]	[dst,0]				5	30	86	2	rr*	NN(rr)	а

OPERATION a: $dst \leftarrow dst - src - C$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst - src - C$ $rr \leftarrow rr + 2$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the subtraction has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ dst - src - C

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the subtraction is carried out.



Subtract With Carry (Word) - Register, Memory

SBCW dst,src (Cont'd)

FLAGS:

C: Cleared if carry from MSB of result, otherwise set indicating borrow.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

IPLE:	Instruction	HEX	Binary
	SBCW RR64,-(rr4)	C3 25 40	1100 0011 0010 0101 0100 0000

If the carry flag is set, working register pair 8 contains 1184 (decimal), register pair 64 contains 5000 (decimal) and memory pair 1182 contains 1100 (decimal), after this instruction register pair 64 will contain 3899 and register pair 4 will contain 1182.



Subtract With Carry (Word) - Memory, Register

SBCW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,1 src,0]				2	30	2E	-	(rr)	rr	a
[OPC]	[XTN dst,1]	[src,0]	3	32	BE	2	(rr)	RR	а
[OPC]	[XTN dst,0]	[src,0]	3	34	D5	2	(rr)+	RR	b
							3	34	D5	2	(rr)+	rr*	b
							3	32	C3	2	-(rr)	RR	с
							3	32	C3	2	-(rr)	rr*	с
[OPC]	[ofd,0 dst,1]]	XTN src,	, 0]	3	36	60	2	rr(rr)	rr	a
[OPC]	[XTN dst,1]]	ofd]	4	38	86	2	N(rr)	RR	а
μ	src,1	J					4	38	86	2	N(rr)	rr*	а
[[OPC dst l]]	[XTN src,1]	[dst h]	4	36	E2	2	NN	rr	a
[OPC	1	[XTN dst,0]	[ofd h]	5	40	86	2	NN(rr)	RR	а
L	ofd l]	[src,1]				5	40	86	2	NN(rr)	rr*	а

OPERATION a: $dst \leftarrow dst - src - C$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is held in the source register. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst - src - C$

rr ⇔ rr + 2

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the source register, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the subtraction has been carried out.

OPERATION c: rr ⇐ rr - 2

 $dst \leftarrow dst - src - C$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the source register , the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the subtraction is carried out.



Subtract With Carry (Word) - Memory, Register

SBCW dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set indicating borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

MPLE:	Instruction	HEX	Binary
	SBCW (rr4)+,RR64	D5 24 40	1101 0101 0010 0100 0100 0000

If the carry flag is set, register pair 64 contains 1250 (decimal), working register pair 4 contains 1064 (decimal) and memory pair 1064 contains 11750, after this instruction has been carried out memory pair 1064 will contain 499 and workig register pair 4 will contain 1066.



SBCW

Subtract With Carry (Word) - Memory, Memory

SBCW dst,src

INS	TRUCI	TION FORMAT:	No. Bvtes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
			Dytes	Cyci			dst	src
[OPC] [dst,1 src,1]	2	34	2E	-	(rr)	(rr)

OPERATION: $dst \leftarrow dst - src - C$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the memory location addressed by the destination register pair.

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set indicating borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

Instruction	HEX	Binary
SBCW (rr4),(rr6)	2E 57	0010 1110 0101 0111

If the carry flag is zero, working register pair 6 contains 1002 (decimal), memory pair 1002 contains 2300 (decimal), working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 2700 (decimal), after this instruction memory pair 1060 will contain 400.



SBCW

Subtract With Carry (Word) - All, Immediate

SBCW dst,src

INS	STRUCTI	ON I	FORMAT:				No.	No.	OPC	OPC	Addr Mode	
							Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst,1]	[src h]	4	14	27	-	RR	#NN
ſ	src 1]					4	14	27	-	rr*	#NN
[[OPC src l]	[XTN dst,0]	[src h]	4	34	BE	2	(rr)	#NN
[[OPC src h]]	[XTN dst,1] [src l]	[ofd]	5	38	06	2	N(rr)	#NN
[[OPC ofd 1]	[XTN dst,0] [src h]] [ofd h src l]	6	40	06	2	NN(rr)	#NN
[[OPC src l]	[XTN] [dst h]	[[src h dst l]	6	40	36	21	NN	#NN

OPERATION: $dst \leftarrow dst - src - C$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set indicating borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE: Instruction HEX Binary SBCW RR64,#4268 27 41 10 AC 0010 0111 0100 0001 0000 1010 1100

If the carry flag is zero, register pair 64 contains 5000 (decimal), after this instruction has been carried out register pair 64 will contain the decimal value 732.



SCF

Set Carry Flag

SCF

INSTRUCTION F	ORMAT:		No.	No. Cycl	OPC	OPC	Addr Mode	
			Bytes	Cyci	(HEX)	XTN	dst	src
[OPC]			1	6	01	-	-	-
OPERATION:	$C \Leftarrow 1$ The carry flag is se	et to 1.						
FLAGS:	C: Set to one. No other flags affe	ected.						
EXAMPLE:	Instruction	HEX			Bi	nary		
	SCF	01			0000	0001		

Regardless of its prior condition, after this instruction the carry flag will be set to one.



SDM

Set Data Memory

SDM

INST	RUCTI	ON FORMAT:	No. Bvtes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
			bytes	Cyci			dst	src
[OPC]	1	6	FE	-	-	-

OPERATION: Set Data Memory.

This instruction selects the data memory space. After this instruction all instructions that address memory are related to the data space. This instruction sets to one bit 0 of the Flag Register R231.

FLAGS: No flags affected.



SLA

Shift Left Arithmetic Byte

SLA dst

INS	STRUCT	ON F	FORMAT:	No.	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode	
				Bytes	Cyci	(ПЕХ)		dst	src
[OPC]	[dst dst]	2	6	42	-	r	-
1	OPC]	[dst] [dst]	3	10	44	-	R	-
[OPC]	[XTN dst,0] [dst,0]	3	20	73	4	(rr)	-

OPERATION: dst C \leftarrow dst(7)

dst(0) ⇐ 0

 $dst(n+1) \Leftarrow dst(n)$ where n=0-6

The content of the destination register are shifted one place to the left with the most significant bit shifted into the carry flag and a zero shifted into bit 0. The destination register can be directly or indirectly addreced.

FLAGS:

- C: Set if MSB set, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:	Instruction	HEX	Binary
	SLA r6	44 66	0100 0100 0110 0110

If working register 6 contains A4 hex, after this instruction the carry bit will be set and working register 8 will contain 68 hex.

NOTE: This instruction is logically and functionally equivalent to the ADD dst, dst operation and is encoded in an assembler macro function.



SLAW

Shift Left Arithmetic Word

SLAW dst

INS	INSTRUCTION FORMAT:									No.	No. Cvcl	OPC (HEX)	OPC	Addr Mode	
										Bytes	Cyci	(HEX)	XTN	dst	src
[OPC]	[(ist dst	:]					2	10	4E	-	rr	-
I	OPC]	[dst,0]	[dst,0]		3	12	47		RR	-
ſ	OPC]	[dst,1]	[dst,1]		2	32	4E	-	(rr)	-

OPERATION: dst C \leftarrow dst(15) dst(0) \leftarrow 0

 $dst(n+1) \leftarrow dst(n)$ where n=0-14

The content of the destination register are shifted one place to the left with the most significant bit shifted into the carry flag and a zero shifted into bit 0. The destination register can be directly or indirectly addressed.

FLAGS:

- C: Set if MSB set, otherwise cleared.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined
- H: Undefined

 EXAMPLE:
 Instruction
 HEX
 Binary

 SLAW RR4
 47 08 08
 0100 0111 0000 1000 0000 1000

If working register pair 4 contains A438 hex, after this instruction the carry bit will be set and working register pair 4 will contain 6870 hex.

NOTE: This intruction is logically and functionally equivalent to the ADD dst, dst operation and is encoded in an assembler macro function.



SPM

Set Program Memory

SPM

INSTRUCTION FORMAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
	Dytes	Cyci	(1167)		dst	src
[OPC]	1	6	EE	-	-	-

OPERATION: Set Program Memory.

This instruction selects the program memory space. After this instruction all instructions that address memory are related to the program space. This instruction sets to zero bit 0 of the Flag Register R231.

FLAGS: No flags affected.



SPP

Set Page Pointer

SPP src

INSTRUCTION FORMAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
	Dytes	Cyci	(ПЕЛ)		dst	src
[OPC] [src ,1,0]	2	6	C7	-	-	N

OPERATION: Set to N the Page Pointer Register (R234), where $0 \le N \le 63$

This instruction selects one of the 64 pages available to be used for the storage of control information relevant to particular peripherals. Each page is composed of 16 registers based on the top group (F) of the register file. After selecting a page any address on the top group (R240-R255) will be referred to the selected page.

FLAGS: No flags affected.

EXAMPLE:

Instruction	HEX	Binary
SPP #5	C7 16	1100 0111 0001 0110

This instruction will select page 5 of paged registers. Then operations addressing group F of the register file are related to page 5.



SRA

Shift Right Arithmetic Byte

SRA dst


INS	TRUCTI	ON F	ORN	/AT:		No.		OPC (HEX)	OPC XTN	Addr Mode	
						Bytes	Cyci	(HEX)	XIN	dst	src
[OPC]	[dst]	2	6	E0	-	R	-
						2	6	E0	-	r*	-
						2	6	E1	-	(R)	-
						2	6	E1	-	(r)*	-

OPERATION: $dst(7) \leftarrow dst(7)$ $C \leftarrow dst(0)$

 $C \leftarrow dst(0)$ dst(n) $\leftarrow dst(n+1)$ Where n=0-6

The contents of the destination register are shifted one place to the right with the bit 0 shifted into the carry flag. Bit 7 (the sign bit) is unchanged but its value is also carried into bit position 6. The destination register can be directly or indirectly addressed.

FLAGS: C: Set if carry from MSB of result, otherwise cleared.



- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if result bit 7 is changed, otherwise cleared.
- D: Always reset to zero.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

Instructio	n HEX	Binary
SRA (r2)	E1 D2	1110 0001 1101 0010

If the carry flag is one, working register 2 contains 137 (decimal) and register 137 contains 11001100, after this instruction register 137 will contain 11100110 and the carry flag will be zero.



SRAW

Shift Right Arithmetic Word


SRAW dst

INS	TRUCTI	ON FO	RMAT:		No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
					Dytes	Cyci			dst	src
[OPC] [dst,0]	2	8	2F	-	RR	-
					2	8	2F	-	rr*	-

OPERATION:

 $dst(15) \Leftarrow dst(15)$ $C \Leftarrow dst(0)$ $dst(n) \Leftarrow dst(n+1)$ where n=0-14 The contents of the destination rec

The contents of the destination register pair are shifted one place to the right with bit 0 shifted into the carry flag. Bit 15 (the sign bit) is unchanged but its value is also carried into bit position 14.



FLAGS:

C: Set if carry from LSB (bit 0 was 1).

- Z: Undefined.
- S: Set if the result is negative, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE: Instruction HEX Binary SRAW rr2 2F D2 0010 1111 1101 0010

If the carry flag is one, working register pair 2 contains 11001100/11001100B, after this instruction working register pair 2 will contain 11100110/01100110B and the carry flag will be zero.



SRP

Set Register Pointer

SRP src

INS	TRUCT	ION F	FOF	MAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
					bytes	Cyci			dst	src
ſ	OPC]	E	src,0,0,0]	2	6	C7	-	-	Ν

OPERATION: Set Register Pointer

This instruction selects one pair of the thirty-two groups of 8 registers available in the register file. See the section dealing with register pointing possibilities in chapter one for further informations. The pair will always start from the lowest even number equal or lower to the number given in the instruction.

When this instruction is followed by a SRP1 instruction, that is when the mode is changed to the twin working register groups, an 8 register group is selected, equivalent to the SRP0 instruction.

After having selected the window pair every absolutely addressed register that refers to group D (R208-R223) will be referenced to the working window pair.

FLAGS: No flags affected.

EXAMPLE:

LE:	Instruction	HEX	Binary
	SRP #3	C7 18	1100 0111 0001 1000

The first instruction will select the second pair of windows available in the register file (R16-R31). The second instruction therefore will load in the third register of the pair of windows the immediate value, that is it will load in register R19 the value 10 (decimal). The register R213 in the third instruction is equivalent to r5. After this instruction register R21 will contain 20 (decimal).



SRP0

Set Register Pointer 0

INSTRUCTION	FORMAT:	No.	No.	OPC	OPC	Addr	Mode
		Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[src 1,0,0]	2	6	C7	-	-	#N
OPERATION:	refer to one of the	er 0 ivates the twin register mod thirty-two available groups ir			•	r pointe	r 0 wi
	R208 and R215 wi	naving selected the appropri Il be equivalent to working re ted to by RP0.			, 0		
FLAGS:	•	Il be equivalent to working re			, 0		
FLAGS: EXAMPLE:	R208 and R215 wi to the window poin	Il be equivalent to working re		s r0-r7 aı	, 0		

fore load in the third register of the selected window H24-H31. The second instruction will therefore load in the third register of the selected window the immediate data, that is register R27 will contain 10 (decimal). The third instruction will load in the sixth working register, that is R29, the value 20 (decimal).



SRP1

Set Register Pointer 1

SRP1 src

INSTRUCTION FORMAT:	No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
	Dytes	Cyci		ATIN	dst	src
[OPC] [src 1,0,1]	2	6	C7	-	-	#N

OPERATION: Set Register Pointer 1

This instruction activates the twin register mode and therefore register pointer 1 will refer to one of the thirty-two available in the register file.

In particular after having selected the appropiate window every register between R216 and R223 will be equivalent to working registers r8-r15 and therefore will refer to the window pointed to by RP1.

FLAGS: No flags affected.

EXAMPLE:

Instruction	struction HEX Binary				
SRP #3	SRP1 #2	C7 15			

The first instruction will select the window pair R16-R31. With the second instruction the mode will be changed to the twin register groups and register RP0 will point to R24-R31 while register RP1 will point to R16-R23. The first load instruction will therefore refer to register pointer zero since the value of the short register is between 0-7 and will place the value 10 (decimal) into R19. The second load refers to register pointer one since the value of the short register is between 8-15 and will place 20 (decimal) into R26.



Subtract (byte) Register, Register

SUB dst,src

INS	TRUCTI	ON I	ORM	IAT:					No.	No.	OPC	OPC XTN	Addr	Mode
									Bytes	Cycl	(HEX)		dst	src
[OPC]	[ds	t src]				2	6	52	-	r	r
									2	6	53	-	r	(r)
[OPC]	[src]	[dst]	3	10	54	-	R	R
									3	10	54	-	r*	R
									3	10	54	-	R	r*
[OPC]	[src]	[X	TN dst]	3	10	E6	5	(r)	R
									3	10	E6	5	(r)	r*
[OPC]	[X1	N src]	[dst]	3	10	E7	5	R	(r)

OPERATION:

dst ⇐ dst - src

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The source and destination byte can be addressed either directly or indirectly.

FLAGS:

C: Cleared if carry from MSB of result, set otherwise indicating a borrow.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:	Instruction	HEX	Binary
	SUB (r8),R255	E6 FF 58	1110 0110 1111 1111 0101 1000

If working register 8 contains 28 (decimal), register 28 contains 43 (decimal) and register 255 contains 21 (decimal), after this instruction register 28 will contain 22.



Subtract (byte) Register, Memory

SUB dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
I	OPC]	[XTN src,1]	I	dst]	3	12	72	5	R	(rr)	а
							3	12	72	5	r*	(rr)	а
							3	16	B4	5	R	(rr)+	b
							3	16	B4	5	r*	(rr)+	b
							3	16	C2	5	R	-(rr)	С
							3	16	C2	5	r*	-(rr)	С
[OPC]	[ofs,1 src,0]	[XTN dst]	3	22	60	5	r	rr(rr)	а
[OPC]	[XTN src,1]	[ofs]	4	24	7F	5	R	N(rr)	а
I	dst]					4	24	7F	5	r*	N(rr)	а
[[OPC src l]]	[XTN dst]	[src h]	4	18	C4	5	r	NN	а
I	OPC]	[XTN src,0]	[ofs h]	5	26	7F	5	R	NN(rr)	а
1	ofs l	1	[dst]				5	26	7F	5	r*	NN(rr)	а

OPERATION a: $dst \leftarrow dst - src$

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The destination byte is held in the destination register. The source byte can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst - src$ $rr \leftarrow rr + 1$

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are incremented after the SUB has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst ⇐ dst - src

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the destination register. The contents of the source register pair are decremented before the SUB is carried out.



Subtract (byte) Register, Memory

SUB dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE: Instruction HEX Binary SUB r8,(rr4) 72 55 D8 0111 0010 0101 0101 1101 1000

If working register 8 contains 213 (decimal), working register pair 4 contain 4200 (decimal) and memory location 4200 contains 25 (decimal), after this instruction register 8 will contain 188.



Subtract (byte) Memory, Register

SUB dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	AIN	dst	src	
[OPC]	[XTN dst,0]	[src]	3	18	72	5	(rr)	R	а
							3	18	72	5	(rr)	r*	а
							3	22	B4	5	(rr)+	R	b
							3	22	B4	5	(rr)+	r*	b
							3	22	C2	5	-(rr)	R	с
							3	22	C2	5	-(rr)	r*	С
[OPC]	[ofd,1 dst,1]	Ε	XTN src]	3	24	60	5	rr(rr)	r	а
Į	OPC	j	[XTN dst,1]	[ofd]	4	26	26	5	N(rr)	R	а
L	src	1					4	26	26	5	N(rr)	r*	а
[[OPC dst l]	[XTN src]	[dst h]	4	20	C5	5	NN	r	а
I	OPC]	[XTN dst,0]	[ofd h]	5	28	26	5	NN(rr)	R	а
L	ofd l]	[src]				5	28	26	5	NN(rr)	r*	а

OPERATION a: $dst \leftarrow dst - src$

The source byte is subtracted from destination byte and the result is stored in the destination byte. The source byte is held in the source register. The destination byte can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst - src$ $rr \leftarrow rr + 1$

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the source register, the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the SUB has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst ⇐ dst - src

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the source register , the destination byte is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the SUB is carried out.



Subtract (byte) Memory, Register

SUB dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXA

AMPLE:	Instruction	HEX	Binary
	SUB (rr8),R255	72 58 FF	0111 0010 0101 1000 1111 1111

If working register pair 8 contains 4028 (decimal) memory location 4028 contains 144 (decimal) and register 255 contains 22 (decimal), after this instruction memory location 4028 will contain 122.



Subtract (byte) Memory, Memory

SUB dst,src

INSTRUCTION FORMAT:					No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode	
						Dytes	Cyci	(ПЕЛ)		dst	src
I	OPC] [XTN src,0]	[dst,0]	3	20	73	5	(RR)	(rr)
						3	20	73	5	(rr)*	(rr)

OPERATION: $dst \leftarrow dst - src$

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The source byte is in the memory location addressed by the source register pair, the destination byte is in the memory location addressed by the destination register pair.

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EXAMPLE:

LE:	Instruction	HEX	Binary
	SUB (rr4),(rr8)	73 58 D4	0111 0011 0101 1000 1101 0100

If working register pair 4 contains 2800 (decimal), memory location 2800 contains 46 (decimal), working register pair 8 contains 4200 (deciamal) and memory location 4200 contains 45 (decimal), after this instruction memory location 2800 will contain 1.



Subtract (byte) All, Immediate

SUB dst,src

INS	NSTRUCTION FORMAT:							No.	No. Cvcl	OPC	OPC	Addr Mode		
									Bytes	Cyci	(HEX)	XTN	dst	src
ĩ	OPC]	[dst]	[src	3	3	10	55	-	R	#N
									3	10	55	-	r*	#N
[OPC]	I	XTN dst,0)]	[src]	3	16	F3	5	(rr)	#N
[[OPC dst h]	[[XTN dst l]]	[src]	5	24	2F	51	NN	#N

OPERATION: $dst \leftarrow dst - src$

The source byte is subtracted from the destination byte and the result is stored in the destination byte. The source byte is the immediate value in the operand, the destination byte can be in memory or in the register file.

FLAGS:

- C: Cleared if carry from MSB of result, set otherwise indicating a borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Always reset to one.
- H: Set if carry from low-order nibble occurred.

EV	AM	DL	E .
	HIV	FL.	Г.

Ξ:	Instruction	HEX	Binary
	SUB (rr8),#32	F3 58 20	1111 0011 0101 1000 0010 0000

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 74 (decimal), after this instruction memory location 4028 will contain 42.



Subtract (Word) - Register, Register

SUBW dst,src

INS	TRUCT	ON FORMAT:	No.	No.	OPC	OPC	Addr Mode	
			Bytes	Cycl	(HEX)	XTN	dst	src
[OPC] [dst,0 src,0]	2	10	5E	-	rr	rr
[OPC] [src,0] [dst,0]	3	12	57	-	RR	RR
			3	12	57	-	rr*	RR
			3	12	57	-	RR	rr*
[OPC] [src,0] [XTN dst]	3	14	96	5	(r)	RR
			3	14	96	5	(r)	rr*
E	OPC] [XTN src] [dst,0]	3	14	A6	5	RR	(r)
			3	14	A6	5	rr*	(r)

OPERATION:

 $\mathsf{dst} \Leftarrow \mathsf{dst} \text{ - } \mathsf{src}$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source and destination words can be addressed either directly or indirectly.

FLAGS:

C: Cleared if carry from MSB of result, otherwise set indicating borrow.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

Instruction HEX Binary SUBW (r8),RR64 96 40 58 1001 0110 0100 0000 0101 1000

If register pair 64 contains 1102 (decimal), working register 8 contains 200 (decimal) and register pair 200 contains 2550 (decimal), after this instruction register pair 200 will hold 1448.



Subtract (Word)	- Register,	Memory
-----------------	-------------	--------

SUBW dst,src

INS	TRUCTIO	NC	ORMAT:				No.	No.	OPC	OPC XTN	Addr Mode		Oper
							Bytes	Cycl	(HEX)	ATN	dst	src	
ſ	OPC]	[dst,0 src,1]				2	16	5E	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	5	RR	(rr)	а
[OPC]	[XTN src,1]	[dst,0]	3	22	D5	5	RR	(rr)+	b
							3	22	D5	5	rr*	(rr)+	b
							3	24	C3	5	RR	-(rr)	С
							3	24	C3	5	rr*	-(rr)	с
[OPC]	[ofs,0 src,0]	[XTN dst	,0]	3	24	60	5	rr	rr(rr)	а
[OPC]	[XTN src,1]]	ofs]	4	28	86	5	RR	N(rr)	а
1	dst,0]					4	28	86	5	rr*	N(rr)	а
[[OPC src l]	[XTN dst,0]	[src h]	4	22	E2	5	rr	NN	а
ſ	OPC]	[XTN src,0]	[ofs h]	5	30	86	5	RR	NN(rr)	а
I	ofs l]	[dst,0]				5	30	86	5	rr*	NN(rr)	а

OPERATION a: $dst \leftarrow dst - src$

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing.

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the subtraction has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ dst - src

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the subtraction is carried out.



Subtract (Word) - Register, Memory

SUBW dst,src (Cont'd)

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set indicating borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

Instruction	HEX	Binary
SUBW RR64,-(rr4)	C3 55 40	1100 0011 0101 0101 0100 0000

If working register pair 8 contains 1184 (decimal), register pair 64 contains 5000 (decimal) and memory pair 1182 contains 1100 (decimal), after this instruction register pair 64 will contain 3900 and register pair 4 will contain 1182.



Subtract (Word) - Memory, Register

SUBW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,1 src,0]				2	30	5E	-	(rr)	rr	а
ſ	OPC]	[XTN dst,1]	[src,0]	3	32	BE	5	(rr)	RR	а
[OPC]	[XTN dst,0]	[src,0]	3	34	D5	5	(rr)+	RR	b
							3	34	D5	5	(rr)+	rr*	b
							3	32	C3	5	-(rr)	RR	с
							3	32	C3	5	-(rr)	rr*	с
[OPC]	[ofd,0 dst,1]	[XTN src	,0]	3	36	60	5	rr(rr)	rr	а
[OPC]	[XTN dst,1]	[ofd]	4	38	86	5	N(rr)	RR	а
μ.	src,1	1					4	38	86	5	N(rr)	rr*	a
[[OPC dst l]	[XTN src,1]	[dst h]	4	36	E2	5	NN	rr	а
Į	OPC]	[XTN dst,0]	[ofd h]	5	40	86	5	NN(rr)	RR	а
L	ofd l]	[src,1]				5	40	86	5	NN(rr)	rr*	a

OPERATION a: dst ⇐ dst - src

The source word is subtracted from the destination word and the result is stored in the destination word. The source word is held in the source register. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst - src$ $rr \leftarrow rr + 2$

The source word is subtracted from the destination word and the result is stored in the destination word. The source word is in the source register, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the subtraction has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ dst - src

The source word, along with the carry flag, is subtracted from the destination word and the result is stored in the destination word. The source word is in the source register , the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the subtraction is carried out.



Subtract (Word) - Memory, Register

SUBW dst,src (Cont'd)

FLAGS:

C: Cleared if carry from MSB of result, otherwise set indicating a borrow.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

:	Instruction	HEX	Binary
	SUBW (rr4)+,RR64	D5 54 40	1101 0101 0101 0100 0100 0000

If register pair 64 contains 1250 (decimal), working register pair 4 contains 1064 (decimal) and memory pair 1064 contains 11750, after this instruction has been carried out memory pair 1064 will contain 500 and workig register pair 4 will contain 1066.



200/248

Subtract (Word) - Memory, Memory

SUBW dst,src

INSTRUCTION FORMAT:				No. Byte	No. S Cvc	OPC (HEX)	OPC XTN	Addr Mode	
				Dyte	SCyc			dst	src
[OPC]	[dst,1 src,1]	2	34	5E	-	(rr)	(rr)

OPERATION: dst ⇐ dst - src

The source word is subtracted from the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the memory location addressed by the destination register pair.

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set indicating borrow. Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:

Instruction	HEX	Binary
SUBW (rr4),(rr6)	5E 57	0101 1110 0101 0111

If working register pair 6 contains 1002 (decimal), memory pair 1002 contains 2300 (decimal), working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 2700 (decimal), after this instruction memory pair 1060 will contain 400.



Subtract (Word) - All, Immediate

SUBW dst,src

INS	TRUCTI	ON F	FORMAT:				No.	No.	OPC (HEX)	OPC XTN	Addr Mode	
							Bytes	Cycl			dst	src
[OPC]	[dst,1]	[src h]	4	14	57	-	RR	#NN
ſ	src 1]					4	14	57	-	rr*	#NN
[[OPC src 1]	[XTN dst,0]	[src h]	4	34	BE	5	(rr)	#NN
[[OPC src h]	[XTN dst,1] [src l]	[ofd]	5	38	06	5	N(rr)	#NN
[[OPC ofd 1]	[XTN dst,0] [src h]] [ofd h src l]	6	40	06	5	NN(rr)	#NN
[[OPC src l]	[XTN] [dst h]] [src h dst l]]	6	40	36	51	NN	#NN

OPERATION:

dst ⇐ dst - src

The source word is subtracted from the destination word and the result is stored in the destination word. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Cleared if carry from MSB of result, otherwise set indicating borrow.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result is less then zero, otherwise cleared.
- V: Set if arithmetic overflow occurred, cleared otherwise.
- D: Undefined.
- H: Undefined.

EXAMPLE:	Instruction	HEX	Binary
	SUBW RR64,#4268	57 41 10 AC	0011 0111 0100 0001 0001 0000 1010 1100

If register pair 64 contains 5000 (decimal), after this instruction has been carried out register pair 64 will contain the decimal value 732.



SWAP


Swap Nibbles

SWAP dst

INS	INSTRUCTION FORMAT:			No.	No.	OPC	OPC	Addr Mode			
						Byte	s Cycl	(HEX)	XTN	dst	src
I	OPC]	[dst]	2	8	F0	-	R	-
						2	8	F0	-	r*	-
						2	8	F1	-	(R)	-
						2	8	F1	-	(r)*	-

OPERATION: $dst(0-3) \leftarrow -dst(4-7)$

The upper and lower nibbles of the destination register are swapped. The destination register can be directly or indirectly addressed.



FLAGS:

- C: Undefined.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if the result bit 7 is set, otherwise cleared.
- V: Undefined.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:	Instruction	HEX	Binary
	SWAP R32	F0 20	1111 0000 0010 0000

If register 32 contains 11100111B, after this instruction the contents become 01111110B.



Test complement under mask (byte) Register, Register

TCM dst,src

INS	TRUCTI	ON FORMAT:	No.	No.	OPC	OPC XTN	Addr Mode			
			Bytes	Cycl	(HEX)	ATN	dst sre			
[OPC] [dst src]	2	6	82	-	r	r		
		_	2	6	83	-	r	(r)		
ſ	OPC] [src] [dst]	3	10	84	-	R	R		
			3	10	84	-	r*	R		
			3	10	84	-	R	r*		
l	OPC] [src] [XTN dst]	3	10	E6	8	(r)	R		
			3	10	E6	8	(r)	r*		
[OPC] [XTN src] [dst]	3	10	E7	8	R	(r)		

OPERATION: NOT dst AND src

Selected bits in the destination byte are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask). TCM instruction complements the destination byte, which is then ANDed with the source byte. The zero flag can then be checked to determine the result. The destination byte remains unaltered by this instruction. The source byte is held in the source register and the destination byte in the destination register.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
TCM r8,R64	84 40 D8	1000 0100 0100 0000 1101 1000

If working register 8 contains 11001100 and register 64 contains 10000101, after this instruction the zero flag will be reset to zero.



TCM

Test complement under mask (byte) Register, Memory

TCM dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No. Cycl	OPC	OPC	Addr	Mode	Oper
							Bytes	Cyci	(HEX)	XTN	dst	src	
[OPC]	[XTN src,1]	[dst]	3	12	72	8	R	(rr)	а
							3	12	72	8	r*	(rr)	а
							3	16	B4	8	R	(rr)+	b
							3	16	B4	8	r*	(rr)+	b
							3	16	C2	8	R	-(rr)	С
							3	16	C2	8	r*	-(rr)	С
[]	OPC]	[ofs,1 src,0]]	XTN dst]	3	22	60	8	r	rr(rr)	а
]	OPC]	[XTN src,1]	[ofs]	4	24	7F	8	R	N(rr)	а
1	dst]					4	24	7F	8	r*	N(rr)	а
[[OPC src l]	[XTN dst]	E	src h]	4	18	C4	8	r	NN	а
Į	OPC	j	[XTN src,0]]	ofs h]	5	26	7F	8	R	NN(rr)	а
L	ofs l	J	[dst]				5	26	7F	8	r*	NN(rr)	а

OPERATION a: NOT dst AND src

Selected bits in the destination byte are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask). TCM instruction complements the destination byte, which is then ANDed with the source byte. The zero flag can then be checked to determine the result. The destination byte remains unaltered by this instruction. The source byte is held in the source memory location and the destination byte in the destination register. The destination register is addressed directly, the memory location is addressed either directly, indirectly or by indexing.

OPERATION b: NOT dst AND src

As operation 'a' (indirect memory addressing only), but the contents of the destination register pair are incremented after the TCM has been carried out.

OPERATION c: $rr \leftarrow rr - 1$ NOT dst AND src

As operation 'a' (indirect memory addressing only), but the contents of the destination register pair are decremented before the TCM is carried out.



Test complement under mask (byte) Register, Memory

TCM dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
TCM r8,4028	C4 88 0F BC	1100 0100 1000 1000 0000 1111 1011 1100

If working register 8 contains 11001100 and memory location 4028 contains 10000101, after this instruction the zero flag will be reset to zero.



TCM

Test complement under mask (byte) Memory, Register

TCM dst.src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl	(HEX)		dst	src	
[OPC]	[XTN dst,0]	[src]	3	18	72	8	(rr)	R	а
1							3	18	72	8	(rr)	r*	а
							3	22	B4	8	(rr)+	R	b
							3	22	B4	8	(rr)+	r*	b
							3	22	C2	8	-(rr)	R	С
							3	22	C2	8	-(rr)	r*	с
I	OPC]	[ofd,1 dst,1]]	XTN src]	3	24	60	8	rr(rr)	r	а
I	OPC]	[XTN dst,1]	[ofd]	4	26	26	8	N(rr)	R	а
1	src]					4	26	26	8	N(rr)	r*	а
[[OPC dst l]	[XTN src]	[dst h]	4	20	C5	8	NN	r	а
I	OPC]	[XTN dst,0]	[ofd h]	5	28	26	8	NN(rr)	R	а
L	ofd l	1	[src]				5	28	26	8	NN(rr)	r*	а

OPERATION a: NOT dst AND src

Selected bits in the destination byte are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask). TCM instruction complements the destination byte, which is then ANDed with the source byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is held in the source memory location and the destination byte in the destination register. The source register is addressed directly, the memory location is addressed either directly, indirectly or by indexing.

OPERATION b: NOT dst AND src rr ⇐ rr + 1

As operation 'a' (indirect memory addressing only), but the contents of the source register pair are incremented after the TCM has been carried out.

rr ⇐ rr - 1 OPERATION c:

NOT dst AND src

As operation 'a' (indirect memory addressing only), but the contents of the source register pair are decremented before the TCM is carried out.



Test complement under mask (byte) Memory, Register

TCM dst,src (Cont'd)

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
TCM 4028,r8	C5 88 0F BC	1100 0101 1000 1000 0000 1111 1011 1100

If memory location 4028 contains 11001100 and working register 8 contains 10000101, after this instruction the zero flag will be reset to zero.



Test complement under mask (byte) Memory, Memory

TCM dst,src

INSTRUCTION FORMAT:						No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode		
								bytes	Cyci			dst	src
ſ	OPC]	[XTN	[src,0]	[dst,0]	3	18	73	8	(RR)	(rr)
								3	18	73	8	(rr)*	(rr)

OPERATION: NOT dst AND src

Selected bits in the destination byte are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask). TCM instruction complements the destination byte, which is then ANDed with the source byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is in the memory location addressed by the source register pair, the destination byte is in the memory location addressed by the destination register pair.

FLAGS: C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

:	Instruction	HEX	Binary					
	TCM (rr4),(rr8)	73 88 D4	0111 0011 1000 1000 1101 0100					

If working register pair 4 contains 2800 (decimal), memory location 2800 contains 11001100, working register pair 8 contain 4200 (decimal) and memory location 4200 contains 11001100, after this instruction the zero flag will be set to one.



Test complement under mask (byte) All, Immediate

TCM dst,src

INSTRUCTION FORMAT:							No. Bytes	No.	OPC	OPC	Addr Mode			
									Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst]	ľ	src]	3	10	85	-	R	#N
									3	10	85	-	r*	#N
I	OPC]	[]	XTN dst	,0]	ſ	src]	3	16	F3	8	(rr)	#N
[[OPC dst h]	[[XTN dst l]]	[src]	5	22	2F	81	NN	#N

OPERATION: NOT dst AND src

Selected bits in the destination byte are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask). TCM instruction complements the destination byte, which is then ANDed with the source byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is the immediate value in the operand, the destination byte can be in memory or in the register file.

FLAGS:

C: Unaffected.

Z: Set if the result is zero, otherwise cleared.

- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:	Instruction	HEX	Binary				
	TCM (rr8),#32	F3 88 20	1111 0011 1000 1000 0010 0000				

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 11101100, after this instruction the zero flag will be set to one.



TCMW

Test Complement Under Mask (Word) - Register, Register

TCMW dst,src

INS	TRUCTI	ON FORMAT:	No. Bytes	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode	
							dst	src
[OPC] [dst,0 src,0]	2	10	8E	-	rr	rr
[OPC] [src,0] [dst,0]	3	12	87	-	RR	RR
			3	12	87	-	rr*	RR
			3	12	87	-	RR	rr*
[OPC] [src,0] [XTN dst]	3	14	96	8	(r)	RR
			3	14	96	8	(r)	rr*
E	OPC] [XTN src] [dst,0]	3	14	A6	8	RR	(r)
			3	14	A6	8	rr*	(r)

OPERATION: NOT dst AND src

Selected bits in the destination word are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bit in the source word (mask). The TCMW instruction complements the destination word, which is then ANDed with source word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction. The source and the destination word can be addressed either directly or indirectly.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
TCMW (r8),RR64	96 40 88	1001 0110 0100 0000 1000 1000

If register pair 64 contains 11001100/11001100B, working register 8 contains 200 (decimal) and register pair 200 contains 01001000/01001000B, after this instruction the zero flag will be reset to zero.



Test Complement Under Mask (Word) - Register, Memory

TCMW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl	(HEX)		dst	src	
[OPC]	[dst,0 src,1]				2	16	8E	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	8	RR	(rr)	а
1	OPC]	[XTN src,1]	[dst,0]	3	22	D5	8	RR	(rr)+	b
							3	22	D5	8	rr*	(rr)+	b
							3	24	C3	8	RR	-(rr)	С
							3	24	C3	8	rr*	-(rr)	С
[OPC]	[ofs,0 src,0]	[XTN dst	,0]	3	24	60	8	rr	rr(rr)	а
ſ	OPC]	[XTN src,1]	[ofs]	4	28	86	8	RR	N(rr)	а
I	dst,0]					4	28	86	8	rr*	N(rr)	а
[[OPC src l]]	[XTN dst,0]	[src h]	4		E2	8	rr	NN	а
[OPC]	[XTN src,0]	[ofs h]	5	30	86	8	RR	NN(rr)	а
L	ofs l	1	[dst,0]				5	30	86	8	rr*	NN(rr)	а

OPERATION a: NOT dst AND src

Selected bits in the destination word are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bit in the source word (mask). The TCMW instruction complements the destination word, which is then ANDed with source word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction.

The source word is held in the source memory pair and the destination word in the destination register pair. The destination register pair is addressed directly, the memory pair is addressed either directly, indirectly or by indexing.

OPERATION b: NOT dst AND src

rr ⇐ rr + 2

As operation 'a' (indirect memory addressing only), but the contents of the destination register pair are incremented after the TCMW has been carried out.

OPERATION c: $rr \leftarrow rr - 2$ NOT dst AND src

As operation 'a' (indirect memory addressing only), but the contents of the destination register pair are decremented before the TCMW is carried out.



Test Complement Under Mask (Word) - Register, Memory

TCMW dst,src (Cont'd)

FLAGS:

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

E:	Instruction	HEX	Binary						
	TCMW RR64,-(rr4)	C3 85 40	1100 0011 0011 0101 0100 0000						

If working register pair 4 contains 1184 (decimal), register pair 64 contains 11001100/11001100B and memory pair 1182 contains 11001100/11001100B, after this instruction the zero flag will be set and register pair 4 will contain 1182.



C: Unaffected.

Test Complement Under Mask (Word) - Memory, Register

TCMW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,1 src,0]				2	26	8E	-	(rr)	rr	а
[OPC]	[XTN dst,1]	[src,0]	3	28	BE	8	(rr)	RR	а
[OPC]	[XTN dst,0]	[src,0]	3	30	D5	8	(rr)+	RR	b
							3	30	D5	8	(rr)+	rr*	b
							3	30	C3	8	-(rr)	RR	С
							3	30	C3	8	-(rr)	rr*	с
ſ	OPC]	[ofd,0 dst,1]	[XTN src,	0]	3	32	60	8	rr(rr)	rr	а
Į	OPC]	[XTN dst,1]	[ofd]	4	34	86	8	N(rr)	RR	a
ľ	src,1	1					4	34	86	8	N(rr)	rr*	а
[[OPC dst l]]	[XTN src,1]	[dst h]	4	30	E2	8	NN	rr	a
[OPC]	[XTN dst,0]	[ofd h]	5	36	86	8	NN(rr)	RR	а
L	ofd l]	[src,1]				5	36	86	8	NN(rr)	rr*	a

OPERATION a: NOT dst AND src

Selected bits in the destination word are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bit in the source word (mask). The TCMW instruction complements the destination word, which is then ANDed with the source word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction.

The source word is held in the source register pair and the destination word in the destination memory pair. The source register pair is addressed directly, the memory pair is addressed either directly, indirectly or by indexing.

OPERATION b: NOT dst AND src

rr ⇐ rr + 2

As operation 'a' (indirect memory addressing only), but the contents of the source register pair are incremented after the TCMW has been carried out.

OPERATION c: rr ⇐ rr - 2 NOT dst AND src

As operation 'a' (indirect memory addressing only), but the contents of the source register pair are decremented before the TCMW is carried out.



Test Complement Under Mask (Word) - Memory, Register

TCMW dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Ξ:	Instruction	HEX	Binary
	TCMW (rr8),RR64	BE 89 40	1011 1110 1000 1001 0100 0000

If register pair 64 contains 11001100/11001100B, working register pair 8 contains 2000 (decimal) and memory pair 2000 contains 11001100/11001100B, after this instruction the zero flag will be set.



Test Complement Under Mask (Word) - Memory, Memory

TCMW dst,src

INSTRUCTION FORMAT:					No. Cvcl	OPC (HEX)	OPC XTN	Addr Mode	
				Bytes				dst	src
I	OPC]	[dst,1 src,1]	2	30	8E	-	(rr)	(rr)

OPERATION: NOT dst AND src

Selected bits in the destination word are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bit in the source word (mask). The TCMW instruction complements the destination word, which is then ANDed with source word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction.

The source word is held in the source memory pair and the destination word in the destination register pair. The source word is in the memory pair addressed by the contents of the source register pair. the destination word is in the memory pair addressed by the contents of the destination register pair.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE: Instruction HEX Binary TCMW (rr4),(rr6) 8E 57 1000 1110 0101 0111

If working register pair 6 contains 1002 (decimal), memory location pair 1002 contains 11001100/11001100B, working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 11001100/11001100B, after this instruction the zero flag wil be set.



Test Complement Under Mask (Word) - All, Immediate

TCMW dst,src

INS	STRUCTI	ON F	OR	MAT:					No.	No. Cycl	OPC (HEX)	OPC XTN	Addr Mode	
									Bytes				dst	src
ſ	OPC]	[dst,1]	[src h]	4	14	87	-	RR	#NN
1	src l]							4	14	87	-	rr*	#NN
[[OPC src l]	[]	KTN dst	,0]	[src h	3	4	30	BE	8	(rr)	#NN
[[OPC src h]	[]	KTN dst src l	,1]]	[ofd]	5	34	06	8	N(rr)	#NN
[[OPC ofd 1]	[]	XTN dst src h	, 0]]	[[ofd h src l]	6	36	06	8	NN(rr)	#NN
[[OPC src l]	[[XTN dst h]	[[src h dst l]	6	36	36	81	NN	#NN

OPERATION: NOT dst AND src

Selected bits in the destination word are tested for a logical one value. The bits to be tested are selected by setting to one the corresponding bit in the source word (mask). The TCMW instruction complements the destination word, which is then ANDed with source word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction.

The source word is the immediate value held in the operand. The destination word can be in memory or register file.

FLAGS:

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.

C: Unaffected.

H: Unaffected.

EXAMPLE:

E:	Instruction	HEX	Binary
	TCMW RR64,#52428	87 41 CC CC	0011 0111 0100 0001 1100 1100 1100 1100

If register pair 64 contains 01001000/01001000B, after this instruction has been carried out the zero flag will be reset.



TM

TM Test under mask (byte) Register, Register

TM dst,src

INS	TRUCTI	ON F	ORMAT	:				No.	No. Cycl	OPC	OPC XTN	Addr Mode	
								Bytes	Cyci	(HEX)		dst	src
[OPC]	[dst	src]				2	6	A2	-	r	r
								2	6	A3	-	r	(r)
[OPC]	[s1	:c]	I	dst	1	3	10	A4	-	R	R
								3	10	A4	-	r*	R
								3	10	A4	-	R	r*
[OPC]	[s1	:c]	[X	TN dst]	3	10	E6	А	(r)	R
								3	10	E6	А	(r)	r*
[OPC]	[XTN	src]	[dst]	3	10	E7	А	R	(r)

OPERATION:

dst AND src

Selected bits in the destination byte are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask) which is then ANDed with the destination byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is held in the source register and the destination byte in the destination register.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
TM r8,R64	A4 40 D8	1010 0100 0100 0000 1101 1000

If working register 8 contains 01001100 and register 64 contains 00110011, after this instruction the zero flag will be reset to one.



TM Test under mask (byte) Register, Memory

TM dst,src

INS	STRUCTION FORMAT:						No.	No. Cycl	OPC	OPC XTN	Addr Mode		Oper
							Bytes	Cyci	(HEX)	ATN	dst	src	
I	OPC]	[XTN src,1]	[dst]	3	12	72	А	R	(rr)	а
							3	12	72	А	r*	(rr)	а
							3	16	B4	A	R	(rr)+	b
							3	16	B4	A	r*	(rr)+	b
		3	3	16	C2	A	R	-(rr)	с				
							3	16	C2	Α	r*	-(rr)	С
[OPC]	[ofs,1 src,0]	[XTN dst]	3	22	60	Α	r	rr(rr)	а
I	OPC]	[XTN src,1]	[ofs]	4	24	7F	A	R	N(rr)	а
I.	dst	1					4	24	7F	Α	r*	N(rr)	а
[[OPC src l]]	[XTN dst]	ľ	src h]	4	18	C4	A	r	NN	а
I	OPC]	[XTN src,0]	[ofs h]	5	26	7F	A	R	NN(rr)	а
I	ofs l	1	[dst]				5	26	7F	А	r*	NN(rr)	а

OPERATION a: dst AND src

Selected bits in the destination byte are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask) which is then ANDed with the destination byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is held in the source memory location and the destination byte in the destination register. The destination register is addressed directly, the memory location is addressed either directly, indirectly or by indexing.

OPERATION b: dst AND src

rr ⇐ rr + 1

As operation 'a' (indirect memory addressing only), but the contents of the destination register pair are incremented after the TM has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst AND src

As operation 'a' (indirect memory addressing only), but before the TM is carried out the contents of the destination register pair are decremented.



TM Test under mask (byte) Register, Memory

TM dst,src (Cont'd)

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
TM r8,4028	C4 A8 0F BC	1100 0100 1010 1000 0000 1111 1011 1100

If working register 8 contains 11001100 and memory location 4028 contains 10000101, after this instruction the zero flag will be set.



Test under mask (byte) Memory, Register

TM dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC XTN	Addr Mode		Oper
							Bytes	Cycl	(HEX)		dst	src	
I	OPC]	[XTN dst,0]	[src]	3	18	72	А	(rr)	R	а
							3	18	72	Α	(rr)	r*	а
							3	22	B4	Α	(rr)+	R	b
							3	22	B4	А	(rr)+	r*	b
							3	22	C2	А	-(rr)	R	С
							3	22	C2	А	-(rr)	r*	С
I	OPC]	[ofd,1 dst,1]	[XTN src	1	3	24	60	А	rr(rr)	r	а
[OPC]	[XTN dst,1]	ſ	ofd]	4	26	26	А	N(rr)	R	а
L	src]					4	26	26	А	N(rr)	r*	а
[[OPC dst l]]	[XTN src]	[dst h]	4	20	C5	A	NN	r	а
[OPC]	[XTN dst,0]	Ε	ofd h]	5	28	26	А	NN(rr)	R	a
Ľ	ofd l]	[src]				5	28	26	A	NN(rr)	r*	а

OPERATION a: dst AND src

Selected bits in the destination byte are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask) which is then ANDed with the destination byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is held in the source memory location and the destination byte in the destination register. The source register is addressed directly, the memory location is addressed either directly, indirectly or by indexing.

OPERATION b: dst AND src

rr ⇐ rr + 1

As operation 'a' (indirect memory addressing only), but the contents of the source register pair are incremented after the TM has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

dst AND src

As operation 'a' (indirect memory addressing only), but before the TM is carried out the contents of the source register pair are decremented.



Test under mask (byte) Memory, Register

TM dst,src (Cont'd)

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
TM 4028,r8	C5 A8 0F BC	1100 0101 1010 1000 0000 1111 1011 1100

If working register 8 contains 11001100 and memory location 4028 contains 10000101, after this instruction the zero flag will be reset to zero.



Test under mask (byte) Memory, Memory

TM dst,src

					No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode			
								bytes	Cyci			dst	src
ſ	OPC]	[XTN	[src,0]	[dst,0]	3	18	73	A	(RR)	(rr)
								3	18	73	Α	(rr)*	(rr)

OPERATION: dst AND src

Selected bits in the destination byte are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask) which is then ANDed with the destination byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is in the memory location addressed by the source register pair, the destination byte is in the memory location addressed by the destination register pair.

FLAGS: C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Ξ:	Instruction	HEX	Binary
	TM (rr4),(rr8)	73 A8 D4	0111 0011 1010 1000 1101 0100

If working register pair 4 contains 2800 (decimal), memory location 2800 contains 11001100, working register pair 8 contains 4200 (decimal) and memory location 4200contains 00110011, after this instruction the zero flag will be set to one.



Test under mask (byte) All, Immediate

TM dst,src

INS	STRUCTIO	ЗNВ	FOF	RMAT:					No.	No.	OPC (HEX)	OPC XTN	Addr	Mode
_									Bytes	Cycl			dst	src
ſ	OPC]	ĺ	dst]	[src]	3	10	A5	-	R	#N
									3	10	A5	-	r*	#N
I	OPC]	[XTN dst	,0]	ſ	src]	3	16	F3	А	(rr)	#N
[[OPC dst h]]	[[XTN dst l]	[src] .	5	22	2F	A1	NN	#N

OPERATION: dst AND src

Selected bits in the destination byte are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source byte (mask) which is then ANDed with the destination byte. The zero flag can then be checked to determine the results. The destination byte remains unaltered by this instruction. The source byte is the immediate value in the operand, the destination byte can be in memory or in the register file.

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset
- D: Unaffected.
- H: Unaffected.

EXAMPLE

IPLE:	Instruction	HEX	Binary
	TM (rr8),#32	F3 A8 20	1111 0011 1010 1000 0010 0000

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 11101100, after this instruction the zero flag will be reset to zero.



Test Under Mask (Word) - Register, Register

TMW dst,src

INS	TRUCT	ON FORMAT:	No.	No.	OPC	OPC	Addr	Mode
			Bytes	Cycl	(HEX)	XTN	dst	src
[OPC] [dst,0 src,0]	2	10	AE	-	rr	rr
ſ	OPC] [src,0] [dst,0]	3	12	A7	-	RR	RR
			3	12	A7	-	rr*	RR
			3	12	A7	-	RR	rr*
[OPC] [src,0] [XTN dst]	3	14	96	Α	(r)	RR
			3	14	96	А	(r)	rr*
[OPC] [XTN src] [dst,0]	3	14	A6	Α	RR	(r)
			3	14	A6	А	rr*	(r)

OPERATION: dst

dst AND src

Selected bits in the destination word are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source word (mask) which is then ANDed with the destination word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction. The source and the destination word can be addressed either directly or indirectly.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

PLE:	Instruction	HEX	Binary
	TMW (r8),RR64	96 40 A8	1001 0110 0100 0000 1010 1000

If register pair 64 contains 11001100/11001100B, working register 8 contains 200 (decimal) and register pair 200 contains 00110011/00110011B, after this instruction the zero flag will be reset to zero.



Test Under Mask (Word) - Register, Memory

TMW dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC (HEX)	OPC XTN	Addr	Mode	Oper
							Bytes	Cycl		AIN	dst	src	
[OPC]	[dst,0 src,1]				2	16	AE	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	А	RR	(rr)	а
[OPC]	[XTN src,1]	[dst,0]	3	22	D5	Α	RR	(rr)+	b
							3	22	D5	А	rr*	(rr)+	b
							3	24	C3	Α	RR	-(rr)	с
							3	24	C3	А	rr*	-(rr)	с
[OPC]	[ofs,0 src,0]	[XTN dst	,0]	3	24	60	А	rr	rr(rr)	а
[OPC]	[XTN src,1]	[ofs]	4	28	86	A	RR	N(rr)	а
1	dst,0]					4	28	86	Α	rr*	N(rr)	а
[[OPC src l]]	[XTN dst,0]	[src h]	4	22	E2	A	rr	NN	а
[OPC]	[XTN src,0]	[ofs h]	5	30	86	Α	RR	NN(rr)	а
L	ofs l]	[dst,0]				5	30	86	Α	rr*	NN(rr)	а

OPERATION a: dst AND src

Selected bits in the destination word are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source word (mask) which is then ANDed with the destination word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction. The source word is held in the source memory pair and the destination word in the destination register pair. The destination register pair is addressed directly, the memory pair is addressed either directly, indirectly or by indexing.

OPERATION b: dst AND src

rr ⇐ rr + 2

As operation 'a' (indirect memory addressing only), but the contents of the destination register pair are incremented after the TMW has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst AND src

As operation 'a' (indirect memory addressing only), but the contents of the destination register pair are decremented before the TMW is carried out.



Test Under Mask (Word) - Register, Memory

TMW dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EX/

AMPLE:	Instruction	HEX	Binary
	TMW RR64,-(rr4)	C3 A5 40	1100 0011 1010 0101 0100 0000

If working register pair 4 contains 1184 (decimal), register pair 64 contains 11001100/11001100B and memory pair 1182 contains 11001100/11001100B, after this instruction the zero flag will be set and register pair 4 will contain 1182.



Test Under Mask (Word) - Memory, Register

TMW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC	Addr	Mode	Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[dst,1 src,0]				2	26	AE	-	(rr)	rr	а
[OPC]	[XTN dst,1]	Ι	src,0]	3	28	BE	Α	(rr)	RR	а
[OPC]	[XTN dst,0]	I	src,0]	3	30	D5	Α	(rr)+	RR	b
							3	30	D5	А	(rr)+	rr*	b
							3	30	C3	Α	-(rr)	RR	С
							3	30	C3	A	-(rr)	rr*	с
[OPC]	[ofd,0 dst,1]	[XTN src	,0]	3	32	60	Α	rr(rr)	rr	a
[OPC]	[XTN dst,1]	[ofd]	4	34	86	Α	N(rr)	RR	a
1	src,1]					4	34	86	Α	N(rr)	rr*	а
[[OPC dst l]	[XTN src,1]	[dst h]	4	30	E2	A	NN	rr	а
[OPC]	[XTN dst,0]]	ofd h]	5	36	86	Α	NN(rr)	RR	а
E	ofd l]	[src,1]				5	36	86	A	NN(rr)	rr*	а

OPERATION a: dst AND src

Selected bits in the destination word are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source word (mask) which is then ANDed with the destination word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction.

The source word is held in the source register pair and the destination word in the destination memory pair. The source register pair is addressed directly, the memory pair is addressed either directly, indirectly or by indexing.

OPERATION b: dst AND src

rr ⇐ rr + 2

As operation 'a' (indirect memory addressing only), but the contents of the source register pair are incremented after the TMW has been carried out.

OPERATION c: $rr \leftarrow rr - 2$ dst AND src

As operation 'a' (indirect memory addressing only), but the contents of the source register pair are decremented before the TMW is carried out.



Test Under Mask (Word) - Memory, Register

TMW dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXA

AMPLE:	Instruction	HEX	Binary
	TMW (rr8),RR64	BE A9 40	1011 1110 1010 1001 0100 0000

If register pair 64 contains 11001100/11001100B, working register pair 8 contains 2000 (decimal) and memory pair 2000 contains 11001100/11001100B, after this instruction the zero flag will be set.



Test Under Mask (Word) - Memory, Memory

TMW dst,src

INSTRUCTION FORMAT:		No. Bvtes	No. s Cvcl	OPC (HEX)	OPC XTN	Addr Mode			
				Dytes	Cyci	(ПЕЛ)		dst	src
ſ	OPC]	[dst,1 src,1]	2	30	AE	-	(rr)	(rr)

OPERATION: dst AND src

Selected bits in the destination word are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source word (mask) which is then ANDed with the destination word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction.

The source word is held in the source memory pair and the destination word in the destination register pair. The source word is in the memory pair addressed by the contents of the source register pair. the destination word is in the memory pair addressed by the contents of the destination register pair.

FLAGS:

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.

C: Unaffected.

H: Unaffected.

EXAMPLE:

:	Instruction	HEX	Binary					
	TMW (rr4),(rr6)	AE 57	1010 1110 0101 0111					

If working register pair 6 contains 1002 (decimal), memory location pair 1002 contains 11001100/11001100B, working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 11001100/11001100B, after this instruction the zero flag wil be set.



Test Under Mask (Word) - All, Immediate

TMW dst,src

INS	TRUCTI	ON I	ORMAT:				No.	No.	OPC	OPC XTN	Addr Mode	
							Bytes	Cycl	(HEX)		dst	src
ſ	OPC]	[dst,1]	ſ	src h]	4	14	A7	-	RR	#NN
I	src l]					4	14	A7	-	rr*	#NN
[[OPC src l]	[XTN dst,0]	[src h]	4	30	BE	А	(rr)	#NN
[[OPC src h]	[XTN dst,1] [src l]	[ofd]	5	34	06	A	N(rr)	#NN
[[OPC ofd 1]	[XTN dst,0] [src h]]]	ofd h src l]	6	36	06	Α	NN(rr)	#NN
[[OPC src l]]	[XTN] [dst h]] [src h dst l]	6	36	36	A1	NN	#NN

OPERATION:

dst AND src

Selected bits in the destination word are tested for a logical zero value. The bits to be tested are selected by setting to one the corresponding bits in the source word (mask) which is then ANDed with the destination word. The zero flag can then be checked to determine the result. The destination word remains unaltered by this instruction.

The source word is the immediate value held in the operand. the destination word can be in memory or register file.

FLAGS:

- C: Unaffected.
 - Z: Set if the result is zero, otherwise cleared.
 - S: Set if result bit 15 is set, otherwise cleared.
 - V: Always reset to zero.
 - D: Unaffected.
 - H: Unaffected.

EXAMPLE:

LE:	Instruction	HEX	Binary						
	TMW RR64,#52428	A7 41 CC CC	0011 0111 0100 0001 1100 1100 1100 1100						

If register pair 64 contains 01001000/01001000B, after this instruction has been carried out the zero flag will be reset.



WFI

Wait For Interrupt

WFI

INS	INSTRUCTION FORMAT:					No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode	
							Dytes	Cyci			dst	src
[OPC]	[XTN]		2	18	EF	01	-	-

OPERATION :This instruction suspends program operation until an interrupt is acknowledged,
although DMA requests are still serviced.FLAGS:No flags affected.

EXAMPLE:

Instruction	HEX	Binary
WFI	EF 01	1110 1111 0000 0001

The program is suspended until an interrupt occurs.



XCH

Exchange Registers

XCH dst,src

INS	TRUCTI	ON I	OR	MAT:					No.	No.	OPC	OPC	Addr	Mode
	OPC] [src] [dst]						Bytes	Cycl	(HEX)	XTN	dst	src		
I	OPC]	I	src]	ľ	dst]	3	12	16	-	R	R
									3	12	16	-	R	r*
									3	12	16	-	r*	R
									3	12	16	-	r*	r*

OPERATION: $dst \leftarrow src$

The contents of the destination register are loaded into the source register and the contents of the source register loaded into the destination register.

FLAGS: No flags affected.

EXAMPLE:

:	Instruction	HEX	Binary
	XCH r2,r4	16 D4 D2	0001 0110 1101 0100 1101 0010

If working register 2 contains 26 (decimal) and working register 4 contains 100 (decimal), after this instruction register 2 will contain 100 and register 4 will contain 26.



Exclusive OR (byte) Register, Register

XOR dst,src

INS	TRUCTI	ON F	ORMAT:					No.	No.	OPC	OPC	Addr	Mode
			_					Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst	src]				2	6	62	-	r	r
					_			2	6	63	-	r	(r)
ſ	OPC]	[sro	-]	[dst]	3	10	64	-	R	R
								3	10	64	-	r*	R
								3	10	64	-	R	r*
[OPC]	[sro	=]	[]	XTN dst]	3	10	E6	6	(r)	R
								3	10	E6	6	(r)	r*
[OPC]	[XTN	src]	[dst]	3	10	E7	6	R	(r)

OPERATION: $dst \leftarrow dst XOR src$

The contents of the source are XORed with the destination byte and the results stored in the destination byte. The contents of the source are not affected.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
XOR r8,R64	64 40 D8	0110 0100 0100 0000 1101 1000

If working register 8 contains 11001100 and register 64 contains 10000101, after this instruction working register 8 will contain 01001001.



Exclusive OR (byte) Register, Memory

XOR dst,src

INS	STRUCTIO	NC	ORMAT:				No.	No.	OPC	OPC	Addr Mode		Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
[OPC]	[XTN src,1]	[dst]	3	12	72	6	R	(rr)	а
							3	12	72	6	r*	(rr)	а
							3	16	B4	6	R	(rr)+	b
							3	16	B4	6	r*	(rr)+	b
							3	16	C2	6	R	-(rr)	с
							3	16	C2	6	r*	-(rr)	с
[OPC]	[ofs,1 src,0]	[XTN dst]	3	22	60	6	r	rr(rr)	а
[OPC]	[XTN src,1]	[ofs]	4	24	7F	6	R	N(rr)	а
ſ	dst]					4	24	7F	6	r*	N(rr)	а
[[OPC src l]]	[XTN dst]	[src h]	4	18	C4	6	r	NN	а
[OPC]	[XTN src,0]	[ofs h]	5	26	7F	6	R	NN(rr)	а
L	ofs l]	[dst]				5	26	7F	6	r*	NN(rr)	а

OPERATION a: dst ⇐ dst XOR src

The source byte is XORed with the destination byte and the result stored in the destination byte. The destination register is addressed directly, the memory location is addressed either directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst XOR src rr \leftarrow rr + 1

The contents of the memory location addressed by the source register pair are XORed with the contents of the directly addressed destination register the result stored in the destination byte. The contents of the source register pair are incremented after the XOR has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

 $dst \leftarrow dst XOR src$

The contents of the source register pair are decremented and then the contents of the memory location addressed by the source register pair are XORed with the contents of the directly addressed destination register. The result is stored in the destination byte.



Exclusive OR (byte) Register, Memory

XOR dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
XOR r8,(rr4)	72 65 D8	0111 0010 0110 0101 1101 1000

If working register 8 contains 11001100, working register pair 4 contains 4200 (decimal) and memory location 4200.



Exclusive OR (byte) Memory, Register

XOR dst,src

INS	TRUCTIO	ON F	FORMAT:				No.	No.	OPC	OPC	Addr Mode		Oper
							Bytes	Cycl	(HEX)	XTN	dst	src	
I	OPC]	[XTN dst,0]	1	src]	3	18	72	6	(rr)	R	а
							3	18	72	6	(rr)	r*	а
							3	22	B4	6	(rr)+	R	b
							3	22	B4	6	(rr)+	r*	b
							3	22	C2	6	-(rr)	R	С
							3	22	C2	6	-(rr)	r*	С
I	OPC]	[ofs,d dst,1]	[XTN src]	3	24	60	6	rr(rr)	r	a
[OPC]	[XTN dst,1]	I	ofd]	4	26	26	6	N(rr)	R	а
L	src	J					4	26	26	6	N(rr)	r*	а
[[OPC dst 1]	[XTN src]	[dst h]	4	20	C5	6	NN	r	а
Ĩ	OPC]	[XTN dst,0]	[ofd h]	5	28	26	6	NN(rr)	R	a
L	ofd 1]	[src]				5	28	26	6	NN(rr)	r*	а

OPERATION a: dst ⇐ dst XOR src

The source byte is XORed with the destination byte and the result stored in the destination byte. The source registers are addressed directly, the memory location are addressed either directly, indirectly or by indexing.

OPERATION b: $dst \leftarrow dst XOR src$ $rr \leftarrow rr + 1$

The contents of the memory location addressed by the destination register pair (destination byte) are XORed with the contents of the directly addressed source register the result stored in the destination byte. The contents of the destination register pair are incremented after the XOR has been carried out.

OPERATION c: $rr \leftarrow rr - 1$

$\mathsf{dst} \Leftarrow \mathsf{dst} \: \mathsf{XOR} \: \mathsf{src}$

The contents of the destination register pair are decremented and then the contents of the memory location addressed by the destination register pair (destination byte) are XORed with the contents of the directly addressed source register. The result is stored in the destination byte.



Exclusive OR (byte) Memory, Register

XOR dst,src (Cont'd)

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

:	Instruction	HEX	Binary
	XOR 4028,r8	C5 18 0F BC	1100 0101 0001 1000 0000 1111 1011 1100

If memory location 4028 contains 11001100 and working register 8 contains 10000101, after this instruction memory.



Exclusive OR (byte) Memory, Memory

XOR dst,src

INS	TRUCTI	ON FORMAT:				No. Bytes	No. Cvcl	OPC (HEX)	OPC XTN	Addr	Mode
						Bytes	Cyci			dst	src
[OPC] [XTN src,0] [dst,0]	3	20	73	6	(RR)	(rr)
						3	20	73	6	(rr)*	(rr)

$\mathsf{OPERATION}: \qquad \mathsf{dst} \Leftarrow \mathsf{dst} \ \mathsf{XOR} \ \mathsf{src}$

The contents of the memory addressed by the source register pair are XORed with the content of the memory location addressed by the destination register pair. The source and destination addresses are for the word high order byte.

FLAGS:

- C: Unaffected. Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 7 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
XOR (rr4),(rr8)	73 68 D4	0111 0011 0110 1000 1101 0100

If working register pair 4 contains 2800 (decimal), memory location 2800 contains 11001100, working register pair 8 contains 4200 (decimal) and memory location 4200 contains 1100011, after this instruction memory location 2800 will contain 00000000.



Exclusive OR (byte) All, Immediate

XOR dst,src

INS	STRUCTI	ON I	=OF	RMAT:					No.	No.	OPC	OPC	Adress	s Mode
					_				Bytes	Cycl	(HEX)	XTN	dst	src
]	OPC]	[dst]	[src]	3	10	65	-	R	#N
									3	10	65	-	r*	#N
[OPC]	[XTN dst	,0]	[src]	3	16	F3	6	(rr)	#N
[[OPC dst h]]	[[XTN dst l]]	[src]	5	24	2F	61	NN	#N

OPERATION: dst ⇐ dst XOR src

The value #N is XORed with the content of the destination register or memory location (destination byte) and stored in the destination byte.

FLAGS:

C: Unaffected.

Z: Set if the result is zero, otherwise cleared.

S: Set if result bit 7 is set, otherwise cleared.

- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
XOR (rr8),#32	F3 68 20	1111 0011 0110 1000 0010 0000

If working register pair 8 contains 4028 (decimal) and memory location 4028 contains 11001100, after this instruction memory location 4028 will contain 00100000.



Exclusive OR (Word) - Register, Register

XORW dst,src

INS	TRUCT	ION FORMAT:	No.	No.	OPC	OPC	Adress	Mode
			Bytes	Cycl	(HEX)	XTN	dst	src
ſ	OPC] [dst,0 src,0]	2	10	6E	-	rr	rr
[OPC] [src,0] [dst,0]	3	12	67	-	RR	RR
			3	12	67	-	rr*	RR
			3	12	67	-	RR	rr*
[OPC] [src,0] [XTN dst]	3	14	96	6	(r)	RR
			3	14	96	6	(r)	rr*
[OPC] [XTN src] [dst,0]	3	14	A6	6	RR	(r)
			3	14	A6	6	rr*	(r)

OPERATION: $dst \leftarrow dst XOR src$

The source word is XORed with the destination word and the result is stored in the destination word. The source and destination word can be addressed either directly or indirectly.

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

Instruction HEX Binary XORW (r8),RR64 96 40 68 1001 0110 0100 0000 0110 1000

If register pair 64 contains 11001100/11001100B, working register 8 contains 200 (decimal) and register pair 200 contains 10101010/101010B, after this instruction register pair 200 will hold 01100110/01100110B.



Exclusive OR (Word) - Register, Memory

XORW dst,src

INS	TRUCTIO	ON F	ORMAT:				No.	No.	OPC	OPC XTN	Adres	s Mode	Oper
							Bytes	Cycl	(HEX)		dst	src	
[OPC]	[dst,0 src,1]				2	16	6E	-	rr	(rr)	а
[OPC]	[XTN src,0]	[dst,0]	3	18	7E	6	RR	(rr)	а
[OPC]	[XTN src,1]]	dst,0]	3	22	D5	6	RR	(rr)+	b
							3	22	D5	6	rr*	(rr)+	b
							3	24	C3	6	RR	-(rr)	с
							3	24	C3	6	rr*	-(rr)	С
[OPC]	[ofs,0 src,0]	[XTN dst	, 0]	3	24	60	6	rr	rr(rr)	а
[OPC]	[XTN src,1]	[ofs]	4	28	86	6	RR	N(rr)	а
I.	dst,0]					4	28	86	6	rr*	N(rr)	а
[[OPC src l]]	[XTN dst,0]	[src h]	4	22	E2	6	rr	NN	а
I	OPC]	[XTN src,0]	[ofs h]	5	30	86	6	RR	NN(rr)	а
L	ofs l]	[dst,0]				5	30	86	6	rr*	NN(rr)	а

OPERATION a: dst ⇐ dst XOR src

The source word is XORed with the destination word and the result is stored in the destination word. The destination word is held in the destination register. The source word can be addressed directly, indirectly or by indexing.

The source word is XORed with the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are incremented after the XOR has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

 $dst \Leftarrow dst XOR src$

The source word is XORed with the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the destination register. The contents of the source register pair are decremented before the XOR is carried out.



Exclusive OR (Word) - Register, Memory

XORW dst,src (Cont'd)

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
XORW RR64,-(rr4)	C3 65 40	1100 0011 0110 0101 0100 0000

If working register pair 4 contains 1184 (decimal), register pair 64 contains 10101010/10101010 and memory pair 1182 contains 11001100/11001100B, after this instruction register pair 64 will contain 01100110/01100110B and register pair 4 will contain 1182.



Exclusive OR (Word) - Memory, Register

XORW dst,src

INS	STRUCTIO	ON F	ORMAT:				No. Bytes	No.	OPC (HEX)	OPC XTN	Adress	s Mode	Oper
							Bytes	Cycl	(HEX)	AIN	dst	src	
[OPC]	[dst,1 src,0]				2	28	6E	-	(rr)	rr	а
[OPC]	[XTN dst,1]]	src,0]	3	30	BE	6	(rr)	RR	а
[OPC]	[XTN dst,0]	[src,0]	3	32	D5	6	(rr)+	RR	b
							3	32	D5	6	(rr)+	rr*	b
							3	32	C3	6	-(rr)	RR	с
							3	32	C3	6	-(rr)	rr*	С
E	OPC]	[ofd,0 dst,1]	[XTN src,	0]	3	34	60	6	rr(rr)	rr	а
Į	OPC]	[XTN dst,1]	[ofd]	4	36	86	6	N(rr)	RR	а
I	src,1]					4	36	86	6	N(rr)	rr*	a
[[OPC dst l]	[XTN src,1]	[dst h]	4	33	E2	6	NN	rr	а
ĩ	OPC]	[XTN dst,0]	[ofd h]	5	38	86	6	NN(rr)	RR	а
1	ofd l]	[src,1]				5	38	86	6	NN(rr)	rr*	a

OPERATION a: dst \leftarrow dst XOR src

The source word is XORed with the destination word and the result is stored in the destination word. The source word is held in the source register. The destination word can be addressed directly, indirectly or by indexing.

OPERATION b: dst \leftarrow dst XOR src rr \leftarrow rr + 2

The source word is XORed with the destination word and the result is stored in the destination word. The source word is in the source register, the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are incremented after the XOR has been carried out.

OPERATION c: $rr \leftarrow rr - 2$

dst ⇐ dst XOR src

The source word is XORed with the destination word and the result is stored in the destination word. The source word is in the source register , the destination word is in the memory location addressed by the destination register pair. The contents of the destination register pair are decremented before the XOR is carried out.



Exclusive OR (Word) - Memory, Register

XORW dst,src (Cont'd)

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAMPLE:

Instruction	HEX	Binary
XORW (rr4)+,RR64	D5 64 40	1101 0101 0110 0100 0100 0000

If register pair 64 contains 11001100/11001100B, working register pair 4 contains 1064 (decimal) and memory pair 1064 contains 10101010/1010100B, after this instruction is carried out memory pair 1064 will contain 01100110/01100110B and working register pair 4 will contain 1066.



Exclusive OR (Word) - Memory, Memory

XORW dst,src

INSTRUCTION FORMAT:				No. Byte	No. s Cvc	OPC (HEX)	OPC XTN	Adress	s Mode
				Dyte	S Cyc			dst	src
[OPC]	[dst,1 src,1]	2	32	6E	-	(rr)	(rr)

OPERATION: dst ⇐ dst XOR src

The source word is XORed with the destination word and the result is stored in the destination word. The source word is in the memory location addressed by the source register pair, the destination word is in the memory location addressed by the destination register pair.

FLAGS:

C: Unaffected.

- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXA

AMPLE:	Instruction	HEX	Binary
	XORW (rr4),(rr6)	6E 57	0110 1110 0101 0111

If working register pair 6 contains 1002 (decimal), memory pair 1002 contains 11001100/11001100B, working register pair 4 contains 1060 (decimal) and memory pair 1060 contains 10101010/10101010B, after this instruction memory pair 1060 will contains 01100110/01100110B.



Exclusive OR (Word) - All, Immediate

XORW dst,src

INSTRUCTION FORMAT:								No.	No.	OPC	OPC	Adress Mode	
								Bytes	Cycl	(HEX)	XTN	dst	src
[OPC]	[dst,:]	[src h]	4	14	67	-	RR	#NN
1	src l]						4	14	67	-	rr*	#NN
[[OPC src l]]	[XTN ds	st,0]]	src h]	4	32	BE	6	(rr)	#NN
[[OPC src h]]	[XTN ds [src]		1	ofd]	5	36	06	6	N(rr)	#NN
[[OPC ofd 1]	[XTN ds [src]]]	ofd h src l	1	6	38	06	6	NN(rr)	#NN
[[OPC src l]]	[XTN [dst]] 1]] [src h dst l]]	6	38	36	61	NN	#NN

OPERATION:

dst ⇐ dst XOR src

The source word is XORed with the destination word and the result is stored in the destination word. The source word is the immediate value in the operand, the destination word can be in memory or in the register file.

FLAGS:

- C: Unaffected.
- Z: Set if the result is zero, otherwise cleared.
- S: Set if result bit 15 is set, otherwise cleared.
- V: Always reset to zero.
- D: Unaffected.
- H: Unaffected.

EXAM

IPLE:	Instruction	HEX	Binary						
	XORW RR64,#52428	67 41 CC CC	0110 0111 0100 0001 1100 1100 1100 1100						

If register pair 64 contains 101010/10101010B, after this instruction has benn carried out register pair 64 will contains 01100110/01100110B.



Appendix A ASCII Character Set

Hex	Dec	Char									
00	0	NUL	20	32	SP	40	64	@	60	96	
01	1	SOH	21	33	!	41	65	А	61	97	а
02	2	STX	22	34	"	42	66	В	62	98	b
03	3	ETX	23	35	#	43	67	С	63	99	с
04	4	EOT	24	36	\$	44	68	D	64	100	d
05	5	ENQ	25	37	%	45	69	Е	65	101	е
06	6	ACK	26	38	&	46	70	F	66	102	f
07	7	BEL	27	39	,	47	71	G	67	103	g
08	8	BS	28	40	(48	72	н	68	104	h
09	9	HT	29	41)	49	73	1	69	105	i
0A	10	LF	2A	42	*	4A	74	J	6A	106	j
0B	11	VT	2B	43	+	4B	75	к	6B	107	k
0C	12	FF	2C	44	,	4C	76	L	6C	108	I
0D	13	CR	2D	45	-	4D	77	М	6D	109	m
0E	14	S0	2E	46		4E	78	Ν	6E	110	n
0F	15	SI	2F	47	1	4F	79	0	6F	111	0
10	16	DLE	30	48	0	50	80	Ρ	70	112	р
11	17	DCI	31	49	1	51	81	Q	71	113	q
12	18	DC2	32	50	2	52	82	R	72	114	r
13	19	DC3	33	51	3	53	83	S	73	115	s
14	20	DC4	34	52	4	54	84	Т	74	116	t
15	21	NAK	35	53	5	55	85	U	75	117	u
16	22	SYN	36	54	6	56	86	V	76	118	v
17	23	ETB	37	55	7	57	87	W	77	119	w
18	24	CAN	38	56	8	58	88	х	78	120	x
19	25	EM	39	57	9	59	89	Y	79	121	У
1A	26	SUB	ЗA	58	:	5A	90	Z	7A	122	z
1B	27	ESC	3B	59	;	5B	91	[7B	123	{
1C	28	FS	зC	60	<	5C	92	١	7C	124	- E
1D	29	GS	3D	61	=	5D	93]	7D	125	}
1E	30	RS	3E	62	>	5E	94		7E	126	~
1F	31	US	ЗF	63	?	5F	95		7F	127	DEL



SALES OFFICES

EUROPE

DENMARK

2730 HERLEV Herlev Torv, 4 Tel (45-42) 94 85 33 Telex 35411 Telefax (45-42) 948694

FINLAND

LOHJA SF-08150 Karjalankatu, 2 Tel 12 155 11 Telefax 12 155 66

FRANCE

94253 GENTILLY Cedex 7 - avenue Gallieni - BP 93 Tel (33-1) 47 40 75 75 Telex 632570 STMHQ Telefax (33-1) 47 40 79 10

67000 STRASBOURG

20, Place des Halles Tel (33) 88 75 50 66 Telex 870001F Telefax (33) 88 22 29 32

GERMANY

6000 FRANKFURT

Gutleutstrasse 322 Tel (49-69) 237492 Telex 176997 689 Telefax (49-69) 231957 Teletex 6997689=STVBP

8011 GRASBRUNN

Bretonischer Ring 4 Neukeferloh Technopark Tel (49-89) 46006-0 Telex 528211 Telefax (49-89) 4605454 Telefax 897107=STDISTR

3000 HANNOVER 1

Eckenerstrasse 5 Tel. (49-511) 634191 Telex 175118418 Teletex 5118418 csfbeh Telefax (49-511) 633552

8500 NÜRNBERG 20

Erlenstegenstrasse, 72 Tel (49-911) 59893-0 Telex 626243 Telefax (49-911) 5980701

5200 SIEGBURG

Frankfurter Str 22a Tel (49-2241) 660 84-86 Telex 889510 Telefax (49-2241) 67584

7000 STUTTGART

Oberer Kırchhaldenweg 135 Tel (49-711) 692041 Telex 721718 Telefax (49-711) 691408

ITALY

20090 ASSAGO (MI) Vle Milanofiori - Strada 4 - Palazzo A/4/A Tel (39-2) 89213 1 (10 linee) Telex 330131 - 330141 SGSAGR Telefax (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Via R Fucini, 12 Tel (39-51) 591914 Telex 512442 Telefax (39-51) 591305

00161 ROMA Via A Torlonia, 15

Via A Torlonia, 15 Tel (39-6) 8443341 Telex 620653 SGSATE I Telefax (39-6) 8444474

NETHERLANDS

5652 AR EINDHOVEN Meerenakkerweg 1 Tel (31-40) 550015 Telex 51186 Telefax (31-40) 528835

SPAIN

08021 BARCELONA Calle Platon, 6 4th Floor, 5th Door Tel (34-3) 4143300-4143361 Telefax (34-3) 2021461

28027 MADRID Calle Albacete, 5 Tel (34-1) 4051615 Telex 27060 TCCEE Telefax (34-1) 4031134

SWEDEN

S-16421 KISTA Borgarfjordsgatan, 13 - Box 1094 Tel (46-8) 7939220 Telex 12078 THSWS Telefax (46-8) 7504950

SWITZERLAND

1218 GRAND-SACONNEX (GENEVA) Chemin Francois-Lehmann, 18/A Tel (41-22) 7986462 Telex 415493 STM CH Telefax (41-22) 7984869

UNITED KINGDOM and EIRE

MARLOW, BUCKS Planar House, Parkway Globe Park Tel.. (44-628) 890800 Telex 847458 Telefax (44-628) 890391

SALES OFFICES

AMERICAS

BRAZIL

05413 SÃO PAULO R Henrique Schaumann 286-CJ33 Tel (55-11) 883-5455 Telex (391)11-37988 "UMBR BR" Telefax 11-551-128-22367

CANADA

BRAMPTON, ONTARIO 341 Main St North Tel (416) 455-0505 Telefax 416-455-2606

U.S.A.

NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS 1000 East Bell Road Phoenix, AZ 85022 (1)-(602) 867-6100

SALES COVERAGE BY STATE

ALABAMA Huntsville - (205) 533-5995

ARIZONA Phoenix - (602) 867-6340

CALIFORNIA Santa Ana - (714) 957-6018 San Jose - (408) 452-8585

COLORADO Boulder (303) 449-9000

ILLINOIS Schaumburg - (708) 517-1890

INDIANA Kokomo - (317) 459-4700

MASSACHUSETTS Lincoln - (617) 259-0300

MICHIGAN Livonia - (313) 462-4030

NEW JERSEY Voorhees - (609) 772-6222

NEW YORK Poughkeepsie - (914) 454-8813

NORTH CAROLINA Raleigh - (919) 787-6555

TEXAS Carrollton - (214) 466-8844

FOR RF AND MICROWAVE POWER TRANSISTORS CON-TACT THE FOLLOWING REGIONAL OFFICE IN THE U.S.A.

PENNSYLVANIA

Montgomeryville - (215) 362-8500

ASIA / PACIFIC

AUSTRALIA

NSW 2027 EDGECLIFF Suite 211, Edgecliff centre 203-233, New South Head Road Tel (61-2) 327 39 22 Telex 071 126911 TCAUS Telefax (61-2) 327 61 76

HONG KONG

WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel (852-5) 8615788 Telex 60955 ESGIES HX Telefax (852-5) 8656589

INDIA

NEW DELHI 110001

LiasonOffice 62, Upper Ground Floor World Trade Centre Barakhamba Lane Tel 3715191 Telex 031-66816 STMI IN Telefax 3715192

MALAYSIA

PULAU PINANG 10400 4th Floor - Suite 4-03 Bangunan FOP-123D Jalan Anson Tel (04) 379735 Telefax (04) 379816

KOREA

SEOUL 121 8th floor Shinwon Building 823-14, Yuksam-Dong Kang-Nam-Gu Tel (82-2) 553-0399 Telex SGSKOR K29998 Telefax (82-2) 552-1051

SINGAPORE

SINGAPORE 2056 28 Ang Mo Kio - Industrial Park 2 Tel (65) 4821411 Telex RS 55201 ESGIES Telefax (65) 4820240

TAIWAN

TAIPEI

12th Floor 571, Tun Hua South Road Tel (886-2) 755-4111 Telex 10310 ESGIE TW Telefax (886-2) 755-4008

JAPAN

TOKYO 108

Nisseki - Takanawa Bld 4F 2-18-10 Takanawa Minato-Ku Tel (81-3) 3280-4121 Telefax (81-3) 3280-4131

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all informations previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or system without express written approval of SGS-THOMSON Microelectronics.

© 1991 SGS-THOMSON Microelectronics - All Rights Reserved

Printed in Italy - by Grafiche Mambretti - Inverigo

SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Tawama - United Kingdom - U.S.A.



