




FEATURES

- AdLib Emulation
- Sound Blaster Emulation
- 4:1 ADPCM Compression and Decompression
- Record and Playback
- Single 5 Volt Power Supply
- 28 pin Plastic Dip
- Low Power Dissipation
- Fully Static Operation

28 PIN DIP PACKAGE



SC18050CN

GENERAL DESCRIPTION

The SC18050 is a sound ROM that is used in conjunction with Sierra's SC18000 Audio System Controller, and the SC18025 Audio Processor to form the ST8000 chip set. When used in conjunction with the other chips the SC18050 enables AD Lib and Sound Blaster Emulation, 4:1 ADPCM compression and decompression, and record and playback.

The SC18050 is organized as 65,536 words by 8 bits. The device is fully TTL compatible on all inputs and outputs and uses a single 5 volt power supply. The device is fully static, requiring no clock operation. When the chip is not enabled, the power supply current is reduced to a 150 uA maximum.

BLOCK DIAGRAM





Figure 1. SC18050 (65,536 x 8) ROM

Sound Blaster is a registered trademark of Creative Labs Inc.
 AdLib is a registered trademark of AdLib Inc.
 ARIA is a trademark of Sierra Semiconductor.



PIN DESCRIPTIONS

PIN NAME	PIN NUMBER	DESCRIPTION
A ₀ -A ₁₅	10-3, 25-24, 21, 23, 2, 26-27, 1	Address inputs.
D ₀ -D ₇	11-13, 15-19	Data outputs.
CP1, CP2	20, 22	Control pins.
V _{CC}	28	+5V supply.
GND	14	Ground.

CONNECTION DIAGRAM**CAPACITANCE** $T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$

SYMBOL	PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
C _{IN}	Input capacitance	V _{IN} = 0V	5	5	pF
C _{OUT}	Output capacitance	V _{IN} = 0V	7	8	pF

TRUTH TABLE

(For simplicity, all control functions in the truth table are defined as active high.)

CP1 = CE/OE	CP2 = CE/OE	OUTPUTS	POWER
CE/OE active	CE/OE active	Data out	I _{CC}
CE inactive	X	High Z	I _{SB}
OE inactive	CE active	High Z	I _{CC}
X	CE inactive	High Z	I _{SB}
CE active	OE inactive	High Z	I _{CC}

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias - T _A	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Operating Temperature	+125°C
Input or Output Voltages	-0.3 to V _{CC} +0.3V
Maximum V _{DD}	-0.3V to 7V
Maximum Power	500mW

NOTE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those listed in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V_{OL}	Output LOW voltage	3.2mA I_{OL}		0.4	V
V_{OH}	Output HIGH voltage	-1.0mA I_{OH}	2.4		V
V_{IL}	Input LOW voltage		-0.3	0.8	V
V_{IH}	Input HIGH voltage		2.2	$V_{CC}+0.3$	V
I_{LI}	Input leakage current	$V_{IN} = 0V$ V_{CC}	-1.0	1.0	μA
I_{LO}	Output leakage current	$V_0 = 0V$ to V_{CC} , outputs deselected	-10	10	μA
I_{CC1}	Power supply current – active	$I_0 = 0$, $TR = t_{CYC}$, duty = 100% $V_I = 0.8V$ or $2.2V$		40	mA
I_{CC2}	Power supply current – active	$I_0 = 0$, $TR = t_{CYC}$, duty = 100% $V_I = GND$ or V_{CC}		35	mA
I_{SB}	Power supply current – standby	Chip in standby mode, $V_I = GND$ to V_{CC}		150	μA

NOTE: It is recommended that a high frequency bypass capacitor between the power supply pin and the ground pin be utilized.

AC TIMING DIAGRAMS

SYMBOL	PARAMETER	MIN	MAX	UNIT
t_{AA}	Address access time		200	ns
t_{OH}	Output hold time	0		ns




Figure 3.

SYMBOL	PARAMETER	MIN	MAX	UNIT
t_{OE}	Output enable access		80	ns
t_{OEO}	Disable time from Output Enable	0	70	ns




Figure 4.

SYMBOL	PARAMETER	MIN	MAX	UNIT
t_{CEO}	Disable time from Chip Enable	0	70	ns
t_{ACE}	Chip enable access time		200	ns





Figure 5.



AC TEST CONDITIONS

OUTPUT REFERENCE LEVELS:
LOW 0.8V
HIGH 2.0V

INPUT LEVEL:
0.6V AND 2.4V

Figure 6. Test Load