sIGnetics 84300
\&VALUATION KIT m@กUAL

## TABLE OF CONTENTS

8X300KT100SK DATA SPECIFICATIONS ..... 3
8X300 DATA SPECIFICATIONS ..... 10
INTERFACE COMPONENTS
8T26A/8T28 ..... 24
8 T31 ..... 27
8T32/33/35/36 ..... 30
MEMORY COMPONENTS
PROM ..... 37
82S114/115 ..... 39
RAMs ..... 43
82S16/17/116/117 ..... 46
SSI/MSI COMPONENTS ..... 47
54/7400 ..... 49
54/7427 ..... 49
54/7474 ..... 50
54/74157 ..... 52
APPLICATIONS MEMOS ..... 53
AH3 Input/Output Design ..... 54
AH4 8X300 Applications ..... 56
MP3 Understanding the 8X300 Instruction Set ..... 71
SP1 The 8X300 Cross Assembly Program ..... 78
8X300 A Fast Microprocessor for Control Applications ..... 85
SMS DATA SPECIFICATIONS
SMS 3000 Microcontroller Simulator ..... 91
SMS 3300 Microcontroller Monitor ..... 93
Sales Office List ..... 95

## DESCRIPTION

The Signetics 8 X300 Fixed Instruction Bipolar Microprocessor is a high performance microprocessor optimized for control and data movement applications.

The unique features of the $8 \times 300 \mathrm{IV}$ bus and instruction set permit 8-bit parallel data to be rotated or masked before undergoing arithmetic or logical operations. Then, the data may be shifted and merged into any field of from 1 to 8 contiguous bits at the destination. The entire process of input, shifting, processing and output is accomplished in one instruction cycle time. The 250 ns cycle time makes the $8 \times 300$ suited for high speed applications.

The evaluation board contains all the elements which a designer needs to familiarize himself with the 8X300 for his systems applications. Included with the $8 \times 300$ are $4 \mathrm{I} / \mathrm{O}$ ports for external device interface, 256 bytes of temporary (working) data storage and 512 words of program storage, all properly
connected to the $8 \times 300$ to allow immediate exercising of the board. For this purpose, the PROMs are preprogrammed with the I/O control, RAM control and RAM integrity diagnostic programs. With the remaining PROM space, the designer may enter his own benchmark, test or development routines.

The board design allows complete flexibility in access to the address, instruction and IV busses as well as all controls and signals of the $8 \times 300$. The IV bus, I/O port user connection, clock signals, control lines, address bus and instruction bus are wired to output pins, the board edge connector and flat cable connectors.

The board layout permits variations and/or expansion of the basic design. In addition to the access to all signals for transfer off the board, a wire wrap area is provided so that the designer may add to the board circuitry as he desires. The addition may include memory, additional interfaces, or special circuits which meet specific user requirements.

Controls are also provided for diagnostic and instructional purposes by allowing various operating modes. In the WAIT mode, the program may be single stepped for ease of checkout. The one-shot instruction jamming allows control of the program start location, changes of program flow, changing or examining the internal registers, or testing of simple sequences. The repeated instruction jamming provides a means of repetitive execution of an instruction so that the I/O bus and the control lines may be examined without software changes. In both of these jam cases, the jammed instruction is selected by board-mounted switches.

## Auxiliary Circuits

The $8 \times 300$ can be used with any bipolar (or TTL-compatible) ICs. It can directly address 8192 program instruction locations and up to $512 \mathrm{I} / \mathrm{O}$ ports. Memory paging may be employed for larger working storage. Typical auxiliary circuits include:

| DEVICE | MFG | PART NUMBER | DESCRIPTION | QTY |
| :---: | :---: | :---: | :---: | :---: |
| U14 | Signetics | N8X3001 | Microprocessor | 1 |
| U2-U9 |  | N82S116B | RAM (256X1) | 8 |
| U15-16 |  | N82S1151 | PROM (512X8) | 2 |
| U13, U21, U26, U27 |  | N8T32N | I/O Port (Tri-state) | 4 |
| U1 |  | N8T31N | Latch | 1 |
| U10-U11 |  | N8T26AB | Transceiver | 2 |
| U17-U20 |  | N74LS157B | Multiplexer | 4 |
| U23, U25 |  | N74LS74A | Flip-Flop | 2 |
| U12 |  | N74LS27A | NOR Gate | 1 |
| U22, U24 | Signetics | N74LS00A | NAND Gate | 2 |
| Q1 |  | 2N5320 | Transistor | 1 |
| Q2 |  | 2N2222 | Transistor | 1 |
| RN1-RN3 | Dale | CSP-10E-01-102-K | Resistor network | 3 |
| R1, R3, R4 |  | $1 \mathrm{k} \Omega 1 / 4 \mathrm{~W}$ | Resistor | 3 |
| R5 |  | $4 \mathrm{k} \Omega 1 / 4 \mathrm{~W}$ | Resistor | 1 |
| R2 |  | $8 \mathrm{k} \Omega 1 / 4 \mathrm{~W}$ | Resistor | 1 |
| C2-C20, C22-C30 |  | $0.1 \mu \mathrm{~F}$ | Capacitor | 29 |
| C1, C21 |  | $22 \mu \mathrm{~F}$ | Capacitor | 2 |
| Z1 |  | 8.00 MHz | Crystal | 1 |
| J104 | Berg | 65616-134 | Connector | 1 |
| J101 | Berg | 65616-150 | Connector | 1 |
| J105 | Berg | 65616-120 | Connector | 4 |
|  | Robinson-Nugent | ICN-163-53 | Socket | 2 |
|  | Robinson-Nugent | ICN-246-54 | Socket | 7 |
|  | Robinson-Nugent | SB-25 | Strip socket | 2 |
| S1, S2 | Amp | 435640-5 | Dip switch | 2 |
| S5, S6 | Alco | MSTS-104D | Toggle switch |  |
| S3, S4 | Digitast | ST | Momentary switch | 2 |
|  | Smith | 230 (red) | Binding post | 1 |
|  | Smith | 230 (black) | Binding post | 1 |
|  | SAE | CPH 8100-100 | 50/100 edge connector | 1 |
|  |  |  | PC board | 1 |
|  |  |  | Packing case | 1 |

Table 1 KIT CONTENTS

| Program Storage <br> $82 S 115$ | (512X8 PROM) |
| :--- | :--- |
| I/O |  |
| $8 T 32 / 33$ | (8-Bit Synchronous Bidirectional |
|  | (1/O Port) |
| $8 T 35 / 36$ | (8-Bit Asynchronous Bidirectional |
|  | I/O Port) |
| $8 T 31$ | (8-Bit Bidirectional I/O Port) |
| $8 T 39$ | (Quad Bus Extender) |

Working Storage
$82 S 116$ (256X1 RAM)

## KIT ASSEMBLY

The kit is designed to be assembled by a skilled technician. To aid assembly as well as the evaluation, the major board areas are identified and part placement is indicated directly on the PC board. The board has been solder masked so that it may be wave soldered and to avoid solder bridges if the board is hand soldered. Sockets are provided to mount the following parts: $8 \times 300$, 8 T32 (4), 8T31, 82 S115 (2), and the DIP Switches (2). Kit assembly is straightforward and may be accomplished in about four hours.

Figure 4 shows the component side of the board and the position and orientation of all parts. Assembly can be accomplished using this figure, the notes and observing the board markings. Figure 5 provides the schematic.

## SOFTWARE

The PROMs furnished with the kit are programmed with diagnostics in the first 50 locations to assist in verifying that the assembled kit is working correctly. The remaining 462 locations may be programmed by the user.

The diagnostics are separated into two parts: Locations 00-23 contain tests of the I/O ports and the interface to the RAM, locations 24-47 write all combinations of bits into all locations of RAM and test the data read back. Locations 50-61 contain a delay routine which is used by the memory test to allow monitoring of the test with an external LED array or logic analyzer.

Execution of the first part should be checked in Single Step. Figures 1, 2 and 3 are flow diagrams for the diagnostic coding.

## CONTROLS

## Run/Wait

With this switch in the WAIT position, the processor halts execution of instructions and holds all buses in their current state (MCLK will still be active). When the switch is returned to the RUN position, the processor will remain in the halted state until the STEP key is depressed. The processor then begins running normally and subsequent depressions of the STEP key have no effect.

## TEST OF I/O PORTS AND RAM



Figure 1

## EXTENSIVE TEST OF RAM MEMORY



Figure 2


## Single Step

Instructions may be executed one at a time by depressing the STEP key while the processor is halted. Instructions can be read from either the PROM or the Instruction switches.

## Instruction Insertion

Although instructions are normally fetched from the PROMs, the bank of DIP switches provides an alternate instruction source. The command that is set in the switches is jammed on the instruction bus for either 1 cycle or indefinitely, depending on the setting on the SINGLE/REPEAT switch.

With the switch in the SINGLE position, the instruction encoded in the switches is placed on the bus for 1 cycle time when the INSERT key is pressed, then control returns to the PROMs. With the switch in the REPEAT position, the instruction will be executed repeatedly until the switch is returned to the SINGLE position. This feature allows examination of the control signals without changing the software.

## Connection to the I/O Ports

The I/O ports are 8T32s programmed with addresses 1 through 4. It is recommended that $\overline{\mathrm{BOC}}$ (J105 pin 18) be tied low for most tests and that $\overline{\mathrm{BIC}}$ ( J 105 pin 20) be pulled low when data is to be entered to the port from an external device. This scheme allows output from the port to be monitored constantly yet data can be entered at any time since $\overline{B I C}$ overrides $\overline{B O C}$ (see $8 T 32$ data sheet).

## USAGE

By external means, a test pattern is loaded into each of the I/O ports. As the program is stepped through, each of the ports is read, cleared, then restored to verify proper connection of the control and data buses. If the connections are properly made, the test pattern that the user entered into Port 1 will be cleared after 10 steps and restored on the 11th. The other 3 ports are tested in sequence after 6 more steps per port. The memo$r y$ is tested in a similar manner for continuity of the control signals by reading an address from Port 1 and a test pattern from Port 2, writing the pattern to the addressed location, reading the data back and writing it to Port 1. If the data in Port 1 matches the data in Port 2, the control interface to the RAM is verified. The flow diagram for this test is given in Figure 1.

The next portion of the test exercises each location in the RAM with all possible combination of bits. If the pattern read back does not match the data written, the test will be repeated with the same address and pattern until successful. The RAM address being written is output to Port 1 , the pattern to Port 2. S 5 should be in the RUN mode for this test. The program includes a delay loop so that its progress may be monitored by a simple LED display connected to the 8 T 32 outputs (Ports 1 and 2).



| PIN <br> NO. | FUNCTION | $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | V $\dot{C}$ | 2 | VCC |  |
| 3 | VCC | 4 | VCC |  |
| 5 | VCC | 6 | VCC |  |
| 7 |  | 8 | D07 (MSB) |  |
| 9 | - | 10 | D06 |  |
| 11 | - | 12 | D05 |  |
| 13 |  | 14 | D04 | DATA |
| 15 |  | 16 | D03 | BUS |
| 17 | - | 18 | D02 |  |
| 19 | $\underline{\square}$ | 20 | D01 |  |
| 21 |  | 22 | D00 (LSB) |  |
| 23 | - | 24 | RESET |  |
| 25 | - | 26 | HALT |  |
| 27 |  | 28 | MCLK |  |
| 29 | -- | 30 | LB | CONTROL <br> BUS |
| 31 | $\underline{\square}$ | 32 | RB |  |
| 33 | - | 34 | SC |  |
| 35 |  | 36 | WC |  |
| 37 | GND | 38 | GND |  |
| 39 |  | 40 | CLK OUT |  |
| 41 |  | 42 | CLK IN |  |
| 43 | SPARE | 44 | SPARE |  |
| 45 | SPARE | 46 | SPARE |  |
| 47 | GND | 48 | GND |  |
| 49 | 100 | 50 | - |  |
| 51 | 101 | 52 |  |  |
| 53 | GND | 54 | GND |  |
| 55 | 104 | 56 | A00 |  |
| 57 | 105 | 58 | A01 |  |
| 59 | GND | 60 | GND |  |
| 61 | 108 | 62 | A04 |  |
| 63 | 109 | 64 | A05 |  |
| 65 | GND | 66 | GND |  |
| 67 | 112 | 68 | A08 |  |
| 69 | 113 INSTRUCTION | 70 | A09 |  |
| 71 | GND $\}$ BUSTION | 72 | GND |  |
| 73 | $115 \quad$ BUS | 74 | A12 | ADDRESS |
| 75 | 114 | 76 | ROM EN | BUS |
| 77 | GND | 78 | GND |  |
| 79 | 111 | 80 | A11 |  |
| 81 | 110 | 82 | A10 |  |
| 83 | GND | 84 | GND |  |
| 85 | 107 | 86 | A07 |  |
| 87 | 106 | 88 | A06 |  |
| 89 | GND | 90 | GND |  |
| 91 | 103 | 92 | A03 |  |
| 93 | 102 | 94 | A02 |  |
| 95 | GND | 96 | GND |  |
| 97 | GND | 98 | GND |  |
| 99 | GND | 100 | GND |  |

Table 2 J100 CONNECTIONS


To begin the test sequence, the DIP switches are loaded with $700000_{8}$ (a jump to address 0), as shown in Figure 6. Switches S5 and S6 are placed in the WAIT and SINGLE positions respectively. After power is applied to the board, S4 must be pressed to insert the jump to 0 . The system is now ready to be stepped through the diagnostic programs. A listing of the diagnostic coding is given in Table 3.

## External Clock

## Synchronization

The $8 \times 300$ board provides for clock synchronization with external logic by means of the "spare" IC location at the lower center part of the board.

To drive the $8 \times 300$ from an external TTL level clock source, install an 8T98 driver in the "spare" location, place $100 \Omega$ resistors at points $A$ and $B$ and $47 \Omega$ resistors at points $F$ and G . Trace C may be cut to reduce the loading on MCLK is desired. Signal is input on J100 pin 42.

To synchronize external logic to the $8 \times 300$ with MCLK, install an 8 T98 driver in the "spare" location. No traces need to be cut or jumpered. Signal is available on J 100 pin 40.

## Use with MCSIM*

Remove 8X300 from PC board and plug MCSIM cable into J104. Set on-board controls to RUN. When power is applied, MCSIM is ready to run according to the usual MCSIM procedures.

## Use with SMS Monitor*

The 8X300 remains in the PC board when the SMS monitor is used. The panel connects to J104 and J101. Set the on-board controls to RUN and SINGLE, the procedure according to the monitor operating instructions. If the board is halted, depress the STEP switch to initiate.

## JUMPERS FOR 82S114/82S115 PROMs

The 8X300 Evaluation Board will accommodate either $82 S 114$ or $82 S 115$ PROMs. Determine which memory was included in this kit and connect the circuit according to the appropriate drawing in Figure 7. Use insulated wires approximately $0.5^{\prime \prime}$ long with all but $0.3^{\prime \prime}$ insulation stripped off. Put wires in place, solder and trim.

[^0]| ADDRESS | CODE | INSTRUCTION | COMMENT |
| :---: | :---: | :---: | :---: |
| TEST OF I/O PORTS \& RAM |  |  |  |
| 000 | 606374 | XMIT -4, R6 | Initialize Counter |
| 001 | 611000 | XMIT 0, R11 | Initialize Port Register |
| 002 | 600001 | XMIT 1, AUX | Load Increment |
| 003 | 106006 | Q1 ADD R6, R6 | Incr Count |
| 004 | 111011 | ADD R11, R11 | Incr Port Number |
| 005 | 011007 | MOVE R11, IVL | Select Port |
| 006 | 027001 | MOVE LB, R1 | Read Port |
| 007 | 627000 | XMIT 0, LB | Clear Port |
| 010 | 001027 | MOVE R1, LB | Write Port |
| 011 | 506003 | NZT R6, Q1 | All Done ? |
| 012 | 607001 | XMIT 1, IVL | Address Port 1 |
| 013 | 027001 | MOVE LB, R1 | Read RAM Addr |
| 014 | 607002 | XMIT 2, IVL | Addr Port 2 |
| 015 | 027002 | MOVE LB, R2 | Read RAM Data |
| 016 | 001017 | MOVE R1, IVR | Addr RAM |
| 017 | 002037 | MOVE R2, RB | Write RAM |
| 020 | 602000 | XMIT 0, R2 | Clear R2 |
| 021 | 607001 | XMIT 1, IVL | Addr Port 1 |
| 022 | 037002 | MOVE RB, R2 | Read RAM |
| 023 | 002027 | MOVE R2, LB | Output Data to Port 1 |
| BEGINNING OF MEMORY TEST |  |  |  |
| 024 | 601000 | XMIT 0, R1 | Initialize RAM Addr |
| 025 | 607001 | Q2 XMIT 1, IVL | Addr Port 1 |
| 026 | 001027 | MOVE R1, LB | Output RAM Addr |
| 027 | 027017 | MOVE LB, IVR | Addr RAM |
| 030 | 602000 | XMIT 0, R2 | Initialize RAM Data |
| 031 | 607002 | XMIT 2, IVL | Addr Port 2 |
| 032 | 002027 | Q3 MOVE R2, LB | Output RAM Data |
| 033 | 002037 | MOVE R2, RB | Write to RAM |
| 034 | 002000 | MOVE R2, AUX | Move Data to AUX |
| 035 | 337000 | XOR RB, AUX | Compare |
| 036 | 500032 | NZT AUX, Q3 | Test |
| 037 | 611000 | XMIT 0, R11 | Set up Return Indicator |
| 040 | 700050 | JMP DELAY | Delay for display purposes |
| 041 | 600001 | XMIT 1, AUX | Load Incr |
| 042 | 102002 | ADD R2, R2 | Incr Data |
| 043 | 502032 | NZT R2, Q3 | Done? |
| 044 | 101001 | ADD R1, R1 | Incr Addr |
| 045 | 611001 | XMIT 1, R11 | Set up Return Indicator |
| 046 | 700050 | JMP DELAY | Delay |
| 047 | 700025 | JMP Q2 | Repeat |
| 050 | 603000 | DELAY XMIT 0, R3 |  |
| 051 | 604000 | XMIT 0, R4 |  |
| 052 | 600001 | XMIT 1, Aux |  |
| 053 | 103003 | D1 ADD R3, R3 |  |
| 054 | 104004 | D2 ADD R4, R4 |  |
| 055 | 504054 | NZT R4, D2 |  |
| 056 | 503053 | NZT R3, D1 |  |
| 057 | 411060 | RTN XEC *+1, R11 |  |
| 060 | 700041 | JMP 041 |  |
| 061 | 700047 | JMP 047 |  |

Table 3 SYSTEM TEST


Figure 7

## INTRODUCTION

## A Microcomputer Designed for Control

The $8 \times 300$ is a microcomputer designed for control. It features:

## Execution Speed

- 250ns instruction execution time
- Direct address capability-up to 8192 16-bit words of program memory
- Eight 8-bit general purpose registers
- Simultaneous data transfer and data edit in a single instruction cycle time
- n-way branch or n-entry table lookup in 2 instruction cycle times
- $8 \times 300$ instructions operate with equal speed on 1-bit, 2-bit, 3-bit, 4-bit, 5 -bit, 6 -bit, 7 -bit, or 8 -bit data formats

The $8 \times 300$ instruction set features controloriented instructions which directly access variable length input/output and internal data fields. These instructions provide very high performance for moving and interpreting data. This makes the $8 \times 300$ ideal in switching, controlling, and editing applications.

## Direct Processing of External Data

The $8 \times 300$ I/O system is treated as a set of internal registers. Therefore data from external devices may be processed (tested, shifted, added to, etc.) without first moving them to internal storage. In fact, the entire
concept is to treat data at the I/O interface no differently than internal data. This concept extends to the software which allows variables at the input/output system to be named and treated in the same way as data in storage.

## Separate Program Storage and Data Storage

The storage concept of the $8 \times 300$ is to separate program storage from data storage. Program storage is implemented in read-only memory in recognition of the fact that programs for control applications are fixed and dedicated. The benefits of using read-only memory are that great speeds may be obtained at lower cost than if read/write memory were used, and that program instructions reside in a nonvolatile medium and cannot be altered by system power failures.

## 8X300 Architecture

Figure 1 of the $8 \times 300$ data sheet illustrates the $8 \times 300$ architecture. The $8 \times 300$ contains an Arithmetic Logic Unit (ALU), Program Counter, and an Address Register. Eight 8bit general purpose registers are also pro-
vided, including 7 working registers and an auxiliary register which performs as a working register and also provides an implied operand for many instructions. The $8 \times 300$ registers are shown in Figure 1 of the $8 \times 300$ data sheet and are summarized below:

## Control Registers include:

- Instruction-A 16-bit register containing the current instruction
- Program Storage Address Register (AR)-A 13-bit register containing the address of the current instruction being accessed from Program Storage
- Program Counter (PC)-A 13-bit register containing the address of the next instruction to be read from Program Storage


## Data Registers include:

- Working Registers (WR)-Seven 8-bit registers for data storage
- Overflow (OVF)-A 1-bit register that retains the most significant bit position carry from ALU addition operation. Arithmetically treated as $2^{\circ}$.
- Auxiliary (AUX)-An 8-bit register. Source of implied operand for arithmetic and logical instructions. May be used as a working register.
A crystal external to the CPU is used to generate the CPU system clock. The CPU executes 8 instruction types.


## DESCRIPTION

The Signetics $8 \times 300$ Interpreter is a monolithic, high-speed microprocessor implemented with bipolar Schottky technology. As the central processing unit, CPU, it allows 16 -bit instructions to be fetched, decoded and executed in 250 ns . A 250 ns instruction cycle requires maximum memory access of 65 ns , and maximum I/O device access of 35 ns .

Interpreter instructions operate on 8-bit, parallel data. Logic is distributed along the data path within the Interpreter. Input data can be rotated and masked before being subject to an arithmetic or logical operation; and output data can be shifted and merged with the input data, before being output to external logic. This allows 1 - to 8 bit I/O and data memory fields to be accessed and processed in a single instruction cycle.

## PROGRAM STORAGE INTERFACE

Program Storage is typically connected to the A0-A12 (A12 is least significant bit) and 10-115 signal lines. An address output on A0-A12 identifies one 16-bit instruction word in program storage. The instruction word is subsequently input on 10-115 and defines the interpreter operations which are to follow.
The Signetics 82 S 115 PROM, or any TTL compatible memory, may be used for program storage.

## I/O DEVICES INTERFACE

An 8-bit I/O bus, called the Interface Vector (IV) data bus, is used by the Interpreter to communicate with 2 fields of $I / O$ devices. The complementary $\overline{L B}$ and $\overline{\mathrm{RB}}$ signals identify which field of the I/O devices is selected.
Both I/O data and I/O address information can be output on the IV bus. The SC and WC signals are typically used to distinguish between I/O data and I/O address information as follows:

## SC WC

10 I/O address is being output on IV
01 I/O data is being output on IV bus
0 I/O data is expected on the IV, bus, as input to the Interpreter
11 Not generated by the Interpreter
The Signetics 82SXXX series RAM, and the 8T32/33 may be attached to the IV bus.

## FEATURES

- 185ns instruction decode and execute delay (with Signetics 8T32/33 I/O port)
- Eight 8-bit working registers
- Single instruction access to 1-bit, 2-bit, 3-bit . . . or 8 -bit field on I/O bus
- Separate instruction address, instruction, and I/O data busses
- On-chip oscillator
- Bipolar Schottky technology
- TTL inputs and outputs
- Tri-state output on I/O data bus
- +5 volt operation from $0^{\circ}$ to $70^{\circ} \mathrm{C}$


## PIN CONFIGURATION



## PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 2-9, 45-49 | A0-A12: | Instruction address lines. A high level equals "1." These outputs directly address up to 8192 words of program storage. A12 is least significant bit. | Active high |
| 13-28 | 10-115: | Instruction lines. A high level equals "1." Receives instructions from Program Storage. $\mathrm{I}_{15}$ is least significant bit. | Active high |
| $\begin{aligned} & 33-36, \\ & 38-41 \end{aligned}$ | $\overline{\mathrm{VBO}}$ - $\overline{\mathrm{VB7}}$ | Interface Vector (IV) Bus. A low level equals "1." Bidirectional tri-state lines to communicate with I/O devices. $\overline{\mathrm{VBZ}}$ is least significant bit. | Three-state Active low |
| 42 | $\overline{\mathrm{MCLK}}$ : | Master Clock. Output to clock I/O devices, and/or provide synchronization for external logic |  |
| 30 | WC: | Write Command. High level output indicates data is being output on the IV Bus. | Active high |
| 29 | SC: | Select Command. High level output indicates that an address is being output on the IV Bus. | Active high |
| 31 | $\overline{\mathrm{LB}}$ : | Left Bank. Low level output to enable one of two sets of I/O devices ( $\overline{\mathrm{LB}}$ is the complement of RB). | Active low |
| 32 | $\overline{\mathrm{RB}}$ : | Right Bank. Low level output to enable one of two sets of I/O devices ( $\overline{R B}$ is the complement of $\overline{\mathrm{LB}}$ ). | Active low |
| 44 | $\overline{\text { HALT: }}$ | Low level is input to stop the Interpreter. | Active low |
| 43 | $\overline{\text { RESET: }}$ | Low level is input to initialize the Interpreter. | Active low |
| 10-11 | X1, X2: | Inputs for an external frequency determining crystal. May also be interfaced to logic or test equipment. |  |
| 50 | VR | Reference voltage to Pass Transistor. |  |
| 1 | VCR | Regulated output voltage from Pass Transistor. |  |
| 37 | VCC: | 5 V power connection. |  |
| 12 | GND: | Ground. |  |

## INSTRUCTION CYCLE

Each interpreter operation is executed in 1 instruction cycle, which may be as short as 250 ns . The Interpreter generates MCLK to synchronize external logic to the instruction cycle. Instruction cycles are subdivided into quarter cycles. MCLK is an output during the last quarter cycle.

During the third quarter cycle of an instruction, an address is output on A0-A12, identifying the location in program storage of the next instruction word. This instruction word defines the next instruction, which must be input on 10-115 during the first quarter cycle of the next instruction cycle (see Table 1)

## Instruction Set Summary

The 16-bit instruction word input on 10-115 is decoded by the instruction decode logic to implement events that are to occur during the remainder of the instruction cycle. Generally the 16 -bit instruction word is decoded as follows:


A detailed usage of the 13 "operand(s) specification" bits is given in following sections.
Three operation code bits allow for 8 instruction classes. The 8 instruction classes are summarized in Table 2. Each entry is referred to as an "instruction class" because the unique architecture of the Interpreter allows a number of powerful variations to be specified by the 13 operand (s) specification bits. A complete description of instruction formats and some instruction examples are provided in the Applications Guide.

## Data Processing

The Interpreter architecture includes eight 8-bit working registers, an arithmetic logic unit (ALU), an overflow register, and the 8bit IV Bus. Internal 8-bit data paths connect the registers and IV Bus to the ALU inputs, and the ALU output to the registers and IV Bus. Data processing logic is distributed along these internal 8-bit data paths. Rotate and mask logic precedes the ALU on the data entry path. Shift and merge logic precedes the ALU on the data entry path. Shift and merge logic follows the ALU on the data output path. All 4 sets of logic can operate on 8 data bits in a single instruction cycle. (See Figure 2)
When less than 8 bits of data are specified for output to the IV bus by the ALU, the data field (shifted if necessary) is inserted into the prior contents of the IV bus latches. The


Figure 1

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| INST. AND IV <br> BUS DATA <br> INPUT | DATA | ADDR. AND IV | BUS DND IV <br> VALID |
| $\leftarrow 1 / 4$ cycle $\rightarrow$ | $\leftarrow 1 / 4$ cycle $\rightarrow$ | $\leftarrow 1 / 4$ cycle $\rightarrow$ | $\leftarrow 1 / 4$ cycle $\rightarrow$ |

Table 1 INSTRUCTION CYCLE

IV bus latches contain data input at the start of an instruction. This data in the IV bus latches will be specified in the instruction as a) IV bus source data or b) data from an automatic read when the IV bus is specified as a destination. Therefore, IV bus bit positions outside an inserted bit field are unmodified.

## Data Addressing

Sources and destinations of data are specified using a 5-bit octal number, as shown in Table 2. The source and/or destination of data to be operated upon is specified in a single instruction word.
Referring to Table 3, the Auxiliary register (address 00 ) is the implied source of the second argument for ADD, AND or XOR operations.
IVL and IVR are write-only registers used only as a destination. They have addresses and are treated as registers, but in reality they do not exist. When IVL is specified as a destination or the $D$ field $=20-27_{8}$, then $L B=$ 'low', RB = 'high' are generated; when IVR is specified as a destination or the $D$ field $=30-$ $37_{8}$, then RB = low, LB = 'high' are generated.
When IVL or IVR is specified as the destination in an instruction, SC is also activated
and data is placed on the IV bus. If IVL or IVR is specified as a source of data, the source data is all zeroes.

## INSTRUCTION SEQUENCE CONTROL

The Address Register and Program Counter are used to generate addresses for accessing an instruction. The Address Register is used to form the instruction address, and in all but 3 instructions (XEC, NZT, and JMP) the address is copied into the Program Counter. The instruction address is formed in 1 of 3 ways:

1. For all instructions but the JMP, XEC, and a satisfied NZT, the Program Counter is incremented by 1 and placed in the Address Register.
2. For the JMP instruction, the full 13-bit address field from the JMP instruction is placed into the Address Register and copied into the Program Counter.
3. For the XEC and NZT instructions, the high order 5- or 8-bits of the Program Counter are combined with 8 - or 5 -lower-order bits of ALU output (XEC or NZT) and placed in the Address Register. For the NZT instruction, it is also copied into the Program Counter.


Table 2 INSTRUCTION SET SUMMARY


NOTE

1. RB is complement of LB.
2. "0" = Low voltage
" 1 " = High voltage
x $=$ Don't care

Table 2 INSTRUCTION SET SUMMARY (Cont'd)


INTERPRETER ARCHITECTURE


Figure 2

| $\begin{aligned} & \text { S AND/OR D } \\ & \text { FIELD } \\ & \text { SPECIFICATION } \\ & \text { (OCTAL) } \end{aligned}$ | SOURCE/DESTINATION |
| :---: | :---: |
| $\begin{aligned} & 00 \\ & 01 \text { to } 06 \\ & 07 \\ & 10 \\ & 11 \\ & 17 \end{aligned}$ | Auxiliary Register (AUX) <br> Work registers (R1 to R6) respectively <br> IVL write-only "register" (destination only) <br> Overflow status (OVF)-source only <br> Working register (R11) <br> IVR write-only "register" (destination only) |
| $\begin{aligned} & 2 N \\ & (N=0,1,2, \\ & 3,4,5,6,7) \end{aligned}$ | a. If a source, IV bus data right rotated ( $7-\mathrm{N}$ ) bits and masked (specified by $\mathrm{R} / \mathrm{L}$ ). $\overline{\mathrm{LB}}=$ ' 'low' and $\overline{\mathrm{RB}}=$ 'high' generated. <br> b. If a destination, IV bus data left shifted ( $7-\mathrm{N}$ ) bits and merged (specified by $\overline{\mathrm{R} / \mathrm{L}}$ ). LB = 'low' and $\overline{\mathrm{RB}}=$ 'high' generated. <br> IV Bus Destination Data |
| $\begin{aligned} & 3 N \\ & (N=0,1,2, \\ & 3,4,5,6,7) \end{aligned}$ | a. If a source, IV bus data right rotated ( $7-\mathrm{N}$ ) bits and masked (specified by R/L). $\overline{\mathrm{LB}}=$ 'high' and $\overline{\mathrm{RB}}=$ 'low' generated. <br> IV Bus Source Data <br> b. If a destination, IV bus data left shifted ( $7-\mathrm{N}$ ) bits and merged (specified by R/L). $\overline{\mathrm{LB}}=$ 'high' and $\overline{\mathrm{RB}}=$ 'low' generated. <br> IV Bus Destination Data |

Table 3 DATA SOURCE DESTINATION ADDRESS

## INTERPRETER INTERNAL REGISTERS

Programmable Registers (all 8 bits):
AUX - General working register. Contains second term for arithmetic or logical operations.

R1 - General working register
R2 - General working register
R3 - General working register
R4 - General working register
R5 - General working register
R6 - General working register
R11 - General working register
Other Registers:
Address Register (AR)

- A 13-bit register containing the address of the current instruction.

OVF - The least-significant bit of this register is used to reflect overflow status resulting from the most recent ADD operation (see Instruction Set Summary).

Program Counter (PC)

- Normally contains the address of the current instruction and is incremented to obtain the next instruction address.

Instruction Register (IR)

- Holds the 16-bit instruction word currently being executed.

Table 4

## SYSTEM DESIGN USING <br> THE INTERPRETER

Designing hardware around the $8 \times 300 \mathrm{In}$ terpreter reduces to selecting a program storage devicer (ROM, PROM, etc.), selecting I/O devices (IV byte, multiplexers, RAM, etc.), selecting clock mode (system driven or crystal controlled) and interfacing the Interpreter to these components, as shown in Figure 3.

## System Clock

The Interpreter has an integrated oscillator which generates all necessary clock signals. The oscillator is designed to connect directly to a series resonant quartz crystal via pins X1 and X2. The crystal resonant frequency, f , is related to the desired cycle time, $T$, by the relationship $f=2 / T$. For a 250 ns system, $\mathrm{f}=8.00 \mathrm{MHz}$.

In lower speed applications where the cycle time need not be precisely controlled, a
capacitor may be connected between X1 and X2 to drive the oscillator. Approximate capacitor values are given in Table 6. If cycle time is to be varied, X1 and X2 should be driven from complementary outputs of a pulse generator. Figure 4 shows a typical configuration. For systems where the Interpreter is to be driven from a master clock, the X1 and X2 lines may be interfaced to TTL logic as shown in Figure 5.

| Type: | Fundamental mode, series resonant |
| :--- | :--- |
| Impedance at Fundamental: | 35 ohms maximum |
| Impedance at harmonics and spurs: | 50 ohms minimum |

Table 5 CRYSTAL CHARACTERISTICS


Figure 3

| Cx,pF | CYCLE TIME |
| :---: | :---: |
| 100 | 300 ns |
| 200 | 500 ns |
| 500 | $1.1 \mu \mathrm{~s}$ |
| 1000 | $2.0 \mu \mathrm{~s}$ |

Table 6 CLOCK CAPACITOR VALVES

## Halt, Reset Signals

$\overline{\text { HALT: }}$
A low level at the $\overline{\text { HALT }}$ input stops internal operation of the interpreter at the start of the next instruction after HALT is applied (quarter cycle after MCLK). Since HALT is sampled at the start of each instruction cycle it is possible to prevent a cycle by applying $\overline{\text { HALT }}$ early in that cycle. HALT does not inhibit MCLK or affect any internal registers. Normal operation begins with the next complete cycle after the HALT input goes high.

## RESET:

A low level at the $\overline{\operatorname{RESET}}$ input sets the program counter and address register to zero. While RESET is low MCLK is inhibited. If RESET is applied during the last 2 quarter cycles, the MCLK during that cycle may be shortened. $\overline{\text { RESET }}$ should be applied for 1 full instruction cycle time to assure proper operation. When $\overline{\operatorname{RESET}}$ input goes high an MCLK occurs prior to the resumption of normal processing. $\overline{\text { RESET }}$ does not affect the other internal registers.

## EXAMPLE:

A specific example of a control system, using the $8 \times 300$ Interpreter-four 8T32/33 IV Bytes, and two 82S215 ROMs is shown in Figure 3. Only 8 components are required to build this system which contains 512 words of program storage, 32 TTL I/O connection points, and operates at a 250 ns instruction cycle time.

## SYSTEM TIMING

In systems with fast instruction cycle times, most Interpreter delays are strictly determined by internal gate propagation delays. Since some events are constrained to occur in certain quarter cycles, as system cycle times become slower, the delays will appear to increase due to gating with internal clocks. In the table of AC Electrical Characteristics, 2 columns are used: 1 to denote times which occur due to internal clock intervention and 1 to denote minimum delays for fast cycle times.


## CLOCKING WITH TTL



Figure 5


Figure 6

When using Signetics $8 \mathrm{~T} 32 / 33 / 35 / 36$ IV Bytes, selection of instruction cycle time involves calculating the maximum program storage access time. Assuming the instruction is available when MCLK falls, the I/O control lines are stable 35 ns later. Signetics IV Bytes require another 35 ns to disable a previously selected byte and enable the desired byte (assumes a change in bank signals). A 10 ns margin has been added to the IV Byte enable for this evaluation to reflect the fact that most systems will have more capacitive loading than the 50 pF test
condition in the IV Byte specification and to allow for line delays.

The system instruction cycle time for normal systems such as shown in Figure 7 is determined by Interpreter propagation delays, program storage access time, and IV Byte output enable times. Instruction cycle time is normally constrained by one or more of the following conditions:

1. Instruction to LB/RB (input phase) and IV Byte output enable:
TOE $\leq 1 / 2$ cycle -55 ns (Figure 6).
2. Program storage access time and instruction to LB/RB (input phase) and IV Byte output enable and IV data (input phase) to address $\leq$ instruction cycle time (Figure 7).
3. Program storage access time and instruction to address $\leq$ instruction cycle time (Figure 8).
The first constraint can be used to determine the minimum cycle time. Using the inequality $35 \mathrm{~ns}+35 \mathrm{~ns} \leq 1 / 2$ cycle -55 ns implies $1 / 2$ cycle $\geq 125$ ns or an instruction time of 250 ns .

Program storage access time for a 250 ns instruction cycle can be calculated from the second constraint. Noting that the specification for IV data (input phase) to address is 115 ns : Program storage access time $+35 \mathrm{~ns}+35 \mathrm{~ns}+115 \mathrm{~ns} \leq 250 \mathrm{~ns}$ implies program storage access time $\leq 65 \mathrm{~ns}$.

The third constraint can be used to verify the maximum program storage access time. Noting that the specification for instruction to address is 185ns: Program storage access time $+185 \mathrm{~ns} \leq 250 \mathrm{~ns}$ confirms that program storage access time 65 ns is satisfactory.



Figure 8

ABSOLUTE MAXIMUM RATINGSSupply Voltage VCC7V
Logic Input Voltage ..... 5.5V
Crystal Input Voltage ..... 2 V

AC ELECTRICAL CHARACTERISTICS $V_{C C}=5 \mathrm{~V} \pm 5 \%$ and $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}$

| DELAY DESCRIPTION | PROPAGATION <br> DELAY TIME | CYCLE TIME <br> LIMIT |
| :--- | :---: | :---: |
| X1 falling edge to MCLK (driven from external <br> pulse generator) | 75 ns |  |
| MCLK to SC/WC falling edge (input phase) | 25 ns |  |
| MCLK to SC/WC rising edge (output phase) |  | $1 / 2$ cycle +25 ns |
| MCLK to LB/RB (input phase) | 35 ns |  |
| Instruction to LB/RB output (input phase) | 35 ns | $1 / 2$ cycle +35 ns |
| MCLK to LB/RB (output phase) |  | 185 ns |
| MCLK to IV data (output phase) | 115 ns | $1 / 2$ cycle +60 ns |
| IV data (input phase) to IV data (output phase) | 185 ns | $1 / 2$ cycle +40 ns |
| Instruction to Address | 185 ns | $1 / 2$ cycle +40 ns |
| MCLK to Address | 115 ns |  |
| IV data (input phase) to Address |  | $1 / 2$ cycle -55 ns |
| MCLK to IV data (input phase) |  | $1 / 4$ cycle -40 ns |
| MCLK to Halt falling edge to prevent |  | 0 to 1 cycle |

[^1]
## DC ELECTRICAL CHARACTERISTICS



## NOTES

1. Crystal inputs $X 1$ and $X 2$ do not have clamp diodes.
2. Only one output may be grounded at a time.
3. (Limits apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ and $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C}$ unless specified otherwise.)

## DC ELECTRICAL CHARACTERISTICS

| INPUT VOLTAGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | OUTPUT VOLTAGE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | $\begin{gathered} \mathbf{V}_{\mathbf{I L}}(\mathbf{V}) \\ \text { LOW LEVEL } \end{gathered}$ |  |  | $\begin{gathered} \mathbf{V}_{\text {IH }}(V) \\ 1 G H \text { LEVEL } \end{gathered}$ |  |  | $\begin{gathered} \mathbf{V}_{\text {IC }} \\ \text { CLAMP VOLTAGE } \end{gathered}$ |  |  | VOLTAGE RATING |  |  | VTL (mV) ${ }^{20}$ LOW LEVEL THRESHOLD VOLTAGE |  |  | VTH (mV) ${ }^{20}$ HIGH LEVEL THRESHOLD VOLTAGE |  |  | $\begin{aligned} & \text { VOL (V) } \\ & \text { LOW LEVEL } \end{aligned}$ |  |
| TEST CONDITIONS |  |  |  |  |  |  | $\begin{aligned} & V_{C C}=\operatorname{MIN} \\ & I_{I N}=-12 \mathrm{~mA} \end{aligned}$ |  |  | $V_{\text {IN }}=10 \mathrm{~mA}$ |  |  | $\begin{aligned} V_{C C} & =\text { MIN } \\ V_{I N} & =0.8 \mathrm{~V} \\ I_{O L} & =-400 \mu \mathrm{~A} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=\text { MAX } \\ & V_{I N}=0.8 \mathrm{~V} \\ & I_{O H}=16 \mathrm{~mA} \end{aligned}$ |  |  | $\mathbf{V}_{\mathbf{C C}}=\mathbf{M I N}$ |  |
|  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ ${ }^{\text {Max }}$ |
| 8T26A |  | N/A |  |  | N/A |  |  |  | -1.0 |  | N/A |  | 0.85 |  |  |  |  | 2 |  | $$ |
| 8T28 |  | N/A |  |  | N/A |  |  |  | -1.0 |  | N/A |  | 0.85 |  |  |  |  | 2 |  |  |
| 8 T 31 <br> $8732^{16}$ |  | N/A | . 8 | 2.0 | N/A |  | $\begin{aligned} & I_{\mathbb{N}}= \\ & I_{\mathbb{N}}= \end{aligned}$ | $-5 \mathrm{~mA}$ <br> 5 mA | $\begin{aligned} & -1 \\ & -1 \end{aligned}$ |  | N/A <br> N/A |  |  | N/A <br> N/A |  |  | N/A <br> N/A |  |  | $\begin{aligned} & \mathrm{I}^{\mathrm{OL}}=20 \mathrm{~mA} \\ & \mathrm{I}^{\prime} \\ & \mathrm{OL}=16 \mathrm{~mA} \\ & 0.55 \\ & 0.55 \end{aligned}$ |
| 8T3316 |  |  | . 8 | 2.0 |  |  |  | $-5 \mathrm{~mA}$ | $-1$ |  | N/A |  |  | N/A |  |  | N/A |  |  | ${ }^{\prime} \mathrm{OL}=16 \mathrm{~mA}$ |
| 8 T 3516 |  | . 8 | 2.0 |  |  |  |  | $-5 \mathrm{~mA}$ | $-1$ |  | N/A |  |  | N/A |  |  | N/A |  |  | ${ }^{\prime} \mathrm{OL}=16 \mathrm{~mA}$ |
| 8 83616 |  |  | . 8 | 2.0 |  |  |  | $-5 \mathrm{~mA}$ | $-1$ |  | N/A |  |  | N/A |  |  | N/A |  |  | $\mathrm{I}^{\mathrm{OL}}=16 \mathrm{~mA}$ |

## 

DC ELECTRICAL CHARACTERISTICS (Cont'd)


NOTES

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Precautionary measures should be taken to insure current limiting in accordance with absolute maximum ratings.
5. Measurements apply to each gate element independently.
6. Output source current is supplied through a resistor to ground.
7. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.
8. Connect an external $1 \mathrm{~K} 1 \%$ resistor to the output for this test.
9. Not more than one output should be shorted at one time.
10. Previous condition is a high level output state.
11. Previous condition is a low level output state.
12. Test each driver separately.
13. For more electrical specifications see data sheet.
14. I CC is dependent upon loading. I CC limit specified is for no-load test condition for both drivers.
15. With forced output current of $240 \mu \mathrm{~A}$, the output voltage must not exceed 0.15 V .
16. These limits do not apply during address programming.
17. The input current includes the tri-state/open collector leakage current of the output driver on the data lines.
18. Output leakage current is supplied through a $2 \mathrm{~K} \Omega$ resistor to 30 V .
19. Output sink current is supplied through a resistor to 30 V .
20. The differential input threshold voltage is defined as the maximum dc voltage duration from the reference level necessary to trigger the one shot.
21. Common mode voltages that are confined within the dynamic range as specified will not cause false triggering of the one-shot.
22. Hysterisis is defined as voltage difference between R input level at which output begins to go from " 0 " to " 1 " state and level at which output begins to go from " 1 " to " 0 ." Refer to Hysterisis test circuit.
23. $\mathrm{V}_{\mathrm{CC}}=+12.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=12.6 \mathrm{~V}$.

## DESCRIPTION

The 8T26A/28 consists of four pairs of TriState logic elements configured as Quad Bus Drivers/Receivers along with separate buffered receiver enable and driver enable lines. This single IC Quad Transceiver design distinguishes the 8T26A/28 from conventional multi-IC implementations. In addition, the 8T26/28's ultra high speed while driving heavy bus capacitance (300pF) makes these devices particularly suitable for memory systems and bidirectional data buses.
Both the Driver and Receiver gates have TriState outputs and low-current PNP inputs. Tri-State outputs provide the high switching speeds of totempole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to 200 $\mu \mathrm{A}$ maximum.

## APPLICATIONS

- Half-duplex data transmission
- Memory interface buffers
- Data routing in bus oriented systems
- High current drivers
- MOS/CMOS-to-TTL interface


## PIN CONFIGURATION



## LOGIC DIAGRAM



## SWITCHING CHARACTERISTICS

| PARAMETER |  | TEST CONDITIONS | 8T26A | 8 T 28 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Max | Max |  |
|  | DOUT to ROUT <br> DOUT to ROUT |  | $C_{L}=30 \mathrm{pF}$, Note 9 | 14 | 17 | ns |
|  |  | 14 |  | 17 |  |  |
|  | Din to DOUT | $C_{L}=300 \mathrm{pF}$, Note 9 | 14 | 17 | ns |  |
|  | DIN to DOUT |  | 14 | 17 |  |  |
| Data Enable to Data Output ${ }^{\text {P }}$ PLL | High Z to 0 | $C_{L}=300 \mathrm{pF}$, Note 9 | 25 | 28 | ns |  |
| $\mathrm{t}^{\text {PLZ }}$ | O to High Z |  | 20 | 23 |  |  |
| Receiver Enable to Receiver Output ${ }^{\mathrm{P}} \mathrm{PLL}$ | High Z to O | $C_{L}=30 \mathrm{pF}$, Note 9 | 20 | 23 | ns |  |
| ${ }^{t}$ PLZ | O to High Z |  | 15 | 18 |  |  |

## BLOCK DIAGRAM

PROPAGATION DELAY (RECEIVE ENABLE TO RECEIVE OUTPUT)


INPUT PULSE:
$\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}$ (10\% to $90 \%$ ) freq $=5 \mathrm{MHz}$ ( $50 \%$ duty cycle) Amplitude $=2.6 \mathrm{~V}$


## TYPICAL APPLICATIONS



## AC TEST CIRCUITS AND WAVEFORMS



## DESCRIPTION

The 8T31 8-bit Bidirectional I/O Port is designed to function as a general purpose I/O interface element in minicomputers, microcomputers and other bus oriented digital systems. It consists of 8 clocked latches with two sets of bidirectional inputs/ outputs, Bus $A\left(B_{A O}-B_{A 7}\right)$ and Bus $B$ ( $\mathrm{B}_{\mathrm{BO}}{ }^{\left.-\mathrm{B}_{\mathrm{B}}\right) \text { ). Each Bus has a write control }}$ line and a read control line. The two buses operate independently except for the case where the user is attempting to write data in from each bus simultaneously. In that case, the data on Bus A will be written into the latches while Bus $B$ will be forced into a high impedance state. Data written into one Bus will appear inverted at the other Bus.
A master enable $\left(\mathrm{M}_{\mathrm{E}}\right)$ is provided that enables or disables Bus B regardless of the state of the other inputs.

A unique feature of the 8 T 31 is its ability to start up in a predetermined state. If the clock is maintained at a voltage less than .8 V until the power supply reaches 3.5 V , Bus A will always be all logic 1 levels, while Bus $B$ will be all logic 0 levels.

## BLOCK DIAGRAM



## SCHEMATIC



LVCC

PIN CONFIGURATION


## FUNCTION TABLE

| BUS A |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{R}}_{\text {BA }}$ | $\overline{\mathbf{W}_{\text {BA }}}$ | CLK |  |  |  |
| X | 0 | 1 | WRITE (INPUT) |  |  |
| 0 | 1 | X | READ (OUTPUT) |  |  |
| 1 | 1 | X HI-Z |  |  |  |
| BUS B |  |  |  |  |  |
| $\overline{\mathrm{R}} \mathrm{BB} \overline{\mathrm{WBB}}$ WBA CLK $\overline{\mathrm{ME}}$ |  |  |  |  |  |
| X | X | X | X | 1 | HI-Z |
| 1 | 0 | X | X | 0 | HI-Z |
| X | 1 | 0 | X | 0 | HI-Z |
| 0 | 0 | X | X | 0 | READ (OUTPUT) |
| x | 1 | 1 | 1 | 0 | WRITE (INPUT) |

NOTE: CIRCUIT INSIDE DOTTED LINE IS FOR ONE BIT ONLY. * LOW VOLTAGE CONTROL CIRCUIT

SWITCHING CHARACTERISTICS

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{ZL}} \\ & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{ZL}} \\ & \mathrm{t}_{\mathrm{ZH}} \\ & \mathrm{t}_{\mathrm{HZ}} \end{aligned}$ | Propagation Delay From Read (RBB), Write (WBB) and Master Enable (ME) to Bus B |  | $\begin{aligned} & C_{L}=300 \mathrm{pF} \\ & C_{L}=300 \mathrm{pF} \\ & C_{L}=30 \mathrm{pF} \\ & C_{L}=30 \mathrm{pF} \\ & C_{L}=30 \mathrm{pF} \\ & C_{L}=30 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 27 \\ & 29 \\ & 17 \\ & 14 \\ & 13 \\ & 17 \\ & \hline \end{aligned}$ | $\begin{aligned} & 45 \\ & 50 \\ & 30 \\ & 25 \\ & 20 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tSETUP <br> thOLD1 <br> thOLDO | Bus A Data Setup and Hold Times |  | $\begin{gathered} 0 \\ 10 \\ 25 \end{gathered}$ | $\begin{gathered} -10 \\ 4 \\ 16 \end{gathered}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| tsETUP <br> thold | Bus A Write Setup and Hold Times |  | $\begin{gathered} 30 \\ 0 \end{gathered}$ | $\begin{gathered} 20 \\ -30 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \text { tSETUP } \\ & \text { t HOLD } \\ & \hline \end{aligned}$ | Bus B Data Setup and Hold Times |  | $0$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| $\mathrm{CIN}^{\text {IN }}$ | Input Capacitances Control Data | $\begin{aligned} & V_{I N}=0 V \\ & V_{I N}=0 V \\ & V_{I N}=3 V \end{aligned}$ |  |  | $\begin{gathered} 6 \\ 12 \\ 9 \end{gathered}$ | pF <br> pF <br> pF |

*The Bus B Data Setup Time is equal to the clock pulse width.

CLOCK


## AC WAVEFORMS



## AC TEST CIRCUIT



TEST TABLE

|  | $\mathbf{s}_{1}$ | $\mathbf{s}_{\mathbf{2}}$ |
| :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{PHL}}$ | Closed | Closed |
| $\mathrm{t}_{\mathrm{PLH}}$ | Closed | Closed |
| $\mathrm{t}_{\mathrm{PL}}$ | Closed | Closed |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Closed | Closed |
| $\mathrm{t}_{\mathrm{PZL}}$ | Closed | Open |
| $\mathrm{t}_{\mathrm{PZH}}$ | Open | Closed |

## TYPES

8T32 Tri-State, Synchronous User Port
8T33 Open Collector, Synchronous User Port
8T35 Open Collector, Asynchronous User Port
8T36 Tri-State, Asynchronous User Port

## DESCRIPTION

The Interface Vector (IV) Byte is an 8-bit bidirectional data register designed to function as an I/O interface element in microprocessor systems. It contains 8 data latches accessible from either a microprocessor (IV) port or a user port. Separate I/O control is provided for each port. The 2 ports operate independently, except when both are attempting to input data into the IV Byte. In this case, the user port has priority.
A unique feature of the $8 T 32 / 33 / 35 / 36$ IV Byte is the way in which it is addressed. Each IV Byte has an 8-bit, field programmable address, which is used to enable the microprocessor port. When the SC control signal is high, data at the microprocessor port is treated as an address. If the address matches the IV Byte's internally programmed address, the microprocessor port is enabled, allowing data transfer through it.
The port remains enabled until an address which does not match is presented, at which time the port is disabled (data transfer is inhibited). A Master Enable input (ME) can serve as a ninth address bit, allowing 512 IV Bytes to be individually selected on a bus, without decoding. The user port is accessible at all times, independent of whether or not the microprocessor port is selected.

A unique feature of this family is their ability to start up in a predetermined state. If the clock is maintained at a voltage less than .8 V until the power supply reaches 3.5 V , the user port will always be all logic 1 levels, while the IV port will be all logic 0 levels.

## ORDERING

The 8 T32/33/35/36 may be ordered in preaddressed form. To order a preaddressed IV Byte, use the following part number format:

$$
\text { N8TYY-XXX P } \quad \begin{aligned}
&-P= F \text { Ceramic package } \\
& \text { NA Plastic package } \\
&-X X X= \text { Any address from } 000 \\
& \text { through } 255 \text { (decimal) }- \\
& 256 \text { available addresses } \\
& Y Y= \text { IV Byte version }(32,33, \\
&35,36)
\end{aligned}
$$

A stock of 8 T32s and 8 T36s with addresses 1 through 10 will be maintained. A small quantity of addresses 11 through 50 will also be available with a longer lead time.

## FEATURES

- A field-programmable address allows 1 of 512 IV Bytes on a bus to be selected, without decoders.
- Each byte has 2 ports, one to the user, the other to a microprocessor. IV Bytes are completely bidirectional.
- Ports are independent, with the user port having priority for data entry.
- A selected IV Byte de-selects itself when another IV Byte address is sensed.
- User data input available as synchronous (8T32, 8T33) or as asynchronous (8T35, 8 T 36 ) function.
- The User Data Bus is available with tristate (8T32, 8T36) or open collector (8T33, 8T35) outputs.
- At power up, the IV Byte is not selected and the user port outputs are high.
- Tri-state TTL outputs for high drive capability.
- Directly compatible with the 8X300 Interpreter.
- Operates from a single 5V power supply over a temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


## BLOCK DIAGRAM

## PIN CONFIGURATION




PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 1-8 | $\overline{\text { UD0-UD7: }}$ | User Data I/O Lines. Bidirectional data lines to communicate with user's equipment. Either tristate or open collector outputs are available. | Active high |
| 16-23 | IV0-IV7: | Interface Vector (IV) Bus. Bidirectional data lines to communicate with controlling digital system (microprocessor). | Active Iow three-state |
| 10 | $\overline{\mathrm{BIC}}$ : | Byte Input Control. User input to control writing into the IV Byte from the User Data Lines. | Active low |
| 9 | $\overline{\mathrm{BOC}}$ : | Byte Output Control. User input to control reading from the IV Byte onto the User Data Lines. | Active low |
| 11 | $\overline{\mathrm{ME}}$ : | Master Enable. System input to enable or disable all other system inputs and outputs. It has no effect on user inputs and outputs. | Active low |
| 15 | WC: | Write Command. When WC is high and SC is low, IV Byte, if selected, stores contents of IVO-IV7 as data. | Active high |
| 14 | SC: | Select Command. When SC is high and WC is low, data on IV0-IV7 is interpreted as an address. IV Byte selects itself if its address is identical to IV bus data; it de-selects itself otherwise. | Active high |
| 13 | MCLK | Master Clock. Input to strobe data into the latches. See function tables for details. | Active high |
| 24 | VCC: | 5 V power connection. |  |
| 12 | GND: | Ground. |  |


|  |  | USER DATA BUS FUNCTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{B I C}$ | BOC |  |  | 8T32, 8T33 |$]$ 8T35, 8T36

$H=$ High Level $L=$ Low Level $X=$ Don't care
Table 1 USER PORT CONTROL FUNCTION

| ME | SC | WC | MCLK | BIC | STATUS <br> LATCH | IV BUS <br> FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | X | SET | Output Data |
| L | L | H | H | H | SET | Input Data |
| L | H | L | H | X | X | Input Address |
| L | H | H | H | L | X | Input Address |
| L | H | H | H | H | X | Input Data and Address |
| L | X | H | L | X | X | Inactive |
| L | H | X | L | X | X | Inactive |
| L | L | H | H | L | X | Inactive |
| L | L | X | X | X | Not Set | Inactive |
| H | X | X | X | X | X | Inactive |

Table 2 MICROPROCESSOR PORT CONTROL FUNCTION

## USER DATA BUS CONTROL

The activity of the User Data Bus is controlied by the BIC and BOC inputs as shown in Table 1.
For the 8 T 32 and 8 T 33 , User Data Input is a synchronous function with MCLK. A low level on the BIC input allows data on the User Data Bus to be written into the Data Latches only if MCLK is at a high level. For the 8T35 and 8T36, User Data Input is an asynchronous function. A low level on the BIC input allows data on the User Data Bus to be latched regardless of the level of the MCLK input. Note that when 8 T35 or 8 T36 IV Bytes are used with the 8X300 Interpreter care must be taken to insure that the IV Bus is stable when it is being read by the 8X300 Interpreter.
To avoid conflicts at the Data Latches, input from the Microprocessor Port is inhibited when BIC is at a low level. Under all other conditions the 2 ports operate independently.

## INTERFACE VECTOR <br> BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port (IV Bus) is controlled by the ME, SC, WC and BIC inputs, as well as the state of an internal status latch. BIC is included to show user port priority over the microprocessor port for data input.
Each IV Byte's status latch stores the result of the most recent IV Byte select; it is set when the IV Byte's internal address matches the IV Bus. It is cleared when an address that differs from the internal address is presented on the IV Bus.

In normal operation, the state of the status latch acts like a master enable; the microprocessor port can transfer data only when the status latch is set.

When SC and WC are both high, data on the IV Bus is accepted as data, whether or not the IV Byte was selected. The data is also interpreted as an address. The IV Byte sets its select status if its address matches the data read when SC and WC were both high; it resets its select status otherwise.

## BUS OPERATION

Data written into the IV Byte from one port will appear inverted when read from the other port. Data written into the IV Byte from one port will not be inverted when read from the same port.

## ADDRESS PROGRAMMING

The IV Byte is manufactured such that an address of all high levels (> 2V) on the IV Data Bus inputs matches the Byte's internal address. To program a bit so a low-level input ( $<0.8 \mathrm{~V}$ ) matches, the following procedure should be used:

1. Set all control inputs to their inactive state (BIC $=B O C=M E=V_{C C}, S C=$ WC = MCLK = GND). Leave all IV Data Bus I/O pins open.
2. Raise $\mathrm{V}_{\mathrm{CC}}$ to $7.75 \mathrm{~V} \pm .25 \mathrm{~V}$.
3. After $V_{C C}$ has stabilized, apply a single programming pulse to the User Data Bus bit where a low-level match is desired. The voltage should be limited to 18 V ; the current should be limited to 75 mA . Apply the pulse as shown in Figure 1.
4. Return VCC to 0 V . (Note 6).
5. Repeat this procedure for each bit where a low-level match is desired.
6. Verify that the proper address is programmed by setting the Byte's status latch (IVO-IV7 = desired address, ME = $W C=L, S C=$ MCLK $=H$ ). If the proper address has been programmed, data presented at the IV Bus will appear inverted on the User Bus outputs. (Use normal $\mathrm{V}_{\mathrm{CC}}$ and input voltage for verification.)
After the desired address has been programmed, a second procedure must be followed to isolate the address circuitry. The procedure is:
7. Set $\mathrm{V}_{\mathrm{CC}}$ and all control inputs to OV . $\left(V_{C C}=B I C=B O C=M E=S C=W C=\right.$ MCLK = OV). Leave all IV Data Bus I/O pins open.
8. Apply a protect programming pulse to every User Data Bus pin, one at a time. The voltage should be limited to 14 V ; the current should be limited to 150 mA . Apply the pulse as shown in Figure 2.
9. Verify that the address circuitry is isolated by applying 7 V to each User Data Bus pin and measuring less than 1 mA of input current. The conditions should be the same as in step 1 above. The rise time on the verification voltage must be slower than $100 \mu \mathrm{~s}$.

Absolute Maximum Ratings:
Supply voltage (Note 1) 7V
Input Voltage (Note 1) ............. 5.5V

AC ELECTRICAL CHARACTERISTICS

| PARAMETER | INPUT | TEST CONDITION | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ${ }^{\text {t PD }}$ User data delay (Note 1 ) | $\begin{aligned} & \text { UDX } \\ & \text { MCLK* } \\ & \text { BIC } \dagger \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ |  | 25 45 40 | 38 61 55 | ns |
| ${ }^{\text {t }}$ OE User output enable | BOC | $C_{L}=50 \mathrm{pF}$ | 18 | 26 | 47 | ns |
| ${ }^{\text {t }}$ OD User output disable | $\begin{aligned} & \mathrm{BIC} \\ & \hline \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ | $\begin{aligned} & 18 \\ & 16 \end{aligned}$ | $\begin{aligned} & 28 \\ & 23 \end{aligned}$ | $\begin{aligned} & 35 \\ & 33 \end{aligned}$ | ns |
| ${ }^{\text {t PD }}$ IV data delay (Note 1) | $\begin{aligned} & \text { IVBX } \\ & \text { MCLK } \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ |  | $\begin{aligned} & 38 \\ & 48 \end{aligned}$ | $\begin{aligned} & 53 \\ & 61 \end{aligned}$ | ns |
| ${ }^{\text {t }}$ OE IV output enable | $\begin{aligned} & \mathrm{ME} \\ & \mathrm{SC} \\ & \mathrm{WC} \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ | 14 | 19 | 25 | ns |
| ${ }^{\text {t }}$ OD IV output disable | $\begin{aligned} & \text { ME } \\ & \mathrm{SC} \\ & \mathrm{WC} \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ | 13 | 17 | 32 | ns |
| ${ }^{t}$ W Minimum pulse width | MCLK BIC $\dagger$ |  | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ |  |  | ns |
| ${ }^{\text {t }}$ SETUP Minimum setup time | UDO BIC* IVX ME SC WC | (Note 2) | $\begin{aligned} & 15 \\ & 25 \\ & 55 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ |  |  | ns |
| ${ }^{\text {t HOLD }}$ Minimum hold time | $\begin{aligned} & \text { UDXロ } \\ & \text { BIC* }^{*} \\ & \text { IVX } \\ & \text { ME } \\ & \text { SC } \\ & \text { SC } \end{aligned}$ | (Note 2) | $\begin{array}{r} 25 \\ 10 \\ 10 \\ 5 \\ 5 \\ 5 \end{array}$ |  |  | ns |

- Applies for 8T32 and 8T33 only.
$\dagger$ Applies for 8 T35 and 8T36 only.
- Times are referenced to MCLK for 8 T32 and 8 T33, and are referenced to BIC for 8 T35 and 8 T36.

NOTES:

1. Data delays referenced to the clock are valid only if the input data is stable at the arrival of the clock and the hold time requirement is met.
2. Set up and hold times given are for "normal" operation. BIC setup and hold times are for a user write operation. SC setup and hold times are for an IV Byte select operation. WC setup and hold times are for an IV Bus write operation. ME setup and hold times are for both IV write and select operations.

PROGRAMMING SPECIFICATIONS

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {CCP }}$ | Programming supply voltage Address Protect |  | $\mathrm{V}_{\mathrm{CCP}}=8.0 \mathrm{~V}$ | 7.5 | 0 | 8.0 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| ICCP | Programming supply current |  |  |  | 250 | mA |
|  | Max time $\mathrm{V}_{\mathrm{CCP}}>5.25 \mathrm{~V}$ |  |  |  | 1.0 | s |
|  | Programming voltage Address Protect | $\begin{aligned} & 17.5 \\ & 13.5 \end{aligned}$ |  |  | $\begin{aligned} & 18.0 \\ & 14.0 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
|  | Programming current Address Protect |  |  |  | $\begin{gathered} 75 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | Programming pulse rise time Address. Protect | $\begin{gathered} .1 \\ 100 \end{gathered}$ |  |  | 1 | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
|  | Programming pulse width | . 5 |  |  | 1 | ms |

NOTES
3. If all programming can be done in less than 1 second, VCC may remain at 7.75 V for the entire programming cycle.

PARAMETER MEASUREMENT INFORMATION
LOAD CIRCUIT FOR OPEN COLLECTOR OUTPUTS

## 

## PARAMETER MEASUREMENT INFORMATION (Cont'd)

| DATA DELAY TIMES Input Data Reference | data delay times <br> Clock Referenced |
| :---: | :---: |
| SETUP AND HOLD TIMES | OUTPUT ENABLE AND DISABLE TIMES (Tri-State Outputs) <br> WAVEFORM \#1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW WHEN THE TRI-STATE DRIVER IS ENABLED. WAVEFORM \#2 IS FOR THE OPPOSITE CONDITION. THE OPPOSITE CONDITION |



## APPLICATIONS

Figure 3 shows some of the various ways to use the IV Byte in a system. By controlling the BIC and BOG lines, the Bytes may be used for the input and output of data, control, and status signals. IV Byte 1 functions bidirectionally for data transfer and IV Byte 2 provides a similar function for discrete status and control lines. IV Bytes 3 and 4 serve as dedicated output and input ports, respectively.


## PROMS

## Field Programmable

## Read Only Memories

Signetics offers the industry's broadest line of Bipolar High Performance PROMs. These PROMs are field programmable, which means that custom patterns are immediately available by following the provided fusing procedures. Signetics PROMs are supplied with all outputs at logical " 0 ". Outputs are programmed to a logic "1" at any specified address by fusing a Ni-Cr link matrix.
All PROMs are fully TTL compatible, and include on-chip decoding and chip enable functions for ease of memory expansion. Tri-state and open collector output functions are available, and low input currents reduce input buffer requirements.
Most Signetics PROMs also have pin and performance compatible ROMs, offering the user the ultimate in flexibility and cost reduction.

## THERMAL RATINGS

| TEMPERATURE | MILI- <br> TARY | COM- <br> MERCIAL |
| :---: | ---: | ---: |
| Maximum junction <br> Maximum ambient | $175^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ |
| Allowable thermal rise <br> ambient to junction | $55^{\circ} \mathrm{C}$ | $75^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM GUARANTEED RATINGS

| PARAMETER |  | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{T}_{\text {A }}$ | Operating Ambient Temperature S82S - Military Range | -55 | +125 |  |
|  | N82S - Commercial Range | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {IN }}$ | Input Voltage |  | +5.5 | Vdc |
| V OUT | Output Voltage |  | +5.5 | Vdc |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | +7 | Vdc |

NOTES

1. Stresses above those listed "Maximum, Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation section of the device specifications is not implied.
2. For operating at elevated temperatures, the device must be derated based on a $+150^{\circ} \mathrm{C}$ maximum junction temperature and a thermal resistance of $160^{\circ} \mathrm{C} / \mathrm{W}$ junction to ambient.
3. For operating at elevated temperatures, the devices must be derated based on a $+160^{\circ} \mathrm{C}$ maximum junction temperature and a thermal resistance of $110^{\circ} \mathrm{C} / \mathrm{W}$ junction to ambient.

AC TEST FIGURE


## MAXIMUM ALLOWABLE POWER DISSIPATION

| MATERIAL | PACKAGE | $\begin{aligned} & \text { \# OF } \\ & \text { PINS } \end{aligned}$ | $\begin{aligned} & \theta \mathrm{JA}^{1} \\ & { }^{\circ} \mathbf{C} / \mathbf{W} \end{aligned}$ | $\mathrm{P}_{\text {MAX }}$ - mW |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $0+125^{\circ} \mathrm{C}$ | $0+75^{\circ} \mathrm{C}$ |
| Plastic | B | 16 | 155 |  | 480 |
|  | XA | 18 | 130 | 384 | 577 |
|  | N | 24 | 100 | 500 | 750 |
|  | XF | 28 | 100 | 500 | 750 |
| Plastic ${ }^{2}$ | BA | 16 | 85 | 588 | 850 |
|  | XAS | 18 | 73 | 685 | >1000 |
|  | NA | 24 | 75 | 666 | 1000 |
|  | XFA | 28 | 75 | 666 | 1000 |
| Cerdip | F | 16 | 90 | 556 |  |
|  |  | 18 | 90 | 556 | 835 |
|  |  | 24 | 60 | 830 | >1000 |
| Ceramic | 1 | 16 | 83 | 600 | 900 |
|  |  | 24 | 50 | 1000 | >1000 |
|  |  | 28 | 50 | 1000 | >1000 |

[^2]
## Buotar promis compolitics

ELECTRICAL CHARACTERISTICS S82S Devices $--55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.5$
N82S Devices $-0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+75^{\circ} \mathrm{C}, 4.75 \mathrm{~V}+\mathrm{V}_{\mathrm{CC}} \leqslant 5.25$

| PARAMETER ${ }^{8}$ | INPUT VOLTAGE |  |  |  |  |  |  |  |  | OUTPUT VOLTAGE |  |  |  |  |  | INPUT CURRENT <br> IIL ( $\mu \mathrm{A}$ ) <br> LOW LEVEL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} V_{\text {IL }}(V) \\ \text { LOW LEVEL } \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\text {IH }}(\mathrm{V}) \\ \text { CLAMP VOLTAGE } \end{gathered}$ |  |  | $\begin{gathered} \text { VIC }^{1}(V) \\ \text { LOW LEVEL } \end{gathered}$ |  |  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}(\mathrm{~V})$ <br> HIGH LEVEL |  |  | $\mathrm{V}_{\mathrm{OH}^{6}(\mathrm{~V})}$ <br> HIGH LEVEL |  |  |  |  |  |
| TEST CONDITIONS |  | = |  |  | $=$ |  |  | $\begin{aligned} & -18 \\ & =N \end{aligned}$ |  |  | $\begin{aligned} & =1 \\ & c= \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{r}=-2 . \\ & =\mathrm{CE}_{2} \\ & \mathrm{STOR} \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~mA} \\ & =" 0 \text { " } \\ & \text { ED } \end{aligned}$ |  | $=0$. |  |
| DEVICE | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| $\begin{array}{ll} \hline 2048 \text {-BIT } & \\ 825114 \quad \mathrm{~N} \end{array}$ |  |  | . 85 | 2.0 |  |  |  |  | -1.2 | 10 | $L=9 .$ | $\begin{array}{r} \mathrm{omA} \\ 0.5 \end{array}$ | 2.7 | 3.3 |  |  |  | -100 |
| $82 \mathrm{S115} \mathrm{~N}$ |  |  | . 85 | 2.0 |  |  |  |  | -1.2 |  | $L=9 .$ | $\begin{array}{r} 6 \mathrm{~mA} \\ 0.5 \end{array}$ | 2.7 | 3.3 |  |  |  | -100 |


| PARAMETER ${ }^{8}$ | INPUTCURRENTI IH ( $\mu \mathrm{A})$HIGH LEVEL |  |  | OUTPUT CURRENT |  |  |  |  |  |  |  |  | SUPPLY <br> CURRENTICC $^{(\mathrm{mA})^{3}}$ |  |  | CAPACITANCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ${ }^{\prime} \mathrm{OL}^{4}(\mu \mathrm{~A})$ LEAKAGE |  |  | $\begin{aligned} & \text { I } 0^{4}(\text { OFF }(\mu A) \\ & \text { HI-Z STATE } \end{aligned}$ |  |  | $\mathrm{IOs}^{5}(\mathrm{~mA})$ SHORT CIRCUIT |  |  |  |  |  | $C_{\text {IN }}$ (pF) INPUT |  |  | Cout ${ }^{4}$ (pF OUTPUT |  |  |
| TEST CONDITIONS | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | $\begin{gathered} V_{\text {CC }}=M a x \\ v_{\text {OUT }}=5.5 V \\ C E_{1} \text { or } C E_{2}=" 1 " \end{gathered}$ |  |  | $\begin{gathered} v_{\text {CC }}=\operatorname{Max} \\ \mathbf{v}_{\text {OUT }}=5.5 \mathrm{~V} \end{gathered}$ |  |  | $\begin{aligned} & \mathbf{V}_{\text {OUT }}=\mathbf{O V} \\ & \mathbf{V}_{\text {CC }}=\mathbf{M a x} \end{aligned}$ |  |  | $\mathbf{v}_{\text {CC }}=$ Max |  |  | $\begin{aligned} & v_{1 N}=2.0 \mathrm{~V} \\ & v_{C C}=5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} v_{\text {CC }} & =5.0 \mathrm{~V} \\ \mathrm{v}_{\text {OUT }} & =2.0 \mathrm{~V} \end{aligned}$ |  |  |
| DEVICE | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| $\begin{gathered} 2048 \text {-BIT } \\ 82 S 114 \quad \mathrm{~N} \end{gathered}$ |  |  | 25 |  | N/A |  |  |  | $\begin{aligned} & 0.5 \mathrm{~V} \\ & 1-40 \end{aligned}$ | -20 |  | -70 |  | 135 | 185 |  |  | 5 |  |  | 8 |
| $82 \mathrm{S115} \mathrm{~N}$ |  |  | 25 |  | N/A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTES

1. Test each input one at a time.
2. Measured with the logic " 0 " stored. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$
3. ${ }^{\mathrm{I}} \mathrm{CC}$ is measured with the write enable and chip enable inputs grounded; all other inputs at 4.5 V , and the outputs open.
4. Measured with $V_{I H}$ applied to $\overline{\mathrm{CE}}$.
5. Duration of the short circuit should not exceed one second
6. Measured with $\overline{\mathrm{CE}}_{(\mathrm{s})}=\mathrm{OV}$, and output(s) at logic "1."
7. All voltage values are with respect to network ground terminal.

INPUT WAVEFORMS

(UNLESS
TYPICAL AC WAVEFORMS OTHERWISE SPECIFIED)
READ CYCLE


## DESCRIPTION

The 82S114 and 82S115 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature Tri-State outputs for optimization of word expansion in bused organizations. A D-type latch is used to enable the Tri-State output drivers. In the TRANSPARENT READ mode, stored data is addressed by applying a binary code to the address inputs while holding STROBE high. In this mode the bit drivers will be controlled solely by CE1 and CE2 lines.

In the LATCHED READ mode, outputs are held in their previous state ( 1,0 , or High-Z) as long as STROBE is low, regardless of the state of address or chip enable. A positive STROBE transition causes data from the applied address to reach the outputs if the chip is enabled, and causes outputs to go to the High-Z state if the chip is disabled.
A negative STROBE transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the High-Z condition if the chip was disabled.

## BLOCK DIAGRAM



PIN CONFIGURATION


AC ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+75^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leqslant \mathrm{VCC} \leqslant 5.25 \mathrm{~V}$

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ ${ }^{2}$ | Max |  |
| $\mathrm{T}_{\text {AA }}$ | Address Access Time |  | LATCHED or TRANSPARENT READ |  | 35 | 60 | ns |
| ${ }^{\text {T }}$ CE | Chip Enable Access Time | $\mathrm{R}_{1}=270 \Omega, \mathrm{R}_{2}=600 \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 20 | 40 | ns |
| ${ }^{\text {TCD }}$ | Chip Disable Time | (Note 4) |  | 20 | 40 | ns |
| ${ }^{\text {T }}$ ADH | Address Hold Time | LATCHED READ ONLY$\begin{gathered} \mathrm{R}_{1}=270 \Omega, \mathrm{R}_{2}=600 \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \\ (\text { Note } 5) \end{gathered}$ | 0 | -10 | 30 | ns |
| ${ }^{T} \mathrm{CDH}$ | Chip Enable Hold Time |  | 10 | 0 |  | ns |
| ${ }^{\text {T S W }}$ | Strobe Pulse Width |  | 30 | 20 |  | ns |
| TSL | Strobe Latch Time |  | 60 | 35 |  | ns |
| ${ }_{T}^{\text {TL }}$ | Strobe Delatch Time |  |  |  |  | ns |
| ${ }^{T}$ CDS | Chip Enable Set-up Time |  | 40 |  |  | ns |

## NOTES

1. Positive current is defined as into the terminal referenced.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
3. No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in "1" state.
4. If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear TA nanoseconds after the address has changed and TCE nanoseconds after the output circuit is enabled. ${ }^{C D}$ is the time required to disable the output and switch it to an "off" or high impedance state after it has been enabled.
5. In Latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.

##  

## 18 <br> 部共

## 82S114/115 MANUAL PROGRAMMER



TIMING SEQUENCE


PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_{A}=+25^{\circ} \mathrm{C}$


## RECOMMENDED <br> PROGRAMMING PROCEDURE

The 82S114/115 are shipped with all bits at logical "0" (low). To write logical "1", proceed as follows:

## Set-up

a. Apply GND to pin 12.
b. Terminate all device outputs with a 10 K resistor to VCC.
c. Set CE1 to logic " 0 ", and CE2 to logic " 1 " (TTL levels).
d. Set Strobe to logic " 1 " level.

## Program-Verify Sequence

Step 1 Raise $V_{C C}$ to $V_{C C P}$, and address the word to be programmed by applying TTL " 1 " and " 0 " logic levels to the device address inputs.

Step 2 After $10 \mu$ s delay, apply to FE1 (pin 13) a voltage source of $+5.0 \pm 0.5 \mathrm{~V}$, with 10 mA sourcing current capability.
Step 3 After $10 \mu \mathrm{~s}$ delay, apply a voltage source of $+17.0 \pm 1.0 \mathrm{~V}$ to the output to be programmed. The source must have a current limit of 200 mA . Program one output at the time.
Step 4 After $10 \mu$ s delay, raise FE2 (pin 11) from 0 V to $+5.0 \pm 0.5 \mathrm{~V}$ for a period of 1 ms , and then return to 0 V . Pulse source must have a 10 mA sourcing current capability.
Step 5 After $10 \mu \mathrm{~s}$ delay, remove +17.0 V supply from programmed output.
Step 6 To verify programming, after $10 \mu \mathrm{~s}$ delay, return FE1 to OV. Raise VCC to $\mathrm{V} \mathrm{CCH}=+5.5 \pm .2 \mathrm{~V}$. The programmed output should remain in the " 1 " state. Again, lower VCC to $\mathrm{V}_{\mathrm{CCL}}=+4.5 \pm .2 \mathrm{~V}$, and verify that
the programmed output remains in the " 1 " state.
Step 7 Raise VCC to VCCP, and repeat steps 2 through 6 to program other bits at the same address.
Step 8 Repeat steps 1 through 7 to program all other address locations.

## NOTES

1. Bypass $V_{C C}$ to GND with a $0.01 \mu \mathrm{~F}$ capacitor to reduce voltage spikes.
2. Care should be taken to insure the $17 \pm 1 \mathrm{~V}$ output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
3. $\mathrm{V}_{\mathrm{S}}$ is the sensing threshoid of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
4. Continuous fusing for an unlimited time is also allowed, provided that a $60 \%$ duty cycle is maintained. This may be accomplished by following each Program Verify cycle with a Rest period ( $\mathrm{V}_{\mathrm{CC}}=\mathrm{OV}$ ) of 3 mS .

## TYPICAL FUSING PATH



## AC WAVEFORMS



## Random Access Memories

A complete line of Schottky-clamped TTL, read/write memory arrays is offered. All feature open collector or tri-state output options for optimization of word expansion in bused organizations. Memory expansion is further enhanced by full on-chip address decoding, chip enable function, and PNP input transistors which reduce input loading requirements.

All devices offer high performance read access and write cycle times making these devices ideally suited in high speed memory applications such as "caches," buffers, scratch pads, writeable control store, main store, etc.

ABSOLUTE MAXIMUM GUARANTEED RATINGS

| PARAMETER |  | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Ambient Temperature S82S - Military Range | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
|  | N82S - Commercial Range | 0 | +75 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {IN }}$ | Input Voltage |  | +5.5 | Vdc |
| V OUT | Output Voltage |  | +5.5 | Vdc |
| $v_{\text {CC }}$ | Power Supply Voltage |  | +7 | Vdc |

note
Stresses above those listed under "Maximum, Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation section of the device specifications is not implied.

## MAXIMUM ALLOWABLE POWER DISSIPATION

| MATERIAL | PACKAGE | $\begin{aligned} & \text { \# OF } \\ & \text { PINS } \end{aligned}$ | $\begin{aligned} & \theta \mathbf{J A}{ }^{1} \\ & { }^{\circ} \mathbf{C} / \mathbf{W} \end{aligned}$ | PMAX -mw |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $0+125^{\circ} \mathrm{C}$ | $0+75^{\circ} \mathrm{C}$ |
| Plastic | B | 16 | 155 | - | 480 |
|  | XA | 18 | 130 | 384 | 577 |
|  | $N$ | 24 | 100 | 500 | 750 |
|  | XF | 28 | 100 | 500 | 750 |
| Plastic ${ }^{2}$ | BA | 16 | 85 | 588 | 850 |
|  | XAS | 18 | 73 | 685 | >100 |
|  | NA | 24 | 75 | 666 | 1000 |
|  | XFA | 28 | 75 | 666 | 1000 |
| Cerdip | F | 16 | 90 | 556 | 835 |
|  |  | 18 | 90 | 556 | 835 |
|  |  | 24 | 60 | 830 | >1000 |
| Ceramic | 1 | 16 | 83 | 600 | 900 |
|  |  | 24 | 50 | 1000 | >1000 |
|  |  | 28 | 50 | 1000 | >1000 |

## THERMAL RATINGS

| TEMPERATURE | MILI- <br> TARY | COM- <br> MERCIAL |
| :--- | :---: | :---: |
| Maximum junction <br> Maximum ambient <br> Allow thermal <br> rise ambient <br> to junction | $175^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ |

NOTES

1. On a mounted surface, in still air.
2. Improved thermal characteristics due to built-in heat spreader

## AC TEST LOAD AND WAVEFORMS



MEASUREMENTS: ALL CIRCUIT DELAYS ARE MEASURED AT THE +1.5V LEVEL OF INPUTS AND OUTPUT.

## 

ELECTRICAL CHARACTERISTICS S82S Devices $--55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+125^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.5$
N82S Devices $-0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+75^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25$

| PARAMETER ${ }^{\text {8 }}$ | INPUT VOLTAGE |  |  |  |  |  |  |  |  | OUTPUT VOLTAGE |  |  |  |  |  | INPUT CURRENT <br> IIL ( $\mu \mathrm{A}$ ) LOW LEVEL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathbf{V I L L}_{\text {(V) }}^{\text {LOW }} \end{aligned}$ |  |  | $V_{\text {IH }}(V)$ HIGH LEVEL |  |  | $\left\lvert\, \begin{gathered} V_{I} C^{1}(V) \\ \text { CLAMP VOLTAGE } \end{gathered}\right.$ |  |  | $\mathrm{VOL}^{2}(\mathrm{~V})$ LOW LEVEL |  |  | $\mathrm{VOH}^{6}(\mathrm{~V})$ HIGH LEVEL |  |  |  |  |  |
| TEST CONDITIONS | $\mathrm{V}_{\mathbf{c c}}=\mathbf{M i n}$ |  |  | $\mathbf{V}_{\mathbf{C C}}=\mathbf{M a x}$ |  |  | $\begin{aligned} & \operatorname{liN}=12 \mathrm{~mA} \\ & \mathbf{V C C}_{\mathrm{CC}}=\mathrm{Min} \end{aligned}$ |  |  | $\begin{aligned} & \text { IOL }=16 \mathrm{~mA} \\ & \text { VCC }=\mathbf{M i n} \end{aligned}$ |  |  | $\begin{gathered} \text { IOUT }=-2.0 \mathrm{~mA} \\ \mathrm{CE}_{1}=\mathrm{CE}_{2}=" 0 " \\ \text { "1" STORED } \end{gathered}$ |  |  | $\mathrm{VIN}=0.45 \mathrm{~V}$ |  |  |
| DEVICE | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| $$ |  |  | $\begin{aligned} & 0.80 \\ & 0.85 \end{aligned}$ | 2.0 |  |  |  |  | -1.5 |  | $\begin{aligned} & 0.35 \\ & 0.35 \end{aligned}$ | $\begin{gathered} 0.5 \\ 0.45 \end{gathered}$ | $\begin{aligned} & 11 \\ & 2.4 \\ & 2.6 \end{aligned}$ | $\mathrm{H}=-3$ | 2mA |  | $\begin{aligned} & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & -250 \\ & -100 \end{aligned}$ |
| $82 S 17$ S <br>  N |  |  | $\begin{aligned} & 0.80 \\ & 0.85 \end{aligned}$ | 2.0 |  |  |  |  | -1.5 |  | $\begin{aligned} & 0.35 \\ & 0.35 \end{aligned}$ | $\begin{gathered} 0.5 \\ 0.45 \end{gathered}$ |  | N/A |  |  | $\begin{aligned} & -10 \\ & -10 \end{aligned}$ | $\begin{aligned} & -250 \\ & -100 \end{aligned}$ |
| 82 S 116 |  |  | 0.85 | 2.0 |  |  |  |  | -1.5 |  | 0.35 | 0.45 |  | $-1=-3 .$ | $2 \mathrm{~mA}$ |  | -10 | -100 |
| 82S117 |  |  | 0.85 | 2.0 |  |  |  |  | -1.5 |  | 0.35 | 0.45 |  | N/A |  |  | -10 | -100 |


| PARAMETER ${ }^{8}$ | INPUT CURRENT <br> IIH ( $\mu \mathrm{A}$ ) HIGH LEVEL |  |  | OUTPUT CURRENT |  |  |  |  |  |  |  |  | SUPPLY CURRENT$\operatorname{ICC}^{3}(\mathrm{~mA})$ |  |  | CAPACITANCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{I O L K}^{4}(\mu \mathrm{~A})$ LEAKAGE |  |  | IO(OFF) ${ }^{4}(\mu \mathrm{~A})$ HI-Z STATE |  |  | $\begin{array}{\|c\|} \hline \operatorname{los}(\mathrm{mA})^{5} \\ \text { SHORT CIRCUIT } \\ \hline \end{array}$ |  |  |  |  |  | INPUT (pF) |  |  | OUTPUT ${ }^{4}$ (pF) |  |  |
| TEST CONDITIONS | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ |  |  | $\begin{gathered} \text { VCC }=\text { Max } \\ \text { VOUT }=5.5 \mathrm{~V} \\ \mathrm{CE}_{1} \text { or } \mathrm{CE}_{2}=" 1 " \end{gathered}$ |  |  | $\begin{aligned} V_{C C} & =\operatorname{Max} \\ V_{\text {OUT }} & =5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \mathbf{V}_{\text {OUT }}=\mathbf{O V} \\ & \mathbf{V C C}_{\text {C }}=\mathbf{M a x} \end{aligned}$ |  |  | $\mathbf{V}_{\text {ch }}=\mathbf{M a x}$ |  |  | $\begin{aligned} & V_{\text {IN }}=2.0 \mathrm{~V} \\ & V_{\text {CC }}=5.0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\text {OUT }}=2.0 \mathrm{~V} \end{aligned}$ |  |  |
| DEVICE | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| $\begin{array}{r} 256-\mathrm{BIT} \\ \\ 82 \mathrm{~S} 16 \\ \mathrm{~N} \end{array}$ |  | 1 | 25 |  | N/A |  |  | $\begin{gathered} 1 \\ 1 \\ \mathrm{~T}=0 . \\ \left\|\begin{array}{c} -1 \\ -1 \end{array}\right\| \end{gathered}$ | $\begin{array}{r} 50 \\ 40 \\ .45 \mathrm{~V} \\ -50 \\ -40 \end{array}$ | -20 |  | -70 |  | 80 80 | $\begin{aligned} & 120 \\ & 115 \end{aligned}$ |  | 5 |  |  | 8 |  |
| $\begin{array}{ll} 82 S 17 & \mathrm{~S} \\ & \mathrm{~N} \end{array}$ |  | 1 | 25 |  | 1 | 40 |  | N/A |  |  | N/A |  |  | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 120 \\ & 115 \end{aligned}$ |  | 5 |  |  | 8 |  |
| 82 S 116 N |  | 1 | 25 |  | N/A |  |  | $\begin{array}{\|c\|} \hline 1 \\ \hline T=0 . \\ -1 \end{array}$ | $\begin{array}{\|r\|} \hline 40 \\ .45 \mathrm{~V} \\ -40 \\ \hline \end{array}$ | -20 |  | -70 |  | 80 | 115 |  | 5 |  |  | 8 |  |
| $82 \mathrm{S117} \mathrm{~N}$ |  | 1 | 25 |  | 1 | 40 |  | N/A |  |  | N/A |  |  | 80 | 115 |  | 5 |  |  | 8 |  |

NOTES
. Test each input one at the time.
Measured with the logic " 0 " stored. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{CC}}$.
$l_{\mathrm{CC}}$ is measured with the write enable and chip enable inputs grounded; all other inputs at 4.5 V , and the outputs open.
Measured with $\mathrm{V}_{1 H}$ applied to $\overline{\mathrm{CE}}$
Duration of the short circuit should not exceed one second.
. Measured with $\overline{C E}(s)=O V_{1}$ and output(s) at logic "1."
. $10^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 75^{\circ} \mathrm{C}$
All voltage values are with respect to ground terminal.
The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
ØJA Junction to Ambient at 400fpm air flow- $-50^{\circ} \mathrm{C} /$ Watt
ØJA Junction to Ambient-still air- $90^{\circ} \mathrm{C} /$ Watt
$\emptyset J A$ Junction to Case- $20^{\circ} \mathrm{C} /$ Watt

AC TEST FIGURE


## BLOCK DIAGRAM



## TRUTH TABLE

| MODE | $\overline{\text { CE }}{ }^{*}$ | $\overline{W E}$ | Din | DOUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 82S16/116 | 82S17/117 |
| READ | 0 | 1 | X | $\begin{aligned} & \hline \text { STORED } \\ & \hline \text { DATA } \end{aligned}$ | $\begin{gathered} \text { STORED } \\ \hline \text { DATA } \\ \hline \end{gathered}$ |
| WRITE "0" | 0 | 0 | 0 | 1 | 1 |
| WRITE "1' | 0 | 0 | 1 | 0 | 0 |
| DISABLED | 1 | x | x | High-Z | 1 |

*"0" = All $\overline{\mathrm{CE}}$ inputs low; "1" = one or more $\overline{\mathrm{CE}}$ inputs high.
X = Don't care.
AC ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+75^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leqslant \mathrm{~V}_{C C} \leqslant 5.25 \mathrm{~V}$

| PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ ${ }^{1}$ | Max |  |
| Propagation Delays |  |  |  |  |  |
| ${ }^{T}$ AA Address Access Time |  |  |  |  |  |
| TCE Chip Enable Access Time | $\mathrm{R}_{1}=270 \Omega$ |  | 30 | 40 | ns |
| $T_{\text {CD }}$ CD Chip Enable Output Disable Time | $\mathrm{R}_{2}=600 \Omega$ |  | 15 15 | 25 | ns |
| $\mathrm{T}_{\text {WD }} \quad$ Write Enable to Output Disable Time | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 15 30 | 25 40 | ns |
| Write Set-up Times |  |  |  |  |  |
| TWSA Address to Write Enable |  | 0 | -5 |  | ns |
| TWSD Data In to Write Enable |  | 25 | 15 |  | ns |
| TWSC CE to Write Enable |  |  |  |  |  |
| Write Hold Times |  |  |  |  |  |
| TWHA Address to Write Enable |  | 0 | -5 |  | ns |
| TWHD Data In to Write Enable |  | 0 | -5 |  | ns |
| $\mathrm{T}_{\text {WHC }}$ WHD $\overline{\mathrm{CE}}$ to Write Enable |  | 0 25 | -5 |  | ns |
| TWP Write Enable Pulse Width, |  | 25 |  |  |  |

## 

54/74 ELECTRICAL CHARACTERISTICS (See Notes-Page 46)

| PARAMETER |  | INPUT VOLTAGE |  |  |  |  |  |  |  |  | OUTPUT VOLTAGE |  |  |  |  |  | INPUT CURRENT <br> IIL (mA) <br> LOW LEVEL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { VIL (V) } \\ \text { LOW LEVEL } \end{gathered}$ |  |  | VIH (V) HIGH LEVEL |  |  | $\begin{gathered} \text { VIC (V) } \\ \text { CLAMP VOLTAGE } \end{gathered}$ |  |  | VOL (V) LOW LEVEL |  |  | VOH (V) HIGH LEVEL |  |  |  |  |  |
| TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}=\mathrm{Min}$ |  |  | $\mathrm{V}_{\text {cc }}=\mathbf{M i n}$ |  |  | $\begin{aligned} & V_{C C}=M i n \\ & I_{I}=-12 m A \end{aligned}$ |  |  | $\begin{gathered} V_{C C}=\operatorname{Min} \\ V_{I N}=* \\ I_{O L}=16 \mathrm{~mA} \\ V_{O L}=0.4 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} V_{C C}=\operatorname{Min} \\ V_{\text {IN }}=* \\ I_{O H}=-400 \mu \mathrm{~A} \end{gathered}$ |  |  | $\begin{aligned} & V_{\text {CC }}=M_{\text {ax }} \\ & V_{\text {IN }}=0.4 V \end{aligned}$ |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |
| 54/7400 |  |  |  | 0.8 | 2 |  |  |  |  | -1.5 |  | 0.22 | 0.4 |  | $\begin{gathered} 3.3 \\ -1=-8 \end{gathered}$ |  |  |  | -1.6 |
| 54/7427 |  |  |  | 0.8 | 2 |  |  |  |  | -1.5 |  | 0.22 | 0.4 | 2.4 | 3.3 |  |  |  | -1.6 |
| $54 / 7474$ | $\begin{aligned} & 54 \\ & 74 \end{aligned}$ |  |  | 0.8 | 2 |  |  |  |  | -1.5 |  | 0.22 | 0.4 | 2.4 | 3.5 |  |  |  | $\begin{aligned} & \text { D } \\ & -1.6 \\ & \text { lock } \end{aligned}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $-1=-8$ | $0 \mu \mathrm{~A}$ |  |  | -3.2 |
| 54/74147 |  |  |  | 0.8 | 2 |  |  |  |  | -1.5 |  |  | 0.4 | 2.4 |  |  |  |  | -1.6 |



## 54/74 ELECTRICAL CHARACTERISTICS NOTES

1. All inputs grounded, outputs open.
2. With all outputs open, ICC is measured with $Q$ and $Q$ outputs high in turn. At the time of measurement, the clock input is grounded
3. ICC is measured with outputs open, $A=B$ grounded, and all other inputs at 4.5 V .
4. ICC is measured with all outputs open. Both RO inputs grounded following momentary connection to 4.5 V and all other inputs grounded.
5. ICC is measured with all outputs and serial inputs open; $A, B, C$, and $D$ inputs grounded, mode control at 4.5 V and a momentary 3 V then ground, applied to both clock inputs.
6. ICC is measured with clear input grounded and all other inputs and outputs open.
7. ICC is measured with outputs open and 4.5 V applied to all data and clear inputs; the measurement is made after a momentary ground, then 4.5 V is applied to the clock.
8. ICC is measured with inputs at 4.5 V , outputs open.
9. ICCL is measured with clock input high, then again with the clock input low with all other inputs low and all outputs open.
10. ICCH is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.
11. ICC is measured with outputs open, serial inputs grounded, the clock input at 2.4 V , and a momentary ground, then 4.5 V applied to clear.
12. ICC is measured under the following worst case conditions. 4.5 V are applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.
13. With outputs open, ICC is measured for the following conditions:

Condition A-SO through S3, M and A inputs are at 4.5 V , all other inputs grounded. Condition $\mathrm{B}-\mathrm{S} 0$ through S 3 and M are at 4.5 V , all other inputs are grounded.
14. ICC is measured with outputs open, clear and load inputs grounded, and all other inputs at 4.5 V
15. With all outputs open, inputs $A$ through D grounded, and 4.5 V applied to $\mathrm{SO}, \mathrm{S} 1$, clear and the serial inputs, ICC is tested with a momentary ground then 4.5 V applied to the clock.
16. With all outputs open, shift/load grounded and 4.5 V applied to the $\mathrm{J}, \mathrm{K}$ and data inputs, ICC is measured by applying a momentary ground, followed by 4.5 V to clear, then applying a momentary ground followed by a 4.5 V to clock.
17. ICC is measured with the outputs open and all data and select inputs at 4.5 V under the following conditions:
Condition A-Strobe grounded
Condition B-Strobe grounded
18. ICC is measured with the outputs open and all data and select inputs at 4.5 V under the following conditions:
Condition A-All inputs grounded.
Condition B-Output control at 4.5 V , all inputs grounded
19. ICC is measured with all outputs open and all possible inputs grounded while achieving the stated output conditions.
20. ICC is measured with one input of each gate at 4.5 V , the other inputs grounded, and the outputs open.
21. ICC is measured with outputs open under the following conditions:

Condition A-All inputs grounded.
Condition B-All B inputs low, other at 4.5 V
Condition C-All inputs at 4.5 V
22. ICC is measured with the outputs open, the serial input and mode control at 4.5 V , and the data inputs grounded under the following conditions:
Condition A-Output control at 4.5 V and a momentary 3 V then ground applied to clock input.
Condition B-Output control and clock input grounded.
23. ICCL
24. 54/74S ICC limits are per gate.

SPEED/PACKAGE AVAILABILITY

| 54 | F,W | 74 | A,F |
| :--- | :--- | :--- | :--- |
| 54H | F,W | 74 H | A,F |
| 54LS | F,W | 74 LS | A,F |
| 54S | F,W | $74 S$ | A,F |

PIN CONFIGURATION


SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| TEST CONDITIONS | 54/74 |  |  | 54/74H |  |  | 54/74LS |  |  | 54/74S |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & C_{L}=15 p F \\ & R_{L}=400 \Omega \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=25 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=280 \Omega \\ & \hline \end{aligned}$ |  |  |  |
| PARAMETER | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Propagation delay time $t_{\text {PLH }}$ Low-to-high |  | 11 | 22 |  | 5.9 | 10 |  | 9 | 15 |  | $\begin{aligned} & 3 \\ = & 50 \mathrm{pF} \end{aligned}$ | 4.5 | ns |
| ${ }^{\text {t PHL }}$ High-to-low |  | 7 | 15 |  | 6.2 | 10 |  | 10 | 15 |  | $\begin{gathered} 3 \\ =50 \mathrm{pF} \\ 5 \end{gathered}$ | 5 | ns |

Load circuit and typical waveforms are shown at the front of section.

## 

## SPEED/PACKAGE AVAILABILITY

| 54 | F,W | 74 | A,F |
| :--- | :--- | :--- | :--- |
| 54LS | F,W | 74 LS | A,F |

SWITCHING CHARACTERISTICS $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| TEST CONDITIONS | 54/74 |  |  | 54/74LS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{\mathrm{L}}=400 \Omega \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ |  |  |  |
| PARAMETER | Min | Typ | Max | Min | Typ | Max |  |
| Propagation delay time tPLH Low-to-high |  | 7 | 11 |  | 5 | 15 | ns |
| tPHL High-to-low |  | 10 | 15 |  | 9 | 15 | ns |

[^3]PIN CONFIGURATION


\section*{SPEED/PACKAGE AVAILABILITY <br> | 54 | F,W | 74 | A,F |
| :--- | :--- | :--- | :--- |
| $54 H$ | F,W | $74 H$ | $A, F$ |
| $54 L S$ | $F, W$ | $74 L S$ | $A, F$ |
| $54 S$ | F,W | $74 S$ | $A, F$ |}

## DESCRIPTION

These monolithic dual edge-triggered D type flip-flops feature individual D, clock, preset, and clear inputs.
Preset and clear inputs are active-low and operate independently of the clock input. When preset and clear are inactive (high), information at the $D$ input is transferred to the $Q$ output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect at the output.

PIN CONFIGURATION



TRUTH TABLE (Each Flip-Flop)

|  | INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Preset | Clear | Clock | D | Q | $\overline{\mathbf{Q}}$ |  |
| L | H | X | X | H | L |  |
| H | L | X | X | L | H |  |
| L | L | X | X | $H^{*}$ | $H^{*}$ |  |
| H | H | I | H | H | L |  |
| H | H | I | L | L | H |  |
| H | H | L | X | Q $_{0}$ | $\bar{Q}_{0}$ |  |

$\mathrm{H}=$ high level (steady state) $\mathrm{L}=$ low level (steady state) *This condition is nonstable. It will not remain after clear and preset return to their inactive (high) state.

SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| TEST CONDITIONS |  | FROM INPUT |  | 54/74 |  |  | 54/74H |  |  | 54/74LS |  |  | 54/74S |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & R_{\mathrm{L}}=400 \Omega \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=25 p F \\ & R_{L}=280 \Omega \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ |  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{RL}_{\mathrm{L}}=280 \Omega \\ & \hline \end{aligned}$ |  |  |  |
| PARAMETER |  |  | $\begin{array}{c\|} \text { TO } \\ \text { OUTPUT } \end{array}$ | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | UNIT |
| f Clock <br> ${ }^{t}$ w(Clock) | Clock frequency Width of clock input pulse |  |  |  | 15 | 25 |  | 35 | 43 |  | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | 33 |  | 75 | 90 |  | MHz |
|  | Clock high |  |  | 30 |  |  | 15 |  |  |  |  |  | 6 |  |  | ns |
|  | Clock low |  |  | 37 |  |  | 13.5 |  |  |  |  |  | 7.3 |  |  |  |
| ${ }^{t}$ w(Clear) | Width of clear input pulse |  |  | 30 |  |  | 25 |  |  | 25 |  |  | 7 |  |  | ns |
| ${ }^{t}$ w (Preset) | Width of preset input pulse |  |  | 30 |  |  | 25 |  |  | 25 |  |  | 7 |  |  | ns |
| ${ }^{\mathrm{t}}$ Setup | Input setup time High level |  |  | 201 | 15 |  | $10 \dagger$ |  |  | 25 |  |  | $3!$ |  |  | ns |
|  | Low level |  |  |  |  |  | $15 \dagger$ |  |  | 20 |  |  |  |  |  |  |
| thold Input hold time Propagation delay time |  | Clear, Preset |  | 51 | 2 |  | $5 \dagger$ |  |  | 5 |  |  | 21 |  |  | ns |
|  |  |  |  |  | 25 |  |  | 20 |  | 8 | 25 |  | 5 | 6 | ns |
|  | Low-to-high |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 8 | $\begin{gathered} \text { CLK }=1 \\ 13.5 \end{gathered}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CLK $=0$ |  |
| ${ }^{\text {t PHL }}$ | High-to-low | Clock |  |  |  | 40 |  |  | 30 |  | 16 | 40 |  | 5 | 8 |  |
| $\mathrm{t}_{\text {PHL }}$ | Low-to-high |  |  | 10 | 14 | 25 | 4 | 8.5 | 15 |  | 8 | 25 |  | 7 | 9 | ns |
| ${ }^{\text {t PHL }}$ | High-to-low |  |  | 10 | 20 | 40 |  | 13 | 20 |  | 16 | 40 |  | 7 | 9 |  |

Load circuit and typical waveforms are shown at the front of section.

```
SPEED/PACKAGE AVAILABILITY
\begin{tabular}{llll} 
54 & F,W & 74 & B,F \\
54LS & F,W & 74LS & B,F \\
54S & F,W & \(74 S\) & B,F
\end{tabular}
```

BLOCK DIAGRAM


PIN CONFIGURATION


TRUTH TABLE

| INPUTS |  |  | OUTPUT Y |  |
| :---: | :---: | :---: | :---: | :---: |
| STROBE | SELECT | A | B |  |
| H | X | X | X | L |
| L | L | L | X | L |
| L | L | H | X | H |
| L | H | X | L | L |
| L | H | X | H | H |

$H=$ high level, $L=$ low level, $X=$ irrelevant

SWITCHING CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS}} \& \multicolumn{3}{|c|}{54/74} \& \multicolumn{3}{|c|}{54/74LS} \& \multicolumn{3}{|c|}{54/74S} \& \multirow[b]{3}{*}{UNIT} \\
\hline \& \& \& \multicolumn{3}{|c|}{\[
\begin{aligned}
\& C_{L}=15 \mathrm{pF} \\
\& R_{\mathrm{L}}=400 \Omega
\end{aligned}
\]} \& \multicolumn{3}{|c|}{\[
\begin{aligned}
\& C_{\mathrm{L}}=15 \mathrm{pF} \\
\& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega
\end{aligned}
\]} \& \multicolumn{3}{|c|}{\[
\begin{aligned}
\& C_{L}=15 \mathrm{pF} \\
\& R_{L}=280 \Omega
\end{aligned}
\]} \& \\
\hline PARAMETER \& FROM INPUT \& TO OUTPUT \& Min \& Typ \& Max \& Min \& Typ \& Max \& Min \& Typ \& Max \& \\
\hline \begin{tabular}{l}
Propagation delay time \\
\({ }^{\text {t PLH }}\) Low-to-high \\
\(t_{\text {PHL }}\) High-to-low \\
tpLH Low-to-high \\
\({ }^{t}\) PHL High-to-low \\
\({ }^{t}\) PLH Low-to-high \\
\({ }^{t}\) PHL High-to-low \\
\({ }^{\text {t }}\) PLH Low-to-high \\
\(t_{\text {PHL }}\) High-to-low
\end{tabular} \& \begin{tabular}{l}
Data \\
Enable \\
Select \\
Strobe
\end{tabular} \& \begin{tabular}{l}
Any \\
Any \\
Any \\
Any
\end{tabular} \& \& 9
9
9
13
14
15
18 \& \[
\begin{aligned}
\& 14 \\
\& 14 \\
\& 20 \\
\& 21 \\
\& 23 \\
\& 27
\end{aligned}
\] \& \& 9
9

15
8
13

14 \& | 14 14 |
| :--- |
| 23 |
| 27 |
| 20 |
| 21 | \& \& 5

4.5

9.5
9.5
8.5

7.5 \& $$
\begin{gathered}
7.5 \\
6.5 \\
\\
15 \\
15 \\
12.5 \\
12
\end{gathered}
$$ \& ns <br>

\hline
\end{tabular}

Load circuit and typical waveforms are shown at the front of section.

## APPLICATIONS MEMOS

## DESCRIPTION

Typical interfaces to the $8 \times 300$ employ the 8T32/33 or 8 T35/36 bidirectional I/O ports. These devices provide a single connnection between the 8X300 and the user status control and data lines. Each interface is denoted as an Interface Vector and is field programmed to a specific address.

## ADDRESSING DATA ON THE INTERFACE VECTOR

The Interface Vector is comprised of general purpose 8 -bit I/O registers called Interface Vector (IV) Bytes. The IV registers serve to select IV bytes. In order for an instruction to access (read or write) an IV byte, the address of that byte must be output to the IVL or IVR registers.
Thus, two instructions are required to operate on an Interface Vector byte:

## XMIT ADDRESS, IVL MACHINE INSTRUCTION

Each of the two IV registers (IVL and IVR) may be set to select an IV byte, therefore two I/O ports may be active at one time-one on the Right Bank (IVR) and one on the Left Bank (IVL). Data may be input and output in one instruction following the selection of IV bytes:

$$
\begin{array}{ll}
\text { XMIT } & \text { ADDRESS1,IVL } \\
\text { XMIT } & \text { ADDRESS2,IVR } \\
\text { ADD } & \text { LB, RB }
\end{array}
$$

Once the IV byte is selected (addressed) it will remain selected until another address is output to the same IV register. Since an IV register (IVL, IVR) can be used only as a destination field of an instruction, any instruction sending data to IVL or IVR can be used to select an IV byte.

From the user's standpoint, however, all IV byte outputs can be read by an external
device regardless of whether they are selected or not.
The address range of IVL and IVR is $0-255_{10}$.

## ELECTRICAL CHARACTERISTICS OF THE INTERFACE VECTOR

Each IV byte consists of 8 storage latches which hold data transferred between the Interpreter and the User System, 8 tri-state input/output lines and 2 input/output control lines, called Byte Input Control (BIC) and Byte Output Control (BOC) as shown in Figure 1. The control lines functions are summarized in Table 1. Table 2 contains a summary of the electrical characteristics of the IV byte.


Figure 1


Figure 2


Figure 3

Working storage consisting of RAM may be connected to either or both left and right I/O banks. An example of such an arrangement is shown in Figure 4. Paging may be added to the memory to extend the addressability.

| CONTROL LINES | FUNCTION |  |
| :---: | :---: | :---: |
| BOC | BIC |  |
| (low true) | (Iow true) | 8 I/O lines in high impedance state-disable |
| $H$ | $H$ | 8 I/O lines in output mode-8 bit storage |
| L | H | latch data available in the output lines. |
| X | L | $8 \mathrm{I} / \mathrm{O}$ lines in input mode-data can be read by Interpreter |
|  |  |  |
|  |  |  |

Table 1 FUNCTIONS OF THE BIC AND BOC LINES

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{\text {IH }}$ | High level input voltage |  |  | 2 |  | 5.5 | V |
| $V_{\text {IL }}$ | Low level input voltage |  | -1 |  | 0.8 | V |
| $V_{\text {IC }}$ | Input clamp voltage | $I_{I L}=-5 m A$ |  |  | -1 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $1 \mathrm{OH}=1 \mathrm{~mA}$ | 2.4 |  |  | V |
| $V_{\text {OL }}$ | Low level output voltage | $\mathrm{I}^{\text {OL }}$ = $=-16 \mathrm{~mA}$ |  |  | 0.5 | V |
| ${ }^{1} \mathrm{IH}$ | High level input current ${ }^{1}$ | $\mathrm{V}_{1 H}=5.5 \mathrm{~V}$ |  |  | 100 | uA |
| IIL | Low level input current ${ }^{1}$ | $V_{\text {IL }}=0.50 \mathrm{~V}$ |  |  | -800 | UA |
| ${ }^{1} \mathrm{OS}$ | Output short circuit current | $V_{\text {OL }}=O \mathrm{~V}$ | -20 |  | -200 | mA |
| $\mathrm{C}_{\text {IN }}$ | Data input capacitance | $V_{\text {IL }}=0 \mathrm{~V}$ |  |  | 12 | pF |

NOTE

1. Input current is always present regardless of the state of BIC and BOC.


## FLOPPY DISC INTERFACE

## DESCRIPTION

The 8×300 controls a floppy disc drive with a minimal amount of additional circuitry. In this example, byte assembly and disassembly are performed by the program ("bit banging") to reduce interface circuitry. Addition of such circuitry would increase hardware costs and decrease significantly peak processor utilization.
Data is transferred to and from the floppy disc via I/O driver routines. These I/O driver routines provide a standard software interface to a floppy disc and require 180 words of program storage. When not transferring data to and from the disc, the $8 \times 300$ is available to service other devices such as keyboards, displays or data communication lines. Figure 1 illustrates the system.

## DESIGN APPROACH

Data bytes are assembled or disassembled by sensing a clock, inputing data bit or generating clock, and outputing a data bit. Preamble patterns, track address, and other disc format requirements are implemented by programming. Disc drive head must be stepped to the desired track before data transfer is initiated. Disc drive status is monitored to determine any error conditions. A four step procedure is followed to implement the design:

1. Analyze interface. Analyze floppy disc relative to: Number of control/data lines, timing and data rates associated with each control/data line, and electrical characteristics of each control/data line. Determine any supplemental circuits needed for electrical compatibility (see Table 1).
2. Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, supplemental logic is utilized to process the 250 ns pulses associated with DATA, CLOCK and WR DATA. Optional logic for byte assembly and disassembly also are shown. The programmed functions are:
a. Byte assembly/disassembly
b. Generate preamble, track address, timing and sector synchronization
c. Sense clock and disc status
d. Step head to desired track
3. Define the program to process input and to generate output (see Figure 2).
4. Determine $8 \times 300$ configuration (see Table 2).


Figure 1

| SIGNAL NAME | DATA <br> RATE-1 | SIGNAL <br> DURATION | ELECTRICAL <br> CHARACTERISTICS | \# IV <br> BITS | INTERFACE <br> REQUIRED | FUNCTION |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| STEP IN | 20 ms | $.01-10 \mathrm{~ms}$ | TTL with pullup | 1 |  | Step head 1 track in |
| STEP OUT | 20 ms | $.01-10 \mathrm{~ms}$ | TTL with pullup | 1 |  | Step head 1 track out |
| LOAD HEAD | Level |  | TTL with pullup | 1 |  | Load head |
| UNSAFE RESET | Level |  | TTL with pullup | 1 |  | Clears unsafe condition |
| WR ENB | Level |  | TTL with pullup | 1 |  | Enables write operation |
| WR DATA | $2 \mu \mathrm{~s}$ | $.25 \mu \mathrm{~s}$ | 50mA current | 1 | 2R,T | Data/clock to disc |
| SECTOR | 5 ms | 1 ms | OC output | 1 | R | Sector indicated |
| INDEX | 160 ms | 1 ms | OC output | 1 | R | Begin of track indicator |
| TRKOO | Level |  | OC output | 1 | R | Head on track 00 |
| UNSAFE | Level |  | OC output | 1 | R | Unsafe condition indicator |
| WR PROTECT | Level |  | OC output | 1 | R | Write protected disc |
| DATA | $4 \mu \mathrm{~s}$ | $.25 \mu \mathrm{~s}$ | OC output | 1 | R,2FF | Data from disc |
| CLOCK | $4 \mu \mathrm{~s}$ | $.25 \mu \mathrm{~s}$ | OC output | 1 | R,FF | Clock from disc |

$R=$ Resistor
$T=$ Transistor
FF = Flip-Flop
Table 1 INTERFACE ANALYSIS

FUNCTIONAL ANALYSIS


Through put: (a) Peak data rate: 250 K bits/sec. (b) Peak processor utilization: $97.5 \%$, including byte assembly/disassembly. (c) Peak processor utilization: 12.2\%, with external byte assembly/disassembly.

Figure 2

| ROM/PROM FOR PROGRAM STORAGE | WORKING STORAGE FOR DATA BUFFERS | IV BYTES FOR INPUT/OUTPUT INTERFACE |
| :---: | :---: | :---: |
|  | 256 Bytes | 6 IV bits for output <br> 7 IV bits for input Total: 2 IV bytes |

Table 2 8X300 CONFIGURATION

## TELETYPE MULTIPLEXER

## DESCRIPTION

The $8 \times 300$ is easily interfaced to a teletype or similar asynchronous device. Processor utilization is less than .1\%, even when used in a character assembly mode.
A single $8 \times 300$ can be used as a multiplexer for many low speed asynchronous devices. For example, the $8 \times 300$ can be used as a front end multiplexer for a large computer system. Figure 3 illustrates the system.

## DESIGN APPROACH

A basic teletype I/O driver routine receives, transmits and echoes a character. Character assembly/disassembly is implemented by sensing start bit, sampling data bit and generating output bit timing. A four-step procedure is followed to implement the design:

1. Analyze interface. Analyze teletype relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line, and determine any supplemental circuits needed for electrical compatibility (see Table 3).
2. Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
a. Character assembly/disassembly
b. Sense start bit
c. Generate bit timing and simultaneous character echo
3. Define the program to process input and to generate output (see Figure 4).
4. Determine $8 \times 300$ configuration (see Table 4).


Table 3 INTERFACE ANALYSIS

## 8X300 MICROPROCESSOR APPLICATIONS MEMO



| ROM/PROM FOR <br> PROGRAM STORAGE | WORKING STORAGE FOR <br> DATA BUFFERS | IV BYTES FOR <br> INPUT/OUTPUT INTERFACE |
| :---: | :---: | :---: |
| Teletype driver $\ldots \ldots \ldots \ldots \ldots \ldots$. | 49 words | 2 bytes per Teletype |
| Delay routine $\ldots \ldots \ldots \ldots \ldots \ldots$. | 10 words |  |
| Total $\ldots \ldots \ldots \ldots \ldots \ldots \ldots .59$ words |  |  |

Table 4 8X300 CONFIGURATION

## DATA CONCENTRATOR

## DESCRIPTION

The $8 \times 300$ multiplexes multiple low speed terminals. It buffers the data in its working storage for efficient transmission over common carrier or other data link facilities. Single inquiry/response terminals are interfaced to a single half-duplex synchronous line via a Universal Asynchronous Receive/Transmit (UART) interface. This eliminates cabling to each terminal. The $8 \times 300$ transfers inquiry and response messages between terminals and a remote computer data base via a data communications line. Various communication data rates are accommodated by simple program modification. Figure 5 illustrates the system.

## DESIGN APPROACH

The $8 \times 300$ polls each terminal requesting an input character or signaling an output character. Each character is transferred over a high speed ( 9600 baud) synchronous line whose data rate determines the scan time of the $8 \times 300$ multiplexing program. The multiplexer program formats polling messages, maintains status, generates and checks the Longitudinal Redundancy Character, performs character recognition, and buffers characters. Additional driver programs are required to communicate with the full duplex data communications line to/from a remote computer data base. A four step procedure is followed to implement the design:

1. Analyze interface. Analyze UART relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine any supplemental circuits needed for electrical compatibility (see Table 5).
2. Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
a. Maintain current line status
b. Generate synchronization pattern, poll command, sense character synch
c. Resynchronize with clock and monitor modem and UART status
3. Define the program to process input and to generate output (see Figure 6).
4. Determine the $8 \times 300$ configuration (see Table 6).


Figure 5

| SIGNAL NAME | DATA RATE ${ }^{1}$ | SIGNAL DURATION | ELECTRICAL CHARACTERISTICS | $\begin{aligned} & \text { \# IV } \\ & \text { BITS } \end{aligned}$ | INTERFACE REQUIRED | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TR1-8 | 1.041 ms | 1.2-10 s | TTL | 8 | - | Output data |
| THRL | 1.041 ms | 1.2-10 $\mu \mathrm{s}$ | TTL | 1 | - | Load output data |
| MR | level |  | TTL | 1 | - | Master reset |
| DRR | level |  | TTL | 1 | - | Data received reset |
| SFD | level |  | TTL | 1 | - | Status flag disable |
| RRD | level |  | TTL | 1 | - | Receiver Register disable |
| RR1-8 | 1.041 ms | 1.041 ms | TTL | 8 | - | Received data |
| PE | level |  | TTL | 1 | - | Parity error |
| FE | level |  | TTL | 1 | - | Frame error |
| OE | level |  | TTL | 1 | - | Over run error |
| DR | level |  | TTL | 1 | - | Data received flag |
| THRE | level |  | TTL | 1 | - | XMTR holding reg. empty |
| TRE | level |  | TTL | 1 | - | Transmitter register empty |
| CLOCK | 1.041 ms | 1.041 ms | TTL | 1 | - | Data rate clock |

Table 5 INTERFACE ANALYSIS
FUNCTIONAL ANALYSIS


Through put: (a) Peak data rate: 2880 characters/sec. (b) Peak processor utilization $30 \%$ including modem servicing.

Figure 6

| ROM/PROM FOR <br> PROGRAM STORAGE | WORKING STORAGE FOR <br> DATA BUFFERS | IV BYTES FOR <br> INPUT/OUTPUT INTERFACE |
| :---: | :---: | :---: |
| Multiplexer driver $\ldots \ldots \ldots \ldots \ldots .156$ words | 32 bytes | 13 IV bits for output per UART |
| Character processing $\ldots \ldots \ldots \ldots .100$ words |  | 15 IV bits for input per UART |
| Total $\ldots \ldots \ldots \ldots \ldots \ldots \ldots .256$ words |  | Total: 4 IV bytes per UART |

Table 6 8X300 CONFIGURATION

## REMOTE ALPHANUMERIC TERMINAL CONTROLLER

## DESCRIPTION

The 8X300 interfaces to simple keyboard/ display devices with a minimal amount of interface circuitry. The display may be buffered or the $8 \times 300$ system can supply buffering and refresh. In this example, the personality of the keyboard/display terminal is programmed into program storage to implement various editing and format functions. A single $8 \times 300$ can be used to control a local cluster of alphanumeric terminals since the processor utilization for a single terminal is very low. Messages to and from each terminal are transferred to a remote computer (interface not shown). Figure 7 illustrates the system.

## DESIGN APPROACH

A terminal driver routing inputs and buffers messages in working storage. The driver also performs character and line deletion functions and implements a flicker free display of the message. A special set of control characters are used to terminate a message and forward the message. A four step procedure is followed to implement the design:

1. Analyze interface. Analyze keyboard and display relative to: Number of control and data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine supplemental circuits needed for electrical compatibility. Here the interfaces are completely compatible electrically (see Table 7).
2. Perform function analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
a. Store a message input from keyboard
b. Update display to produce flicker free output
c. Implement character delete, line delete editing functions
d. Recognize end of message control character.
3. Define the program to process input and to generate output (see Figure 8).
4. Determine the $8 \times 300$ configuration (see Table 8).


| SIGNAL NAME | DATA RATE1 | SIGNAL <br> DURATION | ELECTRICAL <br> CHARACTERISTICS | \# IV <br> BITS | INTERFACE <br> REQUIRED | FUNCTION |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| STROBE | level | $4 \mathrm{msec}(\mathrm{min})$ | TTL |  |  | - |
| KBDATA | level | 4msec $(\mathrm{min})$ | TTL | 7 | - | Input Character ready |
| ASCII | level | Keyboard input character |  |  |  |  |
| ROW | level | $16.6 \mathrm{msec}(\mathrm{max})$ | TTL | 6 | - | Select character |
| DIGIT SEL | level | TTL | 3 | - | Select row of digit |  |
| Select digit for display |  |  |  |  |  |  |

Table 7 INTERFACE ANALYSIS


Figure 8

| ROM/PROM <br> FOR PROGRAM STORAGE | WORKING STORAGE <br> FOR DATA BUFFERS | IV BYTES FOR <br> INPUT/OUTPUT INTERFACE |
| :---: | :---: | :---: |
| Keyboard/driver $\ldots \ldots \ldots \ldots \ldots . .140$ words | 32 bytes per display | 41 IV bits for output per display <br> 8 IV bits for input per display <br> Total: 7 IV bytes per display |

Table 8 8X300 CONFIGURATION

## COMPUTER I/O BUS EMULATOR

## DESCRIPTION

The $8 \times 300$ system emulates a Microdata 1600 I/O bus. Microdata I/O bus compatible peripherals may then be easily connected to and controlled by a standard $8 \times 300$ system. A Microdata I/O bus driver program provides a standard software interface to peripheral devices and requires only 27 words of program storage. Figure 9 illustrates the system.

## DESIGN APPROACH

Data bytes are transferred to and from the I/O bus in accordance with Microdata I/O bus specifications. Control signal timing and data transfer sequences are generated by programming. A four step procedure is followed to implement the design:

1. Analyze interface. Analyze Microdata 1/O bus relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine supplemental circuits needed for electrical compatibility (see Table 9).
2. Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
a. Transfer bytes in and out
b. Generate control signal timing and data transfer sequences
3. Define the program to process input and to generate output (see Figure 10).
4. Determine the $8 \times 300$ configuration (see Table 10).


| SIGNAL NAME | DATA RATE | SIGNAL <br> DURATION | ELECTRICAL <br> CHARACTERISTICS | \# IV <br> BITS | INTERFACE <br> REQUIRED | FUNCTION |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| OD00-07 | level |  | open collector | 8 | 8 B | Data/address from computer |
| ID00-07 | level |  | TTL | 8 | 8R | Data to computer |
| COXX | $4 \mu \mathrm{~s}$ | $1.25 \mu \mathrm{~s}$ | open collector | 1 | D | Control output timing |
| DIXX | $4 \mu \mathrm{~s}$ | $1.25 \mu \mathrm{~s}$ | open collector | 1 | D | Data input timing |
| DOXX | $4 \mu \mathrm{~s}$ | $.75-1.25 \mu \mathrm{~s}$ | open collector | 1 | D | Data output timing |

$D=$ Open collector driver
R = Resistors
Table 9 INTERFACE ANALYSIS


Figure 10

| ROM/PROM FOR PROGRAM STORAGE | WORKING STORAGE FOR DATA BUFFERS | IV BYES FOR INPUT/OUTPUT INTERFACE |
| :---: | :---: | :---: |
| I/O Driver ....................... 27 words | Depends on peripheral | 11 IV bits for output 8 IV bits for input Total: 3 IV bytes per peripheral |

Table 10 8X300 CONFIGURATION

## INTERFACE TO EXTERNAL READ/WRITE MEMORY

## DESCRIPTION

The $8 \times 300$ controls the storage, retrieval and processing of large blocks of data. Data is stored in a large capacity (up to 64 K bytes) read/write RAM external to the $8 \times 300$ system. The memory is assembled from widely available $n$-channel ( $n$-MOS) static or dynamic RAM circuits. Minimal interface circuitry is required to connect the $8 \times 300$ Interface Vector bytes to the address, data and control lines of the external memory. Figure 11 illustrates the system.

## DESIGN APPROACH

Data bytes are read from or written into memory through a single IV type. Two additional IV bytes are used as a 16-bit address register to the external memory. 16 bits provide an address range of 65 K bytes. The read/write control signals to the memory require two IV bits. Instruction sequences are used for memory read and memory write operations to implement 1 to 2 microsecond memory access times. A four step procedure is followed to implement the design:

1. Analyze interface. Analyze n-MOS RAM circuits relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine any supplemental circuits needed for electrical compatibility (see Table 11).
2. Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. The programmed functions are:
a. Store memory address in IV bytes ADRHI, ADRLO.
b. Set appropriate read/write control bits
c. Wait for memory operation complete
3. Define the program to process input and to generate output.
a. GET instruction sequence to read memory location addressed by contents of IV bytes ADRHI, ADRLO (see Figure 12).
b. PUT instruction sequence to write data into the memory location addressed by the contents of IV bytes ADRHI, ADRLO (see Figure 13).
4. Determine the $8 \times 300$ configuration (see Table 12).


| SIGNAL NAME | DATA RATE-1 | SIGNAL DURATION | ELECTRICAL CHARACTERISTICS | $\begin{aligned} & \text { \# IV } \\ & \text { BITS } \end{aligned}$ | INTERFACE REQUIRED | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRHI | Level |  | TTL | 8 | none | Most significant byte. Memory address, and chip select input |
| ADRLO | Level |  | TTL | 8 | none | Least significant byte memory address |
| DATA | Level |  | TTL | 8 | none | Memory data |
| R/W | 500 ns (min) | >250ns | TTL | 1 | none | Memory read/write control |
| R/W DELAY | 500ns (min) | >500ns | TTL | 1 | none | Data enable delay during memory write |

Table 11 INTERFACE ANALYSIS


## PUT INSTRUCTION SEQUENCE



Throughput: Single byte transfer time Memory read: $\quad 833 \mathrm{k}$ bytes per second Memory write: $\quad 555 k$ bytes per second
For multiple time transfers, throughput is reduced by the time to loop and update addresses and byte counts to approximately:

| Memory read: | 250k bytes per second |
| :--- | :--- |
| Memory write: | 200k bytes per second |

Figure 13

| ROM/PROM FOR <br> PROGRAM STORAGE | WORKING STORAGE | IV BYTES FOR <br> INPUT/OUTPUT INTERFACE |
| :---: | :---: | :---: |
| GET sequence $\ldots \ldots \ldots \ldots \ldots \ldots$. <br> PUT sequence $\ldots \ldots \ldots \ldots \ldots \ldots$.$\quad 4$ words | words |  |

Table 12 8X300 CONFIGURATION

## 256 WAY BRANCH

## DESCRIPTION

Many data communication applications require conversion of one code structure to another. The 8X300's Execute instruction provides a fast and efficient method of performing this conversion.

A single Execute instruction can provide up to a 255 way branch based on a byte stored in a register.

This assumes one of the 256 values does not occur during operation of the Execute table. This is easily prevented by testing for one of the values before entering the table, thereby completing the 256 way branch. The example in Figure 14 details how the test for R1 equal to zero is performed first (NZT). If zero, the appropriate conversion value is loaded into R3 (XMIT). If not zero, then the Execute table determines which of the other 255 combinations is in R1 and loads the appropriate conversion value in R3.
The 256 way branch requires 260 words of program storage and 1.0 microseconds maximum to execute. The Execute table and the Execute instruction must all be located with one 256 byte page where the first instruction address contains zeros in the 8 least significant bits. The other four instructions may be placed anywhere within the $8 \times 300$ 's address space.

## 8X300 EXECUTE INSTRUCTION



NOTE
Value is the appropriate conversion code for each code combination in R1.
Figure 14

## DESCRIPTION

The fast IV select is implemented by adding bits to the instruction word, in increments of 4 or 8 bits. This technique allows IV bytes and working storage to be selected within the same instruction where it is used. This can save important processor time by saving one instruction cycle for each select instruction. It eliminates the need for the IV select instruction. It trades fewer instruction cycle times for hardware. It also trades 16bit select instructions for 4 to 8 -bit select fields, thus saving 8 to 12 bits of program storage for every select instruction saved. To some extent, this reduces the cost impact of a larger instruction word. The technique can be used on both IV and buffer storage (including working storage). When used on IV, a decoder is used following an address hold latch to select one IV per address combination. Buffer storage does not require the decoder, instead it utilizes the address directly.

The fact select IV can be used on the same system with normal select IV since all the fast select IV contains the same address. The Master Enable (ME) input of each fast select IV is enabled by the AND of Bank Select (LB, RB) and the single line decode.

Due to memory access delays, the clock used to latch the fast select address is delayed with a couple of inverter delays to assure address validity. On large systems, there are extra delays which may require the address to be programmed in the instruction prior to its usage. Then a double set of address hold latches are used so the address will appear sufficiently early.

## FAST IV SELECT



Figure 16

## DESCRIPTION

The $8 \times 300$ has a repertoire of 8 instruction classes which allow the user to test input status lines, set or reset output control lines, and perform high speed input/output data transfers. All instructions are 16 bits in length. Each instruction is fetched, decoded and executed completely in 250 ns .
Data is represented as an 8 -bit byte; bit positions are numbered from left to right, with the least significant bit in position 7.


Within the Interpreter, all operations are performed on 8 -bit bytes. The Interpreter performs 8 -bit, unsigned 2's complement complement arithmetic.

## INSTRUCTION FORMATS

The general $8 \times 300$ instruction format is:


| Op | Operand(s) |
| :---: | :---: |
| Code |  |

Table 1 contains a summary of the $8 \times 300$ instruction set and description of the operand fields.

All instructions are specified by a 3-bit Operation (Op) Code field. The operand may consist of the following fields: Source (S) field, Destination (D) field, Rotate/ Length (R/L) field, Immediate (I) Operand field, and (Program Storage) Address (A) field.

The instructions are divided into 5 format types based on the Op Code and the form of the Operand(s) as shown in Figure 1.


Table $18 \times 300$ INSTRUCTION SUMMARY


## INSTRUCTION FIELDS

## Op Code Field (3-Bit Field)

The Op Code field is used to specify 1 of 8 $8 \times 300$ instructions.

## S,D Fields (5-Bit Fields)

The S and D fields specify the source and destination of data for the operation defined by the Op Code field. The Auxiliary Register is the implied source for the instructions ADD, AND and XOR which require two source fields. That is, instructions of the form:

> ADD X, Y
imply a third operand, say $Z$, located in the Auxiliary Register so that the operation which takes place is actually $X+Z$, with the result stored in Y . This powerful capability means that 3 operands are referenced in 250ns.
The S and/or D fields may specify a register, or a 1 to 8 -bit I/O field, or a 1 to 8 -bit Working Storage field. $S$ and $D$ field value assignments in octal are shown in Table 2.

## R/L Field (3-Bit Field)

The R/L field performs one of two functions, specifying either a field length ( $L$ ) or a right rotation (R). The function it specifies for a given instruction depends upon the contents of the $S$ and $D$ fields:
A. When both $S$ and $D$ specify registers, the $R / L$ field is used to specify a right rotation of the data specified by the $S$ field. (Rotation occurs on the bus and not in the source register.) The register source data is right rotated within one instruction cycle time independent of the number ( 0 to 7 ) of bit positions specified in the R/L field.
B. When either or both the S and D fields specify an IV or Working Storage data field, the R/L field is used to specify the length of the data field (within the byte) accessed, as shown in Figure 2.

## I Field (5/8-Bit Field)

The $I$ field is used to load a literal value (a binary value contained in the instruction into a register, IV or Working Storage data field or to modify the low order bits of the Program Counter.
The length of the $I$ field is based on the $S$ field in XEC, NZT, and XMIT instructions.
A. When $S$ specifies a register, the literal $I$ is an 8 bit field (Type III format).
B. When S specifies an IV or Working Storage data field, the literal I is a 5 -bit field (Type IV format).

| OP CODE OCTAL VALUE | INSTRUCTION |  | RESULT |
| :---: | :---: | :---: | :---: |
| 0 | MOVE | S,R/L,D | $(S) \rightarrow$ D |
| 1 | ADD | S,R/L,D | $(S)$ plus (AUX) $\rightarrow$ D |
| 2 | AND | S,R/L,D | $(S) \wedge(A \cup X) \rightarrow D$ |
| 3 | XOR | S,R/L,D | $(S) \oplus(A \cup X) \rightarrow D$ |
| 4 | XEC | I,R/L,S or I,S | Execute instruction at current PC offset by $1+(S)$ |
| 5 | NZT | I,R/L, S or I,S | Jump to current PC offset by I if $(S) \neq 0$ |
| 6 | XMIT | I,R/L,D or I,D | Transmit literal I $\rightarrow$ D |
| 7 | JMP | A | Jump to program location A |

## A Field (13-Bit Field)

The A field is a 13 -bit Program Storage address field. This allows the $8 \times 300$ to directly address 8192 instructions.

## REGISTER OPERATIONS

When a register is specified as the source, and an IV or Working Storage field as the destination, the least significant bits of the operations (MOVE, ADD, AND, XOR) are merged with the original destination data. The least significant bits of the result are stored in the IV or Working Storage data field specified by the D and R/L fields in the instruction.

Table 2 S AND D FIELD VALUE ASSIGNMENTS IN OCTAL


## 8X300 MICROPROCESSOR APPLICATIONS MEMO

When an IV or Working Storage field of 1 to 8 bits is specified as the source, and a register as the destination, the 8-bit result of the operations (MOVE, ADD, AND, XOR) is stored in the register. The operations ADD, AND, XOR actually use the IV or Working Storage data field ( 1 to 8 bits) with leading zeros to obtain 8-bit source data for use with the 8-bit AUX data during the operation.
Because IVL and IVR are write-only pseudo registers, they can be specified as destination fields only (see Table 3). Operations involving IVL and IVR as sources are not possible. For example, it is not possible to increment IVR or IVL in a single instruction, and the contents of IVL or IVR cannot be transferred to a working register, IV byte, or Working Storage location.
The OVF (Overflow) Register can only be used as a source field; it is set or reset only by the ADD instruction.

## INSTRUCTION DESCRIPTIONS

The following instruction descriptions employ MCCAP (the 8X300 Cross Assembly Program) programming notation. This notation varies somewhat from the instruction descriptions provided in Tables 1 and 3. Thus, for example, explicit $L$ field definition, as shown in Table 1 and Table 3, is not required by MCCAP instructions; MCCAP creates appropriate variable field addresses from the information contained in the Data Declaration statements provided by the programmer at the beginning of his program.
The $8 \times 300$ instruction set is described below with examples shown in Figures 3 through 10.
$\mathrm{O}_{8}-17_{8}$ is used to specify 1 of 7 working registers (R1-R6, R11), Auxiliary Register, Overflow Register, IVL and IVR write-only registers.

## OCTAL VALUE

| 00 | Auxiliary Register (AUX) | 10 | OVF-Overflow register-Used as |
| :--- | :--- | :--- | :--- |
| 01 | R1 |  | an S (source) field only. |
| 02 | R2 | 11 | R11 |
| 03 | R3 | 12 | Unassigned |
| 04 | R4 | 13 | Unassigned |
| 05 | R5 | 14 | Unassigned |
| 06 | R6 | 15 | Unassigned |
| 07 | IVL Register-IV Byte address | 16 | Unassigned |
|  | write-only register-Specified only | 17 | IVR Register-Working Storage <br>  <br>  <br>  <br>  <br> $\quad$in D field in all instructions  Specified write-only register- <br>    <br> structions in D field in all in-   |

## a. Register Specification

$20-{ }_{8}-27_{8}$ is used to specify the least significant bit of a variable length field within the IV/ WS Byte previously selected by the IVL register. The length of the field is determined by R/L.



OCTAL
VALUE

## c. Right Bank Field Specification

Table 3 S AND D FIELD SPECIFICATIONS

## MOVE S,D or <br> MOVE S(R),D

## Format: Type I, Type II



## Operation: $(S) \longrightarrow(D)$

## Description

Move data. The contents of $S$ are transferred to $D$; the contents of $S$ are unaffected. If both $S$ and $D$ are registers, $R / L$ specifies a right rotate of the source data before the move. Otherwise, R/L is implicit and specifies the length of the source and/or destination IV/WS field. If the MOVE is between an IV byte and a Working Storage byte, an 8-bit field is always moved.

## Example

Store the least significant 3 bits of register 5 (R5) in bits 4,5 and 6 of the IV byte previously addressed by the IVL register.

## ADD S,D or <br> ADD S(R),D

## Format: Type I, Type II



## Operation

(S) plus (AUX) D; set OVF if carry from most significant bit occurs.

## Description

Unsigned 2's complement addition. The contents of $S$ are added to the contents of the Auxiliary Register (which is the implied source). The result is stored in D; OVF is updated. If both $S$ and $D$ are registers, $R / L$ specifies a right rotate of the source (S) data before the operation. Otherwise, $R / L$ is implicit and specifies the length of the source and/or destination IV/WS fields. S and AUX are unaffected unless specified as the destination.

## Example

Add the contents of R1 (rotated 4 places) to AUX and store the result in R3.

MOVE S,D OR MOVE S(R),D


R5
selected left bank iv/ws byte-after operation
note: X'S in the iv byte denote bits unaffected by the move operation.

Figure 3

ADD S,D OR ADD S(R),D


Figure 4

## AND S,D OR <br> AND S(R),D

## Format: Type I, Type II <br> Operation: $(S) \wedge(A U X) \rightarrow D$ Description

Logical AND. The AND of the source field and the Auxiliary Register is stored into the destination. If both $S$ and $D$ are registers, $R / L$ specifies a right rotate of the source ( S ) data before the AND operation. Otherwise $R / L$ is implicit and specifies the length of the source and/or destination IV/WS fields. S and AUX are unaffected unless specified as a destination.

## Example

Store the AND of the selected right bank byte and AUX in R4. The right bank data field is called WSBCD and is 4 bits long and located in bits 2, 3, 4 and 5.

## XOR S,D OR

XOR S(R),D

## Format: Type I, Type II <br> Operation: $(S) \oplus(A U X) \rightarrow D$ <br> Description

Exclusive OR. The exclusive OR of the source field and the Auxiliary Register is stored in the destination. If both $S$ and $D$ are registers, R/L specifies a right rotate of the source $(\mathrm{S})$ data before the XOR operation. Otherwise R/L is implicit and specifies the length of the source and/or destination IV/WS fields. S and AUX are unaffected unless specified as a destination.

## Example

Replace the selected IV byte field with the XOR of the field and AUX. The IV byte field is called STATUS and is 5 bits in length and located in bits 3, 4, 5, 6 and 7 of LB.

AND S,D OR AND S(R),D


Figure 5

XOR S,D OR XOR S(R),D


BINARY REPRESENTATION
OCTAL REPRESENTATION


SELECTED IV BYTE-BEFORE OPERATION

SELECTED FIELD RIGHT JUSTIFIED WITH LEADING ZEROS ADDED

AUX


SELECTED IV BYTE-AFTER OPERATION UNAFFECTED

## XEC I(S)

## Format




Type IV

## Operation

Execute instruction at the address specified by the Address Register with lower 5/8 bits replaced by $(S)+I$.

## Description

Execute the instruction at the address determined by replacing the low order bits of the Address Register (AR) with the low order bits of the sum of the literal I and the contents of the source field. If $S$ is a register, the low order 8 bits of $A R$ are replaced; if $S$ is an IV or Working Storage field, the low order 5 bits of AR are replaced, resulting in an execute range of 256 and 32 respectively. The Program Counter is not affected unless the instruction executed is a JMP or NZT (whose branch is taken).

## Example

Execute one of $n$ JMPs in a table of JMP instructions determined by the value of the selected IV byte field. The table follows immediately after the XEC instruction and the IV field is called INTERPT and is a 3-bit field located in bits 4, 5 and 6.

## XMIT I,D

## Format



Type III


## Operation: $\mathrm{I} \rightarrow$ (D)

## Description

Transmit literal. The literal field l is stored in D. If D is a register, an 8-bit field is transferred; if $D$ is an IV or Working Storage field, up to a 5-bit field is transferred.

## Example

Store the bit pattern 110 in the selected Working Storage field. The field name is VALUE and is located in bits 3, 4 and 5.

XEC I(D)


BINARY REPRESENTATION
OCTAL REPRESENTATION

| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ADDRESS REGISTER-BEFORE OPERATION


JMP A4 IS EXECUTED BECAUSE IV FIELD INTERPT $\mathbf{~} \mathbf{3}$

Figure 7

## XMIT I,D



BINARY REPRESENTATION OCTAL REPRESENTATION


SELECTED WS BYTE-BEFORE OPERATION


I FIELD

SELECTED WS BYTE-AFTER OPERATION

UNAFFECTED

Figure 8

## NZT S,I

## Format



Type III


Type IV

## Operation

Non-Zero Transfer. If (S) $\neq 0$, PC offset by I $\rightarrow$ PC ; otherwise $\mathrm{PC}+1 \rightarrow \mathrm{PC}$.

## Description

If the data specified by the $S$ field is nonzero, replace the low order bits of the Program Counter with I. Otherwise, processing continues with the next instruction in sequence. If $S$ is a register, the low order 8 bits of the PC are replaced; if $S$ is an IV or Working Storage field, the low order 5 bits of the PC are replaced, resulting in an NZT range of 256 and 32 respectively.

## Example

Jump to Program Address ALPHA if the selected IV byte field is non-zero. The field name is OVERFLO and it is a 1 -bit field located in bit 3.

## JMP A

## Format: Type V

\[

\]

Operation: A - PC

## Description

The literal value A is placed in the Program Counter and processing continues at location $A$. A has a range of $0-17777_{8}$ in current systems (0-8191).

## Example

Jump to location ALPHA (0000101110001)

NZT S,I


BINARY REPRESENTATION
OCTAL REPRESENTATION


Figure 9

## JMP A


binary representation OCTAL REPRESENTATION

|  | ADDRESS | INSTRUCTION |
| :---: | :---: | :---: |
|  | - |  |
|  | $\bullet$ |  |
|  | - |  |
|  | 00000000011011 | JMP ALPHA |
|  | $\bullet$ |  |
|  | - |  |
|  | - |  |
| ALPHA | 0000101110001 | INSTRUCTION |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 |  |  |  |  |  |  |  |  |  |  |  | PROGRAM COUNTER BEFORE OPERATION


| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 |  |  |  |  |  |  |  |  |  |  |
| PROGRAM COUNTER AFTER OPERATION |  |  |  |  |  |  |  |  |  |  |  |

## DESCRIPTION

The $8 \times 300$ Cross Assembly Program, MCCAP, provides a programming language which allows the user to write programs for the 8X300 in symbolic terms. MCCAP translates the user's symbolic instructions into machine-oriented binary instructions. For example, the jump instruction, JMP, to a user defined position, say ALPHA, in program storage is coded as:

JMP ALPHA
and is translated by MCCAP into the following 16-bit word (see Figure 1).


MCCAP allocates the $8 \times 300$ program storage and assigns Interface Vector and Working Storage address to symbols as declared in the user's program.
The ability to define data of the Interface Vector as symbolic variables is a powerful feature of MCCAP. Interface Vector variables may be operated on directly using the same instructions as those for variables in Working Storage and for the working registers.
The Assembler Declaration statements of MCCAP allow the programmer to define symbolic variable names for data elements tailored to his application. Individual bits and sequences of bits in Working Storage and on the Interface Vector may be named and operated upon directly by $8 \times 300$ instructions.

In addition to simplifying the language and bookkeeping of the program, MCCAP provides program segmentation and communication between segments; i.e., the main program and any subprograms. If a sequence of code appears more than once in a program, it can be written as a separate program segment, a subprogram, and called into execution whenever that subprogram's function is required. Program segmentation also permits the construction of a program in logically discrete units. These segments need not be written sequentially or even by the same person. The various program segments provide a function description, or block diagram, of the application. Communication between segments means that control and data can be transferred in both directions. MCCAP automati-

|  | MCCAP SOURCE PROGRAM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MICROCONTROLLER SYMBOLIC ASSEMBLER VER 1.0 |  |  |  |  |
| 1680 |  |  | * |  |  |
| 1681 |  |  | * PROC |  |  |
| 1682 | 01544 |  | PROC | RDCMMD |  |
| 1683 |  |  | * |  |  |
| 1684 | 01544 | 607003 | SEL | IVRESP | FDC RESPONSE BYTE |
| 1685 | 01545 | 620101 | XMIT | UR, BCTRL | ESTABLISH USER READ ONLY |
| 1686 | 01546 | 607002 | SEL | IVDATA | HOLDS COMMAND BYTE |
| 1687 | 01547 | 027305 | MOVE | FUNC, R5 | FUNCTION CODE |
| 1688 | 01550 | 024306 | MOVE | DADDR, 66 | DISK ADDRESS |
| 1689 | 01551 | 021202 | move | BUFF, R2 | BUFFER FUNCTION CODE |
| 1690 | 01552 | 607003 | SEL | IVRESP |  |
| 1691 | 01553 | 625100 | XMIT | O. DONE | SHOW COMMAND IN PROGRESS |
| 1692 | 01554 | 620100 | XMIT | UW, BCTRL | RESTORE USER WRITE |
| 1693 | 01555 | 627101 | XMIT | 1, XFR | SIGNAL USER FDC ACCEPTED BYTE |
| 1694 | 01556 | 607001 | SEL | IVCTRL | USER CONTROL BYTE |
| 1695 | 01557 | 526117 | NZT | CMMD,* | WAIT FOR CMMD TO GO LOW |
| 1696 | 01560 | 607003 | SEL | IVRESP | FDC RESPONSE BYTE |
| 1697 | 01561 | 627100 | XMIT | 0 , XFR | LOWER XFR SIGNAL |
| 1698 | 01562 | 607001 | SEL | IVCTRL | USER CTRL BYTE |
| 1699 | 01563 | 426123 | XEC | (CMMD ${ }^{\text {c }} 2$ | WAIT FOR NEXT COMMAND SIGNAL |
| 1700 | 01564 | 607003 | SEL | IVRESP | SECOND COMMAND BYTE AVAILABLE |
| 1701 | 01565 | 620101 | XMIT | UR, BCTRL | SET IVDATA TO USER READ ONLY |
| 1702 | 01566 | 607002 | SEL | IVDATA | 2ND COMMAND BYTE |
| 1703 | 01567 | 027704 | move | TRACK, R4 | TRACK ADDRESS |
| 1704 | 01570 | 027503 | move | SECT, R3 | SECTOR ADDRESS |
| 1705 | 01571 | 607003 | SEL | IVRESP | FDC RESPONSE BYTE |
| 1706 | 01572 | 627101 | XMIT | 1. XFR | SIGNAL USER |
| 1707 | 01573 | 620100 | XMIT | UW, BCTRL | RESTORE USER WRITE |
| 1708 | 01574 | 607001 | SEL | IVCTRL |  |
| 1709 | 01575 | 526135 | NZT | CMMD,* | WAIT FOR CMMD TO GO LOW |
| 1710 | 01576 | 607003 | SEL | IVRESP | FDC RESPONSE BYTE |
| 1711 | 01577 | 627100 | XMIT | O, XFR | LOWER XFR SIGNAL |
| 1712 |  |  | XMI |  |  |
| 1713 | 01600 | 701652 | RTN |  | RETURN |
| 1714 |  |  | END | RDCMMD |  |
| 1715 |  |  | * |  |  |

Figure 2
cally generates the code for subprogram entry and exit mechanisms when the appropriate CALL and RTN statements are invoked.

## MCCAP OUTPUT

The output from a MCCAP compilation includes an assembler listing and an object module. During pass two of the assembly process, a program listing is produced. The listing displays all information pertaining to the assembled program. This includes the assembled octal instructions, the user's original source code and error messages. The listing may be used as a documentation tool through the inclusion of comments and remarks which describe the function of a particular program segment. The main purpose of the listing, however, is to convey all pertinent information about the assembled program, i.e., the memory addresses and their contents.

The object module is also produced during pass two. This is a machine-readable computer output produced on paper tape. The output module contains the specifications necessary for loading the memory of the Microcontroller Simulator (MCSIM), for loading the memory of the SMS ROM Simulator, or for producing ROMs or PROMs. The object module can be produced in MCSIM, ROM Simulator or BNPF format.
An example of a MCCAP source program is shown in Figure 2.

## PROGRAM STRUCTURE

## Program Segments

A MCCAP program consists of one or more program segments. Program segments are the logically discrete units, such as the main program and subprograms, which comprise a user's complete program. Program segments consist of sequences of program statements. The first program segment must be the main program. The main program names the overall program and is where execution begins. All other segments are subprograms; each subprogram must be named. Control and data can be passed in both directions between segments. No segment may call itself, or one of its callers, or the main program. Program segments take the form as shown in Figure 3.

The Assembler Declaration statements define variables and constants. They must precede the use of the declared variables and constants in the Executable Statements in a program. The Executable Statements are those which result in the generation of one or more executable machine instructions.

## Subprograms

Subprograms are program segments which perform a specific function. A major reason for using subprograms is that they reduce programming and debugging labor when a specific function is required to be executed at more than one point in a program. By

## 8X300 MICROPROCESSOR APPLICATIONS MEMO


creating the required function as a subprogram, the statements associated with that function may be coded once and executed at many different points in a program. Figure 3 illustrates an example.

The program structure in Figure 3 causes the code associated with PROC WAIT to be executed three times within PROG MANYWAIT. This is accomplished even though the statements associated with PROC WAIT are coded only once, rather than three times.

## Subprogram Calls and Returns

For user-provided procedures, a jump to the associated procedure and a return link are created for each procedure reference. The instructions to accomplish this result in subprogram entry time. The instructions to accomplish subprogram exit result in exit time. The user may utilize the MCCAP procedure mechanism for linking calling programs with called programs or he may create his own instructions to do so. The following describes the linkage mechanism and timing for MCCAP user procedures.

Linkage between called and calling programs is achieved through the generation of an indexed "return jump" table, the length of which corresponds to the number of different times in the program that the subprograms are called. This table is generated automatically by MCCAP when procedure CALL and RTN statements are invoked. For each procedure reference, MCCAP creates two statements in the calling program. Thus, the time required for the subprogram entry os 0.5 microseconds. The subprogram
return mechanism requires the execution of three instructions or 0.75 microseconds. These times do not include saving and restoring of the working registers. The total time to save all working registers is 3.5 microseconds, the same time to restore all registers. Saving of all working registers is normally not necessary, but worst case calculations for entry and exit time below do include this time. Thus, subprogram exit and entry times are:

$$
\begin{aligned}
& 0.5 \mu \mathrm{~s} \leqslant \text { Entry Time } \leqslant 4.0 \mu \mathrm{~s} \\
& 0.75 \mu \mathrm{~s} \leqslant \text { Exit Time } \leqslant 4.25 \mu \mathrm{~s}
\end{aligned}
$$

Details of the code required for procedure CALL and RTN are provided in the Programming Examples section.

## Macros

A macro is a sequence of instructions that can be inserted in the assembly source text by encoding a single instruction. The macro is defined only once and may then be invoked any number of times in the program. This facility simplifies the coding of programs, reduces the chance of errors, and makes programs easier to change.

A macro definition consists of a heading, a body and a terminator. This definition must precede any call on the macro. In MCCAP, the heading consists of the MACRO statement which marks the beginning of the macro and names it. The body of the macro is made up of those MCCAP statements which will be inserted into the source code in place of the macro call. The terminator consists of an ENDM statement which marks the physical end of the macro definition.

## MCCAP Statements

The MCCAP language consists of thirty statements categorized as follows:

> Assembler Directive Statements
> Assembler Declaration Statements
> Communication Statements
> Macro Statements
> Machine Statements

The following lists the statements in each category, describes their use, and provides examples. Detailed use of the instructions including rules of syntax and parameter restrictions are described in the MCCAP Reference Manual.

## Assembler Directive Statements

Assembler Directive statements define program structure and control the assembler outputs. They do not result in the generation of $8 \times 300$ executable code. There are twelve Assembler Directive statements:

```
PROG Statement
PROC Statement
```

ENTRY Statement
END Statement
ORG Statement
OBJ Statement
IF Statement
ENDIF Statement
LIST Statement
NLIST Statement
EJCT Statement
SPAC Statement

## PROG Statement

Use
Defines the names and marks the beginning of a main program.

## Example: PROG PROCESS

## PROC Statement

Use
Defines the names and marks the beginning of a subprogram.

Example: PROC WAIT

## ENTRY Statement

Use
Defines the name and marks the location of a secondary entry point to a subprogram.
Example: ENTRY POINT 2

## END Statement

Use
Terminates a program segment or a complete program.

Examples: END SUB1
END MAIN

## ORG Statement

Use
Sets the program counter to the value specified in the operand field.

Example: ORG 200

## OBJ Statement

Use
To specify the format of the object module.
Examples: OBJ R
OBJ M
OBJ N

## NOTE

" R " indicates the ROM Simulator format. " M " indicates the Microcontroller Simulator format. "N" indicates BNPF format.

## IF Statement

Use
To mark the beginning of a sequence of code, which may or may not be assembled depending on the value of an expression.
Examples: IF VAL
IF $X+Y$

## ENDIF Statement <br> Use

To mark the end of sequence of code, which is to be conditionally assembled. In the case of nested IF statements, an ENDIF is paired with the most recent IF.

## Example: ENDIF

## LIST Statement

Use
To select and control output of a MCCAP assembly.
Example: LIST S,O,M,I

## NLIST Statement

Use
To suppress elements of the output from a MCCAP assembly.
Example: NLIST O,M,I

## EJCT Statement

Use
To cause the output listing to be advanced to the next page.
Example: EJCT

## SPAC Statement

Use
To insert blank lines into the output listing. The number of lines inserted is indicated in the operand field.

Example: SPAC 3

## Assembler Declaration Statement

Assembler Declaration statements define and describe the data, constants and variables, in a program or subprogram. There are four Assembler Declaration statements:

```
EQU Statement
SET Statement
LIV Statement
RIV Statement
```


## EQU Statement

Use
To define a fixed constant.
Examples: FIVE EQU 5

## SET Statement

Use
To define and assign a value to a constant, which may later be assigned a new value by another SET statement.

Example: OFF SET 0

## LIV Statement <br> Use

To define and assign symbolic names to variables, usually IV bytes, located on the left bank of the Interface Vector.

Example: LITE LIV 23,2,1

## NOTE

The effect of the above example is to define a variable whose name is LITE. It is located in a byte whose address is 23. The right-most bit of LITE is bit 2 and its length is 1 bit.

## RIV Statement <br> Use

To define and assign symbolic names to variables, usually in Working Storage, located on the right bank of the Interface Vector.
Example: DATA RIV 200,6,3

## note

The effect of the above example is to define a variable whose name is DATA. It is located in a byte whose address is 200. The right-most bit DATA is bit 6 of the byte and its length is 3 bits.

## Communication Statements

Communication statements are executable statements which provide the mechanism for main program to subprogram linkage. They provide the means by which subprograms are called and returned from. There are two kinds of Communication statements:

## CALL Statement

RTN Statement

## CALL Statement

Use
To transfer control from a calling program to the called subprogram. The CALL statement causes the generation of two 8X300 instructions.

Examples: CALL WAIT
CALL SINE

## NOTE

The above are valid statements to be coded into the program if WAIT and SINE have been defined in PROC statements. The effect of invoking these statements is to transfer execution control to the procedures WAIT and SINE respectively.

## RTN Statement

Use
To transfer control from a called subprogram to a calling program.

Example: RTN

## Macro Statements

Macro statements provide the mechanism for defining macros and for inserting them into the source code. There are three Macro statements:

MACRO Statement
ENDM Statement
MACRO CALL Statement

## MACRO Statement

Use
To mark the beginning of a macro definition. The MACRO statement forms the heading of the macro definition.
Examples: MAC1 MACRO
MAC2 MACRO A,B,C

## NOTE

The second example would mark the beginning of a macro called MAC2. The "A,B,C" represents a formal parameter list. These parameters, used in writing the macro body, will be replaced by the actual parameters listed in the MACRO CALL statement.

## ENDM Statement

Use
To mark the end of a macro definition. The ENDM statement forms the terminator of the macro definition.

Example: ENDM

## MACRO CALL Statement

Use
To indicate where a macro is to be inserted into the source code and to specify any actual parameters needed by the macro.

Example: MAC2 DATA, INPUT, RESULT

## NOTE

There is no single macro call statement. Any macro name which has been defined as such may be coded as if it were a valid MCCAP statement. The macro name is coded in the operation field and the actual parameters are placed in the operand field.

## Machine Statement

Machine statements are the MCCAP symbolic representations of the $8 \times 300$ executable statements. Machine statements have a one to one correspondence to 8X300 instructions. Each Machine statement results in the generation of a single $8 \times 300$ instruction. There are eight Machine statements:

MOVE Statement
ADD Statement
AND Statement
XOR Statement
XMIT Statement
XEC Statement
NZT Statement
JMP Statement

## 8X300 MICROPROCESSOR APPLICATIONS MEMO

## MOVE Statement <br> Use

To copy the contents of a specified register, WS variable or IV variable into a specified register, WS or IV. Defined in Instruction Descriptions.

## Examples: MOVE R1(6);R6 <br> MOVE X,Y

## NOTE

The first example illustrates a six place right rotate of R1's data before it is moved to R6. The contents of R1 are not affected. The second example may be a Working Storage or Interface Vector variable move, depending on the way $X$ and $Y$ are defined in Declaration Statements.

## ADD Statement <br> Use

To add the contents of a specified register, WS variable, or IV variable to the contents of the AUX register and place the result in a specified register, WS variable or IV variable.

## Examples: ADD R1(3),R2 <br> ADD DATA,OUTPUT

## NOTE

The first example illustrates a three place right rotate of R1's data before the addition is carried out. Under certain conditions a rotate may be used to multiply the specified operand by a power of 2 before the addition is done. The contents of R1 are not affected. The second example suggests that the contents of WS variable have been added to the contents of the AUX register and the result placed in an IV variable, making the result immediately available to the user's system.

## AND Statement

Use
To compute the logical AND of the contents of a specified register, WS variable or IV variable and the contents of the AUX register. The logical result is placed in a specified register, WS variable or IV variable. In actual practice, the AND statement is often used to mask out undesired bits of a register.

Examples: AND R2,R2
AND R3(1),R5
AND X,Y

## NOTE

The first example illustrates the use of an AND statement in what might be a masking operation. If the AUX register contains 00001111 then this statement sets the 4 high order bits of R2 to 0 no matter what they were originally. The 4 low order bits of R2 would be unaffected.

The second example illustrates a one place rotate to the right of R3's data before the AND is carried out. The contents of R3 are not affected. In the third example, X and Y may be parts of the same WS or IV byte, or one may be a WS byte and the other an IV byte.

## XOR Statement

Use
To compute the logical exclusive OR of the contents of a specified register, WS variable
or IV variable and the contents of the AUX register, and place the result in a specified register, WS variable or IV variable. In practice, the XOR statement is often used to complement a value and to perform comparisons.

## Examples: XOR R6,R11 <br> XOR R1(7),R4 <br> XOR X,Y

## NOTE

The first example illustrates the use of an XOR statement in what might be a complementing operation. If the AUX register contains all 1 's then the execution of this statement results in the complement of the contents of R6 replacing the contents of R11. The second and third examples are of the same form as the second and third examples of the AND statement.

## XMIT Statement

## Use

To transmit or load literal values into registers, WS variables or IV variables.

Examples: XMIT DATA,IVR
XMIT OUTPUT,IVL
XMIT -11,AUX
XMIT -00001011B,AUX
XMIT -13H,AUX

## NOTE

The first example selects a previously declared WS variable by transmitting its address to the IVR register. The second example selects a previously declared IV variable by transmitting its address to the IVL register. The last three examples all result in the generation of the same machine code. They all load the AUX register with $-11_{10}$. In the first case, the programmer has written the number in base 10. In the second case, the programmer has written the number in binary and has indicated this by placing a B after the number. In the third case, the number has been written in octal as indicated by an H after the number.

## XEC Statement

Use
To select and execute one instruction out of a list of instructions in program memory as determined by the value of a data variable, and then continue the sequential execution of the program beginning with the statement immediately following the XEC unless the selected instruction is a JMP or NZT statement.

| Examples: |  |  |
| :---: | :---: | :---: |
|  |  | XEC JTABLE(R1),3 |
| JTABLE | JMP | GR8ERTHAN |
|  |  | JMP LESSTHAN |
|  |  | JMP EQUALTO |
|  |  | XEC SEND(INPUT),4 |
|  |  | "NEXT INSTRUCTION" |
|  |  | "NEXT INSTRUCTION" |
|  |  | . . |
| SEND |  | XMIT 11011011B,AUX |
|  |  | XMIT 11111111B,AUX |
|  |  | XMIT 10101010B,AUX |
|  |  | XMIT 00000000B,AUX |

## NOTE

In the first example, the execution of the program will transferred to one of three labeled instructions on the basis of whether register R1 contains 0,1 or 2 . In the second example, the XEC statement causes the execution of a statement which transmits a special bit pattern to the AUX register in response to an input signal which is either 0, 1,2 or 3. After the pattern is transmitted, the execution of the program continues with the next instruction after the XEC.

## NZT Statement

Use
To carry out a conditional branch on the basis of whether or not a register, WS variable, or IV variable is zero or non-zero.

## Examples: NZT R1,*+2 <br> NZT SIGN,NEG

## NOTE

In the first example, if the contents of R1 are non-zero, then program execution will continue with the instruction, whose address is the sum of the address of the NZT statement and 2. If the contents of R1 are 0 , the program execution continues with the next instruction after the NZT statement. In the second example, if the contents of a WS or IV variable called SIGN is non-zero, then program execution will continue beginning with the instruction whose address is NEG. Otherwise execution continues with the next instruction after the NZT statement.

## JMP Statement

Use
To transfer execution of the program to the statement whose address is the operand of the JMP statement.

## Examples: JMP START <br> JMP *-2

NOTE
In the first example, execution of the program continues sequentially beginning with the instruction labeled START, In the second example, program execution continues beginning with the instruction whose address is the JMP instruction's address minus 2.

## SEL Statement

Use
Select a variable in Working Storage or on the Interface Vector, so that subsequent machine instructions may reference that variable.

## Examples: SEL DATA <br> SEL OUTPUT

## NOTE

It is the programmer's responsibility to assure that the proper page has been addressed before calling the SEL statement if the variable may be in Working Storage. The SEL statement causes a single instruction, XMIT, to be assembled into the user program. The operand of the XMIT instruction is the byte address of the named variable (argument of the reference) as it has been allocated in Working Storage or on the Interface Vector.

## PROGRAMMING EXAMPLES

This section contains programming examples which demonstrate how the 8x300's instructions can be assembled to perform some simple, commonly required functions. These examples are written as program

## 8X300 MICROPROCESSOR APPLICATIONS MEMO

fragments. They are not complete programs as the Data Declaration and Directive statements have been omitted. Otherwise, they follow standard MCCAP conventions.

## Looping

Looping is terminated by incrementing a counter and testing for zero. Register R1 is used as counter register and is loaded with a negative number so that the program counts up to zero. Figure 4 illustrates the process.


Figure 4

## Inclusive-OR (8 Bits)

Generate inclusive-OR of the contents of R1 and R2. Store the logical result in R3. AIthough the $8 \times 300$ does not have an OR instruction, it can be quickly implemented by making use of the fact that $(A+B)+(A$ $B)$ is logically equivalent to $A \oplus B$.

| MOVE | R2,AUX |
| :---: | :---: |
| INCLUSIVE-OR |  |
| XOR | Load one of the operands into AUX <br> register so that it can be used as the <br> implicit operand of XOR and AND <br> instructions. <br> Take exclusive OR of AUX and R1. |
| AND | R1,AUX |
| XOR | Store result in R3. <br> Take AND of AUX and R1. Place re- <br> sults in AUX. <br> Take exclusive OR of AUX (A + B) and <br> R3 (A+B). Store result in R3. R3 now <br> contains inclusive OR of R1 and R2. |
| R3.R3 | microseconds |

Figure 5

## Two's Complement (8-Bits)

Generate the two's complement of the contents of R2. Store the result in R3. Assume that R2 does not contain $\mathbf{2 0 0}_{8}$.

| TWO'S COMPLEMENT |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XMIT | -1,AUX | Load AUX in preparation for XOR. |  |  |  |  |
| XOR | R2,R3 | 1's complement of R2 is now in R3. |  |  |  |  |
| XMIT | 1,AUX | Load AUX in preparation for ADD. |  |  |  |  |
| ADD | R3,R3 | 2's complement of R2 is now in R3. |  |  |  |  |
| TIME: | 1.0 microseconds |  |  |  |  |  |
| Figure 6 6 |  |  |  |  |  |  |

## 8-Bit Subtract

Subtract the contents of R2 from the contents of R1 by taking the two's complement
of R2 and adding R1. Store the difference in R3.


## 16-Bit ADD, Register to Register

Add a 16-bit value stored in R1 and R2 to a 16 -bit value in R3 and R4. Store the result in R1 and R2.

16-BIT ADD, REGISTER TO REGISTER

| MOVE | R2.AUX | Move low order byte of first operand <br> to AUX in preparation for ADD. <br> Add the low order bytes of the two <br> operands and store the result in R2. <br> R2 contains the low order byte of the |
| :--- | :--- | :--- |
| ADD | R4.R2 |  |
| MOVE | R1,AUX | result. <br> Move high order byte of first operand <br> to AUX. |
| ADD | OVF,AUXAdd in possible carry from addition of <br> low order bytes. <br> Add the high order bytes plus carry <br> and place result in R1. R1 contains the <br> high order byte of the result. |  |
| TIME: 1.25 microseconds |  |  |

Figure 8

## 16-Bit ADD, Memory to Memory

Add a 16 -bit value in Working Storage, OPERAND1, to a 16 -bit value in Working Storage, OPERAND2, and store result in Working Storage OPERAND1. H1 and L1 represent the high and low order of bytes OPERAND1. H2 and L2 represent the high and low order bytes of OPERAND2.

| 16-BIT ADD, MEMORY TO MEMORY |  |  |
| :---: | :---: | :---: |
| хміт | L2,IVR | Transmit address of low order byte of second operand to IVR. |
| move | L2,Aux | Move low order byte to AUX. |
| хмIT | L1,IVR | Transmit address of low order byte of first operand to IVR. |
| ADD | L1.L1 | Add low order bytes and store result in L1. |
| move | ovf.aux | Move possible carry from addition of |
| хмıit | H2.IVR | Add high order byte of second operand to possible carry. Store result in AUX. |
| ADD | H2,AUX |  |
| XMIT | H1,IVR |  |
| ADD | H1,H1 | High order byte of sum is in H 1 . Low order byte of sum is in L1. |
| TIME: 2.25 microseconds ${ }^{\text {order }}$, |  |  |
| Figure 9 |  |  |

## Byte Assembly From Bit Serial Input

This is typical of problems associated with interfacing to serial communications lines. An 8-bit byte is assembled from bit inputs that arrive sequentially at the Interface Vector. A single bit on the Interface Vector
named STROBE is used to define bit timing, and a second bit, named INPBIT, is used as the bit data interface. Figure 10 illustrates the byte assembly.


| BYTE ASSEMBLY PROGRAM |  |  |
| :---: | :---: | :---: |
| XMIT | 0,R1 | R1 will be used as a character buffer. It has been cleared. |
| XMIT | 8,R2 | R2 will be used as a bit counter. |
| XMIT | INPADR,IVL | Select IV Byte that contains INPBIT and STROBE. |
| NEXT BIT NZT | StROBE,*+2 | Test STROBE for data ready. The MOVE instruction is executed only when STROBE $=1$. |
| JMP | *-1 | Loop until STROBE $=1$. |
| MOVE | INPBIT,AUX |  |
| XOR | R1(1), R1 | Rotate R1 one place right. This puts a zero in the least significant bit position. Then take the exclusive OR of this rotated version of R1 and of AUX. Place the result in R1. The least significant bit of $R 1$ will now equal the latest value of INPBIT. |
| XMIT | -1,AUX |  |
| ADD | R2,R2 | Decrement R2. <br> If R2 is not yet zero, then more bits must be collected to complete the byte being assembled. |
| MOVE | R1(1).R1 | This instruction will only be executed when 8 bits have been collected. After this is done, it is still necessary to rotate one more time to get the last INPBIT into the high order bit position of R1. |
| TIME: 1.8 mic | roseconds per | bit (minimum) |
| Figure 11 |  |  |

## Rotate Left

The $8 \times 300$ has no instructions which explicitly rotate data to the left. Such an instruction would be redundant because of the circular nature of the rotate operation. For example, a rotate of two places to the left is identical to a rotate of six places to the right. The rotate $n$ places to the left in an 8 -bit register, rotate 8 -n places to the right. This example illustrates a rotate of the contents of R4 three places to the left.
MOVE R4(5),R4
TIME: 250 nanoseconds

## Three Way Compare

The contents of R1 are compared to the contents of R2. A branch is taken to one of three points in the program depending upon whether $R 1=R 2, R 1<R 2$, or $R 1>R 2$.


THREE WAY COMPARE PROGRAM

| XMIT | RESULT,IVR | Choose a working Storage byte <br> by transmitting its address to <br> IVR register. <br> Load AUX with all 1 's, in prep- <br> aration for complementing con- <br> tents of R2. |
| :--- | :--- | :--- |
| XMIT | -1, AUX | Store complement of R2 in RE- |
| SULT. |  |  |

Figure 13

## Interrupt Polling

Three external interrupt signals are connected to three IV bits. The three bits are scanned by the program to determine the presence of an interrupt request. A branch is taken to one of eight program locations depending upon whether any or all of the interrupt request signals are present. The IV bits associated with the interrupt requests are wired to the low order three bits of the IV byte named Control. Figures 14 and 15 illustrate the interrupt polling.


Figure 14


## Bit Pattern Detection In An I/O Field

Test input field called Input for specific bit pattern, for example: 1011 . If pattern is not found, branch to NFOUND, otherwise continue sequential execution. Figures 16 and 17 illustrate the procedure.


## Control Sequence \#1

Set an output bit when an input bit goes high (is set) (see Figure 18).

CONTROL SEQUENCE \#1


Figure 18

| CONTROL SEQUENCE \#1 PROGRAM |  |  |
| :---: | :---: | :---: |
|  | status.vi | Choose inputiv bre by tras. |
|  | status. ${ }^{+2}$ | Teste inuut bit to determine |
|  |  | instuction ititis is noterem |
| $\begin{gathered} \text { JMp } \\ \text { XMTIT } \end{gathered}$ | AlARM.IVL | Jump to previous instrection. |
|  |  | Set |
|  | TIME: 1.0 microseconds (minimum) |  |
|  |  | ure 19 |

## Control Sequence \#2

Output a specific 5-bit pattern in response to a specified 3 -bit input field.

## Subprogram Calls and Returns

The mechanism for managing subprogram calls and returns is based on assigning a return link value to each subprogram caller; this return link value is then used, on exit from the subprogram, to index into the return jump table which returns control to the callers of the subprogram. Figure 21 is an example of a subprogram called from four different locations in the main program.
As seen from Figure 21, each subprogram (or procedure) caller is assigned a "tag" or index values ranging from 0 to 3 , or a total of four index values for the four callers. Before jumping to the subprogram, the index value is placed in a previously agreed upon location, register R11 in this case. Upon exit from the subroutine, the index value stored in R11 is used as an offset to the Program Counter in order to execute the proper JMP instruction. The key to returning to the proper caller is the index jump table. Figure 22 gives a detailed description of the return operation.


| RETURN OPERATION |  |  |
| :---: | :---: | :---: |
| Address n | XEC* ${ }^{+1}$ | This instruction results in the execution of the instruction located at the current value of the Program counter p plus 1 plus the contents of R11, which is the caller index value. |
| Address $\mathrm{n}+1$ | JMP A |  |
| Address n+2 | JMP B | The JMP table follows in consecutive Program Storage locations following SEC. |
| Address $n+3$ <br> Address $\mathrm{n}+4$ | JMP C JMP D |  |
| Figure 21 |  |  |




#### Abstract

Many possible applications for microprocessors demand a very quick response to requests for action or information. While MOS microprocessors are relatively cheap, they do not generally possess the necessary speed. Although bipolar microprocessors tend to possess greater speed, they are mostly designed as general purpose devices, which means that they are not ideally suited to the requirements of a fast real-time microcomputer system. The Signetics 8X300 microprocessor has been specifically designed to fulfill this role. This article describes the architecture and instruction set of the 8X300 and, by the use of examples, explains the capabilities and applications of the device.

Considerably improved data throughout is obtained from the use of separate data and address buses for the program memory, coupled with extremely flexible I/O control. Data may be input, modified and output all in the same instruction by the use of the two independent, parallel I/O ports.


## INTRODUCTION

As semiconductor technology improved, allowing greater die area with economically acceptable yield, the amount of logic that could be put on a marketable integrated circuit increased. It naturally followed that rather than provide more individual elementary gates on a single die, these gates would be interconnected to afford the user of these chips more complicated logic functions in a single package. The attractiveness of the more complex integrated circuits compelled semiconductor manufacturers to strive for increasing circuit density.
The prospect of putting an entire, although elementary, computer CPU on a single die focused attention on those fabrication processes which allowed the greatest densities. Therefore, the MOS process was the first to yield an entire microprocessor on a chip. Unfortunately, a price was paid in that the MOS processes did not produce as high a speed of logic element as the usual bipolar processes. Because of density limitations, the bipolar process could only produce the less dense parts of chip microprocessors-the bit slices.

Now, however, the improvements in bipolar technology permit the construction of single chip microprocessors with all of the performance advantages of bipolar Schottky technology. Such a circuit has been fabricated and is being produced with significantly high yield to allow commercial availability of quantity parts. The product is the $8 \times 300$ microprocessor produced by Signetics. It is the purpose of this paper to


Figure 1
present the $8 \times 300$ by discussing the architecture and some of the key fabrication and technology features of the microprocessor. This paper concludes with a brief review of some of the present as well as potential applications of this device.

The $8 \times 300$ was optimized for control applications rather than for extensive numerical processing, so before the main presentation begins, it is advisable to describe the basic requirements in the envisaged application field of the $8 \times 300$.
Control here applies to a wide variety of areas and is not necessarily limited to those specific areas itemized below. The action of control may be the sole purpose of a standalone microprocessor. In such a task, the microprocessor examines statuses at a particular rate and issues command words or bits to the external circuitry to effect the function of the whole machine as it is described in the control program. Thus, the microprocessor selects specific bits defined by the program, tests the bits, and responds or directs by setting or clearing other bits. Although elementary on the surface, this task may be quite complex involving timing, interval measurement, and various forms of
decision making, all at potentially high speed. Control may also take the form of bit or word manipulation and data movement such as in data concentrators, communication controllers, disk and tape controllers and similar devices. Here the data destined for storage, transfer or transmission may require alteration (for example bit packing, preamble addition or error detection/correction); consequently the control also involves calculation or data generation. Consider an industrial metal cutter required to form a complex shape as directed by some external data input. Matrix multiplications may be a very necessary part of this controller's process in order to carry out its function.

Thus, we see that controllers in this context may perform a wide variety of bit and arithmetic processing depending upon the type of controller one is discussing. The $8 \times 300$ is capable of good performance in all of these control areas.

## ARCHITECTURE

The architecture of a microprocessor is intimately connected to the technology used to produce the device, for one could
define architectures which are realizable only with certain fabrication approaches. Also, a microprocessor's architecture is described by its instruction set and its input/output structure. So, in this section, the $8 \times 300$ will be examined both from the inside-technology, block diagram, etc., and from the outside-instruction set, I/O bus, timing, etc.
The $8 \times 300$ is fabricated using standard Schottky technology. Dual layer metallization is used to minimize die area, reduce capacitance and hence maximize the speed of the processor. A microphotograph of the $8 \times 300$ die is shown in Figure 1. The die measures 250 mils square and is the largest bipolar microprocessor in existence. The $8 \times 300$ is a complete processor on a single chip and, as will be seen later, results in a minimum circuit count processor system. Linear elements are also provided on the die as shown in Figure 2.

One functional entity is the clock generator circuit, which oscillates at a frequency determined by an external crystal or timing capacitor. This circuit generates all timing signals required internally by the $8 \times 300$ and externally for bus timing. Secondly, a voltage regulator in combination with an externally connected (user-provided) pass transistor, provides a stable low voltage source for the operation of selected internal segments. This voltage is approximately 3 volts and is used in areas where power conservation rather than speed is a prime concern. (The 3 volts does not imply ${ }^{12}$-L utilization.) Maximum current used is 450 mA ( 300 mA typical) with 150 mA used in the 5 volt ( $\mathrm{V} C C$ ) connection and 300 mA used in the 3 volt ( $V_{C R}$ ).

With the regulator, the entire processor operates from a single +5 volt supply over the commercial temperature range $\left(0^{\circ} \mathrm{C}\right.$ to


Figure 2

## SCHEMATIC ARCHITECTURE OF THE 8X300



Figure 3
$+70^{\circ} \mathrm{C}$ ). The $8 \times 300$ is packaged in a $50-$ pin dual-in-line ceramic package.
The block diagram of the $8 \times 300$ processor is shown in Figure 3. It does not show the circuitry just described. First, note that full instruction decoding logic is provided to interpret the instruction classes and perform the indicated operation. This will be discussed in more detail later. This decoding and control logic provides all internal signals required as well as certain control lines for data input and output. These lines are RB, LB, WC, SC and MCLK. External control may be applied to hold the $8 \times 300$ in a non-processing or wait state (via halt) or force the processor to instruction address zero (reset). The processor also contains its own program counter (PC) which is automatically incremented upon instruction execution or, in certain cases, is not incremented or is loaded with a new value. Current address control, provided by the address register (AR) may be derived all or in part from the program counter, the instruction data (AR0-AR4) or from the output of the ALU (AR5-AR12). Thus, the present and future instruction to be executed may be altered through instructions or the condition of selected data.

## Input/Output

Separate buses are provided for instruction address and instruction data. The current contents of the address register (AR) are presented on a 13-bit bus (A0-A12) to the program memory to fetch the 16-bit instruction word. The $8 \times 300$ possesses the capability of directly addressing 8 K of program storage. The instruction word enters the processor via the instruction bus ( $10-115$ ) and is stored in the instruction register ( $R$ ).
The processing part of the $8 \times 300$ is shown in the upper half of Figure 3. The entire processor is oriented about 8-bit data manipulation; therefore interfaces to external circuitry use an 8-bit bus, designated the Interface Vector (IV) bus (IV0-IV7). For internal storage of data, eight 8-bit read/ write registers are provided, designated R1R6, R11 and AUX (auxiliary). The auxiliary register contains one of the operands that are used in two operand instructions such as ADD, AND and XOR (Exclusive-OR). A 1bit overflow register (OVF) is provided to store the overflow resulting from add operations. The IV latch is not addressable, but stores original data brought in from the IV bus to be used in the merge operation prior to output. At the heart of the processing is the ALU which performs various arithmetic and logic operations on data. The ALU, when combined with the rotate, mask, shift and merge elements, permits unique data operations.
Before proceeding, it is essential that the IV bus concept be explained. From this, we shall go back and discuss the architecture and instruction set in greater detail. The IV bus serves both as an address and data bus
and is accompanied by the bus control signals shown in Figure 4. Since the bus carries addresses as well as data, I/O ports must be enabled before data transfers may take place. This is usually accomplished by presenting an address on the bus under program control. The control line SC is used to indicate address content of the bus. When presented with an address, an I/O port either enables itself (becomes active on the bus to accept or present data) if the address presented is its own, or disables itself (becomes inactive) if the address presented does not match its own address.
Together with this, processor I/O ports have been designed which allow 1 of 512 interface vector bytes to be selected without decoders. Having two ports, one for the user and the other to the microprocessor, these IV bytes are completely bidirectional. The unique feature of these bytes is the way in which they are addressed.

Each IV byte has an 8-bit field programmable address, which is used to enable the microprocessor port, allowing data transfer through it.
To effect input and output data transfer, the 8X300 IV outputs are three-state drivers. Additionally, to control external devices, the $8 \times 300$ issues the write command, WC, which indicates whether data transfers are read (into the $8 \times 300$ ) or write (out of the $8 \times 300$ ). The bus direction is entirely under control of the $8 \times 300$.

A unique feature of the $8 \times 300$ is the partitioning of the bus into two banks, designated left bank (LB) and right bank (RB). Using the LB and RB signals from the processor as master enables for the I/O ports, the processor may dynamically select ports as Figure 5 illustrates. Two I/O ports may be active during one cycle provided that they are on opposite banks. To do this,


Figure 5

1/O ports recognize addresses, data or controls only when enabled by the bank signal to which they are connected. Clearly, the bank partitioning may be considered as a ninth address bit which is alterable by the processor within an instruction. (The $8 \times 300$, therefore, has 512 direct I/O port address capability.) A general data operation between two I/O ports could follow the following steps. First, an address is presented to one bank enabling a selected I/O port and disabling all others on that bank. Secondly, another address is presented to the opposite bank effecting a similar selection there. Subsequently, in one instruction cycle, the 8X300 may accept data from one port (on one bank), operate on the data and deposit the result in the other port in the second bank. If the working storage of the registers is not sufficient, additional storage can be added using an I/O port address to add another 256X8 words of RAM. See Figure 6.

In order to fully appreciate the speed of the last operation, accepting data from one port and depositing it on the other, it is necessary to explore the details of the instruction cycle. Each $8 \times 300$ operation is executed in one instruction cycle which is subdivided into four quarter cycles. The quarter cycles are shown in Figure 5. The instruction address for an operation is presented at the output during the third quarter of the previous instruction cycle. With a memory of sufficient speed, the instruction is returned and accepted by the processor during the first quarter of the cycle in which that instruction is to be executed. The instruction is decoded and used to direct the operation of the processor throughout the cycle.

For data processing, the instruction cycle may be viewed as having two halves. During the first half of the cycle, data to be processed is brought into the processor and stored in the IV latch. This is accomplished during the first quarter cycle. The next quarter cycle of this first half is used to bring the data through the ALU, thereby processing the data as required by the instruction. The second half cycle is the output phase during which the data is presented to the IV bus and finally clocked into the appropriate I/O port after bus stabilization. The processor issues MCLK for this purpose.

Bank selection during input and output phases is independent, thus data may be input from the right bank and deposited in the left bank or vice-versa, or to and from the same bank if the same IV is used. Bank selection during instruction cycle phases is specified by the instruction. Therefore, the processor may input data from one port, operate on the data and return it to a second port in one instruction cycle time. Remember that instruction fetching is concurrent with data operations. The cycle time is 250ns, making the $8 \times 300$ comparable in


Figure 6
speed on a microcycle basis, to bipolar slice systems.

## Instruction Set

The power of the $8 \times 300$ architecture is embodied in the instruction set which controls the ALU, rotate, mask, shift and merge functions to provide for various data operations. Each 16-bit instruction word is subdivided into several fields. The arithmetic and logical instructions follow the format shown in Figure 7. There are eight instruction classes each with variations depending upon the operand specifications. These instructions provide for:

Arithmetic and logic operationsAdd, And and XOR
Data movement-
Move and XMIT (transmit)
Context alteration-
JMP (unconditional jump), NZT (test and branch on non-zero) and XEC (execute the instruction at the address specified without program counter alteration)


The operand fields specify the source of the data as one of the internal registers or from the IV bus as left bank or right bank, and the destination of the data as one of the internal registers, left bank or right bank or as left bank or right bank addresses. Additionally, these fields specify the length and position of the data which is to be processed. As an example, see Figure 8.

Before going through an example, some features of this instruction should be explained. The first 3 bits are used for the op-code. The 5 source bits contain two separate information groups: The first 2 bits (3 and 4) define the actual source while the next 3 bits (5, 6 and 7 ) define the least significant bit of the variable length field of the source. These are represented in the diagram by two digits-the first modulo 4 and the second modulo 8. In the example the first digit being 2 selects left bank I/O (right bank = 3).
The length of the source data field is specified by the length (bits 8,9 and 10). The 5 destination bits are represented by two digits-the first modulo 4 and the second modulo 8, as the source. In Figure 8, the destination is an internal register, specified by the first digit being 0 or 1 . The actual register is specified by the value of the second digit. These operand fields control the rotate, mask and shift operations as data proceeds through the microprocessor.

Rather than go through the details of the complete instruction set, it is more instructive to proceed with an example which will serve to illustrate what may be done with a single instruction. What shall be done in this

## TYPICAL INSTRUCTION



Figure 8
example is to select two I/O ports, add the contents of the AUX register to a specified segment of the source, merge the result with the original data and deposit the result at the destination.

Suppose the source of the data is in IV port, address 5 on the left bank, and the destination address is contained in internal register R3. Further suppose that the AUX register already contains the required value to be added. First, the I/O ports are selected: XMIT 5, IVL (transmit the number 5 to the bus as left bank address). MOVE R3,IVR (move contents of R3 to the bus as a right bank address). The I/O ports have now been enabled using two instructions-500ns total thus far. Now perform ADD LB, RB (add left bank to AUX and deposit in right bank port). The add instruction is shown in Figure 9 where the add operand fields specify the selection of bits throughout rotate and length (mask), and after addition specify the position of merge (shift) in the original data. Although the source, length and destination fields shown here are unique to the MOVE, ADD, AND and XOR instructions, the comments made about these fields also apply to the fields of all the other instructions. Port 5 on the left bank is assumed to contain $\mathrm{a}_{0}-\mathrm{a}_{7}$ (Figure 10) and the AUX register is assumed to contain $b_{0}-b_{7}$. The source field specifies selecting bits starting with $\mathrm{a}_{5}$ and the length field specifies taking 3 bits to the left. Thus, $\mathrm{a}_{5}, \mathrm{a}_{4}$ and $\mathrm{a}_{3}$ are masked off and right justified. Note that this requires that only contiguous bits be selected for operation. Next, the selected bits are added to the same length of bits (beginning at the right) from the AUX register.

## ADD INSTRUCTION TO PERFORM THE ADDITION SHOWN IN FIGURE 10


Figure 9

Thus, the sum $\left(a_{3}, a_{4}, a_{5}\right)+\left(b_{5}, b_{6}, b_{7}\right)$ is computed producing a 3 -bit sum, $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ (and a possible overflow). The destination field of the add instruction then specifies a shift of 1 bit to the left. The shift is made and the 3 bits of the sum are merged with the original source data. Note that the same length specification ( 3 in the example) applies in source selection, operation and merge functions and is not alterable within one instruction cycle. The destination contains the set of bits shown in Figure 10 after the add operation. Note that the entire set of rotate, mask, add, shift and merge functions took place in one instruction cycle time.

The content of each field can be represented by a set of digits. These digits have a direct relation to the specific operations which the data undergoes as it is directed along the $8 \times 300$ internal data paths. The op code for add is 1 . This is followed by a two digit source field. The source field is in fact two fields (in this particular case) in which

the first digit, 2 , specifies left bank, while the second digit specifies the rotate operation which is to be performed on the incoming data. The $L$ or length field specifies the number of bits to be accepted for ALU operation. This is the mask function specification and selects a quantity of bits counting from the right. The masking operation takes place after the rotate. The destination field, like the source field, specifies the bank or internal register (right bank in this case), and for the bank destination, also specifies the shift operation.

There is one important point to note about the instruction format. Since the fields are easily represented by octal digits and since these digits have a direct relation to the function specified by the field, programming the $8 \times 300$ is very easy. Simple mnemonic representation of each of the field specifications, such as ADD for the add function, LB and RB for left bank and right bank and so forth, are easily translated into the octal representation. With this convenience, several hundred lines of program code can be easily generated by hand from the mnemonic representation. Consequently, for small tasks (i.e., less than 500 instructions), an assembler is not essential for efficient programming. A simple conversion is required to generate the actual program memory content.

The above example is typical of what can be done with the MOVE, ADD, AND and XOR instructions. However, the control functions perform differently and are worthy of further attention. Specifically, the XEC (execute) instruction is powerful in that it may be register or I/O vectored. The XEC instruction temporarily changes the contents of the address register for the one instruction cycle following the XEC while allowing sub-
sequent control to be resumed through the program counter. In this light, XEC may be viewed as calling a single instruction subroutine. The XEC instruction performs the vectoring by concatenating the higher order program counter contents with a number determined, in part, by the contents of one of the internal registers or by the content of an I/O port. Thus, the XEC instruction may be used to sequence through a list where the list counter is an internal register, or it may be used to branch to a specific service routine based on some external status reflected in a selected I/O port.

## APPLICATIONS

The $8 \times 300$ may be exploited in a variety of applications where high speed is required and where the architecture fits the particular requirement. The $8 \times 300$ may serve in disk controllers, communications data concentrators and demultiplexers, tape controllers, industrial process controllers, video controllers including entertainment and games, as well as CRT/keyboard terminals, plus a variety of other applications. Principally, the $8 \times 300$ affords its greatest service to the user in high speed, relatively sophisticated systems. For example, a low speed MOS processor might be used to control a CRT display and do so economically. However, add the requirement to do data processing for, say, graphics or color display, then the $8 \times 300$ becomes increasingly attractive. With 8 -bit parallel to serial conversion, the 8X300 may easily process data and directly produce video for alphanumeric display. Generally, one may conclude that the $8 \times 300$ serves well where the control processor is required to be in the data path. In controlling computer peripherals, one alternative is to use a single $8 \times 300$ processor to control a number of peripherals, as opposed to having one lower speed, less costly processor with separate memory and auxiliary circuits in each peripheral.

Economically, the $8 \times 300$ is certainly competitive with the bit slice approach. For those who need the performance, the $8 \times 300$ affords a complete, single chip processor at a power consumption of only 1.5 watts in contrast to three to four chips for a bit slice equivalent using nearly 5 watts.

The typical system configuration for the $8 \times 300$ is shown in Figure 4. The $8 \times 300$ interfaces to the external world through a convenient number of I/O ports connected to the IV bus. Program storage is provided by a suitable ROM or PROM, but RAM could be used here also depending upon the user's application. However, in the more common control applications, the function of the processor is dedicated and, consequently, there is no need to have alterable program storage. This reasoning is also evident in the $8 \times 300$ architecture, as exem-
plified in Figure 4. It is clear that there is no direct connection between the program store and the I/O system, as opposed to other microprocessors (the MOS microprocessor in particular) in which instructions are fetched over the same bus on which data and I/O transfers take place.

Figure 4 also emphasizes the compact nature of the processor system. Note that the CPU and program store are realized in as few as three packages (e.g. $8 \times 300$ with two 82S115 chips). I/O ports are added as required for the particular system configuration.

Connections to the IV bus are not restricted to the 8T32 type of addressable bidirectional I/O port. Depending upon requirements, a number of devices may be employed. Working storage in the form of RAM may be interfaced directly to the IV bus with an 8T31 or other suitable device used as an address latch. This affords the user temporary storage for data and status information. ROM may also be provided in order to access fixed constants for use by the processor. Examples of such ROM include sine function look-up tables, coordinate translation constants, sensor linearization curves, etc.

Some users have objected to the overhead cost in addressing $1 / \mathrm{O}$ ports prior to an operation. As in the example used in this paper, 500ns (two instructions) were taken up in selecting I/O ports prior to the major data operation. This is acceptable if ports continue to be accessed for a number of times and thereby reduce the addressing overhead. However, for those who see this as a limitation, there is a convenient alternative. The instruction memory may be extended such that an extra field appears as an additional bus which is applied to each I/O port. Port selection (addressing) would then be done upon instruction fetch. No latch addressable I/O ports would be used, but the normal active-on-address-decode scheme would be employed. The address field may be as wide as required to serve all system I/O ports and if necessary memory. Bus left bank and right bank partitioning would still be used, so the address field would contain two addresses, one for each bank. With this scheme, an entire operation such as described earlier, including the selection of I/O ports, could be accomplished in 250ns.


## FEATURES

- Totally self-contained with keyboard alpha. numeric display, tape reader, TTY output
- Dual MicroControllers: one to run instrument, one dedicated to execute user's program
- Real time instruction execution
- Control of program execution-Halt Single Step and Run Modes


## DESCRIPTION

The SMS MicroController Simulator, MCSIM, is a hardware development instrument designed to perform in the user's system exactly as an SMS MicroController. It directly supports the SMS 300 (8X300) as well as MicroController prototyping systems. MCSIM gives the user an Interpreter system with a modifiable Program Storage and a Control Panel which together provide a means of entering, running, monitoring, debugging and changing a program. It features ease of use due to its high level interactive display/keyboard and simple operating system. MCSIM allows the user to run his program on-line

- Direct program/register/IV examination and modification through keyboard
- Three breakpoint types-Normal, Halt and Insert Instruction
- Up to 4K words of high speed read/write program storage
- Format compatible with papertape output of MicroController Cross Assembly Program
in real time. Through the Control Panel, data stored in internal registers, Working Storage and IV Bytes can be examined and modified. An extensive breakpoint capability permits the user to quickly locate program faults.

MCSIM contains two MicroControllers: one for running the instrument and a second totally dedicated to the user's program and prototyping system. This insures that when program development is complete and the design specifications have been met, production systems will perform identically with the prototype.

## Operation

MCSIM operation is separated into six modes, each mode consisting of a related set of functions and status displays. Access to a mode is made using one of the six mode selection keys. The currently selected mode is displayed at the extreme left part of the display; the currently selected function is displayed at the extreme right of the display. Selection among the available functions is made using the $\mathcal{A}$ and $\downarrow$ keys, incrementing and decrementing to the next function. The function selected at last exit is automatically re-selected when the mode is re-entered except for the Breakpoint Mode which selects the Current display.
An operation is generally performed using the following four steps:

1. Select a mode by depressing one of the six Mode Select Keys.
2. Select a function in that mode by positioning the function roll with one of the two Function Select Keys.
3. Set up any necessary conditions, such as entering data or readying papertape in the reader.
4. Activate the function by depressing the Function Acknowledge Key (FCN/ACK).

MCSIM Operator Controlled Functions

| Mode | Functions |
| :---: | :---: |
| Manual <br> Examination and aiteration of Program Storage | Change Address Store Instruction |
| Tape <br> Load or dump all or part of Program Storage | Load <br> Verify <br> Begin Punch Address <br> End Punch Address <br> Punch <br> Program Identification |
| Register <br> Examination and alteration of the Interpreter's internal registers | Change Address <br> Store Octal Data <br> Store Binary Data <br> Complement Overflow |
| Interface Vector <br> Examination and alteration of the locations on the IV Bus | Display Current Enabled Bytes Change IV Address Store Binary Data in IV Location |
| Breakpoint <br> Set one of three types of breakpoint for program debugging | Display Currently Active Breakpoint <br> Set Normal (Sync) Breakpoint <br> Set Stop Breakpoint Replace Instruction at Breakpoint |
| Execute Control and monitor execution of a program | Halt <br> Run Program <br> Insert Instruction <br> Single Step |

## Specifications

## Control Panel

The Mode Select Keys and the Function Select Keys used in combination give the user 26 possible functions to accomplish complete loading and testing of the program. Each Mode Select Key accesses a set of functions, one of which is chosen using the Function Select Keys.

## Status Messages

Message displays are used to indicate special conditions which may result from the operation of MCSIM:

POWER ON, MCSIM SYSTEM START
???MORE THAN ONE KEY PRESSED
UNABLE TO READ TAPE. RESTART
UNDEFINED MEMORY ADDRESS (octal address)
INVALID INSTRUCTION (instruction code)
LOADING INTERRUPTED, RESTART
V'FYING INTERRUPTED, RESTART
P‘CHING INTERRUPTED, RESTART
NO VERIFY (octal address, tape data, memory data)
CLEAR RESET LINE TO START RUNNING
CLEAR HALT LINE TO START RUNNING
INVALID 8-BIT OCTAL VALUE (octal value)
UNDEFINED IV BYTE ADDRESS (octal address)

## Data Input/Output

| Panel | 36 character self scan display for messages and data <br> readout <br> 12 key numeric keyboard for data entry/modification |
| :--- | :--- |
| Tape Reader | 120 character/second tape reader for high speed data <br> entry (ASCII format) |
| TTY | 20 ma current loop output for listing of program <br> code on Teletype ${ }^{(2)}$ terminal |

## Sync Output

Output pulse whenever address breakpoint is reached.

## System Interface

MCSIM is connected to the user's prototyping system via a single ribbon cable. This cable terminates in either a MicroController Simulation Module or a dual in-line plug which is pin for pin compatible with the SMS 300 Interpreter. There are two different simulation modules to exactly match presently available MicroController systems. Selection of the proper input/output connector makes a MCSIM appear to be physically and electrically equivalent to a production MicroController or Interpreter.

## MCCAP

The MicroController Cross Assembly Program (MCCAP) is designed to translate symbolic instructions into object code that can be executed by the SMS 300. This program will run on most computers that have a FORTRAN compiler with a computer word length of at least 16 bits and a random access capability. MCCAP features:

- Symbolic address assignment and references
- ' Automatic Procedure Handling
- Predefined System Procedures
- Forward References
- Expression Evaluation
- Flexibility to handle MicroController component configurations as well as standard systems
- Generation of object code for MCSIM, the SMS ROM Simulator, or most PROM programmers.


## Physical Characteristics

| Power | ```115 V or 230 V 士 10% 50 or }60\textrm{Hz}\pm10 350 watts/min. to }750\mathrm{ watts/max. (Power dissipation dependent on the number of Simu- lation Modules configured in the system)``` |
| :---: | :---: |
| Dimensions | 7 inches high $\times 17$ inches wide $\times 19$ inches deep |
| Installation | May be used on table or may be installed in standard 19 inch rack with mount adapters |
| Weight | 65 lbs. net, 75 lbs shipping |
| Ventilation | Air Flow 120 CFM |
| Environment | $0^{\circ}$ to $55^{\circ} \mathrm{C}$, Relative Humidity to $90 \%$. |

## FEATURES

- Real time monitoring instrument for SMS 300
- Totally self contained
- Displays IV address and data
- Displays current program address
- Displays current instruction


## DESCRIPTION

The MicroController Monitor is a self contained debug and maintenance tool for use with all systems containing the SMS 300 ( $8 \times 300$ ). It provides a control panel allowing an operator to observe, modify, and control program execution in real time permitting system faults to be rapidly traced. The Monitor displays the status of the Address, Instruction, and IV Bus of an Interpreter. Switch registers associated with each display can be used to set breakpoint addresses and enter instructions or data from the Monitor. Program execution can be halted, single stepped, or altered from Monitor controls.
The Monitor can be used to insert instructions thereby examining or modifying the contents of

- Control of RESET and HALT
- Single step capability
- Real time instruction insertion
- Two real time breakpoints
- Breakpoint output signal
internal registers, Working Store, and IV Bytes. In addition, it can be used to start program execution from any address and enable the operator to set program loops allowing a program segment to be checked independently of normal program flow. Breakpoints on IV data and program address allow the operator to halt program execution or insert instructions in real time.
As shown in the diagram below, the Monitor connects to the system under test through flat ribbon cables (provided) or an adaptor (optional) which plugs into an Interpreter socket. These connections are buffered and present a negligible load to the system. Other features include a Sync output which provides pulses at a selectable program address or Interface Vector event.



## Operation

The MicroController Monitor provides the user with two basic modes of system operation, RUN and STEP. When in the RUN mode, indicator LED's provide a continuous real time display of the three major system busses: Address, Instruction, and Data. Program execution can be halted by one of two actions: depressing the Halt switch or selecting the Halt on Breakpoint function. When halted, it is possible to execute one instruction at a time by pressing the RUN/STEP control to the STEP position. The readout shows the current (static) bus information and the next instruction to be executed.
For checkout purposes it is useful to be able to set a program loop or modify the normal program flow in some other manner. This is accomplished by inserting in real time the instruction set up on the Instruction Switch Register whenever the Program Address Breakpoint is reached. To check for system noise or similar malfunction a separate Insert Instruction switch can be set to the Multiple position, forcing one instruction repetitively. When halted, a single instruction can be inserted by toggling the Insert Instruction switch to the Single position. When an instruction is being inserted, system ROM is temporarily disabled.
To aid in the diagnosis of a malfunction an advanced breakpoint capability is provided. In addition to the Halt and Insert functions when a Program Address Breakpoint is reached, a breakpoint can be generated on the Interface Vector (IV) Bus data or address. This permits program execution to be halted or a Sync pulse generated in response to external data or the contents of RAM. Three modes of IV Breakpoint generation are selectable: Breakpoint on IV Address; Breakpoint on IV Address and IV Write Data; and Breakpoint on IV Address and IV Read Data. The IV Breakpoint Data switches have a "don't care" position to permit generation of a breakpoint on a data subfield. A Sync pulse output is provided on either the IV Breakpoint or Program Address Breakpoint (switch selectable).

## Specifications

$\left.\begin{array}{ll}\text { Controls } \\ \text { RUN/STEP } & \begin{array}{l}\text { Sets operation mode, continuous execution } \\ \text { (RUN) or single step (STEP). }\end{array} \\ \text { INSERT INST } & \begin{array}{l}\text { Unconditionally causes execution of the } \\ \text { instruction in the Instruction Switch Register. }\end{array} \\ \text { RESET/HALT } & \begin{array}{l}\text { Three position switch used to uncondition- } \\ \text { ally HALT program execution or RESET } \\ \text { Interpreter's Program Counter to zero. }\end{array} \\ \text { PGM ADR BKPT Selects appropriate function to be performed } \\ \text { when Program Address Breakpoint is } \\ \text { reached: HALT - halt on breakpoint, } \\ \text { INSERT - replace normal instruction with } \\ \text { instruction set into Instruction Switch } \\ \text { Register, OFF - program execution un- } \\ \text { changed by breakpoint. }\end{array}\right\}$

SYNC SOURCE Selects source for output Sync pulse, IV Breakpoint or Program Address Breakpoint. Sync pulse always available at breakpoint regardless of function selected by breakpoint controls.

## Switch Registers

INSTRUCTION Sixteen two position switches for entering instruction to be inserted (during breakpoint or insert instruction control).

BREAKPOINT Thirteen two position switches to select ADDRESS
IV
BREAKPOINT
ADDRESS program breakpoint address.
Eight two position switches to select IV byte breakpoint address or Working Store breakpoint address.
BANK Selects display of LB (Left Bank) or RB (Right Bank) IV address information. Also selects either LB or RB for IV breakpoint.
IV Eight three position switches, 0, 1, X (don't BREAKPOINT care), to select IV Data Breakpoint.
DATA

Displays

| RUN | LED display Indicating when Interpreter <br> not halted. |
| :--- | :--- |
| CURRENT | LED display of the binary value of next |
| INSTRUCTION |  |
| instruction to be executed. |  |

Outputs
SYNC Pulse output whenever the switch selected breakpoint occurs.
PGM EN(L) A low true signal used to enable or disable system program ROM (required only when Interpreter adaptor is used).

Cycle Time
The Monitor can be adjusted to work with any MicroControllerbased system with a cycle time of 200 ns to $2 \mu \mathrm{~s}$.

## Physical Characteristics

| Power | $\begin{aligned} & 115 \mathrm{VAC} \pm 10 \% @ 0.75 \mathrm{amp} \max \text {. } \\ & 230 \mathrm{VAC} \pm 10 \% @ 0.38 \mathrm{amp} \max . \text { (optional) } \\ & 47-63 \mathrm{~Hz} \end{aligned}$ |
| :---: | :---: |
| Dimensions | 7' $\mathrm{H} \times 17.5^{\prime \prime} \mathrm{W} \times 3^{\prime \prime} \mathrm{D}$ |
| Installation | May be used on table or may be installed in standard 19 inch rack (using optional adaptors). |
| Weight | 10 lbs. net, 13 lbs . shipping |
| Ventilation | Forced air, 120 CFM. |
| Environmental | $0^{\circ}$ to $50^{\circ} \mathrm{C}$, relative humidity to $90 \%$ |
| Cables | 2 provided, 3 feet long |


| SIGNETICS HEADQUARTERS | Ottawa. Ontario Philips Electronics Industries LId. Phone: (613) 237-3131 | Houston <br> Cumbingham Company Phone: (713) 461-4197 UTAH |
| :---: | :---: | :---: |
| 811 East Arques Avenue | Scarborough. Ontario | West Bountitul |
| Sunnyvale. Califormia 94086 Phone: (408) $739-7700$ | Philips Electronics Industries Lid | Baranill Five. Inc. |
| arizona | Phone: (416) 292-5161 | WASHINGTON |
| Phoenix | Vancouver B. B C | Bellevue |
| Phone: (602) 971-2517 | $\begin{aligned} & \text { Philips Electronics } \\ & \text { Industries lid. } \end{aligned}$ | Western Technucal Sales |
| CALIFORNIA | Phone: (604) 435-44 | Phone: 2061 \| 641 -3900 |
| Inglewood | colorado | SCONS |
| Phone (213) 670-1101 | Denver | Greentield |
| Irvine <br> Phone: (714) 833-8980 | Barrhill Five. Inc. |  |
| Phone: (714) 833-8980 (213) $924-1668$ | Phone. (303) 426-0222 | Phone: (414) 545-8900 |
| San Diego | COnNeCTICUT | DISTRIBUTORS |
| Phone: (714) | Newlown |  |
| Sunnyvale | Kanan Associates <br> Phone: (203) 426-8157 | alabama |
| Phone: (408) 736-7565 | Florioa | Hunisville |
| colorado | Allamonte Springs | Hamilton/Avnet Electronics |
| Parker $\qquad$ | Semtronic Assoc | ARIZONA |
| Floriba | Phone: (1305) 831 -8233 | Phoenix |
| Pompano Beach | Largo | Hamilton/Avnet Electronics |
| Phone: (305) 782-8225 | Phone: (813) 586-1404 | Phone: (602) 275-7851 |
| ILlinois | dulnois | Liberty Electronics Phone: (602) 257-1272 |
| Rolling Meadows <br> Phone: (312) 259-8300 | Chicago 1 -Tec | CALIFORNIA |
| indiana | Phone. (312) 286.1500 | Costa Mesa |
| Noblesville | KANSAS | Schw |
| Phone: (317) 773-670 | Lenexa | Culver City |
| kansas | Buckman \& Associates | Harnilton Electro Sales |
| Wichita | Phone: (913) 492-8470 | Phone: (213) $558-2173$ |
| Phone: 1316$\}$ 683-6035 | marylano | E1 Segundo |
| MASSACHUSETTS | Gilen Burni | Liberty Electro |
| Woburn | Microcomp. Inc. | Phone: (213) $322-810$ |
| Phone: 16171 933-8450 | Phone: (301) 761-4600 | Mountain View |
| michigan | MASSACHUSETIS | Elmar Electronics |
| Southield | Reading | Phone: (415) 961 -3611 |
| Phone: (313) $645-1$ | Kanan Associates | Hamilton/Avnet Electionics |
| MINNESOTA |  | Phone. (415) 901-7000 |
|  | michigan | San Diego |
| Phone: $16121835-7455$ | Bloomfield Hills | Hamilton/Avnet Electronics Phone: (714) 279-2421 |
| new Jersey | Phone: (313) 642 -0203 | , |
| Cherry Hill | minnesota | Phone: (714) 565.9171 |
| Phone: : $60991665-507$ |  | Sunnyvale |
| Piscalaway <br> Phone: (201) 981-0123 | Mel Foster Tech. Assoc Phone: (612) 835-2254 | Intermark Electronics Phone: (408) 738 -1111 |
| NEW YORK | missouri | canada |
| Wappingers Falls | St. Charles | Downsview. Ontario |
| Phone: (914) 297-4074 | Buckman \& Associates | Cesco Electronics |
| Woodbury L.I. | Phone: (314) 724-6690 | Phone: (416) $661-0220$ |
| Phone: (516) $364-9100$ | new Jersey | Mississauga. Ontario |
| OHIO | Haddontield | Hamilton/Avnet Electronics |
| Worthington | Thomas Assoc. Inc. | Phone: (416) 677.7432 |
| Phone: (614) $888-7143$ | Phone: (609) 854-3011 | Montreal. Quebec |
| texas | New mexico | Cesco Electionics |
| Daltas | Albuquerque |  |
| Phone: (214) 661-1296 | The Staiey Company, Inc. | Phone: (514) 735-5361 |
|  | NEW YORK | Oltawa. Ontario |
| REPRESENTATIVES | lthaca | Hamilton/Avnet Flectronics Phone: (613) 226-1700 |
|  | ${ }^{\text {Bob Dean. Inc. }}$ Phone | Zentronics Lid. |
| arizona | Phone: (6007) 272-2187 | Phone. (613) 238 -6411 |
| Phoenix | NORTH Carolina | Toronto. Ontario |
| Chaparral-Dorton | Cary | 2entronics LId |
| Phone: (602) 263-0414 | Phone (9919) 467-6319 | Phone: (416) 789-5111 |
| LLFORNIA |  | Vancouver. B.C. |
| San Diego | Ohio | Bowtek Electionics $\mathrm{Co}^{1}$ |
| Mesa Engineering | Centerville | Phone: (604) 736-1141 |
| Phone: (714) 278 -8021 | Norm Case Associates | Ville Stit Laurent. Quebec |
| Sherman Oaks | Fairview Park | Hamilton/Avnet Electronics Phone (514) 331.6443 |
| Phone: 1213 ) 990.5903 | Norm Case Associates | colorajo |
| CANADA | Phone: (216) 333-4120 | Commerce City |
| Calqary. Atberta | OREGON | Elmar Electronics |
| Philips Electronics | Portland | Phone: (303) 287-9611 |
| Industires Ltd | Western Technical Sales | Denver |
| Phone: (403) 243.7737 | Phone: (503) 297-1711 | Hamilton/Avnet Electronics |
| Monitral. Quebec | TEXAS | Phone: (303) 534-1212 |
| Philips Electronics | Dallas | Lakewood |
| Industries Ltd | Cunntingham Company | Acacia Sa |
| Phone ${ }^{\text {(1514) }} 342$-9180 | Phone: (214) 233-4303 | Phone: (303) 232-2882 |

## connecticut <br> Oanbury Schweber Electronics Phone: (203) 792.3500 <br> Phone: (203) Geargetown <br> Georgetown Hamilton/Avnet Electronics <br> Phone: (203) 762-0361 <br> Hamden Arrow <br> Arrow Electronics Phone: (203) 248-3801 <br> FLDRIDA <br> Ft. Lauderdate Arrow Electio <br> Arrow Electionics Phone: (305) 776-7790 <br> Hamilton/ Avnet Electronics Phone <br> Hollywood <br> Hollywood Schweber Electronics Phone: (305) $922-4506$ <br> Orlando <br> Hammond Electronics Phone: (305) 241-6601 <br> Phone: 13 GEORGIA <br> Allanta <br> Schweber Electronics Phone: (404) <br> Phone: (404) 449-9170 <br> Norcross <br> Hamilton/Avnet Electroni Phone: (404) 448-0800 <br> illinois <br> Elk Grove <br> Schweber Electronics <br> Phone. (312) 593-2740 <br> Elmhurst <br> Semiconductor Specialists <br> Schieler Park <br> Hamilton/Avnet Electronics <br> Phone: (312) 671-6082 <br> indiana <br> Indianapolis Semiconductor Specialists <br> Semiconductor Special Phone: (317) 243-8271 <br> kansas <br> Lenexa <br> Hamilton/Avnet Electronics <br> Phone: (913) $888-8900$ <br> MARYLAND <br> Baltimore Arrow Ele <br> Arrow Electronics <br> Phone: (301) 247-5200 <br> Gaithersburg Pioneer Wash <br> Pioneer Washington Electronics Phone: (301) $948-0710$ <br> Hanover <br> Hanover Hamilton/Avnet Electronics <br> Phone: (301) 796-5000 <br> Rockville <br> Chweber Electronics Phone: (301) $881-2970$ MASSACHUSEITS <br> Waltham <br> Schweber Electronics <br> Woburn <br> Arrow Electronics <br> Hamilton/Avnet Electronics <br> Phone (617) 933-8000 <br> MICHIGAN <br> Farmington Semiconductor Specialists <br> Phone: (313) 478-2700 <br> Livonia Hamilto <br> hamilton/Avnet Electronics Troy <br> Shweber Electronics Phone: (313) 583-9242 <br> minnesota <br> Eden Prairie <br> Phone: (612) 941 -5280 <br> Phone: Edina Hamilt <br> Hamilton/Avnet Electronics <br> Phone: (612) 941-3801

| Minneapolis | Hamilton/Avnet Electronics |
| :---: | :---: |
| Semiconductor Specialists | Phone: (214) 661-8204 |
| Phone: (612) 854.8841 | Schweber Electronics |
| missouri | Phone: (214) 661.5010 |
| Hazelwood | Houston |
| Hamilton/Avnet Electronics | Componemt Specialists |
| Phone: (314) 731.1144 | Phone: (713) 771 -7237 |
| NEW MEXICO | Hamilton/Avnet Electronics |
| Albuquerque | Phone: (713) 780-1771 |
| Hamilton/Avnet Electronics | Schweber Electronics |
| Phone: (505) 765-1500 | Pone: 1713) 784-3600 |
| New York | UTAH |
| Butialo | Sall Lake City |
| Summit Distributors | Alta Electronics |
| Phone: (716) 884-3450 | Phone: (801) 486-7227 |
| East Syracuse | Hamilton/Avnet Electronics |
| Hamilton/Avnet Electronics | Phone: (801) 262-8451 |
| Phone: (315) 437-2642 | WAShington |
| Farmingdale. L.I. | Bellevue |
| Arrow Electronics | Hamilton/Avnet Electronics |
| Phone: (516) 694.6800 | Phone: (206) 746-8750 |
| Johnson City | Seatile |
| Wilshire Electronics | Intermark Electronics |
| Phone: (607) 797-1236 | Phone: (206) 767.3160 |
| Rochester | Liberty Electronics |
| Hamilton/Avnet Electronics | Phone: (206) $763-8200$ |
| Phone: (716) 442-7820 |  |
| Schweber Electronics |  |
| Phone: (716) 461-4000 |  |
| Westbury. L.I. |  |
| Hamilton/Avnet Electronics | FOR SIGNETICS PRODUCTS |
| Phone: (516) 333-5800 | WORLDWIDE |
| Schweber Electronics Pmne: (516) 334-7474 |  |
| NORTHERN NEW JERSEY | ARGENTINA |
| Cedar Grove | Fapesa i.y.C. |
| Hamilton/Avnet Electronics | Buenos-Aires |
| Phone: (201) 239-0800 | Phone: 652-7438/7478 |
| Saddlebrook | AUSTRIA |
| Arrow Electronics | Osterreichische Philips |
| Phone: (201) 797-5800 | Wien |
| SOUTHERN NEW JERSEY | Phone 932611 |
| AND PENNSYLVAMIA | AUSTRALIA |
| Cherry Hill N.J. | Philips Industries-ELCOMA |
| Milgray-Delaware Vailey | Lane-Cove N. S. W. |
| Phone: (609) 424-1300 | Phone: 421261 |
| Moorestown. N.J. | BELGIUM |
| Arrow/Angus Electronics | M.B.L.E. |
| Phone: (609) 235-1900 | Bruselles |
| Mt. Laurel. N.J. | Phone: 5230000 |
| Hamitton/Avnet Electronics | BRAZIL |
| Phone: (609) 234.2133 | Ibrape. S.A. |
| Central new jersey | Sao Paulo |
| AND PENNSYLVANIA | Phone: 287-7144 |
| Somerest. N.J. | CANADA |
| Schweber Electronics | Philips Electron Devices |
| Phone: (201) 469-6008 | Toronto |
| Horsham. PA | Phone: 425-5161 |
| Schweber Electronics | CHILE |
| Phone: (215) 441-0600 | Philips Chilena S.A. |
| NORTH CAROLINA | Phone: $39-4001$ |
| Greenstoro | denmark |
| Hammond Electronics | Miniwatt A/S |
| Phone: (919) 275.6391 | Kobenhavn |
| OHIO | Phone: (01) 691622 |
| Beechwood | finland |
| Schweber Electronics | Oy Philips Ab |
| Phone: (216) 464-2970 | Helsinki |
| Cleveland | Phone: 17271 |
| Arrow Electronics | france |
| Phone: (216) 464-2000 | R.TC. |
| Hamilton/Avnet Electronics | Paris |
| Phone: (216) 461-1400 | Phone: 355-44-99 |
| Pioneer Standard Electronics | germany |
| Phone: (216) 587-3600 | Valvo |
| Dayton | Hamburg |
| Arrow Electronics | Phone: (040) 3296-1 |
| Phone: (513) 253-9176 | HONG KONG |
| Hamilton/Avnet Electronics <br> Phone: (513) 433-0610 | Philips Hong Kong. Ltd. Kwuntang |
| Pioneer Standard Electronics | Phone: 3-427232 |
| Phone: (513) 236-9900 | India |
| TEXAS | Semiconductors. Ltd. |
| Dallas | (REPRESENTATIVE ONLY) |
| Component Specialists | Bombay |
| Phone: (214) 357-6511 | Phone: 293-667 |

INDONESIA
P.T. Philips-Ralin Electronic

Jakarta
Phone 581058
IAAN
Berkeh Company. Lid.
Tehran
Phone 831564
ISRAEL
Rapac Electronics. Ltd.
Rapac Electronics. Lid.
Tei Aviv
Phone: 477115-6-7
italy
Philips S.p.A.
Philips S.p.A.
Milano
Milano
Phone: $2-6994$
JAPAN
Signetics Japan. Ltd.
Tokyo
Phone: (03) 230-1521
KOREA
Philips Electronics Korea. Ltd.
Philips Electronics
Seoul
Phone: 44-4202
MEXICO
Electronica S.A. de C.V.
Mexico DF
Phone: 533-1180
NETHERLANDS
Philips Nederland B.V.
Philips Nederland B.V.
Eindhoven
Phone: $(040) 793333$
NEW ZEALAND
E.D.A.C. Ltd.

Wellington
Phone: 873-159
norway
Electronica A.S.
Oslo
Phone: (02) 150590
PHILIPPINES
Philips industrial Dev.. Inc.
Makata-Rizal
Phone: $868951-9$
SINGAPORE/MALAYSIA
Philips Singapore Ple.. Ltd.
Toa Payoh
Phone 538811
south africa
E.D.A.C. IPTY|. Ltd.

Johannesburg
Phone: $24-6701-3$
SPAIN
Copresa S.A.
Barcelona
Phone: 3296312
SWEOEN
Elcoma A.B.
Stockholm
Phone: $08 / 679780$
Phone: 08/67 97
SWITZERLAND
Philips A.G.
Zurich
Zurich
Phone: $01 / 442211$
Phone: 01/44 2211
TAIWAN
Philips Taiwan. Ltd.
Taipei
Taipei
Phone: (02) 551-3101-5
THAILANO/LAOS
Saeng Thong Radio. Ltd.
Bangkok
Phone: 527195.519763
united kingoom
Muliard. Ltd.
London
Phone: $01-5806633$
UNITED STATES
Signetics international Corp.
Sunnyvale. Calitornia
Phone: (408) $739-7700$
venezuela panama.
aruba. Trinidad
Instrulab C.A.
Caracas
Phone 614138

Signetics Corporation
811 East Arques Avenue
Sunnyvale, California 94086
Telephone 408/739-7700


[^0]:    *Scientific Microsystems, 520 Clyde Avenue, Mt. View, Calif. 94043

[^1]:    NOTE

    1. Reference to MCLK is to the falling edge when loaded with 300 pF .
    2. Loading on Address lines is 150 pF .
[^2]:    NOTES

    1. On a mounted surface, in still air.
    2. Improved thermal characteristics due to built-in heat spreader.
[^3]:    Load circuit and typical waveforms are shown at the front of section.

